#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557cdd78a5b0 .scope module, "tb_combinational_karatsuba" "tb_combinational_karatsuba" 2 3;
 .timescale -9 -12;
P_0x557cdd92d830 .param/l "N" 0 2 5, +C4<00000000000000000000000000010000>;
v0x557cddca88d0_0 .var "X", 15 0;
v0x557cddca8990_0 .var "Y", 15 0;
v0x557cddca8a30_0 .net "Z", 31 0, L_0x557cddf1c240;  1 drivers
v0x557cddca8b20_0 .var "check_Z", 31 0;
v0x557cddca8be0_0 .var "new_X", 15 0;
v0x557cddca8d10_0 .var "new_Y", 15 0;
S_0x557cdd75ab20 .scope module, "dut" "karatsuba_16" 2 33, 3 220 0, S_0x557cdd78a5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "X"
    .port_info 1 /INPUT 16 "Y"
    .port_info 2 /OUTPUT 32 "Z"
L_0x557cddca8fc0 .functor BUFZ 16, v0x557cddca88d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddca9290 .functor BUFZ 16, v0x557cddca8990_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddef6d50 .functor NOT 1, L_0x557cdde16df0, C4<0>, C4<0>, C4<0>;
L_0x557cddef6dc0 .functor NOT 1, L_0x557cdde1ea80, C4<0>, C4<0>, C4<0>;
L_0x557cddef6e30 .functor XOR 1, L_0x557cddef6d50, L_0x557cddef6dc0, C4<0>, C4<0>;
L_0x557cddf09b00 .functor BUFZ 16, L_0x557cddd5fd50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddf09cb0 .functor BUFZ 16, L_0x557cdde12450, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddf09d70 .functor BUFZ 16, L_0x557cddf09a40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x557cddca6a20_0 .net "X", 15 0, v0x557cddca88d0_0;  1 drivers
v0x557cddca6b00_0 .net "Xe", 7 0, L_0x557cddca8f20;  1 drivers
v0x557cddca6c10_0 .net "Xn", 7 0, L_0x557cddca8df0;  1 drivers
v0x557cddca6cb0_0 .net "Y", 15 0, v0x557cddca8990_0;  1 drivers
v0x557cddca6d90_0 .net "Ye", 7 0, L_0x557cddca91f0;  1 drivers
v0x557cddca6ef0_0 .net "Yn", 7 0, L_0x557cddca90c0;  1 drivers
v0x557cddca6fb0_0 .net "Z", 31 0, L_0x557cddf1c240;  alias, 1 drivers
v0x557cddca7070_0 .net *"_s14", 0 0, L_0x557cddef6d50;  1 drivers
v0x557cddca7130_0 .net *"_s16", 0 0, L_0x557cddef6dc0;  1 drivers
v0x557cddca72a0_0 .net *"_s23", 15 0, L_0x557cddf09b00;  1 drivers
v0x557cddca7380_0 .net *"_s28", 15 0, L_0x557cddf09cb0;  1 drivers
L_0x7f50614489e8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x557cddca7460_0 .net/2s *"_s31", 7 0, L_0x7f50614489e8;  1 drivers
v0x557cddca7540_0 .net *"_s36", 15 0, L_0x557cddf09d70;  1 drivers
v0x557cddca7620_0 .net *"_s4", 15 0, L_0x557cddca8fc0;  1 drivers
L_0x7f5061448a30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x557cddca7700_0 .net/2s *"_s40", 7 0, L_0x7f5061448a30;  1 drivers
v0x557cddca77e0_0 .net *"_s9", 15 0, L_0x557cddca9290;  1 drivers
L_0x7f5061445b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca78c0_0 .net "add", 0 0, L_0x7f5061445b80;  1 drivers
v0x557cddca7960_0 .net "big_z0_z2", 31 0, L_0x557cddf09b70;  1 drivers
v0x557cddca7a20_0 .net "big_z1", 31 0, L_0x557cddf09e30;  1 drivers
v0x557cddca7ac0_0 .net "cout_z1", 0 0, L_0x557cddeff8e0;  1 drivers
v0x557cddca7b60_0 .net "cout_z1_1", 0 0, L_0x557cddede220;  1 drivers
v0x557cddca7c00_0 .net "dummy_cout", 0 0, L_0x557cddf1d3b0;  1 drivers
v0x557cddca7ca0_0 .net "signX", 0 0, L_0x557cdde16df0;  1 drivers
v0x557cddca7d90_0 .net "signY", 0 0, L_0x557cdde1ea80;  1 drivers
v0x557cddca7e80_0 .net "sign_z3", 0 0, L_0x557cddef6e30;  1 drivers
L_0x7f5061445a18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddca7fb0_0 .net "sub", 0 0, L_0x7f5061445a18;  1 drivers
v0x557cddca8160_0 .net "z0", 15 0, L_0x557cddd5fd50;  1 drivers
v0x557cddca8200_0 .net "z1", 15 0, L_0x557cddf09a40;  1 drivers
v0x557cddca82a0_0 .net "z1_1", 15 0, L_0x557cddef6bb0;  1 drivers
v0x557cddca8340_0 .net "z2", 15 0, L_0x557cdde12450;  1 drivers
v0x557cddca8400_0 .net "z3", 15 0, L_0x557cdded3f10;  1 drivers
v0x557cddca84c0_0 .net "z3_1", 7 0, L_0x557cdde1b480;  1 drivers
v0x557cddca8580_0 .net "z3_2", 7 0, L_0x557cdde22d20;  1 drivers
L_0x557cddca8df0 .part L_0x557cddca8fc0, 8, 8;
L_0x557cddca8f20 .part L_0x557cddca8fc0, 0, 8;
L_0x557cddca90c0 .part L_0x557cddca9290, 8, 8;
L_0x557cddca91f0 .part L_0x557cddca9290, 0, 8;
L_0x557cddf09b70 .concat8 [ 16 16 0 0], L_0x557cddf09b00, L_0x557cddf09cb0;
L_0x557cddf09e30 .concat8 [ 8 16 8 0], L_0x7f50614489e8, L_0x557cddf09d70, L_0x7f5061448a30;
S_0x557cdd768c00 .scope module, "A_1" "adder_subtractor_Nbit" 3 243, 3 48 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 16 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7878a0 .param/l "N" 0 3 48, +C4<00000000000000000000000000010000>;
L_0x7f5061449d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x557cdded4bf0 .functor XOR 16, L_0x7f5061449d08, L_0x557cdde12450, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddede460 .functor NOT 1, L_0x557cddede220, C4<0>, C4<0>, C4<0>;
L_0x557cddede580 .functor AND 1, L_0x7f5061445b80, L_0x557cddede460, C4<1>, C4<1>;
L_0x557cddede980 .functor NOT 16, L_0x557cddede5f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddede9f0 .functor AND 16, L_0x557cddedd770, L_0x557cddede980, C4<1111111111111111>, C4<1111111111111111>;
L_0x557cddedeab0 .functor NOT 16, L_0x557cddedd770, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddef6af0 .functor AND 16, L_0x557cddef6040, L_0x557cddef69c0, C4<1111111111111111>, C4<1111111111111111>;
L_0x557cddef6bb0 .functor OR 16, L_0x557cddede9f0, L_0x557cddef6af0, C4<0000000000000000>, C4<0000000000000000>;
v0x557cdce2df40_0 .net *"_s0", 15 0, L_0x7f5061449d08;  1 drivers
v0x557cdce2eda0_0 .net *"_s10", 15 0, L_0x557cddede980;  1 drivers
L_0x7f50614488c8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557cdce31580_0 .net/2s *"_s18", 14 0, L_0x7f50614488c8;  1 drivers
L_0x7f5061448910 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdce2ef90_0 .net/2s *"_s23", 0 0, L_0x7f5061448910;  1 drivers
v0x557cdce37540_0 .net *"_s27", 15 0, L_0x557cddef69c0;  1 drivers
v0x557cdce37e60_0 .net *"_s4", 0 0, L_0x557cddede460;  1 drivers
v0x557cdce339e0_0 .net *"_s8", 15 0, L_0x557cddede5f0;  1 drivers
v0x557cdce34c10_0 .net "a", 15 0, L_0x557cddd5fd50;  alias, 1 drivers
v0x557cdce35530_0 .net "a_or_s", 0 0, L_0x7f5061445b80;  alias, 1 drivers
v0x557cdce36390_0 .net "add_1", 15 0, L_0x557cddeeeb80;  1 drivers
v0x557cdce36580_0 .net "b", 15 0, L_0x557cdde12450;  alias, 1 drivers
v0x557cdceab640_0 .net "cout", 0 0, L_0x557cddede220;  alias, 1 drivers
v0x557cdceabf60_0 .net "diff_is_negative", 0 0, L_0x557cddede580;  1 drivers
v0x557cdce97dd0_0 .net "dummy_cout", 0 0, L_0x557cddef6690;  1 drivers
v0x557cdce99a70_0 .net "input_b", 15 0, L_0x557cdded4bf0;  1 drivers
v0x557cdce9a390_0 .net "inverted_out", 15 0, L_0x557cddedeab0;  1 drivers
v0x557cdce9b1f0_0 .net "n_out", 15 0, L_0x557cddef6af0;  1 drivers
v0x557cdce9c3a0_0 .net "negated_out", 15 0, L_0x557cddef6040;  1 drivers
v0x557cdce9ccc0_0 .net "out", 15 0, L_0x557cddef6bb0;  alias, 1 drivers
v0x557cdce9ec10_0 .net "p_out", 15 0, L_0x557cddede9f0;  1 drivers
v0x557cdce9f530_0 .net "t_out", 15 0, L_0x557cddedd770;  1 drivers
LS_0x557cddede5f0_0_0 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
LS_0x557cddede5f0_0_4 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
LS_0x557cddede5f0_0_8 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
LS_0x557cddede5f0_0_12 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
L_0x557cddede5f0 .concat [ 4 4 4 4], LS_0x557cddede5f0_0_0, LS_0x557cddede5f0_0_4, LS_0x557cddede5f0_0_8, LS_0x557cddede5f0_0_12;
L_0x557cddeeeb80 .concat8 [ 1 15 0 0], L_0x7f5061448910, L_0x7f50614488c8;
L_0x557cddef6920 .part L_0x557cddeeeb80, 15, 1;
LS_0x557cddef69c0_0_0 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
LS_0x557cddef69c0_0_4 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
LS_0x557cddef69c0_0_8 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
LS_0x557cddef69c0_0_12 .concat [ 1 1 1 1], L_0x557cddede580, L_0x557cddede580, L_0x557cddede580, L_0x557cddede580;
L_0x557cddef69c0 .concat [ 4 4 4 4], LS_0x557cddef69c0_0_0, LS_0x557cddef69c0_0_4, LS_0x557cddef69c0_0_8, LS_0x557cddef69c0_0_12;
S_0x557cdd705250 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd768c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd72f340 .param/l "N" 0 3 26, +C4<00000000000000000000000000010000>;
v0x557cdd9259a0_0 .net "S", 15 0, L_0x557cddedd770;  alias, 1 drivers
v0x557cdd9278f0_0 .net "a", 15 0, L_0x557cddd5fd50;  alias, 1 drivers
v0x557cdd928210_0 .net "b", 15 0, L_0x557cdded4bf0;  alias, 1 drivers
v0x557cdd92a160_0 .net "carin", 15 0, L_0x557cddedda30;  1 drivers
v0x557cdd92aa80_0 .net "cin", 0 0, L_0x7f5061445b80;  alias, 1 drivers
v0x557cdd92c9d0_0 .net "cout", 0 0, L_0x557cddede220;  alias, 1 drivers
L_0x557cdded5220 .part L_0x557cddd5fd50, 1, 1;
L_0x557cdded5370 .part L_0x557cdded4bf0, 1, 1;
L_0x557cdded54a0 .part L_0x557cddedda30, 0, 1;
L_0x557cdded59f0 .part L_0x557cddd5fd50, 2, 1;
L_0x557cdded5b20 .part L_0x557cdded4bf0, 2, 1;
L_0x557cdded5ce0 .part L_0x557cddedda30, 1, 1;
L_0x557cdded6230 .part L_0x557cddd5fd50, 3, 1;
L_0x557cdded6360 .part L_0x557cdded4bf0, 3, 1;
L_0x557cdded6450 .part L_0x557cddedda30, 2, 1;
L_0x557cdded69c0 .part L_0x557cddd5fd50, 4, 1;
L_0x557cdded6af0 .part L_0x557cdded4bf0, 4, 1;
L_0x557cdded6c20 .part L_0x557cddedda30, 3, 1;
L_0x557cdded71f0 .part L_0x557cddd5fd50, 5, 1;
L_0x557cdded7320 .part L_0x557cdded4bf0, 5, 1;
L_0x557cdded7450 .part L_0x557cddedda30, 4, 1;
L_0x557cdded7950 .part L_0x557cddd5fd50, 6, 1;
L_0x557cdded7b10 .part L_0x557cdded4bf0, 6, 1;
L_0x557cdded7c40 .part L_0x557cddedda30, 5, 1;
L_0x557cdded8130 .part L_0x557cddd5fd50, 7, 1;
L_0x557cdded8260 .part L_0x557cdded4bf0, 7, 1;
L_0x557cdded7ce0 .part L_0x557cddedda30, 6, 1;
L_0x557cdded8910 .part L_0x557cddd5fd50, 8, 1;
L_0x557cdded8390 .part L_0x557cdded4bf0, 8, 1;
L_0x557cdded8b90 .part L_0x557cddedda30, 7, 1;
L_0x557cdded9090 .part L_0x557cddd5fd50, 9, 1;
L_0x557cdded91c0 .part L_0x557cdded4bf0, 9, 1;
L_0x557cdded8cc0 .part L_0x557cddedda30, 8, 1;
L_0x557cdded9880 .part L_0x557cddd5fd50, 10, 1;
L_0x557cdded9aa0 .part L_0x557cdded4bf0, 10, 1;
L_0x557cdded9bd0 .part L_0x557cddedda30, 9, 1;
L_0x557cddeda240 .part L_0x557cddd5fd50, 11, 1;
L_0x557cddeda580 .part L_0x557cdded4bf0, 11, 1;
L_0x557cddeda7c0 .part L_0x557cddedda30, 10, 1;
L_0x557cddedad30 .part L_0x557cddd5fd50, 12, 1;
L_0x557cddedaf80 .part L_0x557cdded4bf0, 12, 1;
L_0x557cddedb0b0 .part L_0x557cddedda30, 11, 1;
L_0x557cddedb630 .part L_0x557cddd5fd50, 13, 1;
L_0x557cddedb760 .part L_0x557cdded4bf0, 13, 1;
L_0x557cddedb1e0 .part L_0x557cddedda30, 12, 1;
L_0x557cddedbe10 .part L_0x557cddd5fd50, 14, 1;
L_0x557cddedc090 .part L_0x557cdded4bf0, 14, 1;
L_0x557cddedc3d0 .part L_0x557cddedda30, 13, 1;
L_0x557cddedcaa0 .part L_0x557cddd5fd50, 15, 1;
L_0x557cddedcbd0 .part L_0x557cdded4bf0, 15, 1;
L_0x557cddedce70 .part L_0x557cddedda30, 14, 1;
L_0x557cddedd390 .part L_0x557cddd5fd50, 0, 1;
L_0x557cddedd640 .part L_0x557cdded4bf0, 0, 1;
LS_0x557cddedd770_0_0 .concat8 [ 1 1 1 1], L_0x557cddedd0e0, L_0x557cdded4f20, L_0x557cdded56f0, L_0x557cdded5f30;
LS_0x557cddedd770_0_4 .concat8 [ 1 1 1 1], L_0x557cdded66c0, L_0x557cdded6f90, L_0x557cdded7650, L_0x557cdded7ec0;
LS_0x557cddedd770_0_8 .concat8 [ 1 1 1 1], L_0x557cdded8610, L_0x557cdded8e20, L_0x557cdded9580, L_0x557cdded9f40;
LS_0x557cddedd770_0_12 .concat8 [ 1 1 1 1], L_0x557cddedaa30, L_0x557cddedb330, L_0x557cddedbb10, L_0x557cddedc7a0;
L_0x557cddedd770 .concat8 [ 4 4 4 4], LS_0x557cddedd770_0_0, LS_0x557cddedd770_0_4, LS_0x557cddedd770_0_8, LS_0x557cddedd770_0_12;
LS_0x557cddedda30_0_0 .concat8 [ 1 1 1 1], L_0x557cddedd300, L_0x557cdded5190, L_0x557cdded5960, L_0x557cdded61a0;
LS_0x557cddedda30_0_4 .concat8 [ 1 1 1 1], L_0x557cdded6930, L_0x557cdded7160, L_0x557cdded78c0, L_0x557cdded80a0;
LS_0x557cddedda30_0_8 .concat8 [ 1 1 1 1], L_0x557cdded8880, L_0x557cdded9000, L_0x557cdded97f0, L_0x557cddeda1b0;
LS_0x557cddedda30_0_12 .concat8 [ 1 1 1 1], L_0x557cddedaca0, L_0x557cddedb5a0, L_0x557cddedbd80, L_0x557cddedca10;
L_0x557cddedda30 .concat8 [ 4 4 4 4], LS_0x557cddedda30_0_0, LS_0x557cddedda30_0_4, LS_0x557cddedda30_0_8, LS_0x557cddedda30_0_12;
L_0x557cddede220 .part L_0x557cddedda30, 15, 1;
S_0x557cdd713e70 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd705250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddedd300 .functor OR 1, L_0x557cddedd050, L_0x557cddedd270, C4<0>, C4<0>;
v0x557cdd86b2e0_0 .net "S", 0 0, L_0x557cddedd0e0;  1 drivers
v0x557cdd86d230_0 .net "a", 0 0, L_0x557cddedd390;  1 drivers
v0x557cdd86db50_0 .net "b", 0 0, L_0x557cddedd640;  1 drivers
v0x557cdd86faa0_0 .net "c_1", 0 0, L_0x557cddedd050;  1 drivers
v0x557cdd8703c0_0 .net "c_2", 0 0, L_0x557cddedd270;  1 drivers
v0x557cdd872310_0 .net "cin", 0 0, L_0x7f5061445b80;  alias, 1 drivers
v0x557cdd872c30_0 .net "cout", 0 0, L_0x557cddedd300;  1 drivers
v0x557cdd874b80_0 .net "h_1_out", 0 0, L_0x557cddedcfa0;  1 drivers
S_0x557cdd732170 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd713e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedcfa0 .functor XOR 1, L_0x557cddedd390, L_0x557cddedd640, C4<0>, C4<0>;
L_0x557cddedd050 .functor AND 1, L_0x557cddedd390, L_0x557cddedd640, C4<1>, C4<1>;
v0x557cdd481940_0 .net "S", 0 0, L_0x557cddedcfa0;  alias, 1 drivers
v0x557cdd8ba750_0 .net "a", 0 0, L_0x557cddedd390;  alias, 1 drivers
v0x557cdd867770_0 .net "b", 0 0, L_0x557cddedd640;  alias, 1 drivers
v0x557cdc0e3eb0_0 .net "cout", 0 0, L_0x557cddedd050;  alias, 1 drivers
S_0x557cdd740d90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd713e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedd0e0 .functor XOR 1, L_0x557cddedcfa0, L_0x7f5061445b80, C4<0>, C4<0>;
L_0x557cddedd270 .functor AND 1, L_0x557cddedcfa0, L_0x7f5061445b80, C4<1>, C4<1>;
v0x557cdd8670f0_0 .net "S", 0 0, L_0x557cddedd0e0;  alias, 1 drivers
v0x557cdd868150_0 .net "a", 0 0, L_0x557cddedcfa0;  alias, 1 drivers
v0x557cdd868a70_0 .net "b", 0 0, L_0x7f5061445b80;  alias, 1 drivers
v0x557cdd86a9c0_0 .net "cout", 0 0, L_0x557cddedd270;  alias, 1 drivers
S_0x557cdd77b990 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd136160 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd670830 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd77b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded5190 .functor OR 1, L_0x557cdded4e40, L_0x557cdded50b0, C4<0>, C4<0>;
v0x557cdd87f660_0 .net "S", 0 0, L_0x557cdded4f20;  1 drivers
v0x557cdd8815b0_0 .net "a", 0 0, L_0x557cdded5220;  1 drivers
v0x557cdd881ed0_0 .net "b", 0 0, L_0x557cdded5370;  1 drivers
v0x557cdd883e20_0 .net "c_1", 0 0, L_0x557cdded4e40;  1 drivers
v0x557cdd884740_0 .net "c_2", 0 0, L_0x557cdded50b0;  1 drivers
v0x557cdd886690_0 .net "cin", 0 0, L_0x557cdded54a0;  1 drivers
v0x557cdd886fb0_0 .net "cout", 0 0, L_0x557cdded5190;  1 drivers
v0x557cdd888f00_0 .net "h_1_out", 0 0, L_0x557cdded4cf0;  1 drivers
S_0x557cdd640da0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd670830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded4cf0 .functor XOR 1, L_0x557cdded5220, L_0x557cdded5370, C4<0>, C4<0>;
L_0x557cdded4e40 .functor AND 1, L_0x557cdded5220, L_0x557cdded5370, C4<1>, C4<1>;
v0x557cdd8754a0_0 .net "S", 0 0, L_0x557cdded4cf0;  alias, 1 drivers
v0x557cdd8773f0_0 .net "a", 0 0, L_0x557cdded5220;  alias, 1 drivers
v0x557cdd877d10_0 .net "b", 0 0, L_0x557cdded5370;  alias, 1 drivers
v0x557cdd879c60_0 .net "cout", 0 0, L_0x557cdded4e40;  alias, 1 drivers
S_0x557cdd64ee80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd670830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded4f20 .functor XOR 1, L_0x557cdded4cf0, L_0x557cdded54a0, C4<0>, C4<0>;
L_0x557cdded50b0 .functor AND 1, L_0x557cdded4cf0, L_0x557cdded54a0, C4<1>, C4<1>;
v0x557cdd87a580_0 .net "S", 0 0, L_0x557cdded4f20;  alias, 1 drivers
v0x557cdd87c4d0_0 .net "a", 0 0, L_0x557cdded4cf0;  alias, 1 drivers
v0x557cdd87cdf0_0 .net "b", 0 0, L_0x557cdded54a0;  alias, 1 drivers
v0x557cdd87ed40_0 .net "cout", 0 0, L_0x557cdded50b0;  alias, 1 drivers
S_0x557cdd5eb4d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd7d2940 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd5fa0f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5eb4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded5960 .functor OR 1, L_0x557cdded5660, L_0x557cdded5880, C4<0>, C4<0>;
v0x557cdd88f0c0_0 .net "S", 0 0, L_0x557cdded56f0;  1 drivers
v0x557cdd88f9e0_0 .net "a", 0 0, L_0x557cdded59f0;  1 drivers
v0x557cdd890840_0 .net "b", 0 0, L_0x557cdded5b20;  1 drivers
v0x557cdd8919f0_0 .net "c_1", 0 0, L_0x557cdded5660;  1 drivers
v0x557cdd892310_0 .net "c_2", 0 0, L_0x557cdded5880;  1 drivers
v0x557cdd894260_0 .net "cin", 0 0, L_0x557cdded5ce0;  1 drivers
v0x557cdd894b80_0 .net "cout", 0 0, L_0x557cdded5960;  1 drivers
v0x557cdd896ad0_0 .net "h_1_out", 0 0, L_0x557cdded55d0;  1 drivers
S_0x557cdd6183f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5fa0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded55d0 .functor XOR 1, L_0x557cdded59f0, L_0x557cdded5b20, C4<0>, C4<0>;
L_0x557cdded5660 .functor AND 1, L_0x557cdded59f0, L_0x557cdded5b20, C4<1>, C4<1>;
v0x557cdd889820_0 .net "S", 0 0, L_0x557cdded55d0;  alias, 1 drivers
v0x557cdd88ce30_0 .net "a", 0 0, L_0x557cdded59f0;  alias, 1 drivers
v0x557cdd88d220_0 .net "b", 0 0, L_0x557cdded5b20;  alias, 1 drivers
v0x557cdd88d570_0 .net "cout", 0 0, L_0x557cdded5660;  alias, 1 drivers
S_0x557cdd627010 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5fa0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded56f0 .functor XOR 1, L_0x557cdded55d0, L_0x557cdded5ce0, C4<0>, C4<0>;
L_0x557cdded5880 .functor AND 1, L_0x557cdded55d0, L_0x557cdded5ce0, C4<1>, C4<1>;
v0x557cdd8672e0_0 .net "S", 0 0, L_0x557cdded56f0;  alias, 1 drivers
v0x557cdd8b5010_0 .net "a", 0 0, L_0x557cdded55d0;  alias, 1 drivers
v0x557cdd8b5930_0 .net "b", 0 0, L_0x557cdded5ce0;  alias, 1 drivers
v0x557cdd88e400_0 .net "cout", 0 0, L_0x557cdded5880;  alias, 1 drivers
S_0x557cdd661c10 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd76d4e0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd586bb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd661c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded61a0 .functor OR 1, L_0x557cdded5ea0, L_0x557cdded60c0, C4<0>, C4<0>;
v0x557cdd8a15b0_0 .net "S", 0 0, L_0x557cdded5f30;  1 drivers
v0x557cdd8a3500_0 .net "a", 0 0, L_0x557cdded6230;  1 drivers
v0x557cdd8a3e20_0 .net "b", 0 0, L_0x557cdded6360;  1 drivers
v0x557cdd8a5d70_0 .net "c_1", 0 0, L_0x557cdded5ea0;  1 drivers
v0x557cdd8a6690_0 .net "c_2", 0 0, L_0x557cdded60c0;  1 drivers
v0x557cdd8a85e0_0 .net "cin", 0 0, L_0x557cdded6450;  1 drivers
v0x557cdd8a8f00_0 .net "cout", 0 0, L_0x557cdded61a0;  1 drivers
v0x557cdd8aae50_0 .net "h_1_out", 0 0, L_0x557cdded5e10;  1 drivers
S_0x557cdd557120 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd586bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded5e10 .functor XOR 1, L_0x557cdded6230, L_0x557cdded6360, C4<0>, C4<0>;
L_0x557cdded5ea0 .functor AND 1, L_0x557cdded6230, L_0x557cdded6360, C4<1>, C4<1>;
v0x557cdd8973f0_0 .net "S", 0 0, L_0x557cdded5e10;  alias, 1 drivers
v0x557cdd899340_0 .net "a", 0 0, L_0x557cdded6230;  alias, 1 drivers
v0x557cdd899c60_0 .net "b", 0 0, L_0x557cdded6360;  alias, 1 drivers
v0x557cdd89bbb0_0 .net "cout", 0 0, L_0x557cdded5ea0;  alias, 1 drivers
S_0x557cdd565200 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd586bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded5f30 .functor XOR 1, L_0x557cdded5e10, L_0x557cdded6450, C4<0>, C4<0>;
L_0x557cdded60c0 .functor AND 1, L_0x557cdded5e10, L_0x557cdded6450, C4<1>, C4<1>;
v0x557cdd89c4d0_0 .net "S", 0 0, L_0x557cdded5f30;  alias, 1 drivers
v0x557cdd89e420_0 .net "a", 0 0, L_0x557cdded5e10;  alias, 1 drivers
v0x557cdd89ed40_0 .net "b", 0 0, L_0x557cdded6450;  alias, 1 drivers
v0x557cdd8a0c90_0 .net "cout", 0 0, L_0x557cdded60c0;  alias, 1 drivers
S_0x557cdd501850 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd624300 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd510470 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd501850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded6930 .functor OR 1, L_0x557cdded6630, L_0x557cdded6850, C4<0>, C4<0>;
v0x557cdd890a30_0 .net "S", 0 0, L_0x557cdded66c0;  1 drivers
v0x557cdd865a60_0 .net "a", 0 0, L_0x557cdded69c0;  1 drivers
v0x557cdd88d7b0_0 .net "b", 0 0, L_0x557cdded6af0;  1 drivers
v0x557cdd8de8e0_0 .net "c_1", 0 0, L_0x557cdded6630;  1 drivers
v0x557cdd8df200_0 .net "c_2", 0 0, L_0x557cdded6850;  1 drivers
v0x557cdd8b8a90_0 .net "cin", 0 0, L_0x557cdded6c20;  1 drivers
v0x557cdd8b9270_0 .net "cout", 0 0, L_0x557cdded6930;  1 drivers
v0x557cdd8ba080_0 .net "h_1_out", 0 0, L_0x557cdded6580;  1 drivers
S_0x557cdd52e770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd510470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded6580 .functor XOR 1, L_0x557cdded69c0, L_0x557cdded6af0, C4<0>, C4<0>;
L_0x557cdded6630 .functor AND 1, L_0x557cdded69c0, L_0x557cdded6af0, C4<1>, C4<1>;
v0x557cdd8ab770_0 .net "S", 0 0, L_0x557cdded6580;  alias, 1 drivers
v0x557cdd8ad6c0_0 .net "a", 0 0, L_0x557cdded69c0;  alias, 1 drivers
v0x557cdd8adfe0_0 .net "b", 0 0, L_0x557cdded6af0;  alias, 1 drivers
v0x557cdd8aff30_0 .net "cout", 0 0, L_0x557cdded6630;  alias, 1 drivers
S_0x557cdd53d390 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd510470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded66c0 .functor XOR 1, L_0x557cdded6580, L_0x557cdded6c20, C4<0>, C4<0>;
L_0x557cdded6850 .functor AND 1, L_0x557cdded6580, L_0x557cdded6c20, C4<1>, C4<1>;
v0x557cdd8b0850_0 .net "S", 0 0, L_0x557cdded66c0;  alias, 1 drivers
v0x557cdd8b27a0_0 .net "a", 0 0, L_0x557cdded6580;  alias, 1 drivers
v0x557cdd8b30c0_0 .net "b", 0 0, L_0x557cdded6c20;  alias, 1 drivers
v0x557cdd8b6910_0 .net "cout", 0 0, L_0x557cdded6850;  alias, 1 drivers
S_0x557cdd577f90 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd61ccd0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd853760 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd577f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded7160 .functor OR 1, L_0x557cdded6f00, L_0x557cdded70d0, C4<0>, C4<0>;
v0x557cdd8c5480_0 .net "S", 0 0, L_0x557cdded6f90;  1 drivers
v0x557cdd8c5da0_0 .net "a", 0 0, L_0x557cdded71f0;  1 drivers
v0x557cdd8c7cf0_0 .net "b", 0 0, L_0x557cdded7320;  1 drivers
v0x557cdd8c8610_0 .net "c_1", 0 0, L_0x557cdded6f00;  1 drivers
v0x557cdd8ca560_0 .net "c_2", 0 0, L_0x557cdded70d0;  1 drivers
v0x557cdd8cae80_0 .net "cin", 0 0, L_0x557cdded7450;  1 drivers
v0x557cdd8ccdd0_0 .net "cout", 0 0, L_0x557cdded7160;  1 drivers
v0x557cdd8cd6f0_0 .net "h_1_out", 0 0, L_0x557cdded6e50;  1 drivers
S_0x557cdd3a36a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd853760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded6e50 .functor XOR 1, L_0x557cdded71f0, L_0x557cdded7320, C4<0>, C4<0>;
L_0x557cdded6f00 .functor AND 1, L_0x557cdded71f0, L_0x557cdded7320, C4<1>, C4<1>;
v0x557cdd8bb2c0_0 .net "S", 0 0, L_0x557cdded6e50;  alias, 1 drivers
v0x557cdd8bbbe0_0 .net "a", 0 0, L_0x557cdded71f0;  alias, 1 drivers
v0x557cdd8bdb30_0 .net "b", 0 0, L_0x557cdded7320;  alias, 1 drivers
v0x557cdd8be450_0 .net "cout", 0 0, L_0x557cdded6f00;  alias, 1 drivers
S_0x557cdd33fcf0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd853760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded6f90 .functor XOR 1, L_0x557cdded6e50, L_0x557cdded7450, C4<0>, C4<0>;
L_0x557cdded70d0 .functor AND 1, L_0x557cdded6e50, L_0x557cdded7450, C4<1>, C4<1>;
v0x557cdd8c03a0_0 .net "S", 0 0, L_0x557cdded6f90;  alias, 1 drivers
v0x557cdd8c0cc0_0 .net "a", 0 0, L_0x557cdded6e50;  alias, 1 drivers
v0x557cdd8c2c10_0 .net "b", 0 0, L_0x557cdded7450;  alias, 1 drivers
v0x557cdd8c3530_0 .net "cout", 0 0, L_0x557cdded70d0;  alias, 1 drivers
S_0x557cdd34e910 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd6c55f0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd36cc10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd34e910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded78c0 .functor OR 1, L_0x557cdded75c0, L_0x557cdded77e0, C4<0>, C4<0>;
v0x557cdd8d9800_0 .net "S", 0 0, L_0x557cdded7650;  1 drivers
v0x557cdd8da120_0 .net "a", 0 0, L_0x557cdded7950;  1 drivers
v0x557cdd8dc070_0 .net "b", 0 0, L_0x557cdded7b10;  1 drivers
v0x557cdd8dc990_0 .net "c_1", 0 0, L_0x557cdded75c0;  1 drivers
v0x557cdd8dffa0_0 .net "c_2", 0 0, L_0x557cdded77e0;  1 drivers
v0x557cdd8e0390_0 .net "cin", 0 0, L_0x557cdded7c40;  1 drivers
v0x557cdd8e06e0_0 .net "cout", 0 0, L_0x557cdded78c0;  1 drivers
v0x557cdd8ba270_0 .net "h_1_out", 0 0, L_0x557cdded6de0;  1 drivers
S_0x557cdd37b830 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd36cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded6de0 .functor XOR 1, L_0x557cdded7950, L_0x557cdded7b10, C4<0>, C4<0>;
L_0x557cdded75c0 .functor AND 1, L_0x557cdded7950, L_0x557cdded7b10, C4<1>, C4<1>;
v0x557cdd8cf640_0 .net "S", 0 0, L_0x557cdded6de0;  alias, 1 drivers
v0x557cdd8cff60_0 .net "a", 0 0, L_0x557cdded7950;  alias, 1 drivers
v0x557cdd8d1eb0_0 .net "b", 0 0, L_0x557cdded7b10;  alias, 1 drivers
v0x557cdd8d27d0_0 .net "cout", 0 0, L_0x557cdded75c0;  alias, 1 drivers
S_0x557cdd3b6430 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd36cc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded7650 .functor XOR 1, L_0x557cdded6de0, L_0x557cdded7c40, C4<0>, C4<0>;
L_0x557cdded77e0 .functor AND 1, L_0x557cdded6de0, L_0x557cdded7c40, C4<1>, C4<1>;
v0x557cdd8d4720_0 .net "S", 0 0, L_0x557cdded7650;  alias, 1 drivers
v0x557cdd8d5040_0 .net "a", 0 0, L_0x557cdded6de0;  alias, 1 drivers
v0x557cdd8d6f90_0 .net "b", 0 0, L_0x557cdded7c40;  alias, 1 drivers
v0x557cdd8d78b0_0 .net "cout", 0 0, L_0x557cdded77e0;  alias, 1 drivers
S_0x557cdd3c5050 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd645680 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd3955c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3c5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded80a0 .functor OR 1, L_0x557cdded7e30, L_0x557cdded7fc0, C4<0>, C4<0>;
v0x557cdd8e7390_0 .net "S", 0 0, L_0x557cdded7ec0;  1 drivers
v0x557cdd8e7cb0_0 .net "a", 0 0, L_0x557cdded8130;  1 drivers
v0x557cdd8e9c00_0 .net "b", 0 0, L_0x557cdded8260;  1 drivers
v0x557cdd8ea520_0 .net "c_1", 0 0, L_0x557cdded7e30;  1 drivers
v0x557cdd8ec470_0 .net "c_2", 0 0, L_0x557cdded7fc0;  1 drivers
v0x557cdd8ecd90_0 .net "cin", 0 0, L_0x557cdded7ce0;  1 drivers
v0x557cdd8eece0_0 .net "cout", 0 0, L_0x557cdded80a0;  1 drivers
v0x557cdd8ef600_0 .net "h_1_out", 0 0, L_0x557cdded7d80;  1 drivers
S_0x557cdd289920 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3955c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded7d80 .functor XOR 1, L_0x557cdded8130, L_0x557cdded8260, C4<0>, C4<0>;
L_0x557cdded7e30 .functor AND 1, L_0x557cdded8130, L_0x557cdded8260, C4<1>, C4<1>;
v0x557cdd908140_0 .net "S", 0 0, L_0x557cdded7d80;  alias, 1 drivers
v0x557cdd908a60_0 .net "a", 0 0, L_0x557cdded8130;  alias, 1 drivers
v0x557cdd8e15f0_0 .net "b", 0 0, L_0x557cdded8260;  alias, 1 drivers
v0x557cdd8e2510_0 .net "cout", 0 0, L_0x557cdded7e30;  alias, 1 drivers
S_0x557cdd225f70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3955c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded7ec0 .functor XOR 1, L_0x557cdded7d80, L_0x557cdded7ce0, C4<0>, C4<0>;
L_0x557cdded7fc0 .functor AND 1, L_0x557cdded7d80, L_0x557cdded7ce0, C4<1>, C4<1>;
v0x557cdd8e2cf0_0 .net "S", 0 0, L_0x557cdded7ec0;  alias, 1 drivers
v0x557cdd8e3970_0 .net "a", 0 0, L_0x557cdded7d80;  alias, 1 drivers
v0x557cdd8e4b20_0 .net "b", 0 0, L_0x557cdded7ce0;  alias, 1 drivers
v0x557cdd8e5440_0 .net "cout", 0 0, L_0x557cdded7fc0;  alias, 1 drivers
S_0x557cdd234b90 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd67c720 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cdd252e90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd234b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded8880 .functor OR 1, L_0x557cdded8580, L_0x557cdded87a0, C4<0>, C4<0>;
v0x557cdd8fb710_0 .net "S", 0 0, L_0x557cdded8610;  1 drivers
v0x557cdd8fc030_0 .net "a", 0 0, L_0x557cdded8910;  1 drivers
v0x557cdd8fdf80_0 .net "b", 0 0, L_0x557cdded8390;  1 drivers
v0x557cdd8fe8a0_0 .net "c_1", 0 0, L_0x557cdded8580;  1 drivers
v0x557cdd9007f0_0 .net "c_2", 0 0, L_0x557cdded87a0;  1 drivers
v0x557cdd901110_0 .net "cin", 0 0, L_0x557cdded8b90;  1 drivers
v0x557cdd903060_0 .net "cout", 0 0, L_0x557cdded8880;  1 drivers
v0x557cdd903980_0 .net "h_1_out", 0 0, L_0x557cdded84d0;  1 drivers
S_0x557cdd261ab0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd252e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded84d0 .functor XOR 1, L_0x557cdded8910, L_0x557cdded8390, C4<0>, C4<0>;
L_0x557cdded8580 .functor AND 1, L_0x557cdded8910, L_0x557cdded8390, C4<1>, C4<1>;
v0x557cdd8f1550_0 .net "S", 0 0, L_0x557cdded84d0;  alias, 1 drivers
v0x557cdd8f1e70_0 .net "a", 0 0, L_0x557cdded8910;  alias, 1 drivers
v0x557cdd8f3dc0_0 .net "b", 0 0, L_0x557cdded8390;  alias, 1 drivers
v0x557cdd8f46e0_0 .net "cout", 0 0, L_0x557cdded8580;  alias, 1 drivers
S_0x557cdd29c6b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd252e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded8610 .functor XOR 1, L_0x557cdded84d0, L_0x557cdded8b90, C4<0>, C4<0>;
L_0x557cdded87a0 .functor AND 1, L_0x557cdded84d0, L_0x557cdded8b90, C4<1>, C4<1>;
v0x557cdd8f6630_0 .net "S", 0 0, L_0x557cdded8610;  alias, 1 drivers
v0x557cdd8f6f50_0 .net "a", 0 0, L_0x557cdded84d0;  alias, 1 drivers
v0x557cdd8f8ea0_0 .net "b", 0 0, L_0x557cdded8b90;  alias, 1 drivers
v0x557cdd8f97c0_0 .net "cout", 0 0, L_0x557cdded87a0;  alias, 1 drivers
S_0x557cdd2ab2d0 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd583ea0 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cdd27b840 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2ab2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded9000 .functor OR 1, L_0x557cdded8d90, L_0x557cdded8f20, C4<0>, C4<0>;
v0x557cdd4a1200_0 .net "S", 0 0, L_0x557cdded8e20;  1 drivers
v0x557cdd4a1e30_0 .net "a", 0 0, L_0x557cdded9090;  1 drivers
v0x557cdd4a2e00_0 .net "b", 0 0, L_0x557cdded91c0;  1 drivers
v0x557cdd4a3720_0 .net "c_1", 0 0, L_0x557cdded8d90;  1 drivers
v0x557cdd4a5670_0 .net "c_2", 0 0, L_0x557cdded8f20;  1 drivers
v0x557cdd4a5f90_0 .net "cin", 0 0, L_0x557cdded8cc0;  1 drivers
v0x557cdd4a7ee0_0 .net "cout", 0 0, L_0x557cdded9000;  1 drivers
v0x557cdd4a8800_0 .net "h_1_out", 0 0, L_0x557cdded8a40;  1 drivers
S_0x557cdd19fca0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd27b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded8a40 .functor XOR 1, L_0x557cdded9090, L_0x557cdded91c0, C4<0>, C4<0>;
L_0x557cdded8d90 .functor AND 1, L_0x557cdded9090, L_0x557cdded91c0, C4<1>, C4<1>;
v0x557cdd9058d0_0 .net "S", 0 0, L_0x557cdded8a40;  alias, 1 drivers
v0x557cdd9061f0_0 .net "a", 0 0, L_0x557cdded9090;  alias, 1 drivers
v0x557cdd909a40_0 .net "b", 0 0, L_0x557cdded91c0;  alias, 1 drivers
v0x557cdd8e3b60_0 .net "cout", 0 0, L_0x557cdded8d90;  alias, 1 drivers
S_0x557cdd13c2f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd27b840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded8e20 .functor XOR 1, L_0x557cdded8a40, L_0x557cdded8cc0, C4<0>, C4<0>;
L_0x557cdded8f20 .functor AND 1, L_0x557cdded8a40, L_0x557cdded8cc0, C4<1>, C4<1>;
v0x557cdd8e0920_0 .net "S", 0 0, L_0x557cdded8e20;  alias, 1 drivers
v0x557cdd4b20a0_0 .net "a", 0 0, L_0x557cdded8a40;  alias, 1 drivers
v0x557cdd4b29c0_0 .net "b", 0 0, L_0x557cdded8cc0;  alias, 1 drivers
v0x557cdd4a0b60_0 .net "cout", 0 0, L_0x557cdded8f20;  alias, 1 drivers
S_0x557cdd14af10 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd5db970 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cdd169210 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd14af10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded97f0 .functor OR 1, L_0x557cdded94f0, L_0x557cdded9710, C4<0>, C4<0>;
v0x557cdd4b3e20_0 .net "S", 0 0, L_0x557cdded9580;  1 drivers
v0x557cdd4c8180_0 .net "a", 0 0, L_0x557cdded9880;  1 drivers
v0x557cdd4c8aa0_0 .net "b", 0 0, L_0x557cdded9aa0;  1 drivers
v0x557cdd4b5400_0 .net "c_1", 0 0, L_0x557cdded94f0;  1 drivers
v0x557cdd4b65b0_0 .net "c_2", 0 0, L_0x557cdded9710;  1 drivers
v0x557cdd4b6ed0_0 .net "cin", 0 0, L_0x557cdded9bd0;  1 drivers
v0x557cdd4b7d30_0 .net "cout", 0 0, L_0x557cdded97f0;  1 drivers
v0x557cdd4b8ee0_0 .net "h_1_out", 0 0, L_0x557cdded9460;  1 drivers
S_0x557cdd177e30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd169210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded9460 .functor XOR 1, L_0x557cdded9880, L_0x557cdded9aa0, C4<0>, C4<0>;
L_0x557cdded94f0 .functor AND 1, L_0x557cdded9880, L_0x557cdded9aa0, C4<1>, C4<1>;
v0x557cdd4aa750_0 .net "S", 0 0, L_0x557cdded9460;  alias, 1 drivers
v0x557cdd4ab070_0 .net "a", 0 0, L_0x557cdded9880;  alias, 1 drivers
v0x557cdd4acfc0_0 .net "b", 0 0, L_0x557cdded9aa0;  alias, 1 drivers
v0x557cdd4ad8e0_0 .net "cout", 0 0, L_0x557cdded94f0;  alias, 1 drivers
S_0x557cdd1b2a30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd169210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded9580 .functor XOR 1, L_0x557cdded9460, L_0x557cdded9bd0, C4<0>, C4<0>;
L_0x557cdded9710 .functor AND 1, L_0x557cdded9460, L_0x557cdded9bd0, C4<1>, C4<1>;
v0x557cdd4af830_0 .net "S", 0 0, L_0x557cdded9580;  alias, 1 drivers
v0x557cdd4b0150_0 .net "a", 0 0, L_0x557cdded9460;  alias, 1 drivers
v0x557cdd4a2020_0 .net "b", 0 0, L_0x557cdded9bd0;  alias, 1 drivers
v0x557cdd4b37f0_0 .net "cout", 0 0, L_0x557cdded9710;  alias, 1 drivers
S_0x557cdd1c1650 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd55ba00 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cdd191bc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1c1650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeda1b0 .functor OR 1, L_0x557cdded9eb0, L_0x557cddeda0d0, C4<0>, C4<0>;
v0x557cdd4c39c0_0 .net "S", 0 0, L_0x557cdded9f40;  1 drivers
v0x557cdd4c5910_0 .net "a", 0 0, L_0x557cddeda240;  1 drivers
v0x557cdd4c6230_0 .net "b", 0 0, L_0x557cddeda580;  1 drivers
v0x557cdd4b7f20_0 .net "c_1", 0 0, L_0x557cdded9eb0;  1 drivers
v0x557cdd4c9fd0_0 .net "c_2", 0 0, L_0x557cddeda0d0;  1 drivers
v0x557cdd4b4060_0 .net "cin", 0 0, L_0x557cddeda7c0;  1 drivers
v0x557cdd4dd650_0 .net "cout", 0 0, L_0x557cddeda1b0;  1 drivers
v0x557cdd4ddf70_0 .net "h_1_out", 0 0, L_0x557cdded9e00;  1 drivers
S_0x557cdcfd1920 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd191bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded9e00 .functor XOR 1, L_0x557cddeda240, L_0x557cddeda580, C4<0>, C4<0>;
L_0x557cdded9eb0 .functor AND 1, L_0x557cddeda240, L_0x557cddeda580, C4<1>, C4<1>;
v0x557cdd4b9800_0 .net "S", 0 0, L_0x557cdded9e00;  alias, 1 drivers
v0x557cdd4bb750_0 .net "a", 0 0, L_0x557cddeda240;  alias, 1 drivers
v0x557cdd4bc070_0 .net "b", 0 0, L_0x557cddeda580;  alias, 1 drivers
v0x557cdd4bdfc0_0 .net "cout", 0 0, L_0x557cdded9eb0;  alias, 1 drivers
S_0x557cdcfe0540 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd191bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded9f40 .functor XOR 1, L_0x557cdded9e00, L_0x557cddeda7c0, C4<0>, C4<0>;
L_0x557cddeda0d0 .functor AND 1, L_0x557cdded9e00, L_0x557cddeda7c0, C4<1>, C4<1>;
v0x557cdd4be8e0_0 .net "S", 0 0, L_0x557cdded9f40;  alias, 1 drivers
v0x557cdd4c0830_0 .net "a", 0 0, L_0x557cdded9e00;  alias, 1 drivers
v0x557cdd4c1150_0 .net "b", 0 0, L_0x557cddeda7c0;  alias, 1 drivers
v0x557cdd4c30a0_0 .net "cout", 0 0, L_0x557cddeda0d0;  alias, 1 drivers
S_0x557cdcffe840 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd85aff0 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cdd00d460 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcffe840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddedaca0 .functor OR 1, L_0x557cddeda9a0, L_0x557cddedabc0, C4<0>, C4<0>;
v0x557cdd4d3db0_0 .net "S", 0 0, L_0x557cddedaa30;  1 drivers
v0x557cdd4d5d00_0 .net "a", 0 0, L_0x557cddedad30;  1 drivers
v0x557cdd4d6620_0 .net "b", 0 0, L_0x557cddedaf80;  1 drivers
v0x557cdd4d8570_0 .net "c_1", 0 0, L_0x557cddeda9a0;  1 drivers
v0x557cdd4d8e90_0 .net "c_2", 0 0, L_0x557cddedabc0;  1 drivers
v0x557cdd4dade0_0 .net "cin", 0 0, L_0x557cddedb0b0;  1 drivers
v0x557cdd4db700_0 .net "cout", 0 0, L_0x557cddedaca0;  1 drivers
v0x557cdd4cd3f0_0 .net "h_1_out", 0 0, L_0x557cddeda8f0;  1 drivers
S_0x557cdd048060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd00d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeda8f0 .functor XOR 1, L_0x557cddedad30, L_0x557cddedaf80, C4<0>, C4<0>;
L_0x557cddeda9a0 .functor AND 1, L_0x557cddedad30, L_0x557cddedaf80, C4<1>, C4<1>;
v0x557cdd4cbb20_0 .net "S", 0 0, L_0x557cddeda8f0;  alias, 1 drivers
v0x557cdd4cc3a0_0 .net "a", 0 0, L_0x557cddedad30;  alias, 1 drivers
v0x557cdd4cd200_0 .net "b", 0 0, L_0x557cddedaf80;  alias, 1 drivers
v0x557cdd4ce3b0_0 .net "cout", 0 0, L_0x557cddeda9a0;  alias, 1 drivers
S_0x557cdd056c80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd00d460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedaa30 .functor XOR 1, L_0x557cddeda8f0, L_0x557cddedb0b0, C4<0>, C4<0>;
L_0x557cddedabc0 .functor AND 1, L_0x557cddeda8f0, L_0x557cddedb0b0, C4<1>, C4<1>;
v0x557cdd4cecd0_0 .net "S", 0 0, L_0x557cddedaa30;  alias, 1 drivers
v0x557cdd4d0c20_0 .net "a", 0 0, L_0x557cddeda8f0;  alias, 1 drivers
v0x557cdd4d1540_0 .net "b", 0 0, L_0x557cddedb0b0;  alias, 1 drivers
v0x557cdd4d3490_0 .net "cout", 0 0, L_0x557cddedabc0;  alias, 1 drivers
S_0x557cdd48e200 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd8494e0 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cdd0352d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd48e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddedb5a0 .functor OR 1, L_0x557cddedaf10, L_0x557cddedb4c0, C4<0>, C4<0>;
v0x557cdd4e4400_0 .net "S", 0 0, L_0x557cddedb330;  1 drivers
v0x557cdd4e4d20_0 .net "a", 0 0, L_0x557cddedb630;  1 drivers
v0x557cdd4e6c70_0 .net "b", 0 0, L_0x557cddedb760;  1 drivers
v0x557cdd4e7590_0 .net "c_1", 0 0, L_0x557cddedaf10;  1 drivers
v0x557cdd4e94e0_0 .net "c_2", 0 0, L_0x557cddedb4c0;  1 drivers
v0x557cdd4e9e00_0 .net "cin", 0 0, L_0x557cddedb1e0;  1 drivers
v0x557cdd4ebd50_0 .net "cout", 0 0, L_0x557cddedb5a0;  1 drivers
v0x557cdd4ec670_0 .net "h_1_out", 0 0, L_0x557cddedae60;  1 drivers
S_0x557cdceb7ba0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0352d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedae60 .functor XOR 1, L_0x557cddedb630, L_0x557cddedb760, C4<0>, C4<0>;
L_0x557cddedaf10 .functor AND 1, L_0x557cddedb630, L_0x557cddedb760, C4<1>, C4<1>;
v0x557cdd4ded10_0 .net "S", 0 0, L_0x557cddedae60;  alias, 1 drivers
v0x557cdd4df340_0 .net "a", 0 0, L_0x557cddedb630;  alias, 1 drivers
v0x557cdd4f36a0_0 .net "b", 0 0, L_0x557cddedb760;  alias, 1 drivers
v0x557cdd4f3fc0_0 .net "cout", 0 0, L_0x557cddedaf10;  alias, 1 drivers
S_0x557cdcec67c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0352d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedb330 .functor XOR 1, L_0x557cddedae60, L_0x557cddedb1e0, C4<0>, C4<0>;
L_0x557cddedb4c0 .functor AND 1, L_0x557cddedae60, L_0x557cddedb1e0, C4<1>, C4<1>;
v0x557cdd4e0920_0 .net "S", 0 0, L_0x557cddedb330;  alias, 1 drivers
v0x557cdd4e1ad0_0 .net "a", 0 0, L_0x557cddedae60;  alias, 1 drivers
v0x557cdd4e23f0_0 .net "b", 0 0, L_0x557cddedb1e0;  alias, 1 drivers
v0x557cdd4e3250_0 .net "cout", 0 0, L_0x557cddedb4c0;  alias, 1 drivers
S_0x557cdcee4ac0 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd6d9620 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cdcef36e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcee4ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddedbd80 .functor OR 1, L_0x557cddedba80, L_0x557cddedbca0, C4<0>, C4<0>;
v0x557cdd95a1b0_0 .net "S", 0 0, L_0x557cddedbb10;  1 drivers
v0x557cdd95aad0_0 .net "a", 0 0, L_0x557cddedbe10;  1 drivers
v0x557cdd90bf70_0 .net "b", 0 0, L_0x557cddedc090;  1 drivers
v0x557cdd90c610_0 .net "c_1", 0 0, L_0x557cddedba80;  1 drivers
v0x557cdd90d2e0_0 .net "c_2", 0 0, L_0x557cddedbca0;  1 drivers
v0x557cdd90e490_0 .net "cin", 0 0, L_0x557cddedc3d0;  1 drivers
v0x557cdd90edb0_0 .net "cout", 0 0, L_0x557cddedbd80;  1 drivers
v0x557cdd910d00_0 .net "h_1_out", 0 0, L_0x557cddedb9d0;  1 drivers
S_0x557cdcf2e2e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcef36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedb9d0 .functor XOR 1, L_0x557cddedbe10, L_0x557cddedc090, C4<0>, C4<0>;
L_0x557cddedba80 .functor AND 1, L_0x557cddedbe10, L_0x557cddedc090, C4<1>, C4<1>;
v0x557cdd4ee5c0_0 .net "S", 0 0, L_0x557cddedb9d0;  alias, 1 drivers
v0x557cdd4eeee0_0 .net "a", 0 0, L_0x557cddedbe10;  alias, 1 drivers
v0x557cdd4f0e30_0 .net "b", 0 0, L_0x557cddedc090;  alias, 1 drivers
v0x557cdd4f1750_0 .net "cout", 0 0, L_0x557cddedba80;  alias, 1 drivers
S_0x557cdcf3cf00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcef36e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedbb10 .functor XOR 1, L_0x557cddedb9d0, L_0x557cddedc3d0, C4<0>, C4<0>;
L_0x557cddedbca0 .functor AND 1, L_0x557cddedb9d0, L_0x557cddedc3d0, C4<1>, C4<1>;
v0x557cdd4e3440_0 .net "S", 0 0, L_0x557cddedbb10;  alias, 1 drivers
v0x557cdd4f5150_0 .net "a", 0 0, L_0x557cddedb9d0;  alias, 1 drivers
v0x557cdd4f54f0_0 .net "b", 0 0, L_0x557cddedc3d0;  alias, 1 drivers
v0x557cdd4df580_0 .net "cout", 0 0, L_0x557cddedbca0;  alias, 1 drivers
S_0x557cdd0271f0 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cdd705250;
 .timescale 0 0;
P_0x557cdd82bb40 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cdcf1b550 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0271f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddedca10 .functor OR 1, L_0x557cddedc710, L_0x557cddedc930, C4<0>, C4<0>;
v0x557cdd91b7e0_0 .net "S", 0 0, L_0x557cddedc7a0;  1 drivers
v0x557cdd91d730_0 .net "a", 0 0, L_0x557cddedcaa0;  1 drivers
v0x557cdd91e050_0 .net "b", 0 0, L_0x557cddedcbd0;  1 drivers
v0x557cdd91ffa0_0 .net "c_1", 0 0, L_0x557cddedc710;  1 drivers
v0x557cdd9208c0_0 .net "c_2", 0 0, L_0x557cddedc930;  1 drivers
v0x557cdd922810_0 .net "cin", 0 0, L_0x557cddedce70;  1 drivers
v0x557cdd923130_0 .net "cout", 0 0, L_0x557cddedca10;  1 drivers
v0x557cdd925080_0 .net "h_1_out", 0 0, L_0x557cddedc660;  1 drivers
S_0x557cdcdcdf20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf1b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedc660 .functor XOR 1, L_0x557cddedcaa0, L_0x557cddedcbd0, C4<0>, C4<0>;
L_0x557cddedc710 .functor AND 1, L_0x557cddedcaa0, L_0x557cddedcbd0, C4<1>, C4<1>;
v0x557cdd911620_0 .net "S", 0 0, L_0x557cddedc660;  alias, 1 drivers
v0x557cdd913570_0 .net "a", 0 0, L_0x557cddedcaa0;  alias, 1 drivers
v0x557cdd913e90_0 .net "b", 0 0, L_0x557cddedcbd0;  alias, 1 drivers
v0x557cdd915de0_0 .net "cout", 0 0, L_0x557cddedc710;  alias, 1 drivers
S_0x557cdcddcb40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf1b550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddedc7a0 .functor XOR 1, L_0x557cddedc660, L_0x557cddedce70, C4<0>, C4<0>;
L_0x557cddedc930 .functor AND 1, L_0x557cddedc660, L_0x557cddedce70, C4<1>, C4<1>;
v0x557cdd916700_0 .net "S", 0 0, L_0x557cddedc7a0;  alias, 1 drivers
v0x557cdd918650_0 .net "a", 0 0, L_0x557cddedc660;  alias, 1 drivers
v0x557cdd918f70_0 .net "b", 0 0, L_0x557cddedce70;  alias, 1 drivers
v0x557cdd91aec0_0 .net "cout", 0 0, L_0x557cddedc930;  alias, 1 drivers
S_0x557cdcdfae40 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd768c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7eeae0 .param/l "N" 0 3 26, +C4<00000000000000000000000000010000>;
v0x557cdce27450_0 .net "S", 15 0, L_0x557cddef6040;  alias, 1 drivers
v0x557cdce282b0_0 .net "a", 15 0, L_0x557cddedeab0;  alias, 1 drivers
v0x557cdce284a0_0 .net "b", 15 0, L_0x557cddeeeb80;  alias, 1 drivers
v0x557cdce2ff50_0 .net "carin", 15 0, L_0x557cddef6300;  1 drivers
v0x557cdce30870_0 .net "cin", 0 0, L_0x557cddef6920;  1 drivers
v0x557cdce2d620_0 .net "cout", 0 0, L_0x557cddef6690;  alias, 1 drivers
L_0x557cddeeee70 .part L_0x557cddedeab0, 1, 1;
L_0x557cddeeefa0 .part L_0x557cddeeeb80, 1, 1;
L_0x557cddeef0d0 .part L_0x557cddef6300, 0, 1;
L_0x557cddeef4c0 .part L_0x557cddedeab0, 2, 1;
L_0x557cddeef680 .part L_0x557cddeeeb80, 2, 1;
L_0x557cddeef840 .part L_0x557cddef6300, 1, 1;
L_0x557cddeefc30 .part L_0x557cddedeab0, 3, 1;
L_0x557cddeefd60 .part L_0x557cddeeeb80, 3, 1;
L_0x557cddeefe90 .part L_0x557cddef6300, 2, 1;
L_0x557cddef0280 .part L_0x557cddedeab0, 4, 1;
L_0x557cddef03b0 .part L_0x557cddeeeb80, 4, 1;
L_0x557cddef04e0 .part L_0x557cddef6300, 3, 1;
L_0x557cddef09d0 .part L_0x557cddedeab0, 5, 1;
L_0x557cddef0b00 .part L_0x557cddeeeb80, 5, 1;
L_0x557cddef0cb0 .part L_0x557cddef6300, 4, 1;
L_0x557cddef1030 .part L_0x557cddedeab0, 6, 1;
L_0x557cddef11f0 .part L_0x557cddeeeb80, 6, 1;
L_0x557cddef1290 .part L_0x557cddef6300, 5, 1;
L_0x557cddef1600 .part L_0x557cddedeab0, 7, 1;
L_0x557cddef1730 .part L_0x557cddeeeb80, 7, 1;
L_0x557cddef1330 .part L_0x557cddef6300, 6, 1;
L_0x557cddef1c60 .part L_0x557cddedeab0, 8, 1;
L_0x557cddef1860 .part L_0x557cddeeeb80, 8, 1;
L_0x557cddef1ee0 .part L_0x557cddef6300, 7, 1;
L_0x557cddef22a0 .part L_0x557cddedeab0, 9, 1;
L_0x557cddef23d0 .part L_0x557cddeeeb80, 9, 1;
L_0x557cddef2010 .part L_0x557cddef6300, 8, 1;
L_0x557cddef2930 .part L_0x557cddedeab0, 10, 1;
L_0x557cddef2b50 .part L_0x557cddeeeb80, 10, 1;
L_0x557cddef2c80 .part L_0x557cddef6300, 9, 1;
L_0x557cddef3170 .part L_0x557cddedeab0, 11, 1;
L_0x557cddef32a0 .part L_0x557cddeeeb80, 11, 1;
L_0x557cddef34e0 .part L_0x557cddef6300, 10, 1;
L_0x557cddef38d0 .part L_0x557cddedeab0, 12, 1;
L_0x557cddef3b20 .part L_0x557cddeeeb80, 12, 1;
L_0x557cddef3c50 .part L_0x557cddef6300, 11, 1;
L_0x557cddef4090 .part L_0x557cddedeab0, 13, 1;
L_0x557cddef41c0 .part L_0x557cddeeeb80, 13, 1;
L_0x557cddef3d80 .part L_0x557cddef6300, 12, 1;
L_0x557cddef46f0 .part L_0x557cddedeab0, 14, 1;
L_0x557cddef4b80 .part L_0x557cddeeeb80, 14, 1;
L_0x557cddef4ec0 .part L_0x557cddef6300, 13, 1;
L_0x557cddef5410 .part L_0x557cddedeab0, 15, 1;
L_0x557cddef5540 .part L_0x557cddeeeb80, 15, 1;
L_0x557cddef57e0 .part L_0x557cddef6300, 14, 1;
L_0x557cddef5c60 .part L_0x557cddedeab0, 0, 1;
L_0x557cddef5f10 .part L_0x557cddeeeb80, 0, 1;
LS_0x557cddef6040_0_0 .concat8 [ 1 1 1 1], L_0x557cddef59f0, L_0x557cddeeec90, L_0x557cddeef2e0, L_0x557cddeefa50;
LS_0x557cddef6040_0_4 .concat8 [ 1 1 1 1], L_0x557cddef00a0, L_0x557cddef07f0, L_0x557cddef0e50, L_0x557cddef14b0;
LS_0x557cddef6040_0_8 .concat8 [ 1 1 1 1], L_0x557cddef1a80, L_0x557cddef2150, L_0x557cddef2750, L_0x557cddef2f90;
LS_0x557cddef6040_0_12 .concat8 [ 1 1 1 1], L_0x557cddef36f0, L_0x557cddef3eb0, L_0x557cddef4510, L_0x557cddef5230;
L_0x557cddef6040 .concat8 [ 4 4 4 4], LS_0x557cddef6040_0_0, LS_0x557cddef6040_0_4, LS_0x557cddef6040_0_8, LS_0x557cddef6040_0_12;
LS_0x557cddef6300_0_0 .concat8 [ 1 1 1 1], L_0x557cddef5bf0, L_0x557cddeeee00, L_0x557cddeef450, L_0x557cddeefbc0;
LS_0x557cddef6300_0_4 .concat8 [ 1 1 1 1], L_0x557cddef0210, L_0x557cddef0960, L_0x557cddef0fc0, L_0x557cddef1590;
LS_0x557cddef6300_0_8 .concat8 [ 1 1 1 1], L_0x557cddef1bf0, L_0x557cddef2230, L_0x557cddef28c0, L_0x557cddef3100;
LS_0x557cddef6300_0_12 .concat8 [ 1 1 1 1], L_0x557cddef3860, L_0x557cddef4020, L_0x557cddef4680, L_0x557cddef53a0;
L_0x557cddef6300 .concat8 [ 4 4 4 4], LS_0x557cddef6300_0_0, LS_0x557cddef6300_0_4, LS_0x557cddef6300_0_8, LS_0x557cddef6300_0_12;
L_0x557cddef6690 .part L_0x557cddef6300, 15, 1;
S_0x557cdce09a60 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcdfae40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef5bf0 .functor OR 1, L_0x557cddef5980, L_0x557cddef5af0, C4<0>, C4<0>;
v0x557cdd9374b0_0 .net "S", 0 0, L_0x557cddef59f0;  1 drivers
v0x557cdd939400_0 .net "a", 0 0, L_0x557cddef5c60;  1 drivers
v0x557cdd939d20_0 .net "b", 0 0, L_0x557cddef5f10;  1 drivers
v0x557cdd93bc70_0 .net "c_1", 0 0, L_0x557cddef5980;  1 drivers
v0x557cdd93c590_0 .net "c_2", 0 0, L_0x557cddef5af0;  1 drivers
v0x557cdd93e4e0_0 .net "cin", 0 0, L_0x557cddef6920;  alias, 1 drivers
v0x557cdd93ee00_0 .net "cout", 0 0, L_0x557cddef5bf0;  1 drivers
v0x557cdd940d50_0 .net "h_1_out", 0 0, L_0x557cddef5910;  1 drivers
S_0x557cdce44660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce09a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef5910 .functor XOR 1, L_0x557cddef5c60, L_0x557cddef5f10, C4<0>, C4<0>;
L_0x557cddef5980 .functor AND 1, L_0x557cddef5c60, L_0x557cddef5f10, C4<1>, C4<1>;
v0x557cdd92d2f0_0 .net "S", 0 0, L_0x557cddef5910;  alias, 1 drivers
v0x557cdd92f240_0 .net "a", 0 0, L_0x557cddef5c60;  alias, 1 drivers
v0x557cdd92fb60_0 .net "b", 0 0, L_0x557cddef5f10;  alias, 1 drivers
v0x557cdd931ab0_0 .net "cout", 0 0, L_0x557cddef5980;  alias, 1 drivers
S_0x557cdce53280 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce09a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef59f0 .functor XOR 1, L_0x557cddef5910, L_0x557cddef6920, C4<0>, C4<0>;
L_0x557cddef5af0 .functor AND 1, L_0x557cddef5910, L_0x557cddef6920, C4<1>, C4<1>;
v0x557cdd9323d0_0 .net "S", 0 0, L_0x557cddef59f0;  alias, 1 drivers
v0x557cdd934320_0 .net "a", 0 0, L_0x557cddef5910;  alias, 1 drivers
v0x557cdd934c40_0 .net "b", 0 0, L_0x557cddef6920;  alias, 1 drivers
v0x557cdd936b90_0 .net "cout", 0 0, L_0x557cddef5af0;  alias, 1 drivers
S_0x557cdcf0d470 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd7ffae0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdce318d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf0d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeeee00 .functor OR 1, L_0x557cddeeec20, L_0x557cddeeed90, C4<0>, C4<0>;
v0x557cdd94b830_0 .net "S", 0 0, L_0x557cddeeec90;  1 drivers
v0x557cdd94d780_0 .net "a", 0 0, L_0x557cddeeee70;  1 drivers
v0x557cdd94e0a0_0 .net "b", 0 0, L_0x557cddeeefa0;  1 drivers
v0x557cdd94fff0_0 .net "c_1", 0 0, L_0x557cddeeec20;  1 drivers
v0x557cdd950910_0 .net "c_2", 0 0, L_0x557cddeeed90;  1 drivers
v0x557cdd952860_0 .net "cin", 0 0, L_0x557cddeef0d0;  1 drivers
v0x557cdd953180_0 .net "cout", 0 0, L_0x557cddeeee00;  1 drivers
v0x557cdd9550d0_0 .net "h_1_out", 0 0, L_0x557cddec0b60;  1 drivers
S_0x557cdd71af90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce318d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec0b60 .functor XOR 1, L_0x557cddeeee70, L_0x557cddeeefa0, C4<0>, C4<0>;
L_0x557cddeeec20 .functor AND 1, L_0x557cddeeee70, L_0x557cddeeefa0, C4<1>, C4<1>;
v0x557cdd941670_0 .net "S", 0 0, L_0x557cddec0b60;  alias, 1 drivers
v0x557cdd9435c0_0 .net "a", 0 0, L_0x557cddeeee70;  alias, 1 drivers
v0x557cdd943ee0_0 .net "b", 0 0, L_0x557cddeeefa0;  alias, 1 drivers
v0x557cdd945e30_0 .net "cout", 0 0, L_0x557cddeeec20;  alias, 1 drivers
S_0x557cdd739290 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce318d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeeec90 .functor XOR 1, L_0x557cddec0b60, L_0x557cddeef0d0, C4<0>, C4<0>;
L_0x557cddeeed90 .functor AND 1, L_0x557cddec0b60, L_0x557cddeef0d0, C4<1>, C4<1>;
v0x557cdd946750_0 .net "S", 0 0, L_0x557cddeeec90;  alias, 1 drivers
v0x557cdd9486a0_0 .net "a", 0 0, L_0x557cddec0b60;  alias, 1 drivers
v0x557cdd948fc0_0 .net "b", 0 0, L_0x557cddeef0d0;  alias, 1 drivers
v0x557cdd94af10_0 .net "cout", 0 0, L_0x557cddeeed90;  alias, 1 drivers
S_0x557cdd747eb0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd3d0f40 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd782ab0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd747eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeef450 .functor OR 1, L_0x557cddeef270, L_0x557cddeef3e0, C4<0>, C4<0>;
v0x557cdd0b1ea0_0 .net "S", 0 0, L_0x557cddeef2e0;  1 drivers
v0x557cdd0b2680_0 .net "a", 0 0, L_0x557cddeef4c0;  1 drivers
v0x557cdd0b3440_0 .net "b", 0 0, L_0x557cddeef680;  1 drivers
v0x557cdd0b45f0_0 .net "c_1", 0 0, L_0x557cddeef270;  1 drivers
v0x557cdd0b4f10_0 .net "c_2", 0 0, L_0x557cddeef3e0;  1 drivers
v0x557cdd0b6e60_0 .net "cin", 0 0, L_0x557cddeef840;  1 drivers
v0x557cdd0b7780_0 .net "cout", 0 0, L_0x557cddeef450;  1 drivers
v0x557cdd0b96d0_0 .net "h_1_out", 0 0, L_0x557cddeef200;  1 drivers
S_0x557cdd7916d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd782ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeef200 .functor XOR 1, L_0x557cddeef4c0, L_0x557cddeef680, C4<0>, C4<0>;
L_0x557cddeef270 .functor AND 1, L_0x557cddeef4c0, L_0x557cddeef680, C4<1>, C4<1>;
v0x557cdd9559f0_0 .net "S", 0 0, L_0x557cddeef200;  alias, 1 drivers
v0x557cdd957940_0 .net "a", 0 0, L_0x557cddeef4c0;  alias, 1 drivers
v0x557cdd958260_0 .net "b", 0 0, L_0x557cddeef680;  alias, 1 drivers
v0x557cdd95b870_0 .net "cout", 0 0, L_0x557cddeef270;  alias, 1 drivers
S_0x557cdd11fe30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd782ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeef2e0 .functor XOR 1, L_0x557cddeef200, L_0x557cddeef840, C4<0>, C4<0>;
L_0x557cddeef3e0 .functor AND 1, L_0x557cddeef200, L_0x557cddeef840, C4<1>, C4<1>;
v0x557cdd95be60_0 .net "S", 0 0, L_0x557cddeef2e0;  alias, 1 drivers
v0x557cdd90d4d0_0 .net "a", 0 0, L_0x557cddeef200;  alias, 1 drivers
v0x557cdd0c3890_0 .net "b", 0 0, L_0x557cddeef840;  alias, 1 drivers
v0x557cdd0c41b0_0 .net "cout", 0 0, L_0x557cddeef3e0;  alias, 1 drivers
S_0x557cdce237f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd3714f0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd70c370 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce237f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeefbc0 .functor OR 1, L_0x557cddeef9e0, L_0x557cddeefb50, C4<0>, C4<0>;
v0x557cdd0c4fe0_0 .net "S", 0 0, L_0x557cddeefa50;  1 drivers
v0x557cdd0c5610_0 .net "a", 0 0, L_0x557cddeefc30;  1 drivers
v0x557cdd0d9970_0 .net "b", 0 0, L_0x557cddeefd60;  1 drivers
v0x557cdd0da290_0 .net "c_1", 0 0, L_0x557cddeef9e0;  1 drivers
v0x557cdd0c6bf0_0 .net "c_2", 0 0, L_0x557cddeefb50;  1 drivers
v0x557cdd0c7da0_0 .net "cin", 0 0, L_0x557cddeefe90;  1 drivers
v0x557cdd0c86c0_0 .net "cout", 0 0, L_0x557cddeefbc0;  1 drivers
v0x557cdd0c9520_0 .net "h_1_out", 0 0, L_0x557cddeef970;  1 drivers
S_0x557cdd677950 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd70c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeef970 .functor XOR 1, L_0x557cddeefc30, L_0x557cddeefd60, C4<0>, C4<0>;
L_0x557cddeef9e0 .functor AND 1, L_0x557cddeefc30, L_0x557cddeefd60, C4<1>, C4<1>;
v0x557cdd0b9ff0_0 .net "S", 0 0, L_0x557cddeef970;  alias, 1 drivers
v0x557cdd0bbf40_0 .net "a", 0 0, L_0x557cddeefc30;  alias, 1 drivers
v0x557cdd0bc860_0 .net "b", 0 0, L_0x557cddeefd60;  alias, 1 drivers
v0x557cdd0be7b0_0 .net "cout", 0 0, L_0x557cddeef9e0;  alias, 1 drivers
S_0x557cdd7a8d10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd70c370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeefa50 .functor XOR 1, L_0x557cddeef970, L_0x557cddeefe90, C4<0>, C4<0>;
L_0x557cddeefb50 .functor AND 1, L_0x557cddeef970, L_0x557cddeefe90, C4<1>, C4<1>;
v0x557cdd0bf0d0_0 .net "S", 0 0, L_0x557cddeefa50;  alias, 1 drivers
v0x557cdd0c1020_0 .net "a", 0 0, L_0x557cddeef970;  alias, 1 drivers
v0x557cdd0c1940_0 .net "b", 0 0, L_0x557cddeefe90;  alias, 1 drivers
v0x557cdd0b3630_0 .net "cout", 0 0, L_0x557cddeefb50;  alias, 1 drivers
S_0x557cdd7b4fc0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd3a7f80 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd7cd7e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7b4fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef0210 .functor OR 1, L_0x557cddef0030, L_0x557cddef01a0, C4<0>, C4<0>;
v0x557cdd0d4890_0 .net "S", 0 0, L_0x557cddef00a0;  1 drivers
v0x557cdd0d51b0_0 .net "a", 0 0, L_0x557cddef0280;  1 drivers
v0x557cdd0d7100_0 .net "b", 0 0, L_0x557cddef03b0;  1 drivers
v0x557cdd0d7a20_0 .net "c_1", 0 0, L_0x557cddef0030;  1 drivers
v0x557cdd0c9710_0 .net "c_2", 0 0, L_0x557cddef01a0;  1 drivers
v0x557cdd0db420_0 .net "cin", 0 0, L_0x557cddef04e0;  1 drivers
v0x557cdd0db7c0_0 .net "cout", 0 0, L_0x557cddef0210;  1 drivers
v0x557cdd0c5850_0 .net "h_1_out", 0 0, L_0x557cddeeffc0;  1 drivers
S_0x557cdd75a770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7cd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeeffc0 .functor XOR 1, L_0x557cddef0280, L_0x557cddef03b0, C4<0>, C4<0>;
L_0x557cddef0030 .functor AND 1, L_0x557cddef0280, L_0x557cddef03b0, C4<1>, C4<1>;
v0x557cdd0ca6d0_0 .net "S", 0 0, L_0x557cddeeffc0;  alias, 1 drivers
v0x557cdd0caff0_0 .net "a", 0 0, L_0x557cddef0280;  alias, 1 drivers
v0x557cdd0ccf40_0 .net "b", 0 0, L_0x557cddef03b0;  alias, 1 drivers
v0x557cdd0cd860_0 .net "cout", 0 0, L_0x557cddef0030;  alias, 1 drivers
S_0x557cdd761c40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7cd7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef00a0 .functor XOR 1, L_0x557cddeeffc0, L_0x557cddef04e0, C4<0>, C4<0>;
L_0x557cddef01a0 .functor AND 1, L_0x557cddeeffc0, L_0x557cddef04e0, C4<1>, C4<1>;
v0x557cdd0cf7b0_0 .net "S", 0 0, L_0x557cddef00a0;  alias, 1 drivers
v0x557cdd0d00d0_0 .net "a", 0 0, L_0x557cddeeffc0;  alias, 1 drivers
v0x557cdd0d2020_0 .net "b", 0 0, L_0x557cddef04e0;  alias, 1 drivers
v0x557cdd0d2940_0 .net "cout", 0 0, L_0x557cddef01a0;  alias, 1 drivers
S_0x557cdd76fd20 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd3a0990 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd668d30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd76fd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef0960 .functor OR 1, L_0x557cddef0780, L_0x557cddef08f0, C4<0>, C4<0>;
v0x557cdd0e3870_0 .net "S", 0 0, L_0x557cddef07f0;  1 drivers
v0x557cdd0e57c0_0 .net "a", 0 0, L_0x557cddef09d0;  1 drivers
v0x557cdd0e60e0_0 .net "b", 0 0, L_0x557cddef0b00;  1 drivers
v0x557cdd0e8030_0 .net "c_1", 0 0, L_0x557cddef0780;  1 drivers
v0x557cdd0e8950_0 .net "c_2", 0 0, L_0x557cddef08f0;  1 drivers
v0x557cdd0ea8a0_0 .net "cin", 0 0, L_0x557cddef0cb0;  1 drivers
v0x557cdd0eb1c0_0 .net "cout", 0 0, L_0x557cddef0960;  1 drivers
v0x557cdd0ed110_0 .net "h_1_out", 0 0, L_0x557cddef0710;  1 drivers
S_0x557cdd6409f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd668d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef0710 .functor XOR 1, L_0x557cddef09d0, L_0x557cddef0b00, C4<0>, C4<0>;
L_0x557cddef0780 .functor AND 1, L_0x557cddef09d0, L_0x557cddef0b00, C4<1>, C4<1>;
v0x557cdd0ef980_0 .net "S", 0 0, L_0x557cddef0710;  alias, 1 drivers
v0x557cdd0f02a0_0 .net "a", 0 0, L_0x557cddef09d0;  alias, 1 drivers
v0x557cdd0dddb0_0 .net "b", 0 0, L_0x557cddef0b00;  alias, 1 drivers
v0x557cdd0de6d0_0 .net "cout", 0 0, L_0x557cddef0780;  alias, 1 drivers
S_0x557cdd647ec0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd668d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef07f0 .functor XOR 1, L_0x557cddef0710, L_0x557cddef0cb0, C4<0>, C4<0>;
L_0x557cddef08f0 .functor AND 1, L_0x557cddef0710, L_0x557cddef0cb0, C4<1>, C4<1>;
v0x557cdd0df530_0 .net "S", 0 0, L_0x557cddef07f0;  alias, 1 drivers
v0x557cdd0e06e0_0 .net "a", 0 0, L_0x557cddef0710;  alias, 1 drivers
v0x557cdd0e1000_0 .net "b", 0 0, L_0x557cddef0cb0;  alias, 1 drivers
v0x557cdd0e2f50_0 .net "cout", 0 0, L_0x557cddef08f0;  alias, 1 drivers
S_0x557cdd655fa0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd2a85c0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd5f25f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd655fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef0fc0 .functor OR 1, L_0x557cddef0de0, L_0x557cddef0f50, C4<0>, C4<0>;
v0x557cdd0f4720_0 .net "S", 0 0, L_0x557cddef0e50;  1 drivers
v0x557cdd0f5580_0 .net "a", 0 0, L_0x557cddef1030;  1 drivers
v0x557cdd0f6730_0 .net "b", 0 0, L_0x557cddef11f0;  1 drivers
v0x557cdd0f7050_0 .net "c_1", 0 0, L_0x557cddef0de0;  1 drivers
v0x557cdd0f8fa0_0 .net "c_2", 0 0, L_0x557cddef0f50;  1 drivers
v0x557cdd0f98c0_0 .net "cin", 0 0, L_0x557cddef1290;  1 drivers
v0x557cdd0fb810_0 .net "cout", 0 0, L_0x557cddef0fc0;  1 drivers
v0x557cdd0fc130_0 .net "h_1_out", 0 0, L_0x557cddef06a0;  1 drivers
S_0x557cdd601210 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5f25f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef06a0 .functor XOR 1, L_0x557cddef1030, L_0x557cddef11f0, C4<0>, C4<0>;
L_0x557cddef0de0 .functor AND 1, L_0x557cddef1030, L_0x557cddef11f0, C4<1>, C4<1>;
v0x557cdd0eda30_0 .net "S", 0 0, L_0x557cddef06a0;  alias, 1 drivers
v0x557cdd0df720_0 .net "a", 0 0, L_0x557cddef1030;  alias, 1 drivers
v0x557cdd0f1040_0 .net "b", 0 0, L_0x557cddef11f0;  alias, 1 drivers
v0x557cdd0f1670_0 .net "cout", 0 0, L_0x557cddef0de0;  alias, 1 drivers
S_0x557cdd61f510 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5f25f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef0e50 .functor XOR 1, L_0x557cddef06a0, L_0x557cddef1290, C4<0>, C4<0>;
L_0x557cddef0f50 .functor AND 1, L_0x557cddef06a0, L_0x557cddef1290, C4<1>, C4<1>;
v0x557cdd1059d0_0 .net "S", 0 0, L_0x557cddef0e50;  alias, 1 drivers
v0x557cdd1062f0_0 .net "a", 0 0, L_0x557cddef06a0;  alias, 1 drivers
v0x557cdd0f2c50_0 .net "b", 0 0, L_0x557cddef1290;  alias, 1 drivers
v0x557cdd0f3e00_0 .net "cout", 0 0, L_0x557cddef0f50;  alias, 1 drivers
S_0x557cdd62e130 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd240a80 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd6b3a60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd62e130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef1590 .functor OR 1, L_0x557cddef1440, L_0x557cddef1520, C4<0>, C4<0>;
v0x557cdd107820_0 .net "S", 0 0, L_0x557cddef14b0;  1 drivers
v0x557cdd0f18b0_0 .net "a", 0 0, L_0x557cddef1600;  1 drivers
v0x557cdcf9fc70_0 .net "b", 0 0, L_0x557cddef1730;  1 drivers
v0x557cdcfa0590_0 .net "c_1", 0 0, L_0x557cddef1440;  1 drivers
v0x557cdcf98300_0 .net "c_2", 0 0, L_0x557cddef1520;  1 drivers
v0x557cdcf98b80_0 .net "cin", 0 0, L_0x557cddef1330;  1 drivers
v0x557cdcf999e0_0 .net "cout", 0 0, L_0x557cddef1590;  1 drivers
v0x557cdcf9ab90_0 .net "h_1_out", 0 0, L_0x557cddef13d0;  1 drivers
S_0x557cdd517590 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6b3a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef13d0 .functor XOR 1, L_0x557cddef1600, L_0x557cddef1730, C4<0>, C4<0>;
L_0x557cddef1440 .functor AND 1, L_0x557cddef1600, L_0x557cddef1730, C4<1>, C4<1>;
v0x557cdd0fe080_0 .net "S", 0 0, L_0x557cddef13d0;  alias, 1 drivers
v0x557cdd0fe9a0_0 .net "a", 0 0, L_0x557cddef1600;  alias, 1 drivers
v0x557cdd1008f0_0 .net "b", 0 0, L_0x557cddef1730;  alias, 1 drivers
v0x557cdd101210_0 .net "cout", 0 0, L_0x557cddef1440;  alias, 1 drivers
S_0x557cdd535890 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6b3a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef14b0 .functor XOR 1, L_0x557cddef13d0, L_0x557cddef1330, C4<0>, C4<0>;
L_0x557cddef1520 .functor AND 1, L_0x557cddef13d0, L_0x557cddef1330, C4<1>, C4<1>;
v0x557cdd103160_0 .net "S", 0 0, L_0x557cddef14b0;  alias, 1 drivers
v0x557cdd103a80_0 .net "a", 0 0, L_0x557cddef13d0;  alias, 1 drivers
v0x557cdd0f5770_0 .net "b", 0 0, L_0x557cddef1330;  alias, 1 drivers
v0x557cdd107480_0 .net "cout", 0 0, L_0x557cddef1520;  alias, 1 drivers
S_0x557cdd5444b0 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd41c680 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cdd57f0b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5444b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef1bf0 .functor OR 1, L_0x557cddef1a10, L_0x557cddef1b80, C4<0>, C4<0>;
v0x557cdcfa4750_0 .net "S", 0 0, L_0x557cddef1a80;  1 drivers
v0x557cdcfa5070_0 .net "a", 0 0, L_0x557cddef1c60;  1 drivers
v0x557cdcfa5ed0_0 .net "b", 0 0, L_0x557cddef1860;  1 drivers
v0x557cdcfa7080_0 .net "c_1", 0 0, L_0x557cddef1a10;  1 drivers
v0x557cdcfa79a0_0 .net "c_2", 0 0, L_0x557cddef1b80;  1 drivers
v0x557cdcfa98f0_0 .net "cin", 0 0, L_0x557cddef1ee0;  1 drivers
v0x557cdcfaa210_0 .net "cout", 0 0, L_0x557cddef1bf0;  1 drivers
v0x557cdcfa60c0_0 .net "h_1_out", 0 0, L_0x557cddef19a0;  1 drivers
S_0x557cdd58dcd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd57f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef19a0 .functor XOR 1, L_0x557cddef1c60, L_0x557cddef1860, C4<0>, C4<0>;
L_0x557cddef1a10 .functor AND 1, L_0x557cddef1c60, L_0x557cddef1860, C4<1>, C4<1>;
v0x557cdcf9b4b0_0 .net "S", 0 0, L_0x557cddef19a0;  alias, 1 drivers
v0x557cdcf9d400_0 .net "a", 0 0, L_0x557cddef1c60;  alias, 1 drivers
v0x557cdcf9dd20_0 .net "b", 0 0, L_0x557cddef1860;  alias, 1 drivers
v0x557cdcfa13c0_0 .net "cout", 0 0, L_0x557cddef1a10;  alias, 1 drivers
S_0x557cdd68ef90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd57f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef1a80 .functor XOR 1, L_0x557cddef19a0, L_0x557cddef1ee0, C4<0>, C4<0>;
L_0x557cddef1b80 .functor AND 1, L_0x557cddef19a0, L_0x557cddef1ee0, C4<1>, C4<1>;
v0x557cdcf99bd0_0 .net "S", 0 0, L_0x557cddef1a80;  alias, 1 drivers
v0x557cdcfac160_0 .net "a", 0 0, L_0x557cddef19a0;  alias, 1 drivers
v0x557cdcfaca80_0 .net "b", 0 0, L_0x557cddef1ee0;  alias, 1 drivers
v0x557cdcfa35c0_0 .net "cout", 0 0, L_0x557cddef1b80;  alias, 1 drivers
S_0x557cdd69b240 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd2fd820 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cdd508970 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd69b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef2230 .functor OR 1, L_0x557cddef20e0, L_0x557cddef21c0, C4<0>, C4<0>;
v0x557cdcfb5b20_0 .net "S", 0 0, L_0x557cddef2150;  1 drivers
v0x557cdcfb90a0_0 .net "a", 0 0, L_0x557cddef22a0;  1 drivers
v0x557cdcfb19d0_0 .net "b", 0 0, L_0x557cddef23d0;  1 drivers
v0x557cdcfc3e40_0 .net "c_1", 0 0, L_0x557cddef20e0;  1 drivers
v0x557cdcfc4760_0 .net "c_2", 0 0, L_0x557cddef21c0;  1 drivers
v0x557cdcfbb2a0_0 .net "cin", 0 0, L_0x557cddef2010;  1 drivers
v0x557cdcfbc430_0 .net "cout", 0 0, L_0x557cddef2230;  1 drivers
v0x557cdcfbcd50_0 .net "h_1_out", 0 0, L_0x557cddef1d90;  1 drivers
S_0x557cdd6f8c20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd508970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef1d90 .functor XOR 1, L_0x557cddef22a0, L_0x557cddef23d0, C4<0>, C4<0>;
L_0x557cddef20e0 .functor AND 1, L_0x557cddef22a0, L_0x557cddef23d0, C4<1>, C4<1>;
v0x557cdcfb7a70_0 .net "S", 0 0, L_0x557cddef1d90;  alias, 1 drivers
v0x557cdcfb8390_0 .net "a", 0 0, L_0x557cddef22a0;  alias, 1 drivers
v0x557cdcfb0060_0 .net "b", 0 0, L_0x557cddef23d0;  alias, 1 drivers
v0x557cdcfb0980_0 .net "cout", 0 0, L_0x557cddef20e0;  alias, 1 drivers
S_0x557cdd5a5310 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd508970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef2150 .functor XOR 1, L_0x557cddef1d90, L_0x557cddef2010, C4<0>, C4<0>;
L_0x557cddef21c0 .functor AND 1, L_0x557cddef1d90, L_0x557cddef2010, C4<1>, C4<1>;
v0x557cdcfb17e0_0 .net "S", 0 0, L_0x557cddef2150;  alias, 1 drivers
v0x557cdcfb2990_0 .net "a", 0 0, L_0x557cddef1d90;  alias, 1 drivers
v0x557cdcfb32b0_0 .net "b", 0 0, L_0x557cddef2010;  alias, 1 drivers
v0x557cdcfb5200_0 .net "cout", 0 0, L_0x557cddef21c0;  alias, 1 drivers
S_0x557cdd5b15c0 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd1be940 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cdd5c9de0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5b15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef28c0 .functor OR 1, L_0x557cddef26e0, L_0x557cddef2850, C4<0>, C4<0>;
v0x557cdd1082b0_0 .net "S", 0 0, L_0x557cddef2750;  1 drivers
v0x557cdd109e50_0 .net "a", 0 0, L_0x557cddef2930;  1 drivers
v0x557cdd10a770_0 .net "b", 0 0, L_0x557cddef2b50;  1 drivers
v0x557cdd10b5d0_0 .net "c_1", 0 0, L_0x557cddef26e0;  1 drivers
v0x557cdd10c780_0 .net "c_2", 0 0, L_0x557cddef2850;  1 drivers
v0x557cdd10d0a0_0 .net "cin", 0 0, L_0x557cddef2c80;  1 drivers
v0x557cdd10eff0_0 .net "cout", 0 0, L_0x557cddef28c0;  1 drivers
v0x557cdd10f910_0 .net "h_1_out", 0 0, L_0x557cddef2670;  1 drivers
S_0x557cdd556d70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5c9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef2670 .functor XOR 1, L_0x557cddef2930, L_0x557cddef2b50, C4<0>, C4<0>;
L_0x557cddef26e0 .functor AND 1, L_0x557cddef2930, L_0x557cddef2b50, C4<1>, C4<1>;
v0x557cdcfbdbb0_0 .net "S", 0 0, L_0x557cddef2670;  alias, 1 drivers
v0x557cdcfbed60_0 .net "a", 0 0, L_0x557cddef2930;  alias, 1 drivers
v0x557cdcfbf680_0 .net "b", 0 0, L_0x557cddef2b50;  alias, 1 drivers
v0x557cdcfc15d0_0 .net "cout", 0 0, L_0x557cddef26e0;  alias, 1 drivers
S_0x557cdd55e240 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5c9de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef2750 .functor XOR 1, L_0x557cddef2670, L_0x557cddef2c80, C4<0>, C4<0>;
L_0x557cddef2850 .functor AND 1, L_0x557cddef2670, L_0x557cddef2c80, C4<1>, C4<1>;
v0x557cdcfc1ef0_0 .net "S", 0 0, L_0x557cddef2750;  alias, 1 drivers
v0x557cdcfbdda0_0 .net "a", 0 0, L_0x557cddef2670;  alias, 1 drivers
v0x557cdd12fda0_0 .net "b", 0 0, L_0x557cddef2c80;  alias, 1 drivers
v0x557cdd1306c0_0 .net "cout", 0 0, L_0x557cddef2850;  alias, 1 drivers
S_0x557cdd56c320 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd156e00 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cdd6e0f40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd56c320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef3100 .functor OR 1, L_0x557cddef2f20, L_0x557cddef3090, C4<0>, C4<0>;
v0x557cdd11ba20_0 .net "S", 0 0, L_0x557cddef2f90;  1 drivers
v0x557cdd11c340_0 .net "a", 0 0, L_0x557cddef3170;  1 drivers
v0x557cdd11e290_0 .net "b", 0 0, L_0x557cddef32a0;  1 drivers
v0x557cdd11ebb0_0 .net "c_1", 0 0, L_0x557cddef2f20;  1 drivers
v0x557cdd120b00_0 .net "c_2", 0 0, L_0x557cddef3090;  1 drivers
v0x557cdd121420_0 .net "cin", 0 0, L_0x557cddef34e0;  1 drivers
v0x557cdd123370_0 .net "cout", 0 0, L_0x557cddef3100;  1 drivers
v0x557cdd123c90_0 .net "h_1_out", 0 0, L_0x557cddef2eb0;  1 drivers
S_0x557cdd3aa7c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6e0f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef2eb0 .functor XOR 1, L_0x557cddef3170, L_0x557cddef32a0, C4<0>, C4<0>;
L_0x557cddef2f20 .functor AND 1, L_0x557cddef3170, L_0x557cddef32a0, C4<1>, C4<1>;
v0x557cdd111860_0 .net "S", 0 0, L_0x557cddef2eb0;  alias, 1 drivers
v0x557cdd112180_0 .net "a", 0 0, L_0x557cddef3170;  alias, 1 drivers
v0x557cdd1140d0_0 .net "b", 0 0, L_0x557cddef32a0;  alias, 1 drivers
v0x557cdd1149f0_0 .net "cout", 0 0, L_0x557cddef2f20;  alias, 1 drivers
S_0x557cdd346e10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6e0f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef2f90 .functor XOR 1, L_0x557cddef2eb0, L_0x557cddef34e0, C4<0>, C4<0>;
L_0x557cddef3090 .functor AND 1, L_0x557cddef2eb0, L_0x557cddef34e0, C4<1>, C4<1>;
v0x557cdd116940_0 .net "S", 0 0, L_0x557cddef2f90;  alias, 1 drivers
v0x557cdd117260_0 .net "a", 0 0, L_0x557cddef2eb0;  alias, 1 drivers
v0x557cdd1191b0_0 .net "b", 0 0, L_0x557cddef34e0;  alias, 1 drivers
v0x557cdd119ad0_0 .net "cout", 0 0, L_0x557cddef3090;  alias, 1 drivers
S_0x557cdd355a30 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd213ba0 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cdd373d30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd355a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef3860 .functor OR 1, L_0x557cddef3680, L_0x557cddef37f0, C4<0>, C4<0>;
v0x557cdd131460_0 .net "S", 0 0, L_0x557cddef36f0;  1 drivers
v0x557cdd131850_0 .net "a", 0 0, L_0x557cddef38d0;  1 drivers
v0x557cdd10b7c0_0 .net "b", 0 0, L_0x557cddef3b20;  1 drivers
v0x557cdce70530_0 .net "c_1", 0 0, L_0x557cddef3680;  1 drivers
v0x557cdce70e50_0 .net "c_2", 0 0, L_0x557cddef37f0;  1 drivers
v0x557cdce68c60_0 .net "cin", 0 0, L_0x557cddef3c50;  1 drivers
v0x557cdce69440_0 .net "cout", 0 0, L_0x557cddef3860;  1 drivers
v0x557cdce6a2a0_0 .net "h_1_out", 0 0, L_0x557cddef3610;  1 drivers
S_0x557cdd382950 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd373d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef3610 .functor XOR 1, L_0x557cddef38d0, L_0x557cddef3b20, C4<0>, C4<0>;
L_0x557cddef3680 .functor AND 1, L_0x557cddef38d0, L_0x557cddef3b20, C4<1>, C4<1>;
v0x557cdd125be0_0 .net "S", 0 0, L_0x557cddef3610;  alias, 1 drivers
v0x557cdd126500_0 .net "a", 0 0, L_0x557cddef38d0;  alias, 1 drivers
v0x557cdd128450_0 .net "b", 0 0, L_0x557cddef3b20;  alias, 1 drivers
v0x557cdd128d70_0 .net "cout", 0 0, L_0x557cddef3680;  alias, 1 drivers
S_0x557cdd3bd550 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd373d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef36f0 .functor XOR 1, L_0x557cddef3610, L_0x557cddef3c50, C4<0>, C4<0>;
L_0x557cddef37f0 .functor AND 1, L_0x557cddef3610, L_0x557cddef3c50, C4<1>, C4<1>;
v0x557cdd12acc0_0 .net "S", 0 0, L_0x557cddef36f0;  alias, 1 drivers
v0x557cdd12b5e0_0 .net "a", 0 0, L_0x557cddef3610;  alias, 1 drivers
v0x557cdd12d530_0 .net "b", 0 0, L_0x557cddef3c50;  alias, 1 drivers
v0x557cdd12de50_0 .net "cout", 0 0, L_0x557cddef37f0;  alias, 1 drivers
S_0x557cdd3cc170 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd18efd0 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cdd39c6e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3cc170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef4020 .functor OR 1, L_0x557cddef3ab0, L_0x557cddef3fb0, C4<0>, C4<0>;
v0x557cdce74dd0_0 .net "S", 0 0, L_0x557cddef3eb0;  1 drivers
v0x557cdce756f0_0 .net "a", 0 0, L_0x557cddef4090;  1 drivers
v0x557cdce76550_0 .net "b", 0 0, L_0x557cddef41c0;  1 drivers
v0x557cdce77700_0 .net "c_1", 0 0, L_0x557cddef3ab0;  1 drivers
v0x557cdce78020_0 .net "c_2", 0 0, L_0x557cddef3fb0;  1 drivers
v0x557cdce79f70_0 .net "cin", 0 0, L_0x557cddef3d80;  1 drivers
v0x557cdce7a890_0 .net "cout", 0 0, L_0x557cddef4020;  1 drivers
v0x557cdce76740_0 .net "h_1_out", 0 0, L_0x557cddef3a00;  1 drivers
S_0x557cdd268bd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd39c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef3a00 .functor XOR 1, L_0x557cddef4090, L_0x557cddef41c0, C4<0>, C4<0>;
L_0x557cddef3ab0 .functor AND 1, L_0x557cddef4090, L_0x557cddef41c0, C4<1>, C4<1>;
v0x557cdce6b450_0 .net "S", 0 0, L_0x557cddef3a00;  alias, 1 drivers
v0x557cdce6bd70_0 .net "a", 0 0, L_0x557cddef4090;  alias, 1 drivers
v0x557cdce6dcc0_0 .net "b", 0 0, L_0x557cddef41c0;  alias, 1 drivers
v0x557cdce6e5e0_0 .net "cout", 0 0, L_0x557cddef3ab0;  alias, 1 drivers
S_0x557cdd2a37d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd39c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef3eb0 .functor XOR 1, L_0x557cddef3a00, L_0x557cddef3d80, C4<0>, C4<0>;
L_0x557cddef3fb0 .functor AND 1, L_0x557cddef3a00, L_0x557cddef3d80, C4<1>, C4<1>;
v0x557cdce6a490_0 .net "S", 0 0, L_0x557cddef3eb0;  alias, 1 drivers
v0x557cdce7c7e0_0 .net "a", 0 0, L_0x557cddef3a00;  alias, 1 drivers
v0x557cdce7d100_0 .net "b", 0 0, L_0x557cddef3d80;  alias, 1 drivers
v0x557cdce73c40_0 .net "cout", 0 0, L_0x557cddef3fb0;  alias, 1 drivers
S_0x557cdd2b23f0 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd493220 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cdd3e37b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2b23f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef4680 .functor OR 1, L_0x557cddef44a0, L_0x557cddef4610, C4<0>, C4<0>;
v0x557cdce86ce0_0 .net "S", 0 0, L_0x557cddef4510;  1 drivers
v0x557cdce8a260_0 .net "a", 0 0, L_0x557cddef46f0;  1 drivers
v0x557cdce82b90_0 .net "b", 0 0, L_0x557cddef4b80;  1 drivers
v0x557cdce95000_0 .net "c_1", 0 0, L_0x557cddef44a0;  1 drivers
v0x557cdce95920_0 .net "c_2", 0 0, L_0x557cddef4610;  1 drivers
v0x557cdce8c460_0 .net "cin", 0 0, L_0x557cddef4ec0;  1 drivers
v0x557cdce8d5f0_0 .net "cout", 0 0, L_0x557cddef4680;  1 drivers
v0x557cdce8df10_0 .net "h_1_out", 0 0, L_0x557cddef4430;  1 drivers
S_0x557cdd3efa60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3e37b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef4430 .functor XOR 1, L_0x557cddef46f0, L_0x557cddef4b80, C4<0>, C4<0>;
L_0x557cddef44a0 .functor AND 1, L_0x557cddef46f0, L_0x557cddef4b80, C4<1>, C4<1>;
v0x557cdce88c30_0 .net "S", 0 0, L_0x557cddef4430;  alias, 1 drivers
v0x557cdce89550_0 .net "a", 0 0, L_0x557cddef46f0;  alias, 1 drivers
v0x557cdce81220_0 .net "b", 0 0, L_0x557cddef4b80;  alias, 1 drivers
v0x557cdce81b40_0 .net "cout", 0 0, L_0x557cddef44a0;  alias, 1 drivers
S_0x557cdd408280 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3e37b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef4510 .functor XOR 1, L_0x557cddef4430, L_0x557cddef4ec0, C4<0>, C4<0>;
L_0x557cddef4610 .functor AND 1, L_0x557cddef4430, L_0x557cddef4ec0, C4<1>, C4<1>;
v0x557cdce829a0_0 .net "S", 0 0, L_0x557cddef4510;  alias, 1 drivers
v0x557cdce83b50_0 .net "a", 0 0, L_0x557cddef4430;  alias, 1 drivers
v0x557cdce84470_0 .net "b", 0 0, L_0x557cddef4ec0;  alias, 1 drivers
v0x557cdce863c0_0 .net "cout", 0 0, L_0x557cddef4610;  alias, 1 drivers
S_0x557cdd395210 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cdcdfae40;
 .timescale 0 0;
P_0x557cdd481710 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cdd259fb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd395210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef53a0 .functor OR 1, L_0x557cddef51c0, L_0x557cddef5330, C4<0>, C4<0>;
v0x557cdce1f700_0 .net "S", 0 0, L_0x557cddef5230;  1 drivers
v0x557cdce1ff80_0 .net "a", 0 0, L_0x557cddef5410;  1 drivers
v0x557cdce20de0_0 .net "b", 0 0, L_0x557cddef5540;  1 drivers
v0x557cdce20fd0_0 .net "c_1", 0 0, L_0x557cddef51c0;  1 drivers
v0x557cdce29460_0 .net "c_2", 0 0, L_0x557cddef5330;  1 drivers
v0x557cdce29d80_0 .net "cin", 0 0, L_0x557cddef57e0;  1 drivers
v0x557cdce25900_0 .net "cout", 0 0, L_0x557cddef53a0;  1 drivers
v0x557cdce26b30_0 .net "h_1_out", 0 0, L_0x557cddef5150;  1 drivers
S_0x557cdd2d5ce0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd259fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef5150 .functor XOR 1, L_0x557cddef5410, L_0x557cddef5540, C4<0>, C4<0>;
L_0x557cddef51c0 .functor AND 1, L_0x557cddef5410, L_0x557cddef5540, C4<1>, C4<1>;
v0x557cdce8ed70_0 .net "S", 0 0, L_0x557cddef5150;  alias, 1 drivers
v0x557cdce8ff20_0 .net "a", 0 0, L_0x557cddef5410;  alias, 1 drivers
v0x557cdce90840_0 .net "b", 0 0, L_0x557cddef5540;  alias, 1 drivers
v0x557cdce92790_0 .net "cout", 0 0, L_0x557cddef51c0;  alias, 1 drivers
S_0x557cdd2ee500 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd259fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef5230 .functor XOR 1, L_0x557cddef5150, L_0x557cddef57e0, C4<0>, C4<0>;
L_0x557cddef5330 .functor AND 1, L_0x557cddef5150, L_0x557cddef57e0, C4<1>, C4<1>;
v0x557cdce930b0_0 .net "S", 0 0, L_0x557cddef5230;  alias, 1 drivers
v0x557cdce8ef60_0 .net "a", 0 0, L_0x557cddef5150;  alias, 1 drivers
v0x557cdce21f90_0 .net "b", 0 0, L_0x557cddef57e0;  alias, 1 drivers
v0x557cdce228b0_0 .net "cout", 0 0, L_0x557cddef5330;  alias, 1 drivers
S_0x557cdd27b490 .scope module, "A_2" "adder_subtractor_Nbit" 3 248, 3 48 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 16 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd455670 .param/l "N" 0 3 48, +C4<00000000000000000000000000010000>;
L_0x557cddef7070 .functor XOR 16, L_0x557cddef6f40, L_0x557cdded3f10, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddeffb20 .functor NOT 1, L_0x557cddeff8e0, C4<0>, C4<0>, C4<0>;
L_0x557cddeffc20 .functor AND 1, L_0x557cddef6e30, L_0x557cddeffb20, C4<1>, C4<1>;
L_0x557cddf000b0 .functor NOT 16, L_0x557cddeffc90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddf00120 .functor AND 16, L_0x557cddefee30, L_0x557cddf000b0, C4<1111111111111111>, C4<1111111111111111>;
L_0x557cddf001e0 .functor NOT 16, L_0x557cddefee30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x557cddef0c30 .functor AND 16, L_0x557cddf08770, L_0x557cddf09500, C4<1111111111111111>, C4<1111111111111111>;
L_0x557cddf09a40 .functor OR 16, L_0x557cddf00120, L_0x557cddef0c30, C4<0000000000000000>, C4<0000000000000000>;
v0x557cdd047d10_0 .net *"_s0", 15 0, L_0x557cddef6f40;  1 drivers
v0x557cdd045600_0 .net *"_s10", 15 0, L_0x557cddf000b0;  1 drivers
L_0x7f5061448958 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557cdd04dcd0_0 .net/2s *"_s18", 14 0, L_0x7f5061448958;  1 drivers
L_0x7f50614489a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd04e5f0_0 .net/2s *"_s23", 0 0, L_0x7f50614489a0;  1 drivers
v0x557cdd04a170_0 .net *"_s27", 15 0, L_0x557cddf09500;  1 drivers
v0x557cdd04b3a0_0 .net *"_s4", 0 0, L_0x557cddeffb20;  1 drivers
v0x557cdd04bcc0_0 .net *"_s8", 15 0, L_0x557cddeffc90;  1 drivers
v0x557cdd04cb20_0 .net "a", 15 0, L_0x557cddef6bb0;  alias, 1 drivers
v0x557cdd04cd10_0 .net "a_or_s", 0 0, L_0x557cddef6e30;  alias, 1 drivers
v0x557cdd055300_0 .net "add_1", 15 0, L_0x557cddf002a0;  1 drivers
v0x557cdd055c20_0 .net "b", 15 0, L_0x557cdded3f10;  alias, 1 drivers
v0x557cdd0529d0_0 .net "cout", 0 0, L_0x557cddeff8e0;  alias, 1 drivers
v0x557cdd0532f0_0 .net "diff_is_negative", 0 0, L_0x557cddeffc20;  1 drivers
v0x557cdd054150_0 .net "dummy_cout", 0 0, L_0x557cddf091d0;  1 drivers
v0x557cdd056930_0 .net "input_b", 15 0, L_0x557cddef7070;  1 drivers
v0x557cdd054340_0 .net "inverted_out", 15 0, L_0x557cddf001e0;  1 drivers
v0x557cdd05c8f0_0 .net "n_out", 15 0, L_0x557cddef0c30;  1 drivers
v0x557cdd05d210_0 .net "negated_out", 15 0, L_0x557cddf08770;  1 drivers
v0x557cdd058d90_0 .net "out", 15 0, L_0x557cddf09a40;  alias, 1 drivers
v0x557cdd059fc0_0 .net "p_out", 15 0, L_0x557cddf00120;  1 drivers
v0x557cdd05a8e0_0 .net "t_out", 15 0, L_0x557cddefee30;  1 drivers
LS_0x557cddef6f40_0_0 .concat [ 1 1 1 1], L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30;
LS_0x557cddef6f40_0_4 .concat [ 1 1 1 1], L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30;
LS_0x557cddef6f40_0_8 .concat [ 1 1 1 1], L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30;
LS_0x557cddef6f40_0_12 .concat [ 1 1 1 1], L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30, L_0x557cddef6e30;
L_0x557cddef6f40 .concat [ 4 4 4 4], LS_0x557cddef6f40_0_0, LS_0x557cddef6f40_0_4, LS_0x557cddef6f40_0_8, LS_0x557cddef6f40_0_12;
LS_0x557cddeffc90_0_0 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
LS_0x557cddeffc90_0_4 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
LS_0x557cddeffc90_0_8 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
LS_0x557cddeffc90_0_12 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
L_0x557cddeffc90 .concat [ 4 4 4 4], LS_0x557cddeffc90_0_0, LS_0x557cddeffc90_0_4, LS_0x557cddeffc90_0_8, LS_0x557cddeffc90_0_12;
L_0x557cddf002a0 .concat8 [ 1 15 0 0], L_0x7f50614489a0, L_0x7f5061448958;
L_0x557cddf09460 .part L_0x557cddf002a0, 15, 1;
LS_0x557cddf09500_0_0 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
LS_0x557cddf09500_0_4 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
LS_0x557cddf09500_0_8 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
LS_0x557cddf09500_0_12 .concat [ 1 1 1 1], L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20, L_0x557cddeffc20;
L_0x557cddf09500 .concat [ 4 4 4 4], LS_0x557cddf09500_0_0, LS_0x557cddf09500_0_4, LS_0x557cddf09500_0_8, LS_0x557cddf09500_0_12;
S_0x557cdd282960 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd27b490;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd45a750 .param/l "N" 0 3 26, +C4<00000000000000000000000000010000>;
v0x557cdced1a30_0 .net "S", 15 0, L_0x557cddefee30;  alias, 1 drivers
v0x557cdced2890_0 .net "a", 15 0, L_0x557cddef6bb0;  alias, 1 drivers
v0x557cdced3a40_0 .net "b", 15 0, L_0x557cddef7070;  alias, 1 drivers
v0x557cdced4360_0 .net "carin", 15 0, L_0x557cddeff0f0;  1 drivers
v0x557cdced62b0_0 .net "cin", 0 0, L_0x557cddef6e30;  alias, 1 drivers
v0x557cdced6bd0_0 .net "cout", 0 0, L_0x557cddeff8e0;  alias, 1 drivers
L_0x557cddef7540 .part L_0x557cddef6bb0, 1, 1;
L_0x557cddef7670 .part L_0x557cddef7070, 1, 1;
L_0x557cddef77a0 .part L_0x557cddeff0f0, 0, 1;
L_0x557cddef7c30 .part L_0x557cddef6bb0, 2, 1;
L_0x557cddef7d60 .part L_0x557cddef7070, 2, 1;
L_0x557cddef7f20 .part L_0x557cddeff0f0, 1, 1;
L_0x557cddef83b0 .part L_0x557cddef6bb0, 3, 1;
L_0x557cddef84e0 .part L_0x557cddef7070, 3, 1;
L_0x557cddef8660 .part L_0x557cddeff0f0, 2, 1;
L_0x557cddef8af0 .part L_0x557cddef6bb0, 4, 1;
L_0x557cddef8c20 .part L_0x557cddef7070, 4, 1;
L_0x557cddef8cc0 .part L_0x557cddeff0f0, 3, 1;
L_0x557cddef91b0 .part L_0x557cddef6bb0, 5, 1;
L_0x557cddef92e0 .part L_0x557cddef7070, 5, 1;
L_0x557cddef9410 .part L_0x557cddeff0f0, 4, 1;
L_0x557cddef9830 .part L_0x557cddef6bb0, 6, 1;
L_0x557cddef99f0 .part L_0x557cddef7070, 6, 1;
L_0x557cddef9b20 .part L_0x557cddeff0f0, 5, 1;
L_0x557cddef9f30 .part L_0x557cddef6bb0, 7, 1;
L_0x557cddefa060 .part L_0x557cddef7070, 7, 1;
L_0x557cddef9bc0 .part L_0x557cddeff0f0, 6, 1;
L_0x557cddefa630 .part L_0x557cddef6bb0, 8, 1;
L_0x557cddefa190 .part L_0x557cddef7070, 8, 1;
L_0x557cddefa8b0 .part L_0x557cddeff0f0, 7, 1;
L_0x557cddefad10 .part L_0x557cddef6bb0, 9, 1;
L_0x557cddefae40 .part L_0x557cddef7070, 9, 1;
L_0x557cddefa9e0 .part L_0x557cddeff0f0, 8, 1;
L_0x557cddefb440 .part L_0x557cddef6bb0, 10, 1;
L_0x557cddefb660 .part L_0x557cddef7070, 10, 1;
L_0x557cddefb790 .part L_0x557cddeff0f0, 9, 1;
L_0x557cddefbd20 .part L_0x557cddef6bb0, 11, 1;
L_0x557cddefbe50 .part L_0x557cddef7070, 11, 1;
L_0x557cddefc090 .part L_0x557cddeff0f0, 10, 1;
L_0x557cddefc520 .part L_0x557cddef6bb0, 12, 1;
L_0x557cddefc980 .part L_0x557cddef7070, 12, 1;
L_0x557cddefcab0 .part L_0x557cddeff0f0, 11, 1;
L_0x557cddefcf90 .part L_0x557cddef6bb0, 13, 1;
L_0x557cddefd0c0 .part L_0x557cddef7070, 13, 1;
L_0x557cddefcbe0 .part L_0x557cddeff0f0, 12, 1;
L_0x557cddefd690 .part L_0x557cddef6bb0, 14, 1;
L_0x557cddefd910 .part L_0x557cddef7070, 14, 1;
L_0x557cddefdc50 .part L_0x557cddeff0f0, 13, 1;
L_0x557cddefe240 .part L_0x557cddef6bb0, 15, 1;
L_0x557cddefe370 .part L_0x557cddef7070, 15, 1;
L_0x557cddefe610 .part L_0x557cddeff0f0, 14, 1;
L_0x557cddefea50 .part L_0x557cddef6bb0, 0, 1;
L_0x557cddefed00 .part L_0x557cddef7070, 0, 1;
LS_0x557cddefee30_0_0 .concat8 [ 1 1 1 1], L_0x557cddefe820, L_0x557cddef7350, L_0x557cddef79b0, L_0x557cddef8130;
LS_0x557cddefee30_0_4 .concat8 [ 1 1 1 1], L_0x557cddef8870, L_0x557cddef8fd0, L_0x557cddef95b0, L_0x557cddef9d40;
LS_0x557cddefee30_0_8 .concat8 [ 1 1 1 1], L_0x557cddefa3b0, L_0x557cddefab20, L_0x557cddefb1c0, L_0x557cddefbaa0;
LS_0x557cddefee30_0_12 .concat8 [ 1 1 1 1], L_0x557cddefc2a0, L_0x557cddefcd10, L_0x557cddefd410, L_0x557cddefdfc0;
L_0x557cddefee30 .concat8 [ 4 4 4 4], LS_0x557cddefee30_0_0, LS_0x557cddefee30_0_4, LS_0x557cddefee30_0_8, LS_0x557cddefee30_0_12;
LS_0x557cddeff0f0_0_0 .concat8 [ 1 1 1 1], L_0x557cddefe9e0, L_0x557cddef74d0, L_0x557cddef7bc0, L_0x557cddef8340;
LS_0x557cddeff0f0_0_4 .concat8 [ 1 1 1 1], L_0x557cddef8a80, L_0x557cddef9140, L_0x557cddef97c0, L_0x557cddef9ec0;
LS_0x557cddeff0f0_0_8 .concat8 [ 1 1 1 1], L_0x557cddefa5c0, L_0x557cddefaca0, L_0x557cddefb3d0, L_0x557cddefbcb0;
LS_0x557cddeff0f0_0_12 .concat8 [ 1 1 1 1], L_0x557cddefc4b0, L_0x557cddefcf20, L_0x557cddefd620, L_0x557cddefe1d0;
L_0x557cddeff0f0 .concat8 [ 4 4 4 4], LS_0x557cddeff0f0_0_0, LS_0x557cddeff0f0_0_4, LS_0x557cddeff0f0_0_8, LS_0x557cddeff0f0_0_12;
L_0x557cddeff8e0 .part L_0x557cddeff0f0, 15, 1;
S_0x557cdd290a40 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd282960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefe9e0 .functor OR 1, L_0x557cddefe7b0, L_0x557cddefe970, C4<0>, C4<0>;
v0x557cdce9b3e0_0 .net "S", 0 0, L_0x557cddefe820;  1 drivers
v0x557cdceacd00_0 .net "a", 0 0, L_0x557cddefea50;  1 drivers
v0x557cdcdcc480_0 .net "b", 0 0, L_0x557cddefed00;  1 drivers
v0x557cdcdccda0_0 .net "c_1", 0 0, L_0x557cddefe7b0;  1 drivers
v0x557cdcdc9b50_0 .net "c_2", 0 0, L_0x557cddefe970;  1 drivers
v0x557cdcdca470_0 .net "cin", 0 0, L_0x557cddef6e30;  alias, 1 drivers
v0x557cdcdcb2d0_0 .net "cout", 0 0, L_0x557cddefe9e0;  1 drivers
v0x557cdcdcdbd0_0 .net "h_1_out", 0 0, L_0x557cddefe740;  1 drivers
S_0x557cdd22d090 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd290a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefe740 .functor XOR 1, L_0x557cddefea50, L_0x557cddefed00, C4<0>, C4<0>;
L_0x557cddefe7b0 .functor AND 1, L_0x557cddefea50, L_0x557cddefed00, C4<1>, C4<1>;
v0x557cdcea1480_0 .net "S", 0 0, L_0x557cddefe740;  alias, 1 drivers
v0x557cdcea1da0_0 .net "a", 0 0, L_0x557cddefea50;  alias, 1 drivers
v0x557cdcea3cf0_0 .net "b", 0 0, L_0x557cddefed00;  alias, 1 drivers
v0x557cdcea4610_0 .net "cout", 0 0, L_0x557cddefe7b0;  alias, 1 drivers
S_0x557cdd23bcb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd290a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefe820 .functor XOR 1, L_0x557cddefe740, L_0x557cddef6e30, C4<0>, C4<0>;
L_0x557cddefe970 .functor AND 1, L_0x557cddefe740, L_0x557cddef6e30, C4<1>, C4<1>;
v0x557cdcea6560_0 .net "S", 0 0, L_0x557cddefe820;  alias, 1 drivers
v0x557cdcea6e80_0 .net "a", 0 0, L_0x557cddefe740;  alias, 1 drivers
v0x557cdcea8dd0_0 .net "b", 0 0, L_0x557cddef6e30;  alias, 1 drivers
v0x557cdcea96f0_0 .net "cout", 0 0, L_0x557cddefe970;  alias, 1 drivers
S_0x557cdd2c9a30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdd463770 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd1a6dc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2c9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef74d0 .functor OR 1, L_0x557cddef7290, L_0x557cddef7410, C4<0>, C4<0>;
v0x557cdcddb1c0_0 .net "S", 0 0, L_0x557cddef7350;  1 drivers
v0x557cdcddbae0_0 .net "a", 0 0, L_0x557cddef7540;  1 drivers
v0x557cdcdd8890_0 .net "b", 0 0, L_0x557cddef7670;  1 drivers
v0x557cdcdd91b0_0 .net "c_1", 0 0, L_0x557cddef7290;  1 drivers
v0x557cdcdda010_0 .net "c_2", 0 0, L_0x557cddef7410;  1 drivers
v0x557cdcddc7f0_0 .net "cin", 0 0, L_0x557cddef77a0;  1 drivers
v0x557cdcdda200_0 .net "cout", 0 0, L_0x557cddef74d0;  1 drivers
v0x557cdcde27b0_0 .net "h_1_out", 0 0, L_0x557cddef7180;  1 drivers
S_0x557cdd143410 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1a6dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef7180 .functor XOR 1, L_0x557cddef7540, L_0x557cddef7670, C4<0>, C4<0>;
L_0x557cddef7290 .functor AND 1, L_0x557cddef7540, L_0x557cddef7670, C4<1>, C4<1>;
v0x557cdcdcb4c0_0 .net "S", 0 0, L_0x557cddef7180;  alias, 1 drivers
v0x557cdcdd3b90_0 .net "a", 0 0, L_0x557cddef7540;  alias, 1 drivers
v0x557cdcdd44b0_0 .net "b", 0 0, L_0x557cddef7670;  alias, 1 drivers
v0x557cdcdd0030_0 .net "cout", 0 0, L_0x557cddef7290;  alias, 1 drivers
S_0x557cdd152030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1a6dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef7350 .functor XOR 1, L_0x557cddef7180, L_0x557cddef77a0, C4<0>, C4<0>;
L_0x557cddef7410 .functor AND 1, L_0x557cddef7180, L_0x557cddef77a0, C4<1>, C4<1>;
v0x557cdcdd1260_0 .net "S", 0 0, L_0x557cddef7350;  alias, 1 drivers
v0x557cdcdd1b80_0 .net "a", 0 0, L_0x557cddef7180;  alias, 1 drivers
v0x557cdcdd29e0_0 .net "b", 0 0, L_0x557cddef77a0;  alias, 1 drivers
v0x557cdcdd2bd0_0 .net "cout", 0 0, L_0x557cddef7410;  alias, 1 drivers
S_0x557cdd170330 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdd43f660 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd17ef50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd170330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef7bc0 .functor OR 1, L_0x557cddef7940, L_0x557cddef7b00, C4<0>, C4<0>;
v0x557cdcde56a0_0 .net "S", 0 0, L_0x557cddef79b0;  1 drivers
v0x557cdcde7490_0 .net "a", 0 0, L_0x557cddef7c30;  1 drivers
v0x557cdcde7db0_0 .net "b", 0 0, L_0x557cddef7d60;  1 drivers
v0x557cdcde8c10_0 .net "c_1", 0 0, L_0x557cddef7940;  1 drivers
v0x557cdcde9dc0_0 .net "c_2", 0 0, L_0x557cddef7b00;  1 drivers
v0x557cdcdea6e0_0 .net "cin", 0 0, L_0x557cddef7f20;  1 drivers
v0x557cdcdec630_0 .net "cout", 0 0, L_0x557cddef7bc0;  1 drivers
v0x557cdcdecf50_0 .net "h_1_out", 0 0, L_0x557cddef78d0;  1 drivers
S_0x557cdd1b9b50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd17ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef78d0 .functor XOR 1, L_0x557cddef7c30, L_0x557cddef7d60, C4<0>, C4<0>;
L_0x557cddef7940 .functor AND 1, L_0x557cddef7c30, L_0x557cddef7d60, C4<1>, C4<1>;
v0x557cdcde30d0_0 .net "S", 0 0, L_0x557cddef78d0;  alias, 1 drivers
v0x557cdcddec50_0 .net "a", 0 0, L_0x557cddef7c30;  alias, 1 drivers
v0x557cdcddfe80_0 .net "b", 0 0, L_0x557cddef7d60;  alias, 1 drivers
v0x557cdcde07a0_0 .net "cout", 0 0, L_0x557cddef7940;  alias, 1 drivers
S_0x557cdd1c8770 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd17ef50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef79b0 .functor XOR 1, L_0x557cddef78d0, L_0x557cddef7f20, C4<0>, C4<0>;
L_0x557cddef7b00 .functor AND 1, L_0x557cddef78d0, L_0x557cddef7f20, C4<1>, C4<1>;
v0x557cdcde1600_0 .net "S", 0 0, L_0x557cddef79b0;  alias, 1 drivers
v0x557cdcde17f0_0 .net "a", 0 0, L_0x557cddef78d0;  alias, 1 drivers
v0x557cdcdeeea0_0 .net "b", 0 0, L_0x557cddef7f20;  alias, 1 drivers
v0x557cdcdef7c0_0 .net "cout", 0 0, L_0x557cddef7b00;  alias, 1 drivers
S_0x557cdd198ce0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdd429580 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd05dda0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd198ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef8340 .functor OR 1, L_0x557cddef80c0, L_0x557cddef8280, C4<0>, C4<0>;
v0x557cdcdfaaf0_0 .net "S", 0 0, L_0x557cddef8130;  1 drivers
v0x557cdcdf83e0_0 .net "a", 0 0, L_0x557cddef83b0;  1 drivers
v0x557cdce00ab0_0 .net "b", 0 0, L_0x557cddef84e0;  1 drivers
v0x557cdce013d0_0 .net "c_1", 0 0, L_0x557cddef80c0;  1 drivers
v0x557cdcdfcf50_0 .net "c_2", 0 0, L_0x557cddef8280;  1 drivers
v0x557cdcdfe180_0 .net "cin", 0 0, L_0x557cddef8660;  1 drivers
v0x557cdcdfeaa0_0 .net "cout", 0 0, L_0x557cddef8340;  1 drivers
v0x557cdcdff900_0 .net "h_1_out", 0 0, L_0x557cddef8050;  1 drivers
S_0x557cdd31b9e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd05dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef8050 .functor XOR 1, L_0x557cddef83b0, L_0x557cddef84e0, C4<0>, C4<0>;
L_0x557cddef80c0 .functor AND 1, L_0x557cddef83b0, L_0x557cddef84e0, C4<1>, C4<1>;
v0x557cdcdf05f0_0 .net "S", 0 0, L_0x557cddef8050;  alias, 1 drivers
v0x557cdcde8e00_0 .net "a", 0 0, L_0x557cddef83b0;  alias, 1 drivers
v0x557cdcdc1d80_0 .net "b", 0 0, L_0x557cddef84e0;  alias, 1 drivers
v0x557cdcdf93a0_0 .net "cout", 0 0, L_0x557cddef80c0;  alias, 1 drivers
S_0x557cdd3336c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd05dda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef8130 .functor XOR 1, L_0x557cddef8050, L_0x557cddef8660, C4<0>, C4<0>;
L_0x557cddef8280 .functor AND 1, L_0x557cddef8050, L_0x557cddef8660, C4<1>, C4<1>;
v0x557cdcdf9cc0_0 .net "S", 0 0, L_0x557cddef8130;  alias, 1 drivers
v0x557cdcdf6a70_0 .net "a", 0 0, L_0x557cddef8050;  alias, 1 drivers
v0x557cdcdf7390_0 .net "b", 0 0, L_0x557cddef8660;  alias, 1 drivers
v0x557cdcdf81f0_0 .net "cout", 0 0, L_0x557cddef8280;  alias, 1 drivers
S_0x557cdd1dfdb0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdcfe4e20 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd1ec060 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1dfdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef8a80 .functor OR 1, L_0x557cddef8800, L_0x557cddef89c0, C4<0>, C4<0>;
v0x557cdce0f6d0_0 .net "S", 0 0, L_0x557cddef8870;  1 drivers
v0x557cdce0fff0_0 .net "a", 0 0, L_0x557cddef8af0;  1 drivers
v0x557cdce0bb70_0 .net "b", 0 0, L_0x557cddef8c20;  1 drivers
v0x557cdce0cda0_0 .net "c_1", 0 0, L_0x557cddef8800;  1 drivers
v0x557cdce0d6c0_0 .net "c_2", 0 0, L_0x557cddef89c0;  1 drivers
v0x557cdce0e520_0 .net "cin", 0 0, L_0x557cddef8cc0;  1 drivers
v0x557cdce0e710_0 .net "cout", 0 0, L_0x557cddef8a80;  1 drivers
v0x557cdce1bdc0_0 .net "h_1_out", 0 0, L_0x557cddef8790;  1 drivers
S_0x557cdd204880 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1ec060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef8790 .functor XOR 1, L_0x557cddef8af0, L_0x557cddef8c20, C4<0>, C4<0>;
L_0x557cddef8800 .functor AND 1, L_0x557cddef8af0, L_0x557cddef8c20, C4<1>, C4<1>;
v0x557cdcdffaf0_0 .net "S", 0 0, L_0x557cddef8790;  alias, 1 drivers
v0x557cdce080e0_0 .net "a", 0 0, L_0x557cddef8af0;  alias, 1 drivers
v0x557cdce08a00_0 .net "b", 0 0, L_0x557cddef8c20;  alias, 1 drivers
v0x557cdce057b0_0 .net "cout", 0 0, L_0x557cddef8800;  alias, 1 drivers
S_0x557cdd191810 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1ec060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef8870 .functor XOR 1, L_0x557cddef8790, L_0x557cddef8cc0, C4<0>, C4<0>;
L_0x557cddef89c0 .functor AND 1, L_0x557cddef8790, L_0x557cddef8cc0, C4<1>, C4<1>;
v0x557cdce060d0_0 .net "S", 0 0, L_0x557cddef8870;  alias, 1 drivers
v0x557cdce06f30_0 .net "a", 0 0, L_0x557cddef8790;  alias, 1 drivers
v0x557cdce09710_0 .net "b", 0 0, L_0x557cddef8cc0;  alias, 1 drivers
v0x557cdce07120_0 .net "cout", 0 0, L_0x557cddef89c0;  alias, 1 drivers
S_0x557cdd04f180 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdcfdd830 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd026e40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd04f180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef9140 .functor OR 1, L_0x557cddef8f60, L_0x557cddef90d0, C4<0>, C4<0>;
v0x557cdce19e70_0 .net "S", 0 0, L_0x557cddef8fd0;  1 drivers
v0x557cdce1d510_0 .net "a", 0 0, L_0x557cddef91b0;  1 drivers
v0x557cdce15d20_0 .net "b", 0 0, L_0x557cddef92e0;  1 drivers
v0x557cdcdf14b0_0 .net "c_1", 0 0, L_0x557cddef8f60;  1 drivers
v0x557cdce42bc0_0 .net "c_2", 0 0, L_0x557cddef90d0;  1 drivers
v0x557cdce434e0_0 .net "cin", 0 0, L_0x557cddef9410;  1 drivers
v0x557cdce40290_0 .net "cout", 0 0, L_0x557cddef9140;  1 drivers
v0x557cdce40bb0_0 .net "h_1_out", 0 0, L_0x557cddef8ef0;  1 drivers
S_0x557cdd02e310 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd026e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef8ef0 .functor XOR 1, L_0x557cddef91b0, L_0x557cddef92e0, C4<0>, C4<0>;
L_0x557cddef8f60 .functor AND 1, L_0x557cddef91b0, L_0x557cddef92e0, C4<1>, C4<1>;
v0x557cdce1c6e0_0 .net "S", 0 0, L_0x557cddef8ef0;  alias, 1 drivers
v0x557cdce125c0_0 .net "a", 0 0, L_0x557cddef91b0;  alias, 1 drivers
v0x557cdce143b0_0 .net "b", 0 0, L_0x557cddef92e0;  alias, 1 drivers
v0x557cdce14cd0_0 .net "cout", 0 0, L_0x557cddef8f60;  alias, 1 drivers
S_0x557cdd03c3f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd026e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef8fd0 .functor XOR 1, L_0x557cddef8ef0, L_0x557cddef9410, C4<0>, C4<0>;
L_0x557cddef90d0 .functor AND 1, L_0x557cddef8ef0, L_0x557cddef9410, C4<1>, C4<1>;
v0x557cdce15b30_0 .net "S", 0 0, L_0x557cddef8fd0;  alias, 1 drivers
v0x557cdce16ce0_0 .net "a", 0 0, L_0x557cddef8ef0;  alias, 1 drivers
v0x557cdce17600_0 .net "b", 0 0, L_0x557cddef9410;  alias, 1 drivers
v0x557cdce19550_0 .net "cout", 0 0, L_0x557cddef90d0;  alias, 1 drivers
S_0x557cdcfd8a40 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdd0a1880 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdcfe7660 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfd8a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef97c0 .functor OR 1, L_0x557cddef9540, L_0x557cddef9700, C4<0>, C4<0>;
v0x557cdce49120_0 .net "S", 0 0, L_0x557cddef95b0;  1 drivers
v0x557cdce49310_0 .net "a", 0 0, L_0x557cddef9830;  1 drivers
v0x557cdce51900_0 .net "b", 0 0, L_0x557cddef99f0;  1 drivers
v0x557cdce52220_0 .net "c_1", 0 0, L_0x557cddef9540;  1 drivers
v0x557cdce4efd0_0 .net "c_2", 0 0, L_0x557cddef9700;  1 drivers
v0x557cdce4f8f0_0 .net "cin", 0 0, L_0x557cddef9b20;  1 drivers
v0x557cdce50750_0 .net "cout", 0 0, L_0x557cddef97c0;  1 drivers
v0x557cdce52f30_0 .net "h_1_out", 0 0, L_0x557cddef8e80;  1 drivers
S_0x557cdd005960 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfe7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef8e80 .functor XOR 1, L_0x557cddef9830, L_0x557cddef99f0, C4<0>, C4<0>;
L_0x557cddef9540 .functor AND 1, L_0x557cddef9830, L_0x557cddef99f0, C4<1>, C4<1>;
v0x557cdce41a10_0 .net "S", 0 0, L_0x557cddef8e80;  alias, 1 drivers
v0x557cdce44310_0 .net "a", 0 0, L_0x557cddef9830;  alias, 1 drivers
v0x557cdce41c00_0 .net "b", 0 0, L_0x557cddef99f0;  alias, 1 drivers
v0x557cdce4a2d0_0 .net "cout", 0 0, L_0x557cddef9540;  alias, 1 drivers
S_0x557cdd014580 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfe7660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef95b0 .functor XOR 1, L_0x557cddef8e80, L_0x557cddef9b20, C4<0>, C4<0>;
L_0x557cddef9700 .functor AND 1, L_0x557cddef8e80, L_0x557cddef9b20, C4<1>, C4<1>;
v0x557cdce4abf0_0 .net "S", 0 0, L_0x557cddef95b0;  alias, 1 drivers
v0x557cdce46770_0 .net "a", 0 0, L_0x557cddef8e80;  alias, 1 drivers
v0x557cdce479a0_0 .net "b", 0 0, L_0x557cddef9b20;  alias, 1 drivers
v0x557cdce482c0_0 .net "cout", 0 0, L_0x557cddef9700;  alias, 1 drivers
S_0x557cdd099eb0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdd079d70 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdcecd8e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd099eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddef9ec0 .functor OR 1, L_0x557cddef9cd0, L_0x557cddef9e00, C4<0>, C4<0>;
v0x557cdce655e0_0 .net "S", 0 0, L_0x557cddef9d40;  1 drivers
v0x557cdce65f00_0 .net "a", 0 0, L_0x557cddef9f30;  1 drivers
v0x557cdce5bde0_0 .net "b", 0 0, L_0x557cddefa060;  1 drivers
v0x557cdce5dbd0_0 .net "c_1", 0 0, L_0x557cddef9cd0;  1 drivers
v0x557cdce5e4f0_0 .net "c_2", 0 0, L_0x557cddef9e00;  1 drivers
v0x557cdce5f350_0 .net "cin", 0 0, L_0x557cddef9bc0;  1 drivers
v0x557cdce60500_0 .net "cout", 0 0, L_0x557cddef9ec0;  1 drivers
v0x557cdce60e20_0 .net "h_1_out", 0 0, L_0x557cddef9c60;  1 drivers
S_0x557cdceebbe0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcecd8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef9c60 .functor XOR 1, L_0x557cddef9f30, L_0x557cddefa060, C4<0>, C4<0>;
L_0x557cddef9cd0 .functor AND 1, L_0x557cddef9f30, L_0x557cddefa060, C4<1>, C4<1>;
v0x557cdce50940_0 .net "S", 0 0, L_0x557cddef9c60;  alias, 1 drivers
v0x557cdce58ef0_0 .net "a", 0 0, L_0x557cddef9f30;  alias, 1 drivers
v0x557cdce59810_0 .net "b", 0 0, L_0x557cddefa060;  alias, 1 drivers
v0x557cdce55390_0 .net "cout", 0 0, L_0x557cddef9cd0;  alias, 1 drivers
S_0x557cdcefa800 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcecd8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddef9d40 .functor XOR 1, L_0x557cddef9c60, L_0x557cddef9bc0, C4<0>, C4<0>;
L_0x557cddef9e00 .functor AND 1, L_0x557cddef9c60, L_0x557cddef9bc0, C4<1>, C4<1>;
v0x557cdce565c0_0 .net "S", 0 0, L_0x557cddef9d40;  alias, 1 drivers
v0x557cdce56ee0_0 .net "a", 0 0, L_0x557cddef9c60;  alias, 1 drivers
v0x557cdce57d40_0 .net "b", 0 0, L_0x557cddef9bc0;  alias, 1 drivers
v0x557cdce57f30_0 .net "cout", 0 0, L_0x557cddef9e00;  alias, 1 drivers
S_0x557cdcf35400 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdd045230 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cdcf44020 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf35400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefa5c0 .functor OR 1, L_0x557cddefa340, L_0x557cddefa500, C4<0>, C4<0>;
v0x557cdcf528e0_0 .net "S", 0 0, L_0x557cddefa3b0;  1 drivers
v0x557cdcf530c0_0 .net "a", 0 0, L_0x557cddefa630;  1 drivers
v0x557cdcf53f20_0 .net "b", 0 0, L_0x557cddefa190;  1 drivers
v0x557cdcf550d0_0 .net "c_1", 0 0, L_0x557cddefa340;  1 drivers
v0x557cdcf559f0_0 .net "c_2", 0 0, L_0x557cddefa500;  1 drivers
v0x557cdcf57940_0 .net "cin", 0 0, L_0x557cddefa8b0;  1 drivers
v0x557cdcf58260_0 .net "cout", 0 0, L_0x557cddefa5c0;  1 drivers
v0x557cdcf54110_0 .net "h_1_out", 0 0, L_0x557cddefa2d0;  1 drivers
S_0x557cdd0753e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf44020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefa2d0 .functor XOR 1, L_0x557cddefa630, L_0x557cddefa190, C4<0>, C4<0>;
L_0x557cddefa340 .functor AND 1, L_0x557cddefa630, L_0x557cddefa190, C4<1>, C4<1>;
v0x557cdce62d70_0 .net "S", 0 0, L_0x557cddefa2d0;  alias, 1 drivers
v0x557cdce63690_0 .net "a", 0 0, L_0x557cddefa630;  alias, 1 drivers
v0x557cdce66d30_0 .net "b", 0 0, L_0x557cddefa190;  alias, 1 drivers
v0x557cdce5f540_0 .net "cout", 0 0, L_0x557cddefa340;  alias, 1 drivers
S_0x557cdd081690 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf44020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefa3b0 .functor XOR 1, L_0x557cddefa2d0, L_0x557cddefa8b0, C4<0>, C4<0>;
L_0x557cddefa500 .functor AND 1, L_0x557cddefa2d0, L_0x557cddefa8b0, C4<1>, C4<1>;
v0x557cdce3a720_0 .net "S", 0 0, L_0x557cddefa3b0;  alias, 1 drivers
v0x557cdce1e3d0_0 .net "a", 0 0, L_0x557cddefa2d0;  alias, 1 drivers
v0x557cdcf5a1b0_0 .net "b", 0 0, L_0x557cddefa8b0;  alias, 1 drivers
v0x557cdcf5aad0_0 .net "cout", 0 0, L_0x557cddefa500;  alias, 1 drivers
S_0x557cdcebecc0 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdcef7fc0 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cdce5a3a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcebecc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefaca0 .functor OR 1, L_0x557cddefaab0, L_0x557cddefabe0, C4<0>, C4<0>;
v0x557cdcf63bf0_0 .net "S", 0 0, L_0x557cddefab20;  1 drivers
v0x557cdcf64510_0 .net "a", 0 0, L_0x557cddefad10;  1 drivers
v0x557cdcf603c0_0 .net "b", 0 0, L_0x557cddefae40;  1 drivers
v0x557cdcf728b0_0 .net "c_1", 0 0, L_0x557cddefaab0;  1 drivers
v0x557cdcf731d0_0 .net "c_2", 0 0, L_0x557cddefabe0;  1 drivers
v0x557cdcf6aea0_0 .net "cin", 0 0, L_0x557cddefa9e0;  1 drivers
v0x557cdcf6b7c0_0 .net "cout", 0 0, L_0x557cddefaca0;  1 drivers
v0x557cdcf6c620_0 .net "h_1_out", 0 0, L_0x557cddefa760;  1 drivers
S_0x557cdcf5b660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce5a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefa760 .functor XOR 1, L_0x557cddefad10, L_0x557cddefae40, C4<0>, C4<0>;
L_0x557cddefaab0 .functor AND 1, L_0x557cddefad10, L_0x557cddefae40, C4<1>, C4<1>;
v0x557cdcf66460_0 .net "S", 0 0, L_0x557cddefa760;  alias, 1 drivers
v0x557cdcf66d80_0 .net "a", 0 0, L_0x557cddefad10;  alias, 1 drivers
v0x557cdcf5d8c0_0 .net "b", 0 0, L_0x557cddefae40;  alias, 1 drivers
v0x557cdcf5ea50_0 .net "cout", 0 0, L_0x557cddefaab0;  alias, 1 drivers
S_0x557cdcf67910 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce5a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefab20 .functor XOR 1, L_0x557cddefa760, L_0x557cddefa9e0, C4<0>, C4<0>;
L_0x557cddefabe0 .functor AND 1, L_0x557cddefa760, L_0x557cddefa9e0, C4<1>, C4<1>;
v0x557cdcf5f370_0 .net "S", 0 0, L_0x557cddefab20;  alias, 1 drivers
v0x557cdcf601d0_0 .net "a", 0 0, L_0x557cddefa760;  alias, 1 drivers
v0x557cdcf61380_0 .net "b", 0 0, L_0x557cddefa9e0;  alias, 1 drivers
v0x557cdcf61ca0_0 .net "cout", 0 0, L_0x557cddefabe0;  alias, 1 drivers
S_0x557cdcf80130 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdcf87b00 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cdcf0d0c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf80130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefb3d0 .functor OR 1, L_0x557cddefb150, L_0x557cddefb310, C4<0>, C4<0>;
v0x557cdcf760e0_0 .net "S", 0 0, L_0x557cddefb1c0;  1 drivers
v0x557cdcf77270_0 .net "a", 0 0, L_0x557cddefb440;  1 drivers
v0x557cdcf77b90_0 .net "b", 0 0, L_0x557cddefb660;  1 drivers
v0x557cdcf789f0_0 .net "c_1", 0 0, L_0x557cddefb150;  1 drivers
v0x557cdcf79ba0_0 .net "c_2", 0 0, L_0x557cddefb310;  1 drivers
v0x557cdcf7a4c0_0 .net "cin", 0 0, L_0x557cddefb790;  1 drivers
v0x557cdcf7c410_0 .net "cout", 0 0, L_0x557cddefb3d0;  1 drivers
v0x557cdcf7cd30_0 .net "h_1_out", 0 0, L_0x557cddefb0e0;  1 drivers
S_0x557cdcf14590 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf0d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefb0e0 .functor XOR 1, L_0x557cddefb440, L_0x557cddefb660, C4<0>, C4<0>;
L_0x557cddefb150 .functor AND 1, L_0x557cddefb440, L_0x557cddefb660, C4<1>, C4<1>;
v0x557cdcf6d7d0_0 .net "S", 0 0, L_0x557cddefb0e0;  alias, 1 drivers
v0x557cdcf6e0f0_0 .net "a", 0 0, L_0x557cddefb440;  alias, 1 drivers
v0x557cdcf70040_0 .net "b", 0 0, L_0x557cddefb660;  alias, 1 drivers
v0x557cdcf70960_0 .net "cout", 0 0, L_0x557cddefb150;  alias, 1 drivers
S_0x557cdcf22670 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf0d0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefb1c0 .functor XOR 1, L_0x557cddefb0e0, L_0x557cddefb790, C4<0>, C4<0>;
L_0x557cddefb310 .functor AND 1, L_0x557cddefb0e0, L_0x557cddefb790, C4<1>, C4<1>;
v0x557cdcf73ee0_0 .net "S", 0 0, L_0x557cddefb1c0;  alias, 1 drivers
v0x557cdcf6c810_0 .net "a", 0 0, L_0x557cddefb0e0;  alias, 1 drivers
v0x557cdcf7ec80_0 .net "b", 0 0, L_0x557cddefb790;  alias, 1 drivers
v0x557cdcf7f5a0_0 .net "cout", 0 0, L_0x557cddefb310;  alias, 1 drivers
S_0x557cdce4b780 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdcf5fff0 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cdce23440 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce4b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefbcb0 .functor OR 1, L_0x557cddefba30, L_0x557cddefbbf0, C4<0>, C4<0>;
v0x557cdcf13a00_0 .net "S", 0 0, L_0x557cddefbaa0;  1 drivers
v0x557cdcf0f580_0 .net "a", 0 0, L_0x557cddefbd20;  1 drivers
v0x557cdcf107b0_0 .net "b", 0 0, L_0x557cddefbe50;  1 drivers
v0x557cdcf110d0_0 .net "c_1", 0 0, L_0x557cddefba30;  1 drivers
v0x557cdcf11f30_0 .net "c_2", 0 0, L_0x557cddefbbf0;  1 drivers
v0x557cdcf12120_0 .net "cin", 0 0, L_0x557cddefc090;  1 drivers
v0x557cdcf19bd0_0 .net "cout", 0 0, L_0x557cddefbcb0;  1 drivers
v0x557cdcf1a4f0_0 .net "h_1_out", 0 0, L_0x557cddefb9c0;  1 drivers
S_0x557cdce2a910 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce23440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefb9c0 .functor XOR 1, L_0x557cddefbd20, L_0x557cddefbe50, C4<0>, C4<0>;
L_0x557cddefba30 .functor AND 1, L_0x557cddefbd20, L_0x557cddefbe50, C4<1>, C4<1>;
v0x557cdcf78be0_0 .net "S", 0 0, L_0x557cddefb9c0;  alias, 1 drivers
v0x557cdcf0bc10_0 .net "a", 0 0, L_0x557cddefbd20;  alias, 1 drivers
v0x557cdcf0c530_0 .net "b", 0 0, L_0x557cddefbe50;  alias, 1 drivers
v0x557cdcf09380_0 .net "cout", 0 0, L_0x557cddefba30;  alias, 1 drivers
S_0x557cdce389f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce23440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefbaa0 .functor XOR 1, L_0x557cddefb9c0, L_0x557cddefc090, C4<0>, C4<0>;
L_0x557cddefbbf0 .functor AND 1, L_0x557cddefb9c0, L_0x557cddefc090, C4<1>, C4<1>;
v0x557cdcf09c00_0 .net "S", 0 0, L_0x557cddefbaa0;  alias, 1 drivers
v0x557cdcf0aa60_0 .net "a", 0 0, L_0x557cddefb9c0;  alias, 1 drivers
v0x557cdcf0ac50_0 .net "b", 0 0, L_0x557cddefc090;  alias, 1 drivers
v0x557cdcf130e0_0 .net "cout", 0 0, L_0x557cddefbbf0;  alias, 1 drivers
S_0x557cdcdd5040 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdce0e340 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cdcde3c60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcdd5040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefc4b0 .functor OR 1, L_0x557cddefc230, L_0x557cddefc3f0, C4<0>, C4<0>;
v0x557cdcf1e890_0 .net "S", 0 0, L_0x557cddefc2a0;  1 drivers
v0x557cdcf1f1b0_0 .net "a", 0 0, L_0x557cddefc520;  1 drivers
v0x557cdcf20010_0 .net "b", 0 0, L_0x557cddefc980;  1 drivers
v0x557cdcf20200_0 .net "c_1", 0 0, L_0x557cddefc230;  1 drivers
v0x557cdcf952c0_0 .net "c_2", 0 0, L_0x557cddefc3f0;  1 drivers
v0x557cdcf95be0_0 .net "cin", 0 0, L_0x557cddefcab0;  1 drivers
v0x557cdcf81a50_0 .net "cout", 0 0, L_0x557cddefc4b0;  1 drivers
v0x557cdcf836f0_0 .net "h_1_out", 0 0, L_0x557cddefc1c0;  1 drivers
S_0x557cdce01f60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcde3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefc1c0 .functor XOR 1, L_0x557cddefc520, L_0x557cddefc980, C4<0>, C4<0>;
L_0x557cddefc230 .functor AND 1, L_0x557cddefc520, L_0x557cddefc980, C4<1>, C4<1>;
v0x557cdcf172a0_0 .net "S", 0 0, L_0x557cddefc1c0;  alias, 1 drivers
v0x557cdcf17bc0_0 .net "a", 0 0, L_0x557cddefc520;  alias, 1 drivers
v0x557cdcf18a20_0 .net "b", 0 0, L_0x557cddefc980;  alias, 1 drivers
v0x557cdcf1b200_0 .net "cout", 0 0, L_0x557cddefc230;  alias, 1 drivers
S_0x557cdce10b80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcde3c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefc2a0 .functor XOR 1, L_0x557cddefc1c0, L_0x557cddefcab0, C4<0>, C4<0>;
L_0x557cddefc3f0 .functor AND 1, L_0x557cddefc1c0, L_0x557cddefcab0, C4<1>, C4<1>;
v0x557cdcf18c10_0 .net "S", 0 0, L_0x557cddefc2a0;  alias, 1 drivers
v0x557cdcf211c0_0 .net "a", 0 0, L_0x557cddefc1c0;  alias, 1 drivers
v0x557cdcf21ae0_0 .net "b", 0 0, L_0x557cddefcab0;  alias, 1 drivers
v0x557cdcf1d660_0 .net "cout", 0 0, L_0x557cddefc3f0;  alias, 1 drivers
S_0x557cdce964b0 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdcdcb0f0 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cdd8a9e90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce964b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefcf20 .functor OR 1, L_0x557cddefc910, L_0x557cddefce60, C4<0>, C4<0>;
v0x557cdcf8d970_0 .net "S", 0 0, L_0x557cddefcd10;  1 drivers
v0x557cdcf8e290_0 .net "a", 0 0, L_0x557cddefcf90;  1 drivers
v0x557cdcf901e0_0 .net "b", 0 0, L_0x557cddefd0c0;  1 drivers
v0x557cdcf90b00_0 .net "c_1", 0 0, L_0x557cddefc910;  1 drivers
v0x557cdcf92a50_0 .net "c_2", 0 0, L_0x557cddefce60;  1 drivers
v0x557cdcf93370_0 .net "cin", 0 0, L_0x557cddefcbe0;  1 drivers
v0x557cdcf85060_0 .net "cout", 0 0, L_0x557cddefcf20;  1 drivers
v0x557cdcf96980_0 .net "h_1_out", 0 0, L_0x557cddefc860;  1 drivers
S_0x557cdd8cbe10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8a9e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefc860 .functor XOR 1, L_0x557cddefcf90, L_0x557cddefd0c0, C4<0>, C4<0>;
L_0x557cddefc910 .functor AND 1, L_0x557cddefcf90, L_0x557cddefd0c0, C4<1>, C4<1>;
v0x557cdcf84010_0 .net "S", 0 0, L_0x557cddefc860;  alias, 1 drivers
v0x557cdcf84e70_0 .net "a", 0 0, L_0x557cddefcf90;  alias, 1 drivers
v0x557cdcf86020_0 .net "b", 0 0, L_0x557cddefd0c0;  alias, 1 drivers
v0x557cdcf86940_0 .net "cout", 0 0, L_0x557cddefc910;  alias, 1 drivers
S_0x557cdd8fcfc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8a9e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefcd10 .functor XOR 1, L_0x557cddefc860, L_0x557cddefcbe0, C4<0>, C4<0>;
L_0x557cddefce60 .functor AND 1, L_0x557cddefc860, L_0x557cddefcbe0, C4<1>, C4<1>;
v0x557cdcf88890_0 .net "S", 0 0, L_0x557cddefcd10;  alias, 1 drivers
v0x557cdcf891b0_0 .net "a", 0 0, L_0x557cddefc860;  alias, 1 drivers
v0x557cdcf8b100_0 .net "b", 0 0, L_0x557cddefcbe0;  alias, 1 drivers
v0x557cdcf8ba20_0 .net "cout", 0 0, L_0x557cddefce60;  alias, 1 drivers
S_0x557cdcfad610 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdce9b010 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cdcfc52f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfad610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefd620 .functor OR 1, L_0x557cddefd3a0, L_0x557cddefd560, C4<0>, C4<0>;
v0x557cdcebe130_0 .net "S", 0 0, L_0x557cddefd410;  1 drivers
v0x557cdceb9cb0_0 .net "a", 0 0, L_0x557cddefd690;  1 drivers
v0x557cdcebaee0_0 .net "b", 0 0, L_0x557cddefd910;  1 drivers
v0x557cdcebb800_0 .net "c_1", 0 0, L_0x557cddefd3a0;  1 drivers
v0x557cdcebc660_0 .net "c_2", 0 0, L_0x557cddefd560;  1 drivers
v0x557cdcebc850_0 .net "cin", 0 0, L_0x557cddefdc50;  1 drivers
v0x557cdcec4e40_0 .net "cout", 0 0, L_0x557cddefd620;  1 drivers
v0x557cdcec5760_0 .net "h_1_out", 0 0, L_0x557cddefd330;  1 drivers
S_0x557cdce719e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfc52f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefd330 .functor XOR 1, L_0x557cddefd690, L_0x557cddefd910, C4<0>, C4<0>;
L_0x557cddefd3a0 .functor AND 1, L_0x557cddefd690, L_0x557cddefd910, C4<1>, C4<1>;
v0x557cdceb6100_0 .net "S", 0 0, L_0x557cddefd330;  alias, 1 drivers
v0x557cdceb6a20_0 .net "a", 0 0, L_0x557cddefd690;  alias, 1 drivers
v0x557cdceb37d0_0 .net "b", 0 0, L_0x557cddefd910;  alias, 1 drivers
v0x557cdceb40f0_0 .net "cout", 0 0, L_0x557cddefd3a0;  alias, 1 drivers
S_0x557cdce7dc90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfc52f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefd410 .functor XOR 1, L_0x557cddefd330, L_0x557cddefdc50, C4<0>, C4<0>;
L_0x557cddefd560 .functor AND 1, L_0x557cddefd330, L_0x557cddefdc50, C4<1>, C4<1>;
v0x557cdceb4f50_0 .net "S", 0 0, L_0x557cddefd410;  alias, 1 drivers
v0x557cdceb7850_0 .net "a", 0 0, L_0x557cddefd330;  alias, 1 drivers
v0x557cdceb5140_0 .net "b", 0 0, L_0x557cddefdc50;  alias, 1 drivers
v0x557cdcebd810_0 .net "cout", 0 0, L_0x557cddefd560;  alias, 1 drivers
S_0x557cdd878ca0 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cdd282960;
 .timescale 0 0;
P_0x557cdce6a0c0 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cdd7149e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd878ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddefe1d0 .functor OR 1, L_0x557cddefdf50, L_0x557cddefe110, C4<0>, C4<0>;
v0x557cdcec9b00_0 .net "S", 0 0, L_0x557cddefdfc0;  1 drivers
v0x557cdceca420_0 .net "a", 0 0, L_0x557cddefe240;  1 drivers
v0x557cdcecb280_0 .net "b", 0 0, L_0x557cddefe370;  1 drivers
v0x557cdcecb470_0 .net "c_1", 0 0, L_0x557cddefdf50;  1 drivers
v0x557cdced8b20_0 .net "c_2", 0 0, L_0x557cddefe110;  1 drivers
v0x557cdced9440_0 .net "cin", 0 0, L_0x557cddefe610;  1 drivers
v0x557cdcecf320_0 .net "cout", 0 0, L_0x557cddefe1d0;  1 drivers
v0x557cdced1110_0 .net "h_1_out", 0 0, L_0x557cddefdee0;  1 drivers
S_0x557cdd732ce0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7149e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefdee0 .functor XOR 1, L_0x557cddefe240, L_0x557cddefe370, C4<0>, C4<0>;
L_0x557cddefdf50 .functor AND 1, L_0x557cddefe240, L_0x557cddefe370, C4<1>, C4<1>;
v0x557cdcec2510_0 .net "S", 0 0, L_0x557cddefdee0;  alias, 1 drivers
v0x557cdcec2e30_0 .net "a", 0 0, L_0x557cddefe240;  alias, 1 drivers
v0x557cdcec3c90_0 .net "b", 0 0, L_0x557cddefe370;  alias, 1 drivers
v0x557cdcec6470_0 .net "cout", 0 0, L_0x557cddefdf50;  alias, 1 drivers
S_0x557cdd741900 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7149e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddefdfc0 .functor XOR 1, L_0x557cddefdee0, L_0x557cddefe610, C4<0>, C4<0>;
L_0x557cddefe110 .functor AND 1, L_0x557cddefdee0, L_0x557cddefe610, C4<1>, C4<1>;
v0x557cdcec3e80_0 .net "S", 0 0, L_0x557cddefdfc0;  alias, 1 drivers
v0x557cdcecc430_0 .net "a", 0 0, L_0x557cddefdee0;  alias, 1 drivers
v0x557cdceccd50_0 .net "b", 0 0, L_0x557cddefe610;  alias, 1 drivers
v0x557cdcec88d0_0 .net "cout", 0 0, L_0x557cddefe110;  alias, 1 drivers
S_0x557cdd77c500 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd27b490;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd104c40 .param/l "N" 0 3 26, +C4<00000000000000000000000000010000>;
v0x557cdcff4eb0_0 .net "S", 15 0, L_0x557cddf08770;  alias, 1 drivers
v0x557cdd0465c0_0 .net "a", 15 0, L_0x557cddf001e0;  alias, 1 drivers
v0x557cdd046ee0_0 .net "b", 15 0, L_0x557cddf002a0;  alias, 1 drivers
v0x557cdd043c90_0 .net "carin", 15 0, L_0x557cddf08a30;  1 drivers
v0x557cdd0445b0_0 .net "cin", 0 0, L_0x557cddf09460;  1 drivers
v0x557cdd045410_0 .net "cout", 0 0, L_0x557cddf091d0;  alias, 1 drivers
L_0x557cddf00830 .part L_0x557cddf001e0, 1, 1;
L_0x557cddf00960 .part L_0x557cddf002a0, 1, 1;
L_0x557cddf00a90 .part L_0x557cddf08a30, 0, 1;
L_0x557cddf00f20 .part L_0x557cddf001e0, 2, 1;
L_0x557cddf010e0 .part L_0x557cddf002a0, 2, 1;
L_0x557cddf012a0 .part L_0x557cddf08a30, 1, 1;
L_0x557cddf016e0 .part L_0x557cddf001e0, 3, 1;
L_0x557cddf01810 .part L_0x557cddf002a0, 3, 1;
L_0x557cddf01990 .part L_0x557cddf08a30, 2, 1;
L_0x557cddf01e20 .part L_0x557cddf001e0, 4, 1;
L_0x557cddf01f50 .part L_0x557cddf002a0, 4, 1;
L_0x557cddf02080 .part L_0x557cddf08a30, 3, 1;
L_0x557cddf02570 .part L_0x557cddf001e0, 5, 1;
L_0x557cddf026a0 .part L_0x557cddf002a0, 5, 1;
L_0x557cddf027d0 .part L_0x557cddf08a30, 4, 1;
L_0x557cddf02bf0 .part L_0x557cddf001e0, 6, 1;
L_0x557cddf02db0 .part L_0x557cddf002a0, 6, 1;
L_0x557cddf02e50 .part L_0x557cddf08a30, 5, 1;
L_0x557cddf03260 .part L_0x557cddf001e0, 7, 1;
L_0x557cddf03390 .part L_0x557cddf002a0, 7, 1;
L_0x557cddf02ef0 .part L_0x557cddf08a30, 6, 1;
L_0x557cddf03960 .part L_0x557cddf001e0, 8, 1;
L_0x557cddf034c0 .part L_0x557cddf002a0, 8, 1;
L_0x557cddf03be0 .part L_0x557cddf08a30, 7, 1;
L_0x557cddf04040 .part L_0x557cddf001e0, 9, 1;
L_0x557cddf04170 .part L_0x557cddf002a0, 9, 1;
L_0x557cddf03d10 .part L_0x557cddf08a30, 8, 1;
L_0x557cddf047f0 .part L_0x557cddf001e0, 10, 1;
L_0x557cddf04a10 .part L_0x557cddf002a0, 10, 1;
L_0x557cddf04b40 .part L_0x557cddf08a30, 9, 1;
L_0x557cddf051b0 .part L_0x557cddf001e0, 11, 1;
L_0x557cddf052e0 .part L_0x557cddf002a0, 11, 1;
L_0x557cddf05520 .part L_0x557cddf08a30, 10, 1;
L_0x557cddf05a90 .part L_0x557cddf001e0, 12, 1;
L_0x557cddf05ce0 .part L_0x557cddf002a0, 12, 1;
L_0x557cddf05e10 .part L_0x557cddf08a30, 11, 1;
L_0x557cddf06390 .part L_0x557cddf001e0, 13, 1;
L_0x557cddf064c0 .part L_0x557cddf002a0, 13, 1;
L_0x557cddf05f40 .part L_0x557cddf08a30, 12, 1;
L_0x557cddf06b70 .part L_0x557cddf001e0, 14, 1;
L_0x557cddf07000 .part L_0x557cddf002a0, 14, 1;
L_0x557cddf07340 .part L_0x557cddf08a30, 13, 1;
L_0x557cddf07a10 .part L_0x557cddf001e0, 15, 1;
L_0x557cddf07b40 .part L_0x557cddf002a0, 15, 1;
L_0x557cddf07de0 .part L_0x557cddf08a30, 14, 1;
L_0x557cddf08390 .part L_0x557cddf001e0, 0, 1;
L_0x557cddf08640 .part L_0x557cddf002a0, 0, 1;
LS_0x557cddf08770_0_0 .concat8 [ 1 1 1 1], L_0x557cddf08050, L_0x557cddf005b0, L_0x557cddf00ca0, L_0x557cddf014b0;
LS_0x557cddf08770_0_4 .concat8 [ 1 1 1 1], L_0x557cddf01ba0, L_0x557cddf02390, L_0x557cddf02970, L_0x557cddf03070;
LS_0x557cddf08770_0_8 .concat8 [ 1 1 1 1], L_0x557cddf036e0, L_0x557cddf03e50, L_0x557cddf044f0, L_0x557cddf04eb0;
LS_0x557cddf08770_0_12 .concat8 [ 1 1 1 1], L_0x557cddf05790, L_0x557cddf06090, L_0x557cddf06870, L_0x557cddf07710;
L_0x557cddf08770 .concat8 [ 4 4 4 4], LS_0x557cddf08770_0_0, LS_0x557cddf08770_0_4, LS_0x557cddf08770_0_8, LS_0x557cddf08770_0_12;
LS_0x557cddf08a30_0_0 .concat8 [ 1 1 1 1], L_0x557cddf08300, L_0x557cddf007c0, L_0x557cddf00eb0, L_0x557cddf01670;
LS_0x557cddf08a30_0_4 .concat8 [ 1 1 1 1], L_0x557cddf01db0, L_0x557cddf02500, L_0x557cddf02b80, L_0x557cddf031f0;
LS_0x557cddf08a30_0_8 .concat8 [ 1 1 1 1], L_0x557cddf038f0, L_0x557cddf03fd0, L_0x557cddf04760, L_0x557cddf05120;
LS_0x557cddf08a30_0_12 .concat8 [ 1 1 1 1], L_0x557cddf05a00, L_0x557cddf06300, L_0x557cddf06ae0, L_0x557cddf07980;
L_0x557cddf08a30 .concat8 [ 4 4 4 4], LS_0x557cddf08a30_0_0, LS_0x557cddf08a30_0_4, LS_0x557cddf08a30_0_8, LS_0x557cddf08a30_0_12;
L_0x557cddf091d0 .part L_0x557cddf08a30, 15, 1;
S_0x557cdd78b120 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd77c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf08300 .functor OR 1, L_0x557cddf07fc0, L_0x557cddf081e0, C4<0>, C4<0>;
v0x557cdcee2060_0 .net "S", 0 0, L_0x557cddf08050;  1 drivers
v0x557cdceea730_0 .net "a", 0 0, L_0x557cddf08390;  1 drivers
v0x557cdceeb050_0 .net "b", 0 0, L_0x557cddf08640;  1 drivers
v0x557cdcee6bd0_0 .net "c_1", 0 0, L_0x557cddf07fc0;  1 drivers
v0x557cdcee7e00_0 .net "c_2", 0 0, L_0x557cddf081e0;  1 drivers
v0x557cdcee8720_0 .net "cin", 0 0, L_0x557cddf09460;  alias, 1 drivers
v0x557cdcee9580_0 .net "cout", 0 0, L_0x557cddf08300;  1 drivers
v0x557cdcee9770_0 .net "h_1_out", 0 0, L_0x557cddf07f10;  1 drivers
S_0x557cdd4f5f20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd78b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf07f10 .functor XOR 1, L_0x557cddf08390, L_0x557cddf08640, C4<0>, C4<0>;
L_0x557cddf07fc0 .functor AND 1, L_0x557cddf08390, L_0x557cddf08640, C4<1>, C4<1>;
v0x557cdceda270_0 .net "S", 0 0, L_0x557cddf07f10;  alias, 1 drivers
v0x557cdced2a80_0 .net "a", 0 0, L_0x557cddf08390;  alias, 1 drivers
v0x557cdcee3020_0 .net "b", 0 0, L_0x557cddf08640;  alias, 1 drivers
v0x557cdcee3940_0 .net "cout", 0 0, L_0x557cddf07fc0;  alias, 1 drivers
S_0x557cdd8b1ad0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd78b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf08050 .functor XOR 1, L_0x557cddf07f10, L_0x557cddf09460, C4<0>, C4<0>;
L_0x557cddf081e0 .functor AND 1, L_0x557cddf07f10, L_0x557cddf09460, C4<1>, C4<1>;
v0x557cdcee06f0_0 .net "S", 0 0, L_0x557cddf08050;  alias, 1 drivers
v0x557cdcee1010_0 .net "a", 0 0, L_0x557cddf07f10;  alias, 1 drivers
v0x557cdcee1e70_0 .net "b", 0 0, L_0x557cddf09460;  alias, 1 drivers
v0x557cdcee4770_0 .net "cout", 0 0, L_0x557cddf081e0;  alias, 1 drivers
S_0x557cdd705dc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd10b3f0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd627b80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd705dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf007c0 .functor OR 1, L_0x557cddf004f0, L_0x557cddf00700, C4<0>, C4<0>;
v0x557cdcef9c70_0 .net "S", 0 0, L_0x557cddf005b0;  1 drivers
v0x557cdcef57f0_0 .net "a", 0 0, L_0x557cddf00830;  1 drivers
v0x557cdcef6a20_0 .net "b", 0 0, L_0x557cddf00960;  1 drivers
v0x557cdcef7340_0 .net "c_1", 0 0, L_0x557cddf004f0;  1 drivers
v0x557cdcef81a0_0 .net "c_2", 0 0, L_0x557cddf00700;  1 drivers
v0x557cdcef8390_0 .net "cin", 0 0, L_0x557cddf00a90;  1 drivers
v0x557cdcf05a40_0 .net "cout", 0 0, L_0x557cddf007c0;  1 drivers
v0x557cdcf06360_0 .net "h_1_out", 0 0, L_0x557cddf003e0;  1 drivers
S_0x557cdd662780 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd627b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf003e0 .functor XOR 1, L_0x557cddf00830, L_0x557cddf00960, C4<0>, C4<0>;
L_0x557cddf004f0 .functor AND 1, L_0x557cddf00830, L_0x557cddf00960, C4<1>, C4<1>;
v0x557cdcef1d60_0 .net "S", 0 0, L_0x557cddf003e0;  alias, 1 drivers
v0x557cdcef2680_0 .net "a", 0 0, L_0x557cddf00830;  alias, 1 drivers
v0x557cdceef430_0 .net "b", 0 0, L_0x557cddf00960;  alias, 1 drivers
v0x557cdceefd50_0 .net "cout", 0 0, L_0x557cddf004f0;  alias, 1 drivers
S_0x557cdd6713a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd627b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf005b0 .functor XOR 1, L_0x557cddf003e0, L_0x557cddf00a90, C4<0>, C4<0>;
L_0x557cddf00700 .functor AND 1, L_0x557cddf003e0, L_0x557cddf00a90, C4<1>, C4<1>;
v0x557cdcef0bb0_0 .net "S", 0 0, L_0x557cddf005b0;  alias, 1 drivers
v0x557cdcef3390_0 .net "a", 0 0, L_0x557cddf003e0;  alias, 1 drivers
v0x557cdcef0da0_0 .net "b", 0 0, L_0x557cddf00a90;  alias, 1 drivers
v0x557cdcef9350_0 .net "cout", 0 0, L_0x557cddf00700;  alias, 1 drivers
S_0x557cdd7a9b70 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd0faa80 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd7c2390 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7a9b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf00eb0 .functor OR 1, L_0x557cddf00c30, L_0x557cddf00df0, C4<0>, C4<0>;
v0x557cdcf07190_0 .net "S", 0 0, L_0x557cddf00ca0;  1 drivers
v0x557cdceff9a0_0 .net "a", 0 0, L_0x557cddf00f20;  1 drivers
v0x557cdcedb130_0 .net "b", 0 0, L_0x557cddf010e0;  1 drivers
v0x557cdcf2c840_0 .net "c_1", 0 0, L_0x557cddf00c30;  1 drivers
v0x557cdcf2d160_0 .net "c_2", 0 0, L_0x557cddf00df0;  1 drivers
v0x557cdcf29f10_0 .net "cin", 0 0, L_0x557cddf012a0;  1 drivers
v0x557cdcf2a830_0 .net "cout", 0 0, L_0x557cddf00eb0;  1 drivers
v0x557cdcf2b690_0 .net "h_1_out", 0 0, L_0x557cddf00bc0;  1 drivers
S_0x557cdd75b690 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7c2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf00bc0 .functor XOR 1, L_0x557cddf00f20, L_0x557cddf010e0, C4<0>, C4<0>;
L_0x557cddf00c30 .functor AND 1, L_0x557cddf00f20, L_0x557cddf010e0, C4<1>, C4<1>;
v0x557cdcefc240_0 .net "S", 0 0, L_0x557cddf00bc0;  alias, 1 drivers
v0x557cdcefe030_0 .net "a", 0 0, L_0x557cddf00f20;  alias, 1 drivers
v0x557cdcefe950_0 .net "b", 0 0, L_0x557cddf010e0;  alias, 1 drivers
v0x557cdceff7b0_0 .net "cout", 0 0, L_0x557cddf00c30;  alias, 1 drivers
S_0x557cdd769770 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7c2390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf00ca0 .functor XOR 1, L_0x557cddf00bc0, L_0x557cddf012a0, C4<0>, C4<0>;
L_0x557cddf00df0 .functor AND 1, L_0x557cddf00bc0, L_0x557cddf012a0, C4<1>, C4<1>;
v0x557cdcf00960_0 .net "S", 0 0, L_0x557cddf00ca0;  alias, 1 drivers
v0x557cdcf01280_0 .net "a", 0 0, L_0x557cddf00bc0;  alias, 1 drivers
v0x557cdcf031d0_0 .net "b", 0 0, L_0x557cddf012a0;  alias, 1 drivers
v0x557cdcf03af0_0 .net "cout", 0 0, L_0x557cddf00df0;  alias, 1 drivers
S_0x557cdd618f60 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd0e4a30 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd587720 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd618f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf01670 .functor OR 1, L_0x557cddf01440, L_0x557cddf015b0, C4<0>, C4<0>;
v0x557cdcf32f90_0 .net "S", 0 0, L_0x557cddf014b0;  1 drivers
v0x557cdcf3b580_0 .net "a", 0 0, L_0x557cddf016e0;  1 drivers
v0x557cdcf3bea0_0 .net "b", 0 0, L_0x557cddf01810;  1 drivers
v0x557cdcf38c50_0 .net "c_1", 0 0, L_0x557cddf01440;  1 drivers
v0x557cdcf39570_0 .net "c_2", 0 0, L_0x557cddf015b0;  1 drivers
v0x557cdcf3a3d0_0 .net "cin", 0 0, L_0x557cddf01990;  1 drivers
v0x557cdcf3cbb0_0 .net "cout", 0 0, L_0x557cddf01670;  1 drivers
v0x557cdcf3a5c0_0 .net "h_1_out", 0 0, L_0x557cddf013d0;  1 drivers
S_0x557cdd68fdf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd587720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf013d0 .functor XOR 1, L_0x557cddf016e0, L_0x557cddf01810, C4<0>, C4<0>;
L_0x557cddf01440 .functor AND 1, L_0x557cddf016e0, L_0x557cddf01810, C4<1>, C4<1>;
v0x557cdcf2df90_0 .net "S", 0 0, L_0x557cddf013d0;  alias, 1 drivers
v0x557cdcf2b880_0 .net "a", 0 0, L_0x557cddf016e0;  alias, 1 drivers
v0x557cdcf33f50_0 .net "b", 0 0, L_0x557cddf01810;  alias, 1 drivers
v0x557cdcf34870_0 .net "cout", 0 0, L_0x557cddf01440;  alias, 1 drivers
S_0x557cdd6a8610 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd587720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf014b0 .functor XOR 1, L_0x557cddf013d0, L_0x557cddf01990, C4<0>, C4<0>;
L_0x557cddf015b0 .functor AND 1, L_0x557cddf013d0, L_0x557cddf01990, C4<1>, C4<1>;
v0x557cdcf303f0_0 .net "S", 0 0, L_0x557cddf014b0;  alias, 1 drivers
v0x557cdcf31620_0 .net "a", 0 0, L_0x557cddf013d0;  alias, 1 drivers
v0x557cdcf31f40_0 .net "b", 0 0, L_0x557cddf01990;  alias, 1 drivers
v0x557cdcf32da0_0 .net "cout", 0 0, L_0x557cddf015b0;  alias, 1 drivers
S_0x557cdd641910 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd0bb1b0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd64f9f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd641910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf01db0 .functor OR 1, L_0x557cddf01b30, L_0x557cddf01cf0, C4<0>, C4<0>;
v0x557cdcf4fb80_0 .net "S", 0 0, L_0x557cddf01ba0;  1 drivers
v0x557cdcf45a60_0 .net "a", 0 0, L_0x557cddf01e20;  1 drivers
v0x557cdcf47850_0 .net "b", 0 0, L_0x557cddf01f50;  1 drivers
v0x557cdcf48170_0 .net "c_1", 0 0, L_0x557cddf01b30;  1 drivers
v0x557cdcf48fd0_0 .net "c_2", 0 0, L_0x557cddf01cf0;  1 drivers
v0x557cdcf4a180_0 .net "cin", 0 0, L_0x557cddf02080;  1 drivers
v0x557cdcf4aaa0_0 .net "cout", 0 0, L_0x557cddf01db0;  1 drivers
v0x557cdcf4c9f0_0 .net "h_1_out", 0 0, L_0x557cddf01ac0;  1 drivers
S_0x557cdd5ec040 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd64f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf01ac0 .functor XOR 1, L_0x557cddf01e20, L_0x557cddf01f50, C4<0>, C4<0>;
L_0x557cddf01b30 .functor AND 1, L_0x557cddf01e20, L_0x557cddf01f50, C4<1>, C4<1>;
v0x557cdcf42b70_0 .net "S", 0 0, L_0x557cddf01ac0;  alias, 1 drivers
v0x557cdcf43490_0 .net "a", 0 0, L_0x557cddf01e20;  alias, 1 drivers
v0x557cdcf3f010_0 .net "b", 0 0, L_0x557cddf01f50;  alias, 1 drivers
v0x557cdcf40240_0 .net "cout", 0 0, L_0x557cddf01b30;  alias, 1 drivers
S_0x557cdd5fac60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd64f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf01ba0 .functor XOR 1, L_0x557cddf01ac0, L_0x557cddf02080, C4<0>, C4<0>;
L_0x557cddf01cf0 .functor AND 1, L_0x557cddf01ac0, L_0x557cddf02080, C4<1>, C4<1>;
v0x557cdcf40b60_0 .net "S", 0 0, L_0x557cddf01ba0;  alias, 1 drivers
v0x557cdcf419c0_0 .net "a", 0 0, L_0x557cddf01ac0;  alias, 1 drivers
v0x557cdcf41bb0_0 .net "b", 0 0, L_0x557cddf02080;  alias, 1 drivers
v0x557cdcf4f260_0 .net "cout", 0 0, L_0x557cddf01cf0;  alias, 1 drivers
S_0x557cdd578b00 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd0b8940 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd5be990 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd578b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf02500 .functor OR 1, L_0x557cddf02320, L_0x557cddf02490, C4<0>, C4<0>;
v0x557cdd06ce40_0 .net "S", 0 0, L_0x557cddf02390;  1 drivers
v0x557cdd06dca0_0 .net "a", 0 0, L_0x557cddf02570;  1 drivers
v0x557cdd06ee50_0 .net "b", 0 0, L_0x557cddf026a0;  1 drivers
v0x557cdd06f770_0 .net "c_1", 0 0, L_0x557cddf02320;  1 drivers
v0x557cdd0716c0_0 .net "c_2", 0 0, L_0x557cddf02490;  1 drivers
v0x557cdd071fe0_0 .net "cin", 0 0, L_0x557cddf027d0;  1 drivers
v0x557cdd06de90_0 .net "cout", 0 0, L_0x557cddf02500;  1 drivers
v0x557cdd0801e0_0 .net "h_1_out", 0 0, L_0x557cddf022b0;  1 drivers
S_0x557cdd557c90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5be990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf022b0 .functor XOR 1, L_0x557cddf02570, L_0x557cddf026a0, C4<0>, C4<0>;
L_0x557cddf02320 .functor AND 1, L_0x557cddf02570, L_0x557cddf026a0, C4<1>, C4<1>;
v0x557cdcf4d310_0 .net "S", 0 0, L_0x557cddf022b0;  alias, 1 drivers
v0x557cdcf509b0_0 .net "a", 0 0, L_0x557cddf02570;  alias, 1 drivers
v0x557cdcf491c0_0 .net "b", 0 0, L_0x557cddf026a0;  alias, 1 drivers
v0x557cdcf243a0_0 .net "cout", 0 0, L_0x557cddf02320;  alias, 1 drivers
S_0x557cdd565d70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5be990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf02390 .functor XOR 1, L_0x557cddf022b0, L_0x557cddf027d0, C4<0>, C4<0>;
L_0x557cddf02490 .functor AND 1, L_0x557cddf022b0, L_0x557cddf027d0, C4<1>, C4<1>;
v0x557cdcf08050_0 .net "S", 0 0, L_0x557cddf02390;  alias, 1 drivers
v0x557cdd073f30_0 .net "a", 0 0, L_0x557cddf022b0;  alias, 1 drivers
v0x557cdd074850_0 .net "b", 0 0, L_0x557cddf027d0;  alias, 1 drivers
v0x557cdd06c660_0 .net "cout", 0 0, L_0x557cddf02490;  alias, 1 drivers
S_0x557cdd5023c0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd91f210 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd510fe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5023c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf02b80 .functor OR 1, L_0x557cddf02900, L_0x557cddf02ac0, C4<0>, C4<0>;
v0x557cdd07e290_0 .net "S", 0 0, L_0x557cddf02970;  1 drivers
v0x557cdd07a140_0 .net "a", 0 0, L_0x557cddf02bf0;  1 drivers
v0x557cdd08c630_0 .net "b", 0 0, L_0x557cddf02db0;  1 drivers
v0x557cdd08cf50_0 .net "c_1", 0 0, L_0x557cddf02900;  1 drivers
v0x557cdd084c20_0 .net "c_2", 0 0, L_0x557cddf02ac0;  1 drivers
v0x557cdd085540_0 .net "cin", 0 0, L_0x557cddf02e50;  1 drivers
v0x557cdd0863a0_0 .net "cout", 0 0, L_0x557cddf02b80;  1 drivers
v0x557cdd087550_0 .net "h_1_out", 0 0, L_0x557cddf02240;  1 drivers
S_0x557cdd52f2e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd510fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf02240 .functor XOR 1, L_0x557cddf02bf0, L_0x557cddf02db0, C4<0>, C4<0>;
L_0x557cddf02900 .functor AND 1, L_0x557cddf02bf0, L_0x557cddf02db0, C4<1>, C4<1>;
v0x557cdd080b00_0 .net "S", 0 0, L_0x557cddf02240;  alias, 1 drivers
v0x557cdd077640_0 .net "a", 0 0, L_0x557cddf02bf0;  alias, 1 drivers
v0x557cdd0787d0_0 .net "b", 0 0, L_0x557cddf02db0;  alias, 1 drivers
v0x557cdd0790f0_0 .net "cout", 0 0, L_0x557cddf02900;  alias, 1 drivers
S_0x557cdd53df00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd510fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf02970 .functor XOR 1, L_0x557cddf02240, L_0x557cddf02e50, C4<0>, C4<0>;
L_0x557cddf02ac0 .functor AND 1, L_0x557cddf02240, L_0x557cddf02e50, C4<1>, C4<1>;
v0x557cdd079f50_0 .net "S", 0 0, L_0x557cddf02970;  alias, 1 drivers
v0x557cdd07b100_0 .net "a", 0 0, L_0x557cddf02240;  alias, 1 drivers
v0x557cdd07ba20_0 .net "b", 0 0, L_0x557cddf02e50;  alias, 1 drivers
v0x557cdd07d970_0 .net "cout", 0 0, L_0x557cddf02ac0;  alias, 1 drivers
S_0x557cdd5a6170 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd90ff70 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd34f480 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5a6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf031f0 .functor OR 1, L_0x557cddf03000, L_0x557cddf03130, C4<0>, C4<0>;
v0x557cdd090ff0_0 .net "S", 0 0, L_0x557cddf03070;  1 drivers
v0x557cdd091910_0 .net "a", 0 0, L_0x557cddf03260;  1 drivers
v0x557cdd092770_0 .net "b", 0 0, L_0x557cddf03390;  1 drivers
v0x557cdd093920_0 .net "c_1", 0 0, L_0x557cddf03000;  1 drivers
v0x557cdd094240_0 .net "c_2", 0 0, L_0x557cddf03130;  1 drivers
v0x557cdd096190_0 .net "cin", 0 0, L_0x557cddf02ef0;  1 drivers
v0x557cdd096ab0_0 .net "cout", 0 0, L_0x557cddf031f0;  1 drivers
v0x557cdd092960_0 .net "h_1_out", 0 0, L_0x557cddf02f90;  1 drivers
S_0x557cdd36d780 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd34f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf02f90 .functor XOR 1, L_0x557cddf03260, L_0x557cddf03390, C4<0>, C4<0>;
L_0x557cddf03000 .functor AND 1, L_0x557cddf03260, L_0x557cddf03390, C4<1>, C4<1>;
v0x557cdd087e70_0 .net "S", 0 0, L_0x557cddf02f90;  alias, 1 drivers
v0x557cdd089dc0_0 .net "a", 0 0, L_0x557cddf03260;  alias, 1 drivers
v0x557cdd08a6e0_0 .net "b", 0 0, L_0x557cddf03390;  alias, 1 drivers
v0x557cdd08dc60_0 .net "cout", 0 0, L_0x557cddf03000;  alias, 1 drivers
S_0x557cdd37c3a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd34f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf03070 .functor XOR 1, L_0x557cddf02f90, L_0x557cddf02ef0, C4<0>, C4<0>;
L_0x557cddf03130 .functor AND 1, L_0x557cddf02f90, L_0x557cddf02ef0, C4<1>, C4<1>;
v0x557cdd086590_0 .net "S", 0 0, L_0x557cddf03070;  alias, 1 drivers
v0x557cdd098a00_0 .net "a", 0 0, L_0x557cddf02f90;  alias, 1 drivers
v0x557cdd099320_0 .net "b", 0 0, L_0x557cddf02ef0;  alias, 1 drivers
v0x557cdd08fe60_0 .net "cout", 0 0, L_0x557cddf03130;  alias, 1 drivers
S_0x557cdd3b6fa0 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd0cea20 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cdd3c5bc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3b6fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf038f0 .functor OR 1, L_0x557cddf03670, L_0x557cddf03830, C4<0>, C4<0>;
v0x557cdd029300_0 .net "S", 0 0, L_0x557cddf036e0;  1 drivers
v0x557cdd02a530_0 .net "a", 0 0, L_0x557cddf03960;  1 drivers
v0x557cdd02ae50_0 .net "b", 0 0, L_0x557cddf034c0;  1 drivers
v0x557cdd02bcb0_0 .net "c_1", 0 0, L_0x557cddf03670;  1 drivers
v0x557cdd02bea0_0 .net "c_2", 0 0, L_0x557cddf03830;  1 drivers
v0x557cdd033950_0 .net "cin", 0 0, L_0x557cddf03be0;  1 drivers
v0x557cdd034270_0 .net "cout", 0 0, L_0x557cddf038f0;  1 drivers
v0x557cdd031020_0 .net "h_1_out", 0 0, L_0x557cddf03600;  1 drivers
S_0x557cdd6d5af0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3c5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf03600 .functor XOR 1, L_0x557cddf03960, L_0x557cddf034c0, C4<0>, C4<0>;
L_0x557cddf03670 .functor AND 1, L_0x557cddf03960, L_0x557cddf034c0, C4<1>, C4<1>;
v0x557cdd025990_0 .net "S", 0 0, L_0x557cddf03600;  alias, 1 drivers
v0x557cdd0262b0_0 .net "a", 0 0, L_0x557cddf03960;  alias, 1 drivers
v0x557cdd023100_0 .net "b", 0 0, L_0x557cddf034c0;  alias, 1 drivers
v0x557cdd023980_0 .net "cout", 0 0, L_0x557cddf03670;  alias, 1 drivers
S_0x557cdd6ed7d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3c5bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf036e0 .functor XOR 1, L_0x557cddf03600, L_0x557cddf03be0, C4<0>, C4<0>;
L_0x557cddf03830 .functor AND 1, L_0x557cddf03600, L_0x557cddf03be0, C4<1>, C4<1>;
v0x557cdd0247e0_0 .net "S", 0 0, L_0x557cddf036e0;  alias, 1 drivers
v0x557cdd0249d0_0 .net "a", 0 0, L_0x557cddf03600;  alias, 1 drivers
v0x557cdd02ce60_0 .net "b", 0 0, L_0x557cddf03be0;  alias, 1 drivers
v0x557cdd02d780_0 .net "cout", 0 0, L_0x557cddf03830;  alias, 1 drivers
S_0x557cdd340860 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd4e8750 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cdd262620 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd340860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf03fd0 .functor OR 1, L_0x557cddf03de0, L_0x557cddf03f10, C4<0>, C4<0>;
v0x557cdd038f30_0 .net "S", 0 0, L_0x557cddf03e50;  1 drivers
v0x557cdd039d90_0 .net "a", 0 0, L_0x557cddf04040;  1 drivers
v0x557cdd039f80_0 .net "b", 0 0, L_0x557cddf04170;  1 drivers
v0x557cdd0af040_0 .net "c_1", 0 0, L_0x557cddf03de0;  1 drivers
v0x557cdd0af960_0 .net "c_2", 0 0, L_0x557cddf03f10;  1 drivers
v0x557cdd09b7d0_0 .net "cin", 0 0, L_0x557cddf03d10;  1 drivers
v0x557cdd09d470_0 .net "cout", 0 0, L_0x557cddf03fd0;  1 drivers
v0x557cdd09dd90_0 .net "h_1_out", 0 0, L_0x557cddf03a90;  1 drivers
S_0x557cdd29d220 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd262620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf03a90 .functor XOR 1, L_0x557cddf04040, L_0x557cddf04170, C4<0>, C4<0>;
L_0x557cddf03de0 .functor AND 1, L_0x557cddf04040, L_0x557cddf04170, C4<1>, C4<1>;
v0x557cdd031940_0 .net "S", 0 0, L_0x557cddf03a90;  alias, 1 drivers
v0x557cdd0327a0_0 .net "a", 0 0, L_0x557cddf04040;  alias, 1 drivers
v0x557cdd034f80_0 .net "b", 0 0, L_0x557cddf04170;  alias, 1 drivers
v0x557cdd032990_0 .net "cout", 0 0, L_0x557cddf03de0;  alias, 1 drivers
S_0x557cdd2abe40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd262620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf03e50 .functor XOR 1, L_0x557cddf03a90, L_0x557cddf03d10, C4<0>, C4<0>;
L_0x557cddf03f10 .functor AND 1, L_0x557cddf03a90, L_0x557cddf03d10, C4<1>, C4<1>;
v0x557cdd03af40_0 .net "S", 0 0, L_0x557cddf03e50;  alias, 1 drivers
v0x557cdd03b860_0 .net "a", 0 0, L_0x557cddf03a90;  alias, 1 drivers
v0x557cdd0373e0_0 .net "b", 0 0, L_0x557cddf03d10;  alias, 1 drivers
v0x557cdd038610_0 .net "cout", 0 0, L_0x557cddf03f10;  alias, 1 drivers
S_0x557cdd3e4610 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd4bfaa0 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cdd3fce30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3e4610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf04760 .functor OR 1, L_0x557cddf04480, L_0x557cddf04680, C4<0>, C4<0>;
v0x557cdd0a8010_0 .net "S", 0 0, L_0x557cddf044f0;  1 drivers
v0x557cdd0a9f60_0 .net "a", 0 0, L_0x557cddf047f0;  1 drivers
v0x557cdd0aa880_0 .net "b", 0 0, L_0x557cddf04a10;  1 drivers
v0x557cdd0ac7d0_0 .net "c_1", 0 0, L_0x557cddf04480;  1 drivers
v0x557cdd0ad0f0_0 .net "c_2", 0 0, L_0x557cddf04680;  1 drivers
v0x557cdd09ede0_0 .net "cin", 0 0, L_0x557cddf04b40;  1 drivers
v0x557cdd0b0700_0 .net "cout", 0 0, L_0x557cddf04760;  1 drivers
v0x557cdcfcfe80_0 .net "h_1_out", 0 0, L_0x557cddf04410;  1 drivers
S_0x557cdd396130 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3fce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf04410 .functor XOR 1, L_0x557cddf047f0, L_0x557cddf04a10, C4<0>, C4<0>;
L_0x557cddf04480 .functor AND 1, L_0x557cddf047f0, L_0x557cddf04a10, C4<1>, C4<1>;
v0x557cdd09ebf0_0 .net "S", 0 0, L_0x557cddf04410;  alias, 1 drivers
v0x557cdd09fda0_0 .net "a", 0 0, L_0x557cddf047f0;  alias, 1 drivers
v0x557cdd0a06c0_0 .net "b", 0 0, L_0x557cddf04a10;  alias, 1 drivers
v0x557cdd0a2610_0 .net "cout", 0 0, L_0x557cddf04480;  alias, 1 drivers
S_0x557cdd3a4210 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3fce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf044f0 .functor XOR 1, L_0x557cddf04410, L_0x557cddf04b40, C4<0>, C4<0>;
L_0x557cddf04680 .functor AND 1, L_0x557cddf04410, L_0x557cddf04b40, C4<1>, C4<1>;
v0x557cdd0a2f30_0 .net "S", 0 0, L_0x557cddf044f0;  alias, 1 drivers
v0x557cdd0a4e80_0 .net "a", 0 0, L_0x557cddf04410;  alias, 1 drivers
v0x557cdd0a57a0_0 .net "b", 0 0, L_0x557cddf04b40;  alias, 1 drivers
v0x557cdd0a76f0_0 .net "cout", 0 0, L_0x557cddf04680;  alias, 1 drivers
S_0x557cdd253a00 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd4a99c0 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cdd1c21c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd253a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf05120 .functor OR 1, L_0x557cddf04e20, L_0x557cddf05040, C4<0>, C4<0>;
v0x557cdcfd3a30_0 .net "S", 0 0, L_0x557cddf04eb0;  1 drivers
v0x557cdcfd4c60_0 .net "a", 0 0, L_0x557cddf051b0;  1 drivers
v0x557cdcfd5580_0 .net "b", 0 0, L_0x557cddf052e0;  1 drivers
v0x557cdcfd63e0_0 .net "c_1", 0 0, L_0x557cddf04e20;  1 drivers
v0x557cdcfd65d0_0 .net "c_2", 0 0, L_0x557cddf05040;  1 drivers
v0x557cdcfdebc0_0 .net "cin", 0 0, L_0x557cddf05520;  1 drivers
v0x557cdcfdf4e0_0 .net "cout", 0 0, L_0x557cddf05120;  1 drivers
v0x557cdcfdc290_0 .net "h_1_out", 0 0, L_0x557cddf04d70;  1 drivers
S_0x557cdd2ca890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1c21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf04d70 .functor XOR 1, L_0x557cddf051b0, L_0x557cddf052e0, C4<0>, C4<0>;
L_0x557cddf04e20 .functor AND 1, L_0x557cddf051b0, L_0x557cddf052e0, C4<1>, C4<1>;
v0x557cdcfd07a0_0 .net "S", 0 0, L_0x557cddf04d70;  alias, 1 drivers
v0x557cdcfcd550_0 .net "a", 0 0, L_0x557cddf051b0;  alias, 1 drivers
v0x557cdcfcde70_0 .net "b", 0 0, L_0x557cddf052e0;  alias, 1 drivers
v0x557cdcfcecd0_0 .net "cout", 0 0, L_0x557cddf04e20;  alias, 1 drivers
S_0x557cdd2e30b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1c21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf04eb0 .functor XOR 1, L_0x557cddf04d70, L_0x557cddf05520, C4<0>, C4<0>;
L_0x557cddf05040 .functor AND 1, L_0x557cddf04d70, L_0x557cddf05520, C4<1>, C4<1>;
v0x557cdcfd15d0_0 .net "S", 0 0, L_0x557cddf04eb0;  alias, 1 drivers
v0x557cdcfceec0_0 .net "a", 0 0, L_0x557cddf04d70;  alias, 1 drivers
v0x557cdcfd7590_0 .net "b", 0 0, L_0x557cddf05520;  alias, 1 drivers
v0x557cdcfd7eb0_0 .net "cout", 0 0, L_0x557cddf05040;  alias, 1 drivers
S_0x557cdd27c3b0 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd8fa980 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cdd28a490 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd27c3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf05a00 .functor OR 1, L_0x557cddf05700, L_0x557cddf05920, C4<0>, C4<0>;
v0x557cdcfe41a0_0 .net "S", 0 0, L_0x557cddf05790;  1 drivers
v0x557cdcfe5000_0 .net "a", 0 0, L_0x557cddf05a90;  1 drivers
v0x557cdcfe51f0_0 .net "b", 0 0, L_0x557cddf05ce0;  1 drivers
v0x557cdcff28a0_0 .net "c_1", 0 0, L_0x557cddf05700;  1 drivers
v0x557cdcff31c0_0 .net "c_2", 0 0, L_0x557cddf05920;  1 drivers
v0x557cdcfe90a0_0 .net "cin", 0 0, L_0x557cddf05e10;  1 drivers
v0x557cdcfeae90_0 .net "cout", 0 0, L_0x557cddf05a00;  1 drivers
v0x557cdcfeb7b0_0 .net "h_1_out", 0 0, L_0x557cddf05650;  1 drivers
S_0x557cdd226ae0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd28a490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf05650 .functor XOR 1, L_0x557cddf05a90, L_0x557cddf05ce0, C4<0>, C4<0>;
L_0x557cddf05700 .functor AND 1, L_0x557cddf05a90, L_0x557cddf05ce0, C4<1>, C4<1>;
v0x557cdcfdcbb0_0 .net "S", 0 0, L_0x557cddf05650;  alias, 1 drivers
v0x557cdcfdda10_0 .net "a", 0 0, L_0x557cddf05a90;  alias, 1 drivers
v0x557cdcfe01f0_0 .net "b", 0 0, L_0x557cddf05ce0;  alias, 1 drivers
v0x557cdcfddc00_0 .net "cout", 0 0, L_0x557cddf05700;  alias, 1 drivers
S_0x557cdd235700 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd28a490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf05790 .functor XOR 1, L_0x557cddf05650, L_0x557cddf05e10, C4<0>, C4<0>;
L_0x557cddf05920 .functor AND 1, L_0x557cddf05650, L_0x557cddf05e10, C4<1>, C4<1>;
v0x557cdcfe61b0_0 .net "S", 0 0, L_0x557cddf05790;  alias, 1 drivers
v0x557cdcfe6ad0_0 .net "a", 0 0, L_0x557cddf05650;  alias, 1 drivers
v0x557cdcfe2650_0 .net "b", 0 0, L_0x557cddf05e10;  alias, 1 drivers
v0x557cdcfe3880_0 .net "cout", 0 0, L_0x557cddf05920;  alias, 1 drivers
S_0x557cdd1b35a0 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd8e8e70 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cdd1f9430 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1b35a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf06300 .functor OR 1, L_0x557cddf05c70, L_0x557cddf06220, C4<0>, C4<0>;
v0x557cdcffcda0_0 .net "S", 0 0, L_0x557cddf06090;  1 drivers
v0x557cdcffd6c0_0 .net "a", 0 0, L_0x557cddf06390;  1 drivers
v0x557cdcffa470_0 .net "b", 0 0, L_0x557cddf064c0;  1 drivers
v0x557cdcffad90_0 .net "c_1", 0 0, L_0x557cddf05c70;  1 drivers
v0x557cdcffbbf0_0 .net "c_2", 0 0, L_0x557cddf06220;  1 drivers
v0x557cdcffe4f0_0 .net "cin", 0 0, L_0x557cddf05f40;  1 drivers
v0x557cdcffbde0_0 .net "cout", 0 0, L_0x557cddf06300;  1 drivers
v0x557cdd0044b0_0 .net "h_1_out", 0 0, L_0x557cddf05bc0;  1 drivers
S_0x557cdd192730 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1f9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf05bc0 .functor XOR 1, L_0x557cddf06390, L_0x557cddf064c0, C4<0>, C4<0>;
L_0x557cddf05c70 .functor AND 1, L_0x557cddf06390, L_0x557cddf064c0, C4<1>, C4<1>;
v0x557cdcfec610_0 .net "S", 0 0, L_0x557cddf05bc0;  alias, 1 drivers
v0x557cdcfed7c0_0 .net "a", 0 0, L_0x557cddf06390;  alias, 1 drivers
v0x557cdcfee0e0_0 .net "b", 0 0, L_0x557cddf064c0;  alias, 1 drivers
v0x557cdcff0030_0 .net "cout", 0 0, L_0x557cddf05c70;  alias, 1 drivers
S_0x557cdd1a0810 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1f9430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf06090 .functor XOR 1, L_0x557cddf05bc0, L_0x557cddf05f40, C4<0>, C4<0>;
L_0x557cddf06220 .functor AND 1, L_0x557cddf05bc0, L_0x557cddf05f40, C4<1>, C4<1>;
v0x557cdcff0950_0 .net "S", 0 0, L_0x557cddf06090;  alias, 1 drivers
v0x557cdcff3ff0_0 .net "a", 0 0, L_0x557cddf05bc0;  alias, 1 drivers
v0x557cdcfec800_0 .net "b", 0 0, L_0x557cddf05f40;  alias, 1 drivers
v0x557cdcfc6e60_0 .net "cout", 0 0, L_0x557cddf06220;  alias, 1 drivers
S_0x557cdd13ce60 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd8d1120 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cdd14ba80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd13ce60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf06ae0 .functor OR 1, L_0x557cddf067e0, L_0x557cddf06a00, C4<0>, C4<0>;
v0x557cdd0091b0_0 .net "S", 0 0, L_0x557cddf06870;  1 drivers
v0x557cdd009ad0_0 .net "a", 0 0, L_0x557cddf06b70;  1 drivers
v0x557cdd00a930_0 .net "b", 0 0, L_0x557cddf07000;  1 drivers
v0x557cdd00d110_0 .net "c_1", 0 0, L_0x557cddf067e0;  1 drivers
v0x557cdd00ab20_0 .net "c_2", 0 0, L_0x557cddf06a00;  1 drivers
v0x557cdd0130d0_0 .net "cin", 0 0, L_0x557cddf07340;  1 drivers
v0x557cdd0139f0_0 .net "cout", 0 0, L_0x557cddf06ae0;  1 drivers
v0x557cdd00f570_0 .net "h_1_out", 0 0, L_0x557cddf06730;  1 drivers
S_0x557cdd169d80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd14ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf06730 .functor XOR 1, L_0x557cddf06b70, L_0x557cddf07000, C4<0>, C4<0>;
L_0x557cddf067e0 .functor AND 1, L_0x557cddf06b70, L_0x557cddf07000, C4<1>, C4<1>;
v0x557cdd004dd0_0 .net "S", 0 0, L_0x557cddf06730;  alias, 1 drivers
v0x557cdd000950_0 .net "a", 0 0, L_0x557cddf06b70;  alias, 1 drivers
v0x557cdd001b80_0 .net "b", 0 0, L_0x557cddf07000;  alias, 1 drivers
v0x557cdd0024a0_0 .net "cout", 0 0, L_0x557cddf067e0;  alias, 1 drivers
S_0x557cdd1789a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd14ba80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf06870 .functor XOR 1, L_0x557cddf06730, L_0x557cddf07340, C4<0>, C4<0>;
L_0x557cddf06a00 .functor AND 1, L_0x557cddf06730, L_0x557cddf07340, C4<1>, C4<1>;
v0x557cdd003300_0 .net "S", 0 0, L_0x557cddf06870;  alias, 1 drivers
v0x557cdd0034f0_0 .net "a", 0 0, L_0x557cddf06730;  alias, 1 drivers
v0x557cdd00bae0_0 .net "b", 0 0, L_0x557cddf07340;  alias, 1 drivers
v0x557cdd00c400_0 .net "cout", 0 0, L_0x557cddf06a00;  alias, 1 drivers
S_0x557cdd1e0c10 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cdd77c500;
 .timescale 0 0;
P_0x557cdd8bf610 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cdcfe10b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1e0c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf07980 .functor OR 1, L_0x557cddf07680, L_0x557cddf078a0, C4<0>, C4<0>;
v0x557cdd0186d0_0 .net "S", 0 0, L_0x557cddf07710;  1 drivers
v0x557cdd019530_0 .net "a", 0 0, L_0x557cddf07a10;  1 drivers
v0x557cdd01a6e0_0 .net "b", 0 0, L_0x557cddf07b40;  1 drivers
v0x557cdd01b000_0 .net "c_1", 0 0, L_0x557cddf07680;  1 drivers
v0x557cdd01cf50_0 .net "c_2", 0 0, L_0x557cddf078a0;  1 drivers
v0x557cdd01d870_0 .net "cin", 0 0, L_0x557cddf07de0;  1 drivers
v0x557cdd020f10_0 .net "cout", 0 0, L_0x557cddf07980;  1 drivers
v0x557cdd019720_0 .net "h_1_out", 0 0, L_0x557cddf075d0;  1 drivers
S_0x557cdcfff3b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfe10b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf075d0 .functor XOR 1, L_0x557cddf07a10, L_0x557cddf07b40, C4<0>, C4<0>;
L_0x557cddf07680 .functor AND 1, L_0x557cddf07a10, L_0x557cddf07b40, C4<1>, C4<1>;
v0x557cdd0107a0_0 .net "S", 0 0, L_0x557cddf075d0;  alias, 1 drivers
v0x557cdd0110c0_0 .net "a", 0 0, L_0x557cddf07a10;  alias, 1 drivers
v0x557cdd011f20_0 .net "b", 0 0, L_0x557cddf07b40;  alias, 1 drivers
v0x557cdd012110_0 .net "cout", 0 0, L_0x557cddf07680;  alias, 1 drivers
S_0x557cdd00dfd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfe10b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf07710 .functor XOR 1, L_0x557cddf075d0, L_0x557cddf07de0, C4<0>, C4<0>;
L_0x557cddf078a0 .functor AND 1, L_0x557cddf075d0, L_0x557cddf07de0, C4<1>, C4<1>;
v0x557cdd01f7c0_0 .net "S", 0 0, L_0x557cddf07710;  alias, 1 drivers
v0x557cdd0200e0_0 .net "a", 0 0, L_0x557cddf075d0;  alias, 1 drivers
v0x557cdd015fc0_0 .net "b", 0 0, L_0x557cddf07de0;  alias, 1 drivers
v0x557cdd017db0_0 .net "cout", 0 0, L_0x557cddf078a0;  alias, 1 drivers
S_0x557cdd048bd0 .scope module, "S_1" "adder_subtractor_Nbit" 3 236, 3 48 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd885900 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x7f5061449690 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x557cdde13180 .functor XOR 8, L_0x7f5061449690, L_0x557cddca8f20, C4<00000000>, C4<00000000>;
L_0x557cdde16a50 .functor NOT 1, L_0x557cdde16df0, C4<0>, C4<0>, C4<0>;
L_0x557cdde16f70 .functor AND 1, L_0x7f5061445a18, L_0x557cdde16a50, C4<1>, C4<1>;
L_0x557cdde17160 .functor NOT 8, L_0x557cdde16fe0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde171d0 .functor AND 8, L_0x557cdde169b0, L_0x557cdde17160, C4<11111111>, C4<11111111>;
L_0x557cdde17290 .functor NOT 8, L_0x557cdde169b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde1b410 .functor AND 8, L_0x557cdde1ad60, L_0x557cdde1b160, C4<11111111>, C4<11111111>;
L_0x557cdde1b480 .functor OR 8, L_0x557cdde171d0, L_0x557cdde1b410, C4<00000000>, C4<00000000>;
v0x557cdd2097b0_0 .net *"_s0", 7 0, L_0x7f5061449690;  1 drivers
v0x557cdd21b0d0_0 .net *"_s10", 7 0, L_0x557cdde17160;  1 drivers
L_0x7f5061445a60 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdd13a850_0 .net/2s *"_s18", 6 0, L_0x7f5061445a60;  1 drivers
L_0x7f5061445aa8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd13b170_0 .net/2s *"_s23", 0 0, L_0x7f5061445aa8;  1 drivers
v0x557cdd137f20_0 .net *"_s27", 7 0, L_0x557cdde1b160;  1 drivers
v0x557cdd138840_0 .net *"_s4", 0 0, L_0x557cdde16a50;  1 drivers
v0x557cdd1396a0_0 .net *"_s8", 7 0, L_0x557cdde16fe0;  1 drivers
v0x557cdd13bfa0_0 .net "a", 7 0, L_0x557cddca8df0;  alias, 1 drivers
v0x557cdd139890_0 .net "a_or_s", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd141f60_0 .net "add_1", 7 0, L_0x557cdde17350;  1 drivers
v0x557cdd142880_0 .net "b", 7 0, L_0x557cddca8f20;  alias, 1 drivers
v0x557cdd13e400_0 .net "cout", 0 0, L_0x557cdde16df0;  alias, 1 drivers
v0x557cdd13f630_0 .net "diff_is_negative", 0 0, L_0x557cdde16f70;  1 drivers
v0x557cdd13ff50_0 .net "dummy_cout", 0 0, L_0x557cdde1afe0;  1 drivers
v0x557cdd140db0_0 .net "input_b", 7 0, L_0x557cdde13180;  1 drivers
v0x557cdd140fa0_0 .net "inverted_out", 7 0, L_0x557cdde17290;  1 drivers
v0x557cdd149590_0 .net "n_out", 7 0, L_0x557cdde1b410;  1 drivers
v0x557cdd146c60_0 .net "negated_out", 7 0, L_0x557cdde1ad60;  1 drivers
v0x557cdd147580_0 .net "out", 7 0, L_0x557cdde1b480;  alias, 1 drivers
v0x557cdd1483e0_0 .net "p_out", 7 0, L_0x557cdde171d0;  1 drivers
v0x557cdd14abc0_0 .net "t_out", 7 0, L_0x557cdde169b0;  1 drivers
LS_0x557cdde16fe0_0_0 .concat [ 1 1 1 1], L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70;
LS_0x557cdde16fe0_0_4 .concat [ 1 1 1 1], L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70;
L_0x557cdde16fe0 .concat [ 4 4 0 0], LS_0x557cdde16fe0_0_0, LS_0x557cdde16fe0_0_4;
L_0x557cdde17350 .concat8 [ 1 7 0 0], L_0x7f5061445aa8, L_0x7f5061445a60;
L_0x557cdde1ae00 .part L_0x557cdde17350, 7, 1;
LS_0x557cdde1b160_0_0 .concat [ 1 1 1 1], L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70;
LS_0x557cdde1b160_0_4 .concat [ 1 1 1 1], L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70, L_0x557cdde16f70;
L_0x557cdde1b160 .concat [ 4 4 0 0], LS_0x557cdde1b160_0_0, LS_0x557cdde1b160_0_4;
S_0x557cdd0577f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd048bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd87dfb0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd321680_0 .net "S", 7 0, L_0x557cdde169b0;  alias, 1 drivers
v0x557cdd3235d0_0 .net "a", 7 0, L_0x557cddca8df0;  alias, 1 drivers
v0x557cdd323ef0_0 .net "b", 7 0, L_0x557cdde13180;  alias, 1 drivers
v0x557cdd327470_0 .net "carin", 7 0, L_0x557cdde16860;  1 drivers
v0x557cdd31fda0_0 .net "cin", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd332210_0 .net "cout", 0 0, L_0x557cdde16df0;  alias, 1 drivers
L_0x557cdde13690 .part L_0x557cddca8df0, 1, 1;
L_0x557cdde137c0 .part L_0x557cdde13180, 1, 1;
L_0x557cdde138f0 .part L_0x557cdde16860, 0, 1;
L_0x557cdde13d80 .part L_0x557cddca8df0, 2, 1;
L_0x557cdde13eb0 .part L_0x557cdde13180, 2, 1;
L_0x557cdde14070 .part L_0x557cdde16860, 1, 1;
L_0x557cdde14500 .part L_0x557cddca8df0, 3, 1;
L_0x557cdde14630 .part L_0x557cdde13180, 3, 1;
L_0x557cdde14720 .part L_0x557cdde16860, 2, 1;
L_0x557cdde14bb0 .part L_0x557cddca8df0, 4, 1;
L_0x557cdde14ce0 .part L_0x557cdde13180, 4, 1;
L_0x557cdde14e10 .part L_0x557cdde16860, 3, 1;
L_0x557cdde15300 .part L_0x557cddca8df0, 5, 1;
L_0x557cdde15430 .part L_0x557cdde13180, 5, 1;
L_0x557cdde15560 .part L_0x557cdde16860, 4, 1;
L_0x557cdde15980 .part L_0x557cddca8df0, 6, 1;
L_0x557cdde15b40 .part L_0x557cdde13180, 6, 1;
L_0x557cdde15c70 .part L_0x557cdde16860, 5, 1;
L_0x557cdde16080 .part L_0x557cddca8df0, 7, 1;
L_0x557cdde161b0 .part L_0x557cdde13180, 7, 1;
L_0x557cdde15d10 .part L_0x557cdde16860, 6, 1;
L_0x557cdde16730 .part L_0x557cddca8df0, 0, 1;
L_0x557cdde162e0 .part L_0x557cdde13180, 0, 1;
LS_0x557cdde169b0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde16500, L_0x557cdde13410, L_0x557cdde13b00, L_0x557cdde14280;
LS_0x557cdde169b0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde14930, L_0x557cdde15120, L_0x557cdde15700, L_0x557cdde15e90;
L_0x557cdde169b0 .concat8 [ 4 4 0 0], LS_0x557cdde169b0_0_0, LS_0x557cdde169b0_0_4;
LS_0x557cdde16860_0_0 .concat8 [ 1 1 1 1], L_0x557cdde166c0, L_0x557cdde13620, L_0x557cdde13d10, L_0x557cdde14490;
LS_0x557cdde16860_0_4 .concat8 [ 1 1 1 1], L_0x557cdde14b40, L_0x557cdde15290, L_0x557cdde15910, L_0x557cdde16010;
L_0x557cdde16860 .concat8 [ 4 4 0 0], LS_0x557cdde16860_0_0, LS_0x557cdde16860_0_4;
L_0x557cdde16df0 .part L_0x557cdde16860, 7, 1;
S_0x557cdd310590 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd0577f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde166c0 .functor OR 1, L_0x557cdde16490, L_0x557cdde16650, C4<0>, C4<0>;
v0x557cdd063f00_0 .net "S", 0 0, L_0x557cdde16500;  1 drivers
v0x557cdd064820_0 .net "a", 0 0, L_0x557cdde16730;  1 drivers
v0x557cdd066770_0 .net "b", 0 0, L_0x557cdde162e0;  1 drivers
v0x557cdd067090_0 .net "c_1", 0 0, L_0x557cdde16490;  1 drivers
v0x557cdd06a730_0 .net "c_2", 0 0, L_0x557cdde16650;  1 drivers
v0x557cdd062f40_0 .net "cin", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd03e120_0 .net "cout", 0 0, L_0x557cdde166c0;  1 drivers
v0x557cdd021dd0_0 .net "h_1_out", 0 0, L_0x557cdde16420;  1 drivers
S_0x557cdd328270 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd310590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde16420 .functor XOR 1, L_0x557cdde16730, L_0x557cdde162e0, C4<0>, C4<0>;
L_0x557cdde16490 .functor AND 1, L_0x557cdde16730, L_0x557cdde162e0, C4<1>, C4<1>;
v0x557cdd05b740_0 .net "S", 0 0, L_0x557cdde16420;  alias, 1 drivers
v0x557cdd05b930_0 .net "a", 0 0, L_0x557cdde16730;  alias, 1 drivers
v0x557cdd068fe0_0 .net "b", 0 0, L_0x557cdde162e0;  alias, 1 drivers
v0x557cdd069900_0 .net "cout", 0 0, L_0x557cdde16490;  alias, 1 drivers
S_0x557cdcfd2490 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd310590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde16500 .functor XOR 1, L_0x557cdde16420, L_0x7f5061445a18, C4<0>, C4<0>;
L_0x557cdde16650 .functor AND 1, L_0x557cdde16420, L_0x7f5061445a18, C4<1>, C4<1>;
v0x557cdd05f7e0_0 .net "S", 0 0, L_0x557cdde16500;  alias, 1 drivers
v0x557cdd0615d0_0 .net "a", 0 0, L_0x557cdde16420;  alias, 1 drivers
v0x557cdd061ef0_0 .net "b", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd062d50_0 .net "cout", 0 0, L_0x557cdde16650;  alias, 1 drivers
S_0x557cdcef4250 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd0577f0;
 .timescale 0 0;
P_0x557cdd895d40 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcf2ee50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcef4250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde13620 .functor OR 1, L_0x557cdde13350, L_0x557cdde13560, C4<0>, C4<0>;
v0x557cdd425b50_0 .net "S", 0 0, L_0x557cdde13410;  1 drivers
v0x557cdd427aa0_0 .net "a", 0 0, L_0x557cdde13690;  1 drivers
v0x557cdd4283c0_0 .net "b", 0 0, L_0x557cdde137c0;  1 drivers
v0x557cdd42a310_0 .net "c_1", 0 0, L_0x557cdde13350;  1 drivers
v0x557cdd42ac30_0 .net "c_2", 0 0, L_0x557cdde13560;  1 drivers
v0x557cdd42cb80_0 .net "cin", 0 0, L_0x557cdde138f0;  1 drivers
v0x557cdd42d4a0_0 .net "cout", 0 0, L_0x557cdde13620;  1 drivers
v0x557cdd42f3f0_0 .net "h_1_out", 0 0, L_0x557cdde13240;  1 drivers
S_0x557cdcf3da70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf2ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde13240 .functor XOR 1, L_0x557cdde13690, L_0x557cdde137c0, C4<0>, C4<0>;
L_0x557cdde13350 .functor AND 1, L_0x557cdde13690, L_0x557cdde137c0, C4<1>, C4<1>;
v0x557cdd431c60_0 .net "S", 0 0, L_0x557cdde13240;  alias, 1 drivers
v0x557cdd432580_0 .net "a", 0 0, L_0x557cdde13690;  alias, 1 drivers
v0x557cdd420270_0 .net "b", 0 0, L_0x557cdde137c0;  alias, 1 drivers
v0x557cdd420a50_0 .net "cout", 0 0, L_0x557cdde13350;  alias, 1 drivers
S_0x557cdd076240 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf2ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde13410 .functor XOR 1, L_0x557cdde13240, L_0x557cdde138f0, C4<0>, C4<0>;
L_0x557cdde13560 .functor AND 1, L_0x557cdde13240, L_0x557cdde138f0, C4<1>, C4<1>;
v0x557cdd421810_0 .net "S", 0 0, L_0x557cdde13410;  alias, 1 drivers
v0x557cdd4229c0_0 .net "a", 0 0, L_0x557cdde13240;  alias, 1 drivers
v0x557cdd4232e0_0 .net "b", 0 0, L_0x557cdde138f0;  alias, 1 drivers
v0x557cdd425230_0 .net "cout", 0 0, L_0x557cdde13560;  alias, 1 drivers
S_0x557cdd08ea60 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd0577f0;
 .timescale 0 0;
P_0x557cdd42f490 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd027d60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd08ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde13d10 .functor OR 1, L_0x557cdde13a90, L_0x557cdde13c50, C4<0>, C4<0>;
v0x557cdd436a90_0 .net "S", 0 0, L_0x557cdde13b00;  1 drivers
v0x557cdd4378f0_0 .net "a", 0 0, L_0x557cdde13d80;  1 drivers
v0x557cdd438aa0_0 .net "b", 0 0, L_0x557cdde13eb0;  1 drivers
v0x557cdd4393c0_0 .net "c_1", 0 0, L_0x557cdde13a90;  1 drivers
v0x557cdd43b310_0 .net "c_2", 0 0, L_0x557cdde13c50;  1 drivers
v0x557cdd43bc30_0 .net "cin", 0 0, L_0x557cdde14070;  1 drivers
v0x557cdd43db80_0 .net "cout", 0 0, L_0x557cdde13d10;  1 drivers
v0x557cdd43e4a0_0 .net "h_1_out", 0 0, L_0x557cdde13a20;  1 drivers
S_0x557cdd035e40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd027d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde13a20 .functor XOR 1, L_0x557cdde13d80, L_0x557cdde13eb0, C4<0>, C4<0>;
L_0x557cdde13a90 .functor AND 1, L_0x557cdde13d80, L_0x557cdde13eb0, C4<1>, C4<1>;
v0x557cdd42fd10_0 .net "S", 0 0, L_0x557cdde13a20;  alias, 1 drivers
v0x557cdd421a00_0 .net "a", 0 0, L_0x557cdde13d80;  alias, 1 drivers
v0x557cdd4333b0_0 .net "b", 0 0, L_0x557cdde13eb0;  alias, 1 drivers
v0x557cdd4339e0_0 .net "cout", 0 0, L_0x557cdde13a90;  alias, 1 drivers
S_0x557cdcee5630 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd027d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde13b00 .functor XOR 1, L_0x557cdde13a20, L_0x557cdde14070, C4<0>, C4<0>;
L_0x557cdde13c50 .functor AND 1, L_0x557cdde13a20, L_0x557cdde14070, C4<1>, C4<1>;
v0x557cdd447d40_0 .net "S", 0 0, L_0x557cdde13b00;  alias, 1 drivers
v0x557cdd448660_0 .net "a", 0 0, L_0x557cdde13a20;  alias, 1 drivers
v0x557cdd434fc0_0 .net "b", 0 0, L_0x557cdde14070;  alias, 1 drivers
v0x557cdd436170_0 .net "cout", 0 0, L_0x557cdde13c50;  alias, 1 drivers
S_0x557cdce53df0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd0577f0;
 .timescale 0 0;
P_0x557cdd740950 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcf5c4c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce53df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde14490 .functor OR 1, L_0x557cdde14210, L_0x557cdde143d0, C4<0>, C4<0>;
v0x557cdd449b90_0 .net "S", 0 0, L_0x557cdde14280;  1 drivers
v0x557cdd433c20_0 .net "a", 0 0, L_0x557cdde14500;  1 drivers
v0x557cdd45dd50_0 .net "b", 0 0, L_0x557cdde14630;  1 drivers
v0x557cdd45e670_0 .net "c_1", 0 0, L_0x557cdde14210;  1 drivers
v0x557cdd44c180_0 .net "c_2", 0 0, L_0x557cdde143d0;  1 drivers
v0x557cdd44caa0_0 .net "cin", 0 0, L_0x557cdde14720;  1 drivers
v0x557cdd44d900_0 .net "cout", 0 0, L_0x557cdde14490;  1 drivers
v0x557cdd44eab0_0 .net "h_1_out", 0 0, L_0x557cdde141a0;  1 drivers
S_0x557cdcf74ce0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf5c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde141a0 .functor XOR 1, L_0x557cdde14500, L_0x557cdde14630, C4<0>, C4<0>;
L_0x557cdde14210 .functor AND 1, L_0x557cdde14500, L_0x557cdde14630, C4<1>, C4<1>;
v0x557cdd4403f0_0 .net "S", 0 0, L_0x557cdde141a0;  alias, 1 drivers
v0x557cdd440d10_0 .net "a", 0 0, L_0x557cdde14500;  alias, 1 drivers
v0x557cdd442c60_0 .net "b", 0 0, L_0x557cdde14630;  alias, 1 drivers
v0x557cdd443580_0 .net "cout", 0 0, L_0x557cdde14210;  alias, 1 drivers
S_0x557cdcf0dfe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf5c4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde14280 .functor XOR 1, L_0x557cdde141a0, L_0x557cdde14720, C4<0>, C4<0>;
L_0x557cdde143d0 .functor AND 1, L_0x557cdde141a0, L_0x557cdde14720, C4<1>, C4<1>;
v0x557cdd4454d0_0 .net "S", 0 0, L_0x557cdde14280;  alias, 1 drivers
v0x557cdd445df0_0 .net "a", 0 0, L_0x557cdde141a0;  alias, 1 drivers
v0x557cdd437ae0_0 .net "b", 0 0, L_0x557cdde14720;  alias, 1 drivers
v0x557cdd4497f0_0 .net "cout", 0 0, L_0x557cdde143d0;  alias, 1 drivers
S_0x557cdcf1c0c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd0577f0;
 .timescale 0 0;
P_0x557cdd6841f0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdceb8710 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf1c0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde14b40 .functor OR 1, L_0x557cdde148c0, L_0x557cdde14a80, C4<0>, C4<0>;
v0x557cdd459590_0 .net "S", 0 0, L_0x557cdde14930;  1 drivers
v0x557cdd45b4e0_0 .net "a", 0 0, L_0x557cdde14bb0;  1 drivers
v0x557cdd45be00_0 .net "b", 0 0, L_0x557cdde14ce0;  1 drivers
v0x557cdd44daf0_0 .net "c_1", 0 0, L_0x557cdde148c0;  1 drivers
v0x557cdd45f410_0 .net "c_2", 0 0, L_0x557cdde14a80;  1 drivers
v0x557cdd45fa40_0 .net "cin", 0 0, L_0x557cdde14e10;  1 drivers
v0x557cdd473da0_0 .net "cout", 0 0, L_0x557cdde14b40;  1 drivers
v0x557cdd4746c0_0 .net "h_1_out", 0 0, L_0x557cdde14850;  1 drivers
S_0x557cdcec7330 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdceb8710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde14850 .functor XOR 1, L_0x557cdde14bb0, L_0x557cdde14ce0, C4<0>, C4<0>;
L_0x557cdde148c0 .functor AND 1, L_0x557cdde14bb0, L_0x557cdde14ce0, C4<1>, C4<1>;
v0x557cdd44f3d0_0 .net "S", 0 0, L_0x557cdde14850;  alias, 1 drivers
v0x557cdd451320_0 .net "a", 0 0, L_0x557cdde14bb0;  alias, 1 drivers
v0x557cdd451c40_0 .net "b", 0 0, L_0x557cdde14ce0;  alias, 1 drivers
v0x557cdd453b90_0 .net "cout", 0 0, L_0x557cdde148c0;  alias, 1 drivers
S_0x557cdce451d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdceb8710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde14930 .functor XOR 1, L_0x557cdde14850, L_0x557cdde14e10, C4<0>, C4<0>;
L_0x557cdde14a80 .functor AND 1, L_0x557cdde14850, L_0x557cdde14e10, C4<1>, C4<1>;
v0x557cdd4544b0_0 .net "S", 0 0, L_0x557cdde14930;  alias, 1 drivers
v0x557cdd456400_0 .net "a", 0 0, L_0x557cdde14850;  alias, 1 drivers
v0x557cdd456d20_0 .net "b", 0 0, L_0x557cdde14e10;  alias, 1 drivers
v0x557cdd458c70_0 .net "cout", 0 0, L_0x557cdde14a80;  alias, 1 drivers
S_0x557cdce8b060 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd0577f0;
 .timescale 0 0;
P_0x557cdd60dab0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdce24360 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce8b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde15290 .functor OR 1, L_0x557cdde150b0, L_0x557cdde15220, C4<0>, C4<0>;
v0x557cdd469be0_0 .net "S", 0 0, L_0x557cdde15120;  1 drivers
v0x557cdd46a500_0 .net "a", 0 0, L_0x557cdde15300;  1 drivers
v0x557cdd46c450_0 .net "b", 0 0, L_0x557cdde15430;  1 drivers
v0x557cdd46cd70_0 .net "c_1", 0 0, L_0x557cdde150b0;  1 drivers
v0x557cdd46ecc0_0 .net "c_2", 0 0, L_0x557cdde15220;  1 drivers
v0x557cdd46f5e0_0 .net "cin", 0 0, L_0x557cdde15560;  1 drivers
v0x557cdd471530_0 .net "cout", 0 0, L_0x557cdde15290;  1 drivers
v0x557cdd471e50_0 .net "h_1_out", 0 0, L_0x557cdde15040;  1 drivers
S_0x557cdce32440 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce24360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde15040 .functor XOR 1, L_0x557cdde15300, L_0x557cdde15430, C4<0>, C4<0>;
L_0x557cdde150b0 .functor AND 1, L_0x557cdde15300, L_0x557cdde15430, C4<1>, C4<1>;
v0x557cdd461020_0 .net "S", 0 0, L_0x557cdde15040;  alias, 1 drivers
v0x557cdd4621d0_0 .net "a", 0 0, L_0x557cdde15300;  alias, 1 drivers
v0x557cdd462af0_0 .net "b", 0 0, L_0x557cdde15430;  alias, 1 drivers
v0x557cdd463950_0 .net "cout", 0 0, L_0x557cdde150b0;  alias, 1 drivers
S_0x557cdcdcea90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce24360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde15120 .functor XOR 1, L_0x557cdde15040, L_0x557cdde15560, C4<0>, C4<0>;
L_0x557cdde15220 .functor AND 1, L_0x557cdde15040, L_0x557cdde15560, C4<1>, C4<1>;
v0x557cdd464b00_0 .net "S", 0 0, L_0x557cdde15120;  alias, 1 drivers
v0x557cdd465420_0 .net "a", 0 0, L_0x557cdde15040;  alias, 1 drivers
v0x557cdd467370_0 .net "b", 0 0, L_0x557cdde15560;  alias, 1 drivers
v0x557cdd467c90_0 .net "cout", 0 0, L_0x557cdde15220;  alias, 1 drivers
S_0x557cdcddd6b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd0577f0;
 .timescale 0 0;
P_0x557cdd586770 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdcdfb9b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcddd6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde15910 .functor OR 1, L_0x557cdde15690, L_0x557cdde15850, C4<0>, C4<0>;
v0x557cdd307db0_0 .net "S", 0 0, L_0x557cdde15700;  1 drivers
v0x557cdd308f60_0 .net "a", 0 0, L_0x557cdde15980;  1 drivers
v0x557cdd309880_0 .net "b", 0 0, L_0x557cdde15b40;  1 drivers
v0x557cdd30b7d0_0 .net "c_1", 0 0, L_0x557cdde15690;  1 drivers
v0x557cdd30c0f0_0 .net "c_2", 0 0, L_0x557cdde15850;  1 drivers
v0x557cdd30f790_0 .net "cin", 0 0, L_0x557cdde15c70;  1 drivers
v0x557cdd307fa0_0 .net "cout", 0 0, L_0x557cdde15910;  1 drivers
v0x557cdd31a530_0 .net "h_1_out", 0 0, L_0x557cdde14fd0;  1 drivers
S_0x557cdce0a5d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcdfb9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde14fd0 .functor XOR 1, L_0x557cdde15980, L_0x557cdde15b40, C4<0>, C4<0>;
L_0x557cdde15690 .functor AND 1, L_0x557cdde15980, L_0x557cdde15b40, C4<1>, C4<1>;
v0x557cdd463b40_0 .net "S", 0 0, L_0x557cdde14fd0;  alias, 1 drivers
v0x557cdd475850_0 .net "a", 0 0, L_0x557cdde15980;  alias, 1 drivers
v0x557cdd475bf0_0 .net "b", 0 0, L_0x557cdde15b40;  alias, 1 drivers
v0x557cdd45fc80_0 .net "cout", 0 0, L_0x557cdde15690;  alias, 1 drivers
S_0x557cdce72840 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcdfb9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde15700 .functor XOR 1, L_0x557cdde14fd0, L_0x557cdde15c70, C4<0>, C4<0>;
L_0x557cdde15850 .functor AND 1, L_0x557cdde14fd0, L_0x557cdde15c70, C4<1>, C4<1>;
v0x557cdd30e040_0 .net "S", 0 0, L_0x557cdde15700;  alias, 1 drivers
v0x557cdd30e960_0 .net "a", 0 0, L_0x557cdde14fd0;  alias, 1 drivers
v0x557cdd3066d0_0 .net "b", 0 0, L_0x557cdde15c70;  alias, 1 drivers
v0x557cdd306f50_0 .net "cout", 0 0, L_0x557cdde15850;  alias, 1 drivers
S_0x557cdd89aee0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd0577f0;
 .timescale 0 0;
P_0x557cdd510030 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd87e070 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd89aee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde16010 .functor OR 1, L_0x557cdde15e20, L_0x557cdde15f50, C4<0>, C4<0>;
v0x557cdd3185e0_0 .net "S", 0 0, L_0x557cdde15e90;  1 drivers
v0x557cdd314490_0 .net "a", 0 0, L_0x557cdde16080;  1 drivers
v0x557cdd325e40_0 .net "b", 0 0, L_0x557cdde161b0;  1 drivers
v0x557cdd326760_0 .net "c_1", 0 0, L_0x557cdde15e20;  1 drivers
v0x557cdd31e430_0 .net "c_2", 0 0, L_0x557cdde15f50;  1 drivers
v0x557cdd31ed50_0 .net "cin", 0 0, L_0x557cdde15d10;  1 drivers
v0x557cdd31fbb0_0 .net "cout", 0 0, L_0x557cdde16010;  1 drivers
v0x557cdd320d60_0 .net "h_1_out", 0 0, L_0x557cdde15db0;  1 drivers
S_0x557cdd8c1f40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd87e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde15db0 .functor XOR 1, L_0x557cdde16080, L_0x557cdde161b0, C4<0>, C4<0>;
L_0x557cdde15e20 .functor AND 1, L_0x557cdde16080, L_0x557cdde161b0, C4<1>, C4<1>;
v0x557cdd31ae50_0 .net "S", 0 0, L_0x557cdde15db0;  alias, 1 drivers
v0x557cdd311990_0 .net "a", 0 0, L_0x557cdde16080;  alias, 1 drivers
v0x557cdd312b20_0 .net "b", 0 0, L_0x557cdde161b0;  alias, 1 drivers
v0x557cdd313440_0 .net "cout", 0 0, L_0x557cdde15e20;  alias, 1 drivers
S_0x557cdd8ee010 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd87e070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde15e90 .functor XOR 1, L_0x557cdde15db0, L_0x557cdde15d10, C4<0>, C4<0>;
L_0x557cdde15f50 .functor AND 1, L_0x557cdde15db0, L_0x557cdde15d10, C4<1>, C4<1>;
v0x557cdd3142a0_0 .net "S", 0 0, L_0x557cdde15e90;  alias, 1 drivers
v0x557cdd315450_0 .net "a", 0 0, L_0x557cdde15db0;  alias, 1 drivers
v0x557cdd315d70_0 .net "b", 0 0, L_0x557cdde15d10;  alias, 1 drivers
v0x557cdd317cc0_0 .net "cout", 0 0, L_0x557cdde15f50;  alias, 1 drivers
S_0x557cdd8d11e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd048bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3c4c10 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd2120c0_0 .net "S", 7 0, L_0x557cdde1ad60;  alias, 1 drivers
v0x557cdd2129e0_0 .net "a", 7 0, L_0x557cdde17290;  alias, 1 drivers
v0x557cdd214930_0 .net "b", 7 0, L_0x557cdde17350;  alias, 1 drivers
v0x557cdd215250_0 .net "carin", 7 0, L_0x557cdde1ac10;  1 drivers
v0x557cdd2171a0_0 .net "cin", 0 0, L_0x557cdde1ae00;  1 drivers
v0x557cdd217ac0_0 .net "cout", 0 0, L_0x557cdde1afe0;  alias, 1 drivers
L_0x557cdde178e0 .part L_0x557cdde17290, 1, 1;
L_0x557cdde17a10 .part L_0x557cdde17350, 1, 1;
L_0x557cdde17b40 .part L_0x557cdde1ac10, 0, 1;
L_0x557cdde17fd0 .part L_0x557cdde17290, 2, 1;
L_0x557cdde18190 .part L_0x557cdde17350, 2, 1;
L_0x557cdde18350 .part L_0x557cdde1ac10, 1, 1;
L_0x557cdde18790 .part L_0x557cdde17290, 3, 1;
L_0x557cdde188c0 .part L_0x557cdde17350, 3, 1;
L_0x557cdde18a40 .part L_0x557cdde1ac10, 2, 1;
L_0x557cdde18ed0 .part L_0x557cdde17290, 4, 1;
L_0x557cdde19000 .part L_0x557cdde17350, 4, 1;
L_0x557cdde19130 .part L_0x557cdde1ac10, 3, 1;
L_0x557cdde195b0 .part L_0x557cdde17290, 5, 1;
L_0x557cdde196e0 .part L_0x557cdde17350, 5, 1;
L_0x557cdde19810 .part L_0x557cdde1ac10, 4, 1;
L_0x557cdde19c00 .part L_0x557cdde17290, 6, 1;
L_0x557cdde19ed0 .part L_0x557cdde17350, 6, 1;
L_0x557cdde1a080 .part L_0x557cdde1ac10, 5, 1;
L_0x557cdde1a3f0 .part L_0x557cdde17290, 7, 1;
L_0x557cdde1a520 .part L_0x557cdde17350, 7, 1;
L_0x557cdde1a120 .part L_0x557cdde1ac10, 6, 1;
L_0x557cdde1aae0 .part L_0x557cdde17290, 0, 1;
L_0x557cdde1a650 .part L_0x557cdde17350, 0, 1;
LS_0x557cdde1ad60_0_0 .concat8 [ 1 1 1 1], L_0x557cdde1a870, L_0x557cdde17660, L_0x557cdde17d50, L_0x557cdde18560;
LS_0x557cdde1ad60_0_4 .concat8 [ 1 1 1 1], L_0x557cdde18c50, L_0x557cdde193d0, L_0x557cdde19a20, L_0x557cdde1a2a0;
L_0x557cdde1ad60 .concat8 [ 4 4 0 0], LS_0x557cdde1ad60_0_0, LS_0x557cdde1ad60_0_4;
LS_0x557cdde1ac10_0_0 .concat8 [ 1 1 1 1], L_0x557cdde1aa70, L_0x557cdde17870, L_0x557cdde17f60, L_0x557cdde18720;
LS_0x557cdde1ac10_0_4 .concat8 [ 1 1 1 1], L_0x557cdde18e60, L_0x557cdde19540, L_0x557cdde19b90, L_0x557cdde1a380;
L_0x557cdde1ac10 .concat8 [ 4 4 0 0], LS_0x557cdde1ac10_0_0, LS_0x557cdde1ac10_0_4;
L_0x557cdde1afe0 .part L_0x557cdde1ac10, 7, 1;
S_0x557cdcfa21c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd8d11e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1aa70 .functor OR 1, L_0x557cdde1a800, L_0x557cdde1a970, C4<0>, C4<0>;
v0x557cdd3302c0_0 .net "S", 0 0, L_0x557cdde1a870;  1 drivers
v0x557cdd32c170_0 .net "a", 0 0, L_0x557cdde1aae0;  1 drivers
v0x557cdd49e170_0 .net "b", 0 0, L_0x557cdde1a650;  1 drivers
v0x557cdd49ea90_0 .net "c_1", 0 0, L_0x557cdde1a800;  1 drivers
v0x557cdd476680_0 .net "c_2", 0 0, L_0x557cdde1a970;  1 drivers
v0x557cdd478220_0 .net "cin", 0 0, L_0x557cdde1ae00;  alias, 1 drivers
v0x557cdd478b40_0 .net "cout", 0 0, L_0x557cdde1aa70;  1 drivers
v0x557cdd4799a0_0 .net "h_1_out", 0 0, L_0x557cdde1a790;  1 drivers
S_0x557cdcfb9ea0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfa21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1a790 .functor XOR 1, L_0x557cdde1aae0, L_0x557cdde1a650, C4<0>, C4<0>;
L_0x557cdde1a800 .functor AND 1, L_0x557cdde1aae0, L_0x557cdde1a650, C4<1>, C4<1>;
v0x557cdd332b30_0 .net "S", 0 0, L_0x557cdde1a790;  alias, 1 drivers
v0x557cdd329670_0 .net "a", 0 0, L_0x557cdde1aae0;  alias, 1 drivers
v0x557cdd32a800_0 .net "b", 0 0, L_0x557cdde1a650;  alias, 1 drivers
v0x557cdd32b120_0 .net "cout", 0 0, L_0x557cdde1a800;  alias, 1 drivers
S_0x557cdd860190 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfa21c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1a870 .functor XOR 1, L_0x557cdde1a790, L_0x557cdde1ae00, C4<0>, C4<0>;
L_0x557cdde1a970 .functor AND 1, L_0x557cdde1a790, L_0x557cdde1ae00, C4<1>, C4<1>;
v0x557cdd32bf80_0 .net "S", 0 0, L_0x557cdde1a870;  alias, 1 drivers
v0x557cdd32d130_0 .net "a", 0 0, L_0x557cdde1a790;  alias, 1 drivers
v0x557cdd32da50_0 .net "b", 0 0, L_0x557cdde1ae00;  alias, 1 drivers
v0x557cdd32f9a0_0 .net "cout", 0 0, L_0x557cdde1a970;  alias, 1 drivers
S_0x557cdd846d30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd8d11e0;
 .timescale 0 0;
P_0x557cdd34e4d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd86edd0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd846d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde17870 .functor OR 1, L_0x557cdde175a0, L_0x557cdde177b0, C4<0>, C4<0>;
v0x557cdd484d10_0 .net "S", 0 0, L_0x557cdde17660;  1 drivers
v0x557cdd485630_0 .net "a", 0 0, L_0x557cdde178e0;  1 drivers
v0x557cdd487580_0 .net "b", 0 0, L_0x557cdde17a10;  1 drivers
v0x557cdd487ea0_0 .net "c_1", 0 0, L_0x557cdde175a0;  1 drivers
v0x557cdd489df0_0 .net "c_2", 0 0, L_0x557cdde177b0;  1 drivers
v0x557cdd48a710_0 .net "cin", 0 0, L_0x557cdde17b40;  1 drivers
v0x557cdd48c660_0 .net "cout", 0 0, L_0x557cdde17870;  1 drivers
v0x557cdd48cf80_0 .net "h_1_out", 0 0, L_0x557cdde17490;  1 drivers
S_0x557cdd850c00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd86edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde17490 .functor XOR 1, L_0x557cdde178e0, L_0x557cdde17a10, C4<0>, C4<0>;
L_0x557cdde175a0 .functor AND 1, L_0x557cdde178e0, L_0x557cdde17a10, C4<1>, C4<1>;
v0x557cdd47ab50_0 .net "S", 0 0, L_0x557cdde17490;  alias, 1 drivers
v0x557cdd47b470_0 .net "a", 0 0, L_0x557cdde178e0;  alias, 1 drivers
v0x557cdd47d3c0_0 .net "b", 0 0, L_0x557cdde17a10;  alias, 1 drivers
v0x557cdd47dce0_0 .net "cout", 0 0, L_0x557cdde175a0;  alias, 1 drivers
S_0x557cdd825d90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd86edd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde17660 .functor XOR 1, L_0x557cdde17490, L_0x557cdde17b40, C4<0>, C4<0>;
L_0x557cdde177b0 .functor AND 1, L_0x557cdde17490, L_0x557cdde17b40, C4<1>, C4<1>;
v0x557cdd47fc30_0 .net "S", 0 0, L_0x557cdde17660;  alias, 1 drivers
v0x557cdd480550_0 .net "a", 0 0, L_0x557cdde17490;  alias, 1 drivers
v0x557cdd4824a0_0 .net "b", 0 0, L_0x557cdde17b40;  alias, 1 drivers
v0x557cdd482dc0_0 .net "cout", 0 0, L_0x557cdde177b0;  alias, 1 drivers
S_0x557cdd7f9d30 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd8d11e0;
 .timescale 0 0;
P_0x557cdd29c270 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd460830 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7f9d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde17f60 .functor OR 1, L_0x557cdde17ce0, L_0x557cdde17ea0, C4<0>, C4<0>;
v0x557cdd499090_0 .net "S", 0 0, L_0x557cdde17d50;  1 drivers
v0x557cdd4999b0_0 .net "a", 0 0, L_0x557cdde17fd0;  1 drivers
v0x557cdd49b900_0 .net "b", 0 0, L_0x557cdde18190;  1 drivers
v0x557cdd49c220_0 .net "c_1", 0 0, L_0x557cdde17ce0;  1 drivers
v0x557cdd49fc20_0 .net "c_2", 0 0, L_0x557cdde17ea0;  1 drivers
v0x557cdd479b90_0 .net "cin", 0 0, L_0x557cdde18350;  1 drivers
v0x557cdd1de900_0 .net "cout", 0 0, L_0x557cdde17f60;  1 drivers
v0x557cdd1df220_0 .net "h_1_out", 0 0, L_0x557cdde17c70;  1 drivers
S_0x557cdd4347d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd460830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde17c70 .functor XOR 1, L_0x557cdde17fd0, L_0x557cdde18190, C4<0>, C4<0>;
L_0x557cdde17ce0 .functor AND 1, L_0x557cdde17fd0, L_0x557cdde18190, C4<1>, C4<1>;
v0x557cdd48eed0_0 .net "S", 0 0, L_0x557cdde17c70;  alias, 1 drivers
v0x557cdd48f7f0_0 .net "a", 0 0, L_0x557cdde17fd0;  alias, 1 drivers
v0x557cdd491740_0 .net "b", 0 0, L_0x557cdde18190;  alias, 1 drivers
v0x557cdd492060_0 .net "cout", 0 0, L_0x557cdde17ce0;  alias, 1 drivers
S_0x557cdd0f2460 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd460830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde17d50 .functor XOR 1, L_0x557cdde17c70, L_0x557cdde18350, C4<0>, C4<0>;
L_0x557cdde17ea0 .functor AND 1, L_0x557cdde17c70, L_0x557cdde18350, C4<1>, C4<1>;
v0x557cdd493fb0_0 .net "S", 0 0, L_0x557cdde17d50;  alias, 1 drivers
v0x557cdd4948d0_0 .net "a", 0 0, L_0x557cdde17c70;  alias, 1 drivers
v0x557cdd496820_0 .net "b", 0 0, L_0x557cdde18350;  alias, 1 drivers
v0x557cdd497140_0 .net "cout", 0 0, L_0x557cdde17ea0;  alias, 1 drivers
S_0x557cdd0c6400 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd8d11e0;
 .timescale 0 0;
P_0x557cdd225b30 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd4e0130 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0c6400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde18720 .functor OR 1, L_0x557cdde184f0, L_0x557cdde18660, C4<0>, C4<0>;
v0x557cdd1eabb0_0 .net "S", 0 0, L_0x557cdde18560;  1 drivers
v0x557cdd1eb4d0_0 .net "a", 0 0, L_0x557cdde18790;  1 drivers
v0x557cdd1e2010_0 .net "b", 0 0, L_0x557cdde188c0;  1 drivers
v0x557cdd1e31a0_0 .net "c_1", 0 0, L_0x557cdde184f0;  1 drivers
v0x557cdd1e3ac0_0 .net "c_2", 0 0, L_0x557cdde18660;  1 drivers
v0x557cdd1e4920_0 .net "cin", 0 0, L_0x557cdde18a40;  1 drivers
v0x557cdd1e5ad0_0 .net "cout", 0 0, L_0x557cdde18720;  1 drivers
v0x557cdd1e63f0_0 .net "h_1_out", 0 0, L_0x557cdde18480;  1 drivers
S_0x557cdd4b4c10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4e0130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde18480 .functor XOR 1, L_0x557cdde18790, L_0x557cdde188c0, C4<0>, C4<0>;
L_0x557cdde184f0 .functor AND 1, L_0x557cdde18790, L_0x557cdde188c0, C4<1>, C4<1>;
v0x557cdd1d7030_0 .net "S", 0 0, L_0x557cdde18480;  alias, 1 drivers
v0x557cdd1d7810_0 .net "a", 0 0, L_0x557cdde18790;  alias, 1 drivers
v0x557cdd1d8670_0 .net "b", 0 0, L_0x557cdde188c0;  alias, 1 drivers
v0x557cdd1d9820_0 .net "cout", 0 0, L_0x557cdde184f0;  alias, 1 drivers
S_0x557cdd49a940 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4e0130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde18560 .functor XOR 1, L_0x557cdde18480, L_0x557cdde18a40, C4<0>, C4<0>;
L_0x557cdde18660 .functor AND 1, L_0x557cdde18480, L_0x557cdde18a40, C4<1>, C4<1>;
v0x557cdd1da140_0 .net "S", 0 0, L_0x557cdde18560;  alias, 1 drivers
v0x557cdd1dc090_0 .net "a", 0 0, L_0x557cdde18480;  alias, 1 drivers
v0x557cdd1dc9b0_0 .net "b", 0 0, L_0x557cdde18a40;  alias, 1 drivers
v0x557cdd1d8860_0 .net "cout", 0 0, L_0x557cdde18660;  alias, 1 drivers
S_0x557cdd49d1b0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd8d11e0;
 .timescale 0 0;
P_0x557cdd1779f0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd904910 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd49d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde18e60 .functor OR 1, L_0x557cdde18be0, L_0x557cdde18da0, C4<0>, C4<0>;
v0x557cdd1f1f20_0 .net "S", 0 0, L_0x557cdde18c50;  1 drivers
v0x557cdd1f2840_0 .net "a", 0 0, L_0x557cdde18ed0;  1 drivers
v0x557cdd1f4790_0 .net "b", 0 0, L_0x557cdde19000;  1 drivers
v0x557cdd1f50b0_0 .net "c_1", 0 0, L_0x557cdde18be0;  1 drivers
v0x557cdd1f8630_0 .net "c_2", 0 0, L_0x557cdde18da0;  1 drivers
v0x557cdd1f0f60_0 .net "cin", 0 0, L_0x557cdde19130;  1 drivers
v0x557cdd2033d0_0 .net "cout", 0 0, L_0x557cdde18e60;  1 drivers
v0x557cdd203cf0_0 .net "h_1_out", 0 0, L_0x557cdde18b70;  1 drivers
S_0x557cdd9020a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd904910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde18b70 .functor XOR 1, L_0x557cdde18ed0, L_0x557cdde19000, C4<0>, C4<0>;
L_0x557cdde18be0 .functor AND 1, L_0x557cdde18ed0, L_0x557cdde19000, C4<1>, C4<1>;
v0x557cdd1e8340_0 .net "S", 0 0, L_0x557cdde18b70;  alias, 1 drivers
v0x557cdd1e8c60_0 .net "a", 0 0, L_0x557cdde18ed0;  alias, 1 drivers
v0x557cdd1e4b10_0 .net "b", 0 0, L_0x557cdde19000;  alias, 1 drivers
v0x557cdd1f7000_0 .net "cout", 0 0, L_0x557cdde18be0;  alias, 1 drivers
S_0x557cdd8b17e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd904910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde18c50 .functor XOR 1, L_0x557cdde18b70, L_0x557cdde19130, C4<0>, C4<0>;
L_0x557cdde18da0 .functor AND 1, L_0x557cdde18b70, L_0x557cdde19130, C4<1>, C4<1>;
v0x557cdd1f7920_0 .net "S", 0 0, L_0x557cdde18c50;  alias, 1 drivers
v0x557cdd1ef5f0_0 .net "a", 0 0, L_0x557cdde18b70;  alias, 1 drivers
v0x557cdd1eff10_0 .net "b", 0 0, L_0x557cdde19130;  alias, 1 drivers
v0x557cdd1f0d70_0 .net "cout", 0 0, L_0x557cdde18da0;  alias, 1 drivers
S_0x557cdd8aef70 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd8d11e0;
 .timescale 0 0;
P_0x557cdd1f8540 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd80ffa0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd8aef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde19540 .functor OR 1, L_0x557cdde19360, L_0x557cdde194d0, C4<0>, C4<0>;
v0x557cdd1fd330_0 .net "S", 0 0, L_0x557cdde193d0;  1 drivers
v0x557cdd190360_0 .net "a", 0 0, L_0x557cdde195b0;  1 drivers
v0x557cdd190c80_0 .net "b", 0 0, L_0x557cdde196e0;  1 drivers
v0x557cdd18dad0_0 .net "c_1", 0 0, L_0x557cdde19360;  1 drivers
v0x557cdd18e350_0 .net "c_2", 0 0, L_0x557cdde194d0;  1 drivers
v0x557cdd18f1b0_0 .net "cin", 0 0, L_0x557cdde19810;  1 drivers
v0x557cdd18f3a0_0 .net "cout", 0 0, L_0x557cdde19540;  1 drivers
v0x557cdd197830_0 .net "h_1_out", 0 0, L_0x557cdde192f0;  1 drivers
S_0x557cdd7b6df0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd80ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde192f0 .functor XOR 1, L_0x557cdde195b0, L_0x557cdde196e0, C4<0>, C4<0>;
L_0x557cdde19360 .functor AND 1, L_0x557cdde195b0, L_0x557cdde196e0, C4<1>, C4<1>;
v0x557cdd1fa830_0 .net "S", 0 0, L_0x557cdde192f0;  alias, 1 drivers
v0x557cdd1fb9c0_0 .net "a", 0 0, L_0x557cdde195b0;  alias, 1 drivers
v0x557cdd1fc2e0_0 .net "b", 0 0, L_0x557cdde196e0;  alias, 1 drivers
v0x557cdd1fd140_0 .net "cout", 0 0, L_0x557cdde19360;  alias, 1 drivers
S_0x557cdd784b40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd80ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde193d0 .functor XOR 1, L_0x557cdde192f0, L_0x557cdde19810, C4<0>, C4<0>;
L_0x557cdde194d0 .functor AND 1, L_0x557cdde192f0, L_0x557cdde19810, C4<1>, C4<1>;
v0x557cdd1fe2f0_0 .net "S", 0 0, L_0x557cdde193d0;  alias, 1 drivers
v0x557cdd1fec10_0 .net "a", 0 0, L_0x557cdde192f0;  alias, 1 drivers
v0x557cdd200b60_0 .net "b", 0 0, L_0x557cdde19810;  alias, 1 drivers
v0x557cdd201480_0 .net "cout", 0 0, L_0x557cdde194d0;  alias, 1 drivers
S_0x557cdd7747a0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd8d11e0;
 .timescale 0 0;
P_0x557cdd020e20 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd773fe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7747a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde19b90 .functor OR 1, L_0x557cdde199b0, L_0x557cdde19b20, C4<0>, C4<0>;
v0x557cdd19b9f0_0 .net "S", 0 0, L_0x557cdde19a20;  1 drivers
v0x557cdd19c310_0 .net "a", 0 0, L_0x557cdde19c00;  1 drivers
v0x557cdd19d170_0 .net "b", 0 0, L_0x557cdde19ed0;  1 drivers
v0x557cdd19f950_0 .net "c_1", 0 0, L_0x557cdde199b0;  1 drivers
v0x557cdd19d360_0 .net "c_2", 0 0, L_0x557cdde19b20;  1 drivers
v0x557cdd1a5910_0 .net "cin", 0 0, L_0x557cdde1a080;  1 drivers
v0x557cdd1a6230_0 .net "cout", 0 0, L_0x557cdde19b90;  1 drivers
v0x557cdd1a1db0_0 .net "h_1_out", 0 0, L_0x557cdde19940;  1 drivers
S_0x557cdd792890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd773fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde19940 .functor XOR 1, L_0x557cdde19c00, L_0x557cdde19ed0, C4<0>, C4<0>;
L_0x557cdde199b0 .functor AND 1, L_0x557cdde19c00, L_0x557cdde19ed0, C4<1>, C4<1>;
v0x557cdd198150_0 .net "S", 0 0, L_0x557cdde19940;  alias, 1 drivers
v0x557cdd193cd0_0 .net "a", 0 0, L_0x557cdde19c00;  alias, 1 drivers
v0x557cdd194f00_0 .net "b", 0 0, L_0x557cdde19ed0;  alias, 1 drivers
v0x557cdd195820_0 .net "cout", 0 0, L_0x557cdde199b0;  alias, 1 drivers
S_0x557cdd785380 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd773fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde19a20 .functor XOR 1, L_0x557cdde19940, L_0x557cdde1a080, C4<0>, C4<0>;
L_0x557cdde19b20 .functor AND 1, L_0x557cdde19940, L_0x557cdde1a080, C4<1>, C4<1>;
v0x557cdd196680_0 .net "S", 0 0, L_0x557cdde19a20;  alias, 1 drivers
v0x557cdd196870_0 .net "a", 0 0, L_0x557cdde19940;  alias, 1 drivers
v0x557cdd19e320_0 .net "b", 0 0, L_0x557cdde1a080;  alias, 1 drivers
v0x557cdd19ec40_0 .net "cout", 0 0, L_0x557cdde19b20;  alias, 1 drivers
S_0x557cdd78bba0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd8d11e0;
 .timescale 0 0;
P_0x557cdd034e90 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd783c70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd78bba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1a380 .functor OR 1, L_0x557cdde1a230, L_0x557cdde1a310, C4<0>, C4<0>;
v0x557cdd208760_0 .net "S", 0 0, L_0x557cdde1a2a0;  1 drivers
v0x557cdd2095c0_0 .net "a", 0 0, L_0x557cdde1a3f0;  1 drivers
v0x557cdd20a770_0 .net "b", 0 0, L_0x557cdde1a520;  1 drivers
v0x557cdd20b090_0 .net "c_1", 0 0, L_0x557cdde1a230;  1 drivers
v0x557cdd20cfe0_0 .net "c_2", 0 0, L_0x557cdde1a310;  1 drivers
v0x557cdd20d900_0 .net "cin", 0 0, L_0x557cdde1a120;  1 drivers
v0x557cdd20f850_0 .net "cout", 0 0, L_0x557cdde1a380;  1 drivers
v0x557cdd210170_0 .net "h_1_out", 0 0, L_0x557cdde1a1c0;  1 drivers
S_0x557cdd7766e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd783c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1a1c0 .functor XOR 1, L_0x557cdde1a3f0, L_0x557cdde1a520, C4<0>, C4<0>;
L_0x557cdde1a230 .functor AND 1, L_0x557cdde1a3f0, L_0x557cdde1a520, C4<1>, C4<1>;
v0x557cdd1a2fe0_0 .net "S", 0 0, L_0x557cdde1a1c0;  alias, 1 drivers
v0x557cdd1a3900_0 .net "a", 0 0, L_0x557cdde1a3f0;  alias, 1 drivers
v0x557cdd1a4760_0 .net "b", 0 0, L_0x557cdde1a520;  alias, 1 drivers
v0x557cdd1a4950_0 .net "cout", 0 0, L_0x557cdde1a230;  alias, 1 drivers
S_0x557cdd77cf80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd783c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1a2a0 .functor XOR 1, L_0x557cdde1a1c0, L_0x557cdde1a120, C4<0>, C4<0>;
L_0x557cdde1a310 .functor AND 1, L_0x557cdde1a1c0, L_0x557cdde1a120, C4<1>, C4<1>;
v0x557cdd219a10_0 .net "S", 0 0, L_0x557cdde1a2a0;  alias, 1 drivers
v0x557cdd21a330_0 .net "a", 0 0, L_0x557cdde1a1c0;  alias, 1 drivers
v0x557cdd2061a0_0 .net "b", 0 0, L_0x557cdde1a120;  alias, 1 drivers
v0x557cdd207e40_0 .net "cout", 0 0, L_0x557cdde1a310;  alias, 1 drivers
S_0x557cdd73b320 .scope module, "S_2" "adder_subtractor_Nbit" 3 237, 3 48 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcef32a0 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x7f50614496d8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
L_0x557cdde1b4f0 .functor XOR 8, L_0x7f50614496d8, L_0x557cddca91f0, C4<00000000>, C4<00000000>;
L_0x557cdde1e8a0 .functor NOT 1, L_0x557cdde1ea80, C4<0>, C4<0>, C4<0>;
L_0x557cdde1ec00 .functor AND 1, L_0x7f5061445a18, L_0x557cdde1e8a0, C4<1>, C4<1>;
L_0x557cdde1eeb0 .functor NOT 8, L_0x557cdde1ec70, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde1ef20 .functor AND 8, L_0x557cdde1e800, L_0x557cdde1eeb0, C4<11111111>, C4<11111111>;
L_0x557cdde1ef90 .functor NOT 8, L_0x557cdde1e800, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde22cb0 .functor AND 8, L_0x557cdde22600, L_0x557cdde22a00, C4<11111111>, C4<11111111>;
L_0x557cdde22d20 .functor OR 8, L_0x557cdde1ef20, L_0x557cdde22cb0, C4<00000000>, C4<00000000>;
v0x557cdd26f650_0 .net *"_s0", 7 0, L_0x7f50614496d8;  1 drivers
v0x557cdd2715a0_0 .net *"_s10", 7 0, L_0x557cdde1eeb0;  1 drivers
L_0x7f5061445af0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdd271ec0_0 .net/2s *"_s18", 6 0, L_0x7f5061445af0;  1 drivers
L_0x7f5061445b38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd275560_0 .net/2s *"_s23", 0 0, L_0x7f5061445b38;  1 drivers
v0x557cdd26dd70_0 .net *"_s27", 7 0, L_0x557cdde22a00;  1 drivers
v0x557cdd249500_0 .net *"_s4", 0 0, L_0x557cdde1e8a0;  1 drivers
v0x557cdd29ac10_0 .net *"_s8", 7 0, L_0x557cdde1ec70;  1 drivers
v0x557cdd29b530_0 .net "a", 7 0, L_0x557cddca90c0;  alias, 1 drivers
v0x557cdd2982e0_0 .net "a_or_s", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd298c00_0 .net "add_1", 7 0, L_0x557cdde1f000;  1 drivers
v0x557cdd299a60_0 .net "b", 7 0, L_0x557cddca91f0;  alias, 1 drivers
v0x557cdd29c360_0 .net "cout", 0 0, L_0x557cdde1ea80;  alias, 1 drivers
v0x557cdd299c50_0 .net "diff_is_negative", 0 0, L_0x557cdde1ec00;  1 drivers
v0x557cdd2a2320_0 .net "dummy_cout", 0 0, L_0x557cdde22880;  1 drivers
v0x557cdd2a2c40_0 .net "input_b", 7 0, L_0x557cdde1b4f0;  1 drivers
v0x557cdd29e7c0_0 .net "inverted_out", 7 0, L_0x557cdde1ef90;  1 drivers
v0x557cdd29f9f0_0 .net "n_out", 7 0, L_0x557cdde22cb0;  1 drivers
v0x557cdd2a1170_0 .net "negated_out", 7 0, L_0x557cdde22600;  1 drivers
v0x557cdd2a1360_0 .net "out", 7 0, L_0x557cdde22d20;  alias, 1 drivers
v0x557cdd2a9950_0 .net "p_out", 7 0, L_0x557cdde1ef20;  1 drivers
v0x557cdd2aa270_0 .net "t_out", 7 0, L_0x557cdde1e800;  1 drivers
LS_0x557cdde1ec70_0_0 .concat [ 1 1 1 1], L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00;
LS_0x557cdde1ec70_0_4 .concat [ 1 1 1 1], L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00;
L_0x557cdde1ec70 .concat [ 4 4 0 0], LS_0x557cdde1ec70_0_0, LS_0x557cdde1ec70_0_4;
L_0x557cdde1f000 .concat8 [ 1 7 0 0], L_0x7f5061445b38, L_0x7f5061445af0;
L_0x557cdde226a0 .part L_0x557cdde1f000, 7, 1;
LS_0x557cdde22a00_0_0 .concat [ 1 1 1 1], L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00;
LS_0x557cdde22a00_0_4 .concat [ 1 1 1 1], L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00, L_0x557cdde1ec00;
L_0x557cdde22a00 .concat [ 4 4 0 0], LS_0x557cdde22a00_0_0, LS_0x557cdde22a00_0_4;
S_0x557cdd72b010 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd73b320;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcec6380 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd2da9f0_0 .net "S", 7 0, L_0x557cdde1e800;  alias, 1 drivers
v0x557cdd2dbba0_0 .net "a", 7 0, L_0x557cddca90c0;  alias, 1 drivers
v0x557cdd2dc4c0_0 .net "b", 7 0, L_0x557cdde1b4f0;  alias, 1 drivers
v0x557cdd2de410_0 .net "carin", 7 0, L_0x557cdde1e6b0;  1 drivers
v0x557cdd2ded30_0 .net "cin", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd2e22b0_0 .net "cout", 0 0, L_0x557cdde1ea80;  alias, 1 drivers
L_0x557cdde1b790 .part L_0x557cddca90c0, 1, 1;
L_0x557cdde1b8c0 .part L_0x557cdde1b4f0, 1, 1;
L_0x557cdde1b9f0 .part L_0x557cdde1e6b0, 0, 1;
L_0x557cdde1bde0 .part L_0x557cddca90c0, 2, 1;
L_0x557cdde1bf10 .part L_0x557cdde1b4f0, 2, 1;
L_0x557cdde1c0d0 .part L_0x557cdde1e6b0, 1, 1;
L_0x557cdde1c4c0 .part L_0x557cddca90c0, 3, 1;
L_0x557cdde1c5f0 .part L_0x557cdde1b4f0, 3, 1;
L_0x557cdde1c690 .part L_0x557cdde1e6b0, 2, 1;
L_0x557cdde1ca80 .part L_0x557cddca90c0, 4, 1;
L_0x557cdde1cbb0 .part L_0x557cdde1b4f0, 4, 1;
L_0x557cdde1cce0 .part L_0x557cdde1e6b0, 3, 1;
L_0x557cdde1d1d0 .part L_0x557cddca90c0, 5, 1;
L_0x557cdde1d300 .part L_0x557cdde1b4f0, 5, 1;
L_0x557cdde1d430 .part L_0x557cdde1e6b0, 4, 1;
L_0x557cdde1d7b0 .part L_0x557cddca90c0, 6, 1;
L_0x557cdde1d970 .part L_0x557cdde1b4f0, 6, 1;
L_0x557cdde1dbb0 .part L_0x557cdde1e6b0, 5, 1;
L_0x557cdde1df20 .part L_0x557cddca90c0, 7, 1;
L_0x557cdde1e050 .part L_0x557cdde1b4f0, 7, 1;
L_0x557cdde1dc50 .part L_0x557cdde1e6b0, 6, 1;
L_0x557cdde1e580 .part L_0x557cddca90c0, 0, 1;
L_0x557cdde1e180 .part L_0x557cdde1b4f0, 0, 1;
LS_0x557cdde1e800_0_0 .concat8 [ 1 1 1 1], L_0x557cdde1e3a0, L_0x557cdde1b640, L_0x557cdde1bc00, L_0x557cdde1c2e0;
LS_0x557cdde1e800_0_4 .concat8 [ 1 1 1 1], L_0x557cdde1c8a0, L_0x557cdde1cff0, L_0x557cdde1d5d0, L_0x557cdde1ddd0;
L_0x557cdde1e800 .concat8 [ 4 4 0 0], LS_0x557cdde1e800_0_0, LS_0x557cdde1e800_0_4;
LS_0x557cdde1e6b0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde1e510, L_0x557cdde1b720, L_0x557cdde1bd70, L_0x557cdde1c450;
LS_0x557cdde1e6b0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde1ca10, L_0x557cdde1d160, L_0x557cdde1d740, L_0x557cdde1deb0;
L_0x557cdde1e6b0 .concat8 [ 4 4 0 0], LS_0x557cdde1e6b0_0_0, LS_0x557cdde1e6b0_0_4;
L_0x557cdde1ea80 .part L_0x557cdde1e6b0, 7, 1;
S_0x557cdd72a850 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd72b010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1e510 .functor OR 1, L_0x557cdde1e330, L_0x557cdde1e4a0, C4<0>, C4<0>;
v0x557cdd15d270_0 .net "S", 0 0, L_0x557cdde1e3a0;  1 drivers
v0x557cdd15db90_0 .net "a", 0 0, L_0x557cdde1e580;  1 drivers
v0x557cdd153a70_0 .net "b", 0 0, L_0x557cdde1e180;  1 drivers
v0x557cdd155860_0 .net "c_1", 0 0, L_0x557cdde1e330;  1 drivers
v0x557cdd156180_0 .net "c_2", 0 0, L_0x557cdde1e4a0;  1 drivers
v0x557cdd156fe0_0 .net "cin", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd158190_0 .net "cout", 0 0, L_0x557cdde1e510;  1 drivers
v0x557cdd158ab0_0 .net "h_1_out", 0 0, L_0x557cdde1e2c0;  1 drivers
S_0x557cdd749070 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd72a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1e2c0 .functor XOR 1, L_0x557cdde1e580, L_0x557cdde1e180, C4<0>, C4<0>;
L_0x557cdde1e330 .functor AND 1, L_0x557cdde1e580, L_0x557cdde1e180, C4<1>, C4<1>;
v0x557cdd1485d0_0 .net "S", 0 0, L_0x557cdde1e2c0;  alias, 1 drivers
v0x557cdd150b80_0 .net "a", 0 0, L_0x557cdde1e580;  alias, 1 drivers
v0x557cdd1514a0_0 .net "b", 0 0, L_0x557cdde1e180;  alias, 1 drivers
v0x557cdd14d020_0 .net "cout", 0 0, L_0x557cdde1e330;  alias, 1 drivers
S_0x557cdd73bb60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd72a850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1e3a0 .functor XOR 1, L_0x557cdde1e2c0, L_0x7f5061445a18, C4<0>, C4<0>;
L_0x557cdde1e4a0 .functor AND 1, L_0x557cdde1e2c0, L_0x7f5061445a18, C4<1>, C4<1>;
v0x557cdd14e250_0 .net "S", 0 0, L_0x557cdde1e3a0;  alias, 1 drivers
v0x557cdd14eb70_0 .net "a", 0 0, L_0x557cdde1e2c0;  alias, 1 drivers
v0x557cdd14f9d0_0 .net "b", 0 0, L_0x7f5061445a18;  alias, 1 drivers
v0x557cdd14fbc0_0 .net "cout", 0 0, L_0x557cdde1e4a0;  alias, 1 drivers
S_0x557cdd742380 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd72b010;
 .timescale 0 0;
P_0x557cdce44220 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd73a450 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd742380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1b720 .functor OR 1, L_0x557cdde1b5d0, L_0x557cdde1b6b0, C4<0>, C4<0>;
v0x557cdd1665c0_0 .net "S", 0 0, L_0x557cdde1b640;  1 drivers
v0x557cdd168ec0_0 .net "a", 0 0, L_0x557cdde1b790;  1 drivers
v0x557cdd1667b0_0 .net "b", 0 0, L_0x557cdde1b8c0;  1 drivers
v0x557cdd16ee80_0 .net "c_1", 0 0, L_0x557cdde1b5d0;  1 drivers
v0x557cdd16f7a0_0 .net "c_2", 0 0, L_0x557cdde1b6b0;  1 drivers
v0x557cdd16b320_0 .net "cin", 0 0, L_0x557cdde1b9f0;  1 drivers
v0x557cdd16c550_0 .net "cout", 0 0, L_0x557cdde1b720;  1 drivers
v0x557cdd16ce70_0 .net "h_1_out", 0 0, L_0x557cdde1b560;  1 drivers
S_0x557cdd72cec0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd73a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1b560 .functor XOR 1, L_0x557cdde1b790, L_0x557cdde1b8c0, C4<0>, C4<0>;
L_0x557cdde1b5d0 .functor AND 1, L_0x557cdde1b790, L_0x557cdde1b8c0, C4<1>, C4<1>;
v0x557cdd15aa00_0 .net "S", 0 0, L_0x557cdde1b560;  alias, 1 drivers
v0x557cdd15b320_0 .net "a", 0 0, L_0x557cdde1b790;  alias, 1 drivers
v0x557cdd15e9c0_0 .net "b", 0 0, L_0x557cdde1b8c0;  alias, 1 drivers
v0x557cdd1571d0_0 .net "cout", 0 0, L_0x557cdde1b5d0;  alias, 1 drivers
S_0x557cdd733760 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd73a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1b640 .functor XOR 1, L_0x557cdde1b560, L_0x557cdde1b9f0, C4<0>, C4<0>;
L_0x557cdde1b6b0 .functor AND 1, L_0x557cdde1b560, L_0x557cdde1b9f0, C4<1>, C4<1>;
v0x557cdd167770_0 .net "S", 0 0, L_0x557cdde1b640;  alias, 1 drivers
v0x557cdd168090_0 .net "a", 0 0, L_0x557cdde1b560;  alias, 1 drivers
v0x557cdd164e40_0 .net "b", 0 0, L_0x557cdde1b9f0;  alias, 1 drivers
v0x557cdd165760_0 .net "cout", 0 0, L_0x557cdde1b6b0;  alias, 1 drivers
S_0x557cdd70e400 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd72b010;
 .timescale 0 0;
P_0x557cdcdcdae0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd6fe060 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd70e400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1bd70 .functor OR 1, L_0x557cdde1bb90, L_0x557cdde1bd00, C4<0>, C4<0>;
v0x557cdd1754f0_0 .net "S", 0 0, L_0x557cdde1bc00;  1 drivers
v0x557cdd17daa0_0 .net "a", 0 0, L_0x557cdde1bde0;  1 drivers
v0x557cdd17e3c0_0 .net "b", 0 0, L_0x557cdde1bf10;  1 drivers
v0x557cdd179f40_0 .net "c_1", 0 0, L_0x557cdde1bb90;  1 drivers
v0x557cdd17b170_0 .net "c_2", 0 0, L_0x557cdde1bd00;  1 drivers
v0x557cdd17ba90_0 .net "cin", 0 0, L_0x557cdde1c0d0;  1 drivers
v0x557cdd17c8f0_0 .net "cout", 0 0, L_0x557cdde1bd70;  1 drivers
v0x557cdd17cae0_0 .net "h_1_out", 0 0, L_0x557cdde1bb20;  1 drivers
S_0x557cdd6fd8a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6fe060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1bb20 .functor XOR 1, L_0x557cdde1bde0, L_0x557cdde1bf10, C4<0>, C4<0>;
L_0x557cdde1bb90 .functor AND 1, L_0x557cdde1bde0, L_0x557cdde1bf10, C4<1>, C4<1>;
v0x557cdd16dcd0_0 .net "S", 0 0, L_0x557cdde1bb20;  alias, 1 drivers
v0x557cdd16dec0_0 .net "a", 0 0, L_0x557cdde1bde0;  alias, 1 drivers
v0x557cdd1764b0_0 .net "b", 0 0, L_0x557cdde1bf10;  alias, 1 drivers
v0x557cdd176dd0_0 .net "cout", 0 0, L_0x557cdde1bb90;  alias, 1 drivers
S_0x557cdd71c150 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6fe060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1bc00 .functor XOR 1, L_0x557cdde1bb20, L_0x557cdde1c0d0, C4<0>, C4<0>;
L_0x557cdde1bd00 .functor AND 1, L_0x557cdde1bb20, L_0x557cdde1c0d0, C4<1>, C4<1>;
v0x557cdd173b80_0 .net "S", 0 0, L_0x557cdde1bc00;  alias, 1 drivers
v0x557cdd1744a0_0 .net "a", 0 0, L_0x557cdde1bb20;  alias, 1 drivers
v0x557cdd175300_0 .net "b", 0 0, L_0x557cdde1c0d0;  alias, 1 drivers
v0x557cdd177ae0_0 .net "cout", 0 0, L_0x557cdde1bd00;  alias, 1 drivers
S_0x557cdd70ec40 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd72b010;
 .timescale 0 0;
P_0x557cdd956610 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd715460 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd70ec40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1c450 .functor OR 1, L_0x557cdde1c270, L_0x557cdde1c3e0, C4<0>, C4<0>;
v0x557cdd187920_0 .net "S", 0 0, L_0x557cdde1c2e0;  1 drivers
v0x557cdd188240_0 .net "a", 0 0, L_0x557cdde1c4c0;  1 drivers
v0x557cdd18b8e0_0 .net "b", 0 0, L_0x557cdde1c5f0;  1 drivers
v0x557cdd1840f0_0 .net "c_1", 0 0, L_0x557cdde1c270;  1 drivers
v0x557cdd15f880_0 .net "c_2", 0 0, L_0x557cdde1c3e0;  1 drivers
v0x557cdd1b0f90_0 .net "cin", 0 0, L_0x557cdde1c690;  1 drivers
v0x557cdd1b18b0_0 .net "cout", 0 0, L_0x557cdde1c450;  1 drivers
v0x557cdd1ae660_0 .net "h_1_out", 0 0, L_0x557cdde1c200;  1 drivers
S_0x557cdd70d530 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd715460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1c200 .functor XOR 1, L_0x557cdde1c4c0, L_0x557cdde1c5f0, C4<0>, C4<0>;
L_0x557cdde1c270 .functor AND 1, L_0x557cdde1c4c0, L_0x557cdde1c5f0, C4<1>, C4<1>;
v0x557cdd18a190_0 .net "S", 0 0, L_0x557cdde1c200;  alias, 1 drivers
v0x557cdd18aab0_0 .net "a", 0 0, L_0x557cdde1c4c0;  alias, 1 drivers
v0x557cdd180990_0 .net "b", 0 0, L_0x557cdde1c5f0;  alias, 1 drivers
v0x557cdd182780_0 .net "cout", 0 0, L_0x557cdde1c270;  alias, 1 drivers
S_0x557cdd6fffa0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd715460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1c2e0 .functor XOR 1, L_0x557cdde1c200, L_0x557cdde1c690, C4<0>, C4<0>;
L_0x557cdde1c3e0 .functor AND 1, L_0x557cdde1c200, L_0x557cdde1c690, C4<1>, C4<1>;
v0x557cdd1830a0_0 .net "S", 0 0, L_0x557cdde1c2e0;  alias, 1 drivers
v0x557cdd183f00_0 .net "a", 0 0, L_0x557cdde1c200;  alias, 1 drivers
v0x557cdd1850b0_0 .net "b", 0 0, L_0x557cdde1c690;  alias, 1 drivers
v0x557cdd1859d0_0 .net "cout", 0 0, L_0x557cdde1c3e0;  alias, 1 drivers
S_0x557cdd706840 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd72b010;
 .timescale 0 0;
P_0x557cdd944b00 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd770ee0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd706840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1ca10 .functor OR 1, L_0x557cdde1c830, L_0x557cdde1c9a0, C4<0>, C4<0>;
v0x557cdd1b6690_0 .net "S", 0 0, L_0x557cdde1c8a0;  1 drivers
v0x557cdd1b74f0_0 .net "a", 0 0, L_0x557cdde1ca80;  1 drivers
v0x557cdd1b76e0_0 .net "b", 0 0, L_0x557cdde1cbb0;  1 drivers
v0x557cdd1bfcd0_0 .net "c_1", 0 0, L_0x557cdde1c830;  1 drivers
v0x557cdd1c05f0_0 .net "c_2", 0 0, L_0x557cdde1c9a0;  1 drivers
v0x557cdd1bd3a0_0 .net "cin", 0 0, L_0x557cdde1cce0;  1 drivers
v0x557cdd1bdcc0_0 .net "cout", 0 0, L_0x557cdde1ca10;  1 drivers
v0x557cdd1beb20_0 .net "h_1_out", 0 0, L_0x557cdde1c7c0;  1 drivers
S_0x557cdd7639d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd770ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1c7c0 .functor XOR 1, L_0x557cdde1ca80, L_0x557cdde1cbb0, C4<0>, C4<0>;
L_0x557cdde1c830 .functor AND 1, L_0x557cdde1ca80, L_0x557cdde1cbb0, C4<1>, C4<1>;
v0x557cdd1aef80_0 .net "S", 0 0, L_0x557cdde1c7c0;  alias, 1 drivers
v0x557cdd1afde0_0 .net "a", 0 0, L_0x557cdde1ca80;  alias, 1 drivers
v0x557cdd1b26e0_0 .net "b", 0 0, L_0x557cdde1cbb0;  alias, 1 drivers
v0x557cdd1affd0_0 .net "cout", 0 0, L_0x557cdde1c830;  alias, 1 drivers
S_0x557cdd76a1f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd770ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1c8a0 .functor XOR 1, L_0x557cdde1c7c0, L_0x557cdde1cce0, C4<0>, C4<0>;
L_0x557cdde1c9a0 .functor AND 1, L_0x557cdde1c7c0, L_0x557cdde1cce0, C4<1>, C4<1>;
v0x557cdd1b86a0_0 .net "S", 0 0, L_0x557cdde1c8a0;  alias, 1 drivers
v0x557cdd1b8fc0_0 .net "a", 0 0, L_0x557cdde1c7c0;  alias, 1 drivers
v0x557cdd1b4b40_0 .net "b", 0 0, L_0x557cdde1cce0;  alias, 1 drivers
v0x557cdd1b5d70_0 .net "cout", 0 0, L_0x557cdde1c9a0;  alias, 1 drivers
S_0x557cdd762e00 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd72b010;
 .timescale 0 0;
P_0x557cdd935860 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd755c90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd762e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1d160 .functor OR 1, L_0x557cdde1cf80, L_0x557cdde1d0f0, C4<0>, C4<0>;
v0x557cdd1c6300_0 .net "S", 0 0, L_0x557cdde1cff0;  1 drivers
v0x557cdd1d39b0_0 .net "a", 0 0, L_0x557cdde1d1d0;  1 drivers
v0x557cdd1d42d0_0 .net "b", 0 0, L_0x557cdde1d300;  1 drivers
v0x557cdd1ca1b0_0 .net "c_1", 0 0, L_0x557cdde1cf80;  1 drivers
v0x557cdd1cbfa0_0 .net "c_2", 0 0, L_0x557cdde1d0f0;  1 drivers
v0x557cdd1cc8c0_0 .net "cin", 0 0, L_0x557cdde1d430;  1 drivers
v0x557cdd1cd720_0 .net "cout", 0 0, L_0x557cdde1d160;  1 drivers
v0x557cdd1ce8d0_0 .net "h_1_out", 0 0, L_0x557cdde1cf10;  1 drivers
S_0x557cdd75c110 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd755c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1cf10 .functor XOR 1, L_0x557cdde1d1d0, L_0x557cdde1d300, C4<0>, C4<0>;
L_0x557cdde1cf80 .functor AND 1, L_0x557cdde1d1d0, L_0x557cdde1d300, C4<1>, C4<1>;
v0x557cdd1c1300_0 .net "S", 0 0, L_0x557cdde1cf10;  alias, 1 drivers
v0x557cdd1bed10_0 .net "a", 0 0, L_0x557cdde1d1d0;  alias, 1 drivers
v0x557cdd1c72c0_0 .net "b", 0 0, L_0x557cdde1d300;  alias, 1 drivers
v0x557cdd1c7be0_0 .net "cout", 0 0, L_0x557cdde1cf80;  alias, 1 drivers
S_0x557cdd7ce920 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd755c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1cff0 .functor XOR 1, L_0x557cdde1cf10, L_0x557cdde1d430, C4<0>, C4<0>;
L_0x557cdde1d0f0 .functor AND 1, L_0x557cdde1cf10, L_0x557cdde1d430, C4<1>, C4<1>;
v0x557cdd1c3760_0 .net "S", 0 0, L_0x557cdde1cff0;  alias, 1 drivers
v0x557cdd1c4990_0 .net "a", 0 0, L_0x557cdde1cf10;  alias, 1 drivers
v0x557cdd1c52b0_0 .net "b", 0 0, L_0x557cdde1d430;  alias, 1 drivers
v0x557cdd1c6110_0 .net "cout", 0 0, L_0x557cdde1d0f0;  alias, 1 drivers
S_0x557cdd7b75d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd72b010;
 .timescale 0 0;
P_0x557cdd78f730 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd7c2db0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7b75d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1d740 .functor OR 1, L_0x557cdde1d560, L_0x557cdde1d6d0, C4<0>, C4<0>;
v0x557cdd2c8ea0_0 .net "S", 0 0, L_0x557cdde1d5d0;  1 drivers
v0x557cdd2c0cb0_0 .net "a", 0 0, L_0x557cdde1d7b0;  1 drivers
v0x557cdd2c1490_0 .net "b", 0 0, L_0x557cdde1d970;  1 drivers
v0x557cdd2c22f0_0 .net "c_1", 0 0, L_0x557cdde1d560;  1 drivers
v0x557cdd2c34a0_0 .net "c_2", 0 0, L_0x557cdde1d6d0;  1 drivers
v0x557cdd2c3dc0_0 .net "cin", 0 0, L_0x557cdde1dbb0;  1 drivers
v0x557cdd2c5d10_0 .net "cout", 0 0, L_0x557cdde1d740;  1 drivers
v0x557cdd2c6630_0 .net "h_1_out", 0 0, L_0x557cdde1cea0;  1 drivers
S_0x557cdd7b6100 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7c2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1cea0 .functor XOR 1, L_0x557cdde1d7b0, L_0x557cdde1d970, C4<0>, C4<0>;
L_0x557cdde1d560 .functor AND 1, L_0x557cdde1d7b0, L_0x557cdde1d970, C4<1>, C4<1>;
v0x557cdd1cf1f0_0 .net "S", 0 0, L_0x557cdde1cea0;  alias, 1 drivers
v0x557cdd1d1140_0 .net "a", 0 0, L_0x557cdde1d7b0;  alias, 1 drivers
v0x557cdd1d1a60_0 .net "b", 0 0, L_0x557cdde1d970;  alias, 1 drivers
v0x557cdd1d5100_0 .net "cout", 0 0, L_0x557cdde1d560;  alias, 1 drivers
S_0x557cdd79f1f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7c2db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1d5d0 .functor XOR 1, L_0x557cdde1cea0, L_0x557cdde1dbb0, C4<0>, C4<0>;
L_0x557cdde1d6d0 .functor AND 1, L_0x557cdde1cea0, L_0x557cdde1dbb0, C4<1>, C4<1>;
v0x557cdd1cd910_0 .net "S", 0 0, L_0x557cdde1d5d0;  alias, 1 drivers
v0x557cdd1a8af0_0 .net "a", 0 0, L_0x557cdde1cea0;  alias, 1 drivers
v0x557cdd18c7a0_0 .net "b", 0 0, L_0x557cdde1dbb0;  alias, 1 drivers
v0x557cdd2c8580_0 .net "cout", 0 0, L_0x557cdde1d6d0;  alias, 1 drivers
S_0x557cdd7aa590 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd72b010;
 .timescale 0 0;
P_0x557cdd779400 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd69d070 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7aa590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1deb0 .functor OR 1, L_0x557cdde1dd60, L_0x557cdde1de40, C4<0>, C4<0>;
v0x557cdd2d0070_0 .net "S", 0 0, L_0x557cdde1ddd0;  1 drivers
v0x557cdd2d1fc0_0 .net "a", 0 0, L_0x557cdde1df20;  1 drivers
v0x557cdd2d28e0_0 .net "b", 0 0, L_0x557cdde1e050;  1 drivers
v0x557cdd2ce790_0 .net "c_1", 0 0, L_0x557cdde1dd60;  1 drivers
v0x557cdd2e0c80_0 .net "c_2", 0 0, L_0x557cdde1de40;  1 drivers
v0x557cdd2e15a0_0 .net "cin", 0 0, L_0x557cdde1dc50;  1 drivers
v0x557cdd2d9270_0 .net "cout", 0 0, L_0x557cdde1deb0;  1 drivers
v0x557cdd2d9b90_0 .net "h_1_out", 0 0, L_0x557cdde1dcf0;  1 drivers
S_0x557cdd66adc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd69d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1dcf0 .functor XOR 1, L_0x557cdde1df20, L_0x557cdde1e050, C4<0>, C4<0>;
L_0x557cdde1dd60 .functor AND 1, L_0x557cdde1df20, L_0x557cdde1e050, C4<1>, C4<1>;
v0x557cdd2c24e0_0 .net "S", 0 0, L_0x557cdde1dcf0;  alias, 1 drivers
v0x557cdd2d4830_0 .net "a", 0 0, L_0x557cdde1df20;  alias, 1 drivers
v0x557cdd2d5150_0 .net "b", 0 0, L_0x557cdde1e050;  alias, 1 drivers
v0x557cdd2cbc90_0 .net "cout", 0 0, L_0x557cdde1dd60;  alias, 1 drivers
S_0x557cdd65aa20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd69d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1ddd0 .functor XOR 1, L_0x557cdde1dcf0, L_0x557cdde1dc50, C4<0>, C4<0>;
L_0x557cdde1de40 .functor AND 1, L_0x557cdde1dcf0, L_0x557cdde1dc50, C4<1>, C4<1>;
v0x557cdd2cce20_0 .net "S", 0 0, L_0x557cdde1ddd0;  alias, 1 drivers
v0x557cdd2cd740_0 .net "a", 0 0, L_0x557cdde1dcf0;  alias, 1 drivers
v0x557cdd2ce5a0_0 .net "b", 0 0, L_0x557cdde1dc50;  alias, 1 drivers
v0x557cdd2cf750_0 .net "cout", 0 0, L_0x557cdde1de40;  alias, 1 drivers
S_0x557cdd65a260 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd73b320;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd73d710 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd274730_0 .net "S", 7 0, L_0x557cdde22600;  alias, 1 drivers
v0x557cdd26a610_0 .net "a", 7 0, L_0x557cdde1ef90;  alias, 1 drivers
v0x557cdd26c400_0 .net "b", 7 0, L_0x557cdde1f000;  alias, 1 drivers
v0x557cdd26cd20_0 .net "carin", 7 0, L_0x557cdde224b0;  1 drivers
v0x557cdd26db80_0 .net "cin", 0 0, L_0x557cdde226a0;  1 drivers
v0x557cdd26ed30_0 .net "cout", 0 0, L_0x557cdde22880;  alias, 1 drivers
L_0x557cdde1f360 .part L_0x557cdde1ef90, 1, 1;
L_0x557cdde1f490 .part L_0x557cdde1f000, 1, 1;
L_0x557cdde1f5c0 .part L_0x557cdde224b0, 0, 1;
L_0x557cdde1f9b0 .part L_0x557cdde1ef90, 2, 1;
L_0x557cdde1fb70 .part L_0x557cdde1f000, 2, 1;
L_0x557cdde1fd30 .part L_0x557cdde224b0, 1, 1;
L_0x557cdde20120 .part L_0x557cdde1ef90, 3, 1;
L_0x557cdde20250 .part L_0x557cdde1f000, 3, 1;
L_0x557cdde20380 .part L_0x557cdde224b0, 2, 1;
L_0x557cdde20770 .part L_0x557cdde1ef90, 4, 1;
L_0x557cdde208a0 .part L_0x557cdde1f000, 4, 1;
L_0x557cdde209d0 .part L_0x557cdde224b0, 3, 1;
L_0x557cdde20ec0 .part L_0x557cdde1ef90, 5, 1;
L_0x557cdde20ff0 .part L_0x557cdde1f000, 5, 1;
L_0x557cdde21120 .part L_0x557cdde224b0, 4, 1;
L_0x557cdde214a0 .part L_0x557cdde1ef90, 6, 1;
L_0x557cdde21770 .part L_0x557cdde1f000, 6, 1;
L_0x557cdde21920 .part L_0x557cdde224b0, 5, 1;
L_0x557cdde21c90 .part L_0x557cdde1ef90, 7, 1;
L_0x557cdde21dc0 .part L_0x557cdde1f000, 7, 1;
L_0x557cdde219c0 .part L_0x557cdde224b0, 6, 1;
L_0x557cdde22380 .part L_0x557cdde1ef90, 0, 1;
L_0x557cdde21ef0 .part L_0x557cdde1f000, 0, 1;
LS_0x557cdde22600_0_0 .concat8 [ 1 1 1 1], L_0x557cdde22110, L_0x557cdde1f180, L_0x557cdde1f7d0, L_0x557cdde1ff40;
LS_0x557cdde22600_0_4 .concat8 [ 1 1 1 1], L_0x557cdde20590, L_0x557cdde20ce0, L_0x557cdde212c0, L_0x557cdde21b40;
L_0x557cdde22600 .concat8 [ 4 4 0 0], LS_0x557cdde22600_0_0, LS_0x557cdde22600_0_4;
LS_0x557cdde224b0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde22310, L_0x557cdde1f2f0, L_0x557cdde1f940, L_0x557cdde200b0;
LS_0x557cdde224b0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde20700, L_0x557cdde20e50, L_0x557cdde21430, L_0x557cdde21c20;
L_0x557cdde224b0 .concat8 [ 4 4 0 0], LS_0x557cdde224b0_0_0, LS_0x557cdde224b0_0_4;
L_0x557cdde22880 .part L_0x557cdde224b0, 7, 1;
S_0x557cdd678b10 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd65a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde22310 .functor OR 1, L_0x557cdde220a0, L_0x557cdde22210, C4<0>, C4<0>;
v0x557cdd2e8890_0 .net "S", 0 0, L_0x557cdde22110;  1 drivers
v0x557cdd2ea7e0_0 .net "a", 0 0, L_0x557cdde22380;  1 drivers
v0x557cdd2eb100_0 .net "b", 0 0, L_0x557cdde21ef0;  1 drivers
v0x557cdd2e6fb0_0 .net "c_1", 0 0, L_0x557cdde220a0;  1 drivers
v0x557cdd279fe0_0 .net "c_2", 0 0, L_0x557cdde22210;  1 drivers
v0x557cdd27a900_0 .net "cin", 0 0, L_0x557cdde226a0;  alias, 1 drivers
v0x557cdd277750_0 .net "cout", 0 0, L_0x557cdde22310;  1 drivers
v0x557cdd277fd0_0 .net "h_1_out", 0 0, L_0x557cdde22030;  1 drivers
S_0x557cdd66b600 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd678b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde22030 .functor XOR 1, L_0x557cdde22380, L_0x557cdde21ef0, C4<0>, C4<0>;
L_0x557cdde220a0 .functor AND 1, L_0x557cdde22380, L_0x557cdde21ef0, C4<1>, C4<1>;
v0x557cdd2dabe0_0 .net "S", 0 0, L_0x557cdde22030;  alias, 1 drivers
v0x557cdd2ed050_0 .net "a", 0 0, L_0x557cdde22380;  alias, 1 drivers
v0x557cdd2ed970_0 .net "b", 0 0, L_0x557cdde21ef0;  alias, 1 drivers
v0x557cdd2e44b0_0 .net "cout", 0 0, L_0x557cdde220a0;  alias, 1 drivers
S_0x557cdd671e20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd678b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde22110 .functor XOR 1, L_0x557cdde22030, L_0x557cdde226a0, C4<0>, C4<0>;
L_0x557cdde22210 .functor AND 1, L_0x557cdde22030, L_0x557cdde226a0, C4<1>, C4<1>;
v0x557cdd2e5640_0 .net "S", 0 0, L_0x557cdde22110;  alias, 1 drivers
v0x557cdd2e5f60_0 .net "a", 0 0, L_0x557cdde22030;  alias, 1 drivers
v0x557cdd2e6dc0_0 .net "b", 0 0, L_0x557cdde226a0;  alias, 1 drivers
v0x557cdd2e7f70_0 .net "cout", 0 0, L_0x557cdde22210;  alias, 1 drivers
S_0x557cdd669ef0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd65a260;
 .timescale 0 0;
P_0x557cdd724590 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd65c960 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd669ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1f2f0 .functor OR 1, L_0x557cdde1f110, L_0x557cdde1f280, C4<0>, C4<0>;
v0x557cdd2804f0_0 .net "S", 0 0, L_0x557cdde1f180;  1 drivers
v0x557cdd287fa0_0 .net "a", 0 0, L_0x557cdde1f360;  1 drivers
v0x557cdd2888c0_0 .net "b", 0 0, L_0x557cdde1f490;  1 drivers
v0x557cdd285670_0 .net "c_1", 0 0, L_0x557cdde1f110;  1 drivers
v0x557cdd285f90_0 .net "c_2", 0 0, L_0x557cdde1f280;  1 drivers
v0x557cdd286df0_0 .net "cin", 0 0, L_0x557cdde1f5c0;  1 drivers
v0x557cdd2895d0_0 .net "cout", 0 0, L_0x557cdde1f2f0;  1 drivers
v0x557cdd286fe0_0 .net "h_1_out", 0 0, L_0x557cdde1f0a0;  1 drivers
S_0x557cdd663200 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd65c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1f0a0 .functor XOR 1, L_0x557cdde1f360, L_0x557cdde1f490, C4<0>, C4<0>;
L_0x557cdde1f110 .functor AND 1, L_0x557cdde1f360, L_0x557cdde1f490, C4<1>, C4<1>;
v0x557cdd278e30_0 .net "S", 0 0, L_0x557cdde1f0a0;  alias, 1 drivers
v0x557cdd279020_0 .net "a", 0 0, L_0x557cdde1f360;  alias, 1 drivers
v0x557cdd2814b0_0 .net "b", 0 0, L_0x557cdde1f490;  alias, 1 drivers
v0x557cdd281dd0_0 .net "cout", 0 0, L_0x557cdde1f110;  alias, 1 drivers
S_0x557cdd6215a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd65c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1f180 .functor XOR 1, L_0x557cdde1f0a0, L_0x557cdde1f5c0, C4<0>, C4<0>;
L_0x557cdde1f280 .functor AND 1, L_0x557cdde1f0a0, L_0x557cdde1f5c0, C4<1>, C4<1>;
v0x557cdd27d950_0 .net "S", 0 0, L_0x557cdde1f180;  alias, 1 drivers
v0x557cdd27eb80_0 .net "a", 0 0, L_0x557cdde1f0a0;  alias, 1 drivers
v0x557cdd27f4a0_0 .net "b", 0 0, L_0x557cdde1f5c0;  alias, 1 drivers
v0x557cdd280300_0 .net "cout", 0 0, L_0x557cdde1f280;  alias, 1 drivers
S_0x557cdd611290 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd65a260;
 .timescale 0 0;
P_0x557cdd711a00 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd610ad0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd611290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde1f940 .functor OR 1, L_0x557cdde1f760, L_0x557cdde1f8d0, C4<0>, C4<0>;
v0x557cdd303fb0_0 .net "S", 0 0, L_0x557cdde1f7d0;  1 drivers
v0x557cdd2efe20_0 .net "a", 0 0, L_0x557cdde1f9b0;  1 drivers
v0x557cdd2f1ac0_0 .net "b", 0 0, L_0x557cdde1fb70;  1 drivers
v0x557cdd2f23e0_0 .net "c_1", 0 0, L_0x557cdde1f760;  1 drivers
v0x557cdd2f3240_0 .net "c_2", 0 0, L_0x557cdde1f8d0;  1 drivers
v0x557cdd2f43f0_0 .net "cin", 0 0, L_0x557cdde1fd30;  1 drivers
v0x557cdd2f4d10_0 .net "cout", 0 0, L_0x557cdde1f940;  1 drivers
v0x557cdd2f6c60_0 .net "h_1_out", 0 0, L_0x557cdde1f6f0;  1 drivers
S_0x557cdd62f2f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd610ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1f6f0 .functor XOR 1, L_0x557cdde1f9b0, L_0x557cdde1fb70, C4<0>, C4<0>;
L_0x557cdde1f760 .functor AND 1, L_0x557cdde1f9b0, L_0x557cdde1fb70, C4<1>, C4<1>;
v0x557cdd28f590_0 .net "S", 0 0, L_0x557cdde1f6f0;  alias, 1 drivers
v0x557cdd28feb0_0 .net "a", 0 0, L_0x557cdde1f9b0;  alias, 1 drivers
v0x557cdd28ba30_0 .net "b", 0 0, L_0x557cdde1fb70;  alias, 1 drivers
v0x557cdd28cc60_0 .net "cout", 0 0, L_0x557cdde1f760;  alias, 1 drivers
S_0x557cdd621de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd610ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1f7d0 .functor XOR 1, L_0x557cdde1f6f0, L_0x557cdde1fd30, C4<0>, C4<0>;
L_0x557cdde1f8d0 .functor AND 1, L_0x557cdde1f6f0, L_0x557cdde1fd30, C4<1>, C4<1>;
v0x557cdd28d580_0 .net "S", 0 0, L_0x557cdde1f7d0;  alias, 1 drivers
v0x557cdd28e3e0_0 .net "a", 0 0, L_0x557cdde1f6f0;  alias, 1 drivers
v0x557cdd28e5d0_0 .net "b", 0 0, L_0x557cdde1fd30;  alias, 1 drivers
v0x557cdd303690_0 .net "cout", 0 0, L_0x557cdde1f8d0;  alias, 1 drivers
S_0x557cdd628600 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd65a260;
 .timescale 0 0;
P_0x557cdd7de4c0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd6206d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd628600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde200b0 .functor OR 1, L_0x557cdde1fed0, L_0x557cdde20040, C4<0>, C4<0>;
v0x557cdd301740_0 .net "S", 0 0, L_0x557cdde1ff40;  1 drivers
v0x557cdd2f3430_0 .net "a", 0 0, L_0x557cdde20120;  1 drivers
v0x557cdd304d50_0 .net "b", 0 0, L_0x557cdde20250;  1 drivers
v0x557cdd2244d0_0 .net "c_1", 0 0, L_0x557cdde1fed0;  1 drivers
v0x557cdd224df0_0 .net "c_2", 0 0, L_0x557cdde20040;  1 drivers
v0x557cdd221ba0_0 .net "cin", 0 0, L_0x557cdde20380;  1 drivers
v0x557cdd2224c0_0 .net "cout", 0 0, L_0x557cdde200b0;  1 drivers
v0x557cdd223320_0 .net "h_1_out", 0 0, L_0x557cdde1fe60;  1 drivers
S_0x557cdd613140 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6206d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1fe60 .functor XOR 1, L_0x557cdde20120, L_0x557cdde20250, C4<0>, C4<0>;
L_0x557cdde1fed0 .functor AND 1, L_0x557cdde20120, L_0x557cdde20250, C4<1>, C4<1>;
v0x557cdd2f7580_0 .net "S", 0 0, L_0x557cdde1fe60;  alias, 1 drivers
v0x557cdd2f94d0_0 .net "a", 0 0, L_0x557cdde20120;  alias, 1 drivers
v0x557cdd2f9df0_0 .net "b", 0 0, L_0x557cdde20250;  alias, 1 drivers
v0x557cdd2fbd40_0 .net "cout", 0 0, L_0x557cdde1fed0;  alias, 1 drivers
S_0x557cdd6199e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6206d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde1ff40 .functor XOR 1, L_0x557cdde1fe60, L_0x557cdde20380, C4<0>, C4<0>;
L_0x557cdde20040 .functor AND 1, L_0x557cdde1fe60, L_0x557cdde20380, C4<1>, C4<1>;
v0x557cdd2fc660_0 .net "S", 0 0, L_0x557cdde1ff40;  alias, 1 drivers
v0x557cdd2fe5b0_0 .net "a", 0 0, L_0x557cdde1fe60;  alias, 1 drivers
v0x557cdd2feed0_0 .net "b", 0 0, L_0x557cdde20380;  alias, 1 drivers
v0x557cdd300e20_0 .net "cout", 0 0, L_0x557cdde20040;  alias, 1 drivers
S_0x557cdd5f4680 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd65a260;
 .timescale 0 0;
P_0x557cdd76dd80 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd5e42e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5f4680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde20700 .functor OR 1, L_0x557cdde20520, L_0x557cdde20690, C4<0>, C4<0>;
v0x557cdd22ac20_0 .net "S", 0 0, L_0x557cdde20590;  1 drivers
v0x557cdd233210_0 .net "a", 0 0, L_0x557cdde20770;  1 drivers
v0x557cdd233b30_0 .net "b", 0 0, L_0x557cdde208a0;  1 drivers
v0x557cdd2308e0_0 .net "c_1", 0 0, L_0x557cdde20520;  1 drivers
v0x557cdd231200_0 .net "c_2", 0 0, L_0x557cdde20690;  1 drivers
v0x557cdd232060_0 .net "cin", 0 0, L_0x557cdde209d0;  1 drivers
v0x557cdd234840_0 .net "cout", 0 0, L_0x557cdde20700;  1 drivers
v0x557cdd232250_0 .net "h_1_out", 0 0, L_0x557cdde204b0;  1 drivers
S_0x557cdd5e3b20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5e42e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde204b0 .functor XOR 1, L_0x557cdde20770, L_0x557cdde208a0, C4<0>, C4<0>;
L_0x557cdde20520 .functor AND 1, L_0x557cdde20770, L_0x557cdde208a0, C4<1>, C4<1>;
v0x557cdd225c20_0 .net "S", 0 0, L_0x557cdde204b0;  alias, 1 drivers
v0x557cdd223510_0 .net "a", 0 0, L_0x557cdde20770;  alias, 1 drivers
v0x557cdd22bbe0_0 .net "b", 0 0, L_0x557cdde208a0;  alias, 1 drivers
v0x557cdd22c500_0 .net "cout", 0 0, L_0x557cdde20520;  alias, 1 drivers
S_0x557cdd6023d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5e42e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde20590 .functor XOR 1, L_0x557cdde204b0, L_0x557cdde209d0, C4<0>, C4<0>;
L_0x557cdde20690 .functor AND 1, L_0x557cdde204b0, L_0x557cdde209d0, C4<1>, C4<1>;
v0x557cdd228080_0 .net "S", 0 0, L_0x557cdde20590;  alias, 1 drivers
v0x557cdd2292b0_0 .net "a", 0 0, L_0x557cdde204b0;  alias, 1 drivers
v0x557cdd229bd0_0 .net "b", 0 0, L_0x557cdde209d0;  alias, 1 drivers
v0x557cdd22aa30_0 .net "cout", 0 0, L_0x557cdde20690;  alias, 1 drivers
S_0x557cdd5f4ec0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd65a260;
 .timescale 0 0;
P_0x557cdd7587d0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd5fb6e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5f4ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde20e50 .functor OR 1, L_0x557cdde20c70, L_0x557cdde20de0, C4<0>, C4<0>;
v0x557cdd247810_0 .net "S", 0 0, L_0x557cdde20ce0;  1 drivers
v0x557cdd23d6f0_0 .net "a", 0 0, L_0x557cdde20ec0;  1 drivers
v0x557cdd23f4e0_0 .net "b", 0 0, L_0x557cdde20ff0;  1 drivers
v0x557cdd23fe00_0 .net "c_1", 0 0, L_0x557cdde20c70;  1 drivers
v0x557cdd240c60_0 .net "c_2", 0 0, L_0x557cdde20de0;  1 drivers
v0x557cdd241e10_0 .net "cin", 0 0, L_0x557cdde21120;  1 drivers
v0x557cdd242730_0 .net "cout", 0 0, L_0x557cdde20e50;  1 drivers
v0x557cdd244680_0 .net "h_1_out", 0 0, L_0x557cdde20c00;  1 drivers
S_0x557cdd5f37b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5fb6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde20c00 .functor XOR 1, L_0x557cdde20ec0, L_0x557cdde20ff0, C4<0>, C4<0>;
L_0x557cdde20c70 .functor AND 1, L_0x557cdde20ec0, L_0x557cdde20ff0, C4<1>, C4<1>;
v0x557cdd23a800_0 .net "S", 0 0, L_0x557cdde20c00;  alias, 1 drivers
v0x557cdd23b120_0 .net "a", 0 0, L_0x557cdde20ec0;  alias, 1 drivers
v0x557cdd236ca0_0 .net "b", 0 0, L_0x557cdde20ff0;  alias, 1 drivers
v0x557cdd237ed0_0 .net "cout", 0 0, L_0x557cdde20c70;  alias, 1 drivers
S_0x557cdd5e6220 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5fb6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde20ce0 .functor XOR 1, L_0x557cdde20c00, L_0x557cdde21120, C4<0>, C4<0>;
L_0x557cdde20de0 .functor AND 1, L_0x557cdde20c00, L_0x557cdde21120, C4<1>, C4<1>;
v0x557cdd2387f0_0 .net "S", 0 0, L_0x557cdde20ce0;  alias, 1 drivers
v0x557cdd239650_0 .net "a", 0 0, L_0x557cdde20c00;  alias, 1 drivers
v0x557cdd239840_0 .net "b", 0 0, L_0x557cdde21120;  alias, 1 drivers
v0x557cdd246ef0_0 .net "cout", 0 0, L_0x557cdde20de0;  alias, 1 drivers
S_0x557cdd5ecac0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd65a260;
 .timescale 0 0;
P_0x557cdd7b9180 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd657160 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5ecac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde21430 .functor OR 1, L_0x557cdde21250, L_0x557cdde213c0, C4<0>, C4<0>;
v0x557cdd252b40_0 .net "S", 0 0, L_0x557cdde212c0;  1 drivers
v0x557cdd250430_0 .net "a", 0 0, L_0x557cdde214a0;  1 drivers
v0x557cdd258b00_0 .net "b", 0 0, L_0x557cdde21770;  1 drivers
v0x557cdd259420_0 .net "c_1", 0 0, L_0x557cdde21250;  1 drivers
v0x557cdd254fa0_0 .net "c_2", 0 0, L_0x557cdde213c0;  1 drivers
v0x557cdd2561d0_0 .net "cin", 0 0, L_0x557cdde21920;  1 drivers
v0x557cdd256af0_0 .net "cout", 0 0, L_0x557cdde21430;  1 drivers
v0x557cdd257950_0 .net "h_1_out", 0 0, L_0x557cdde20b90;  1 drivers
S_0x557cdd649c50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd657160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde20b90 .functor XOR 1, L_0x557cdde214a0, L_0x557cdde21770, C4<0>, C4<0>;
L_0x557cdde21250 .functor AND 1, L_0x557cdde214a0, L_0x557cdde21770, C4<1>, C4<1>;
v0x557cdd244fa0_0 .net "S", 0 0, L_0x557cdde20b90;  alias, 1 drivers
v0x557cdd248640_0 .net "a", 0 0, L_0x557cdde214a0;  alias, 1 drivers
v0x557cdd240e50_0 .net "b", 0 0, L_0x557cdde21770;  alias, 1 drivers
v0x557cdd2513f0_0 .net "cout", 0 0, L_0x557cdde21250;  alias, 1 drivers
S_0x557cdd650470 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd657160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde212c0 .functor XOR 1, L_0x557cdde20b90, L_0x557cdde21920, C4<0>, C4<0>;
L_0x557cdde213c0 .functor AND 1, L_0x557cdde20b90, L_0x557cdde21920, C4<1>, C4<1>;
v0x557cdd251d10_0 .net "S", 0 0, L_0x557cdde212c0;  alias, 1 drivers
v0x557cdd24eac0_0 .net "a", 0 0, L_0x557cdde20b90;  alias, 1 drivers
v0x557cdd24f3e0_0 .net "b", 0 0, L_0x557cdde21920;  alias, 1 drivers
v0x557cdd250240_0 .net "cout", 0 0, L_0x557cdde213c0;  alias, 1 drivers
S_0x557cdd649080 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd65a260;
 .timescale 0 0;
P_0x557cdd7a0a80 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd63bf10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd649080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde21c20 .functor OR 1, L_0x557cdde21ad0, L_0x557cdde21bb0, C4<0>, C4<0>;
v0x557cdd267720_0 .net "S", 0 0, L_0x557cdde21b40;  1 drivers
v0x557cdd268040_0 .net "a", 0 0, L_0x557cdde21c90;  1 drivers
v0x557cdd263bc0_0 .net "b", 0 0, L_0x557cdde21dc0;  1 drivers
v0x557cdd264df0_0 .net "c_1", 0 0, L_0x557cdde21ad0;  1 drivers
v0x557cdd265710_0 .net "c_2", 0 0, L_0x557cdde21bb0;  1 drivers
v0x557cdd266570_0 .net "cin", 0 0, L_0x557cdde219c0;  1 drivers
v0x557cdd266760_0 .net "cout", 0 0, L_0x557cdde21c20;  1 drivers
v0x557cdd273e10_0 .net "h_1_out", 0 0, L_0x557cdde21a60;  1 drivers
S_0x557cdd642390 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd63bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde21a60 .functor XOR 1, L_0x557cdde21c90, L_0x557cdde21dc0, C4<0>, C4<0>;
L_0x557cdde21ad0 .functor AND 1, L_0x557cdde21c90, L_0x557cdde21dc0, C4<1>, C4<1>;
v0x557cdd257b40_0 .net "S", 0 0, L_0x557cdde21a60;  alias, 1 drivers
v0x557cdd260130_0 .net "a", 0 0, L_0x557cdde21c90;  alias, 1 drivers
v0x557cdd260a50_0 .net "b", 0 0, L_0x557cdde21dc0;  alias, 1 drivers
v0x557cdd25d800_0 .net "cout", 0 0, L_0x557cdde21ad0;  alias, 1 drivers
S_0x557cdd6b4ba0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd63bf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde21b40 .functor XOR 1, L_0x557cdde21a60, L_0x557cdde219c0, C4<0>, C4<0>;
L_0x557cdde21bb0 .functor AND 1, L_0x557cdde21a60, L_0x557cdde219c0, C4<1>, C4<1>;
v0x557cdd25e120_0 .net "S", 0 0, L_0x557cdde21b40;  alias, 1 drivers
v0x557cdd25ef80_0 .net "a", 0 0, L_0x557cdde21a60;  alias, 1 drivers
v0x557cdd261760_0 .net "b", 0 0, L_0x557cdde219c0;  alias, 1 drivers
v0x557cdd25f170_0 .net "cout", 0 0, L_0x557cdde21bb0;  alias, 1 drivers
S_0x557cdd69d850 .scope module, "dut" "rca_Nbit" 3 260, 3 26 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 32 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd66e3c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000100000>;
v0x557cdd510120_0 .net "S", 31 0, L_0x557cddf1c240;  alias, 1 drivers
v0x557cdd50db30_0 .net "a", 31 0, L_0x557cddf09b70;  alias, 1 drivers
v0x557cdd5160e0_0 .net "b", 31 0, L_0x557cddf09e30;  alias, 1 drivers
v0x557cdd516a00_0 .net "carin", 31 0, L_0x557cddf1c5f0;  1 drivers
L_0x7f5061448a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd512580_0 .net "cin", 0 0, L_0x7f5061448a78;  1 drivers
v0x557cdd5137b0_0 .net "cout", 0 0, L_0x557cddf1d3b0;  alias, 1 drivers
L_0x557cddf0a460 .part L_0x557cddf09b70, 1, 1;
L_0x557cddf0a590 .part L_0x557cddf09e30, 1, 1;
L_0x557cddf0a6c0 .part L_0x557cddf1c5f0, 0, 1;
L_0x557cddf0ab50 .part L_0x557cddf09b70, 2, 1;
L_0x557cddf0ad10 .part L_0x557cddf09e30, 2, 1;
L_0x557cddf0aed0 .part L_0x557cddf1c5f0, 1, 1;
L_0x557cddf0b310 .part L_0x557cddf09b70, 3, 1;
L_0x557cddf0b440 .part L_0x557cddf09e30, 3, 1;
L_0x557cddf0b5c0 .part L_0x557cddf1c5f0, 2, 1;
L_0x557cddf0ba50 .part L_0x557cddf09b70, 4, 1;
L_0x557cddf0bbe0 .part L_0x557cddf09e30, 4, 1;
L_0x557cddf0bd10 .part L_0x557cddf1c5f0, 3, 1;
L_0x557cddf0c200 .part L_0x557cddf09b70, 5, 1;
L_0x557cddf0c330 .part L_0x557cddf09e30, 5, 1;
L_0x557cddf0c4e0 .part L_0x557cddf1c5f0, 4, 1;
L_0x557cddf0c900 .part L_0x557cddf09b70, 6, 1;
L_0x557cddf0cac0 .part L_0x557cddf09e30, 6, 1;
L_0x557cddf0cb60 .part L_0x557cddf1c5f0, 5, 1;
L_0x557cddf0cf70 .part L_0x557cddf09b70, 7, 1;
L_0x557cddf0d0a0 .part L_0x557cddf09e30, 7, 1;
L_0x557cddf0cc00 .part L_0x557cddf1c5f0, 6, 1;
L_0x557cddf0d670 .part L_0x557cddf09b70, 8, 1;
L_0x557cddf0d1d0 .part L_0x557cddf09e30, 8, 1;
L_0x557cddf0d8f0 .part L_0x557cddf1c5f0, 7, 1;
L_0x557cddf0dd50 .part L_0x557cddf09b70, 9, 1;
L_0x557cddf0de80 .part L_0x557cddf09e30, 9, 1;
L_0x557cddf0da20 .part L_0x557cddf1c5f0, 8, 1;
L_0x557cddf0e480 .part L_0x557cddf09b70, 10, 1;
L_0x557cddf0dfb0 .part L_0x557cddf09e30, 10, 1;
L_0x557cddf0e730 .part L_0x557cddf1c5f0, 9, 1;
L_0x557cddf0ec50 .part L_0x557cddf09b70, 11, 1;
L_0x557cddf0ed80 .part L_0x557cddf09e30, 11, 1;
L_0x557cddf0e860 .part L_0x557cddf1c5f0, 10, 1;
L_0x557cddf0f2a0 .part L_0x557cddf09b70, 12, 1;
L_0x557cddf0f4f0 .part L_0x557cddf09e30, 12, 1;
L_0x557cddf0f620 .part L_0x557cddf1c5f0, 11, 1;
L_0x557cddf0fb00 .part L_0x557cddf09b70, 13, 1;
L_0x557cddf0fc30 .part L_0x557cddf09e30, 13, 1;
L_0x557cddf0f750 .part L_0x557cddf1c5f0, 12, 1;
L_0x557cddf10200 .part L_0x557cddf09b70, 14, 1;
L_0x557cddf0fd60 .part L_0x557cddf09e30, 14, 1;
L_0x557cddf10690 .part L_0x557cddf1c5f0, 13, 1;
L_0x557cddf10ba0 .part L_0x557cddf09b70, 15, 1;
L_0x557cddf10cd0 .part L_0x557cddf09e30, 15, 1;
L_0x557cddf107c0 .part L_0x557cddf1c5f0, 14, 1;
L_0x557cddf112d0 .part L_0x557cddf09b70, 16, 1;
L_0x557cddf10e00 .part L_0x557cddf09e30, 16, 1;
L_0x557cddf11580 .part L_0x557cddf1c5f0, 15, 1;
L_0x557cddf11bc0 .part L_0x557cddf09b70, 17, 1;
L_0x557cddf11cf0 .part L_0x557cddf09e30, 17, 1;
L_0x557cddf118c0 .part L_0x557cddf1c5f0, 16, 1;
L_0x557cddf122d0 .part L_0x557cddf09b70, 18, 1;
L_0x557cddf125b0 .part L_0x557cddf09e30, 18, 1;
L_0x557cddf126e0 .part L_0x557cddf1c5f0, 17, 1;
L_0x557cddf12d30 .part L_0x557cddf09b70, 19, 1;
L_0x557cddf12e60 .part L_0x557cddf09e30, 19, 1;
L_0x557cddf13160 .part L_0x557cddf1c5f0, 18, 1;
L_0x557cddf135f0 .part L_0x557cddf09b70, 20, 1;
L_0x557cddf13900 .part L_0x557cddf09e30, 20, 1;
L_0x557cddf13a30 .part L_0x557cddf1c5f0, 19, 1;
L_0x557cddf140b0 .part L_0x557cddf09b70, 21, 1;
L_0x557cddf141e0 .part L_0x557cddf09e30, 21, 1;
L_0x557cddf14510 .part L_0x557cddf1c5f0, 20, 1;
L_0x557cddf149a0 .part L_0x557cddf09b70, 22, 1;
L_0x557cddf14ce0 .part L_0x557cddf09e30, 22, 1;
L_0x557cddf14e10 .part L_0x557cddf1c5f0, 21, 1;
L_0x557cddf154c0 .part L_0x557cddf09b70, 23, 1;
L_0x557cddf155f0 .part L_0x557cddf09e30, 23, 1;
L_0x557cddf15950 .part L_0x557cddf1c5f0, 22, 1;
L_0x557cddf15de0 .part L_0x557cddf09b70, 24, 1;
L_0x557cddf16150 .part L_0x557cddf09e30, 24, 1;
L_0x557cddf16280 .part L_0x557cddf1c5f0, 23, 1;
L_0x557cddf16960 .part L_0x557cddf09b70, 25, 1;
L_0x557cddf16a90 .part L_0x557cddf09e30, 25, 1;
L_0x557cddf16e20 .part L_0x557cddf1c5f0, 24, 1;
L_0x557cddf172b0 .part L_0x557cddf09b70, 26, 1;
L_0x557cddf17650 .part L_0x557cddf09e30, 26, 1;
L_0x557cddf17780 .part L_0x557cddf1c5f0, 25, 1;
L_0x557cddf17e90 .part L_0x557cddf09b70, 27, 1;
L_0x557cddf17fc0 .part L_0x557cddf09e30, 27, 1;
L_0x557cddf18380 .part L_0x557cddf1c5f0, 26, 1;
L_0x557cddf18810 .part L_0x557cddf09b70, 28, 1;
L_0x557cddf18be0 .part L_0x557cddf09e30, 28, 1;
L_0x557cddf18d10 .part L_0x557cddf1c5f0, 27, 1;
L_0x557cddf19450 .part L_0x557cddf09b70, 29, 1;
L_0x557cddf19580 .part L_0x557cddf09e30, 29, 1;
L_0x557cddf19970 .part L_0x557cddf1c5f0, 28, 1;
L_0x557cddf19e00 .part L_0x557cddf09b70, 30, 1;
L_0x557cddf1a610 .part L_0x557cddf09e30, 30, 1;
L_0x557cddf1ab50 .part L_0x557cddf1c5f0, 29, 1;
L_0x557cddf1b2c0 .part L_0x557cddf09b70, 31, 1;
L_0x557cddf1b3f0 .part L_0x557cddf09e30, 31, 1;
L_0x557cddf1b810 .part L_0x557cddf1c5f0, 30, 1;
L_0x557cddf1bce0 .part L_0x557cddf09b70, 0, 1;
L_0x557cddf1c110 .part L_0x557cddf09e30, 0, 1;
LS_0x557cddf1c240_0_0 .concat8 [ 1 1 1 1], L_0x557cddf1ba20, L_0x557cddf0a1e0, L_0x557cddf0a8d0, L_0x557cddf0b0e0;
LS_0x557cddf1c240_0_4 .concat8 [ 1 1 1 1], L_0x557cddf0b7d0, L_0x557cddf0c020, L_0x557cddf0c680, L_0x557cddf0cd80;
LS_0x557cddf1c240_0_8 .concat8 [ 1 1 1 1], L_0x557cddf0d3f0, L_0x557cddf0db60, L_0x557cddf0e200, L_0x557cddf0e9d0;
LS_0x557cddf1c240_0_12 .concat8 [ 1 1 1 1], L_0x557cddf0f0c0, L_0x557cddf0f880, L_0x557cddf0ff80, L_0x557cddf10920;
LS_0x557cddf1c240_0_16 .concat8 [ 1 1 1 1], L_0x557cddf11050, L_0x557cddf11490, L_0x557cddf120a0, L_0x557cddf12ab0;
LS_0x557cddf1c240_0_20 .concat8 [ 1 1 1 1], L_0x557cddf13370, L_0x557cddf13e30, L_0x557cddf14720, L_0x557cddf15240;
LS_0x557cddf1c240_0_24 .concat8 [ 1 1 1 1], L_0x557cddf15b60, L_0x557cddf166e0, L_0x557cddf17030, L_0x557cddf17c10;
LS_0x557cddf1c240_0_28 .concat8 [ 1 1 1 1], L_0x557cddf18590, L_0x557cddf191d0, L_0x557cddf19b80, L_0x557cddf1b040;
LS_0x557cddf1c240_1_0 .concat8 [ 4 4 4 4], LS_0x557cddf1c240_0_0, LS_0x557cddf1c240_0_4, LS_0x557cddf1c240_0_8, LS_0x557cddf1c240_0_12;
LS_0x557cddf1c240_1_4 .concat8 [ 4 4 4 4], LS_0x557cddf1c240_0_16, LS_0x557cddf1c240_0_20, LS_0x557cddf1c240_0_24, LS_0x557cddf1c240_0_28;
L_0x557cddf1c240 .concat8 [ 16 16 0 0], LS_0x557cddf1c240_1_0, LS_0x557cddf1c240_1_4;
LS_0x557cddf1c5f0_0_0 .concat8 [ 1 1 1 1], L_0x557cddf1bc70, L_0x557cddf0a3f0, L_0x557cddf0aae0, L_0x557cddf0b2a0;
LS_0x557cddf1c5f0_0_4 .concat8 [ 1 1 1 1], L_0x557cddf0b9e0, L_0x557cddf0c190, L_0x557cddf0c890, L_0x557cddf0cf00;
LS_0x557cddf1c5f0_0_8 .concat8 [ 1 1 1 1], L_0x557cddf0d600, L_0x557cddf0dce0, L_0x557cddf0e410, L_0x557cddf0ebe0;
LS_0x557cddf1c5f0_0_12 .concat8 [ 1 1 1 1], L_0x557cddf0f230, L_0x557cddf0fa90, L_0x557cddf10190, L_0x557cddf10b30;
LS_0x557cddf1c5f0_0_16 .concat8 [ 1 1 1 1], L_0x557cddf11260, L_0x557cddf11b50, L_0x557cddf12260, L_0x557cddf12cc0;
LS_0x557cddf1c5f0_0_20 .concat8 [ 1 1 1 1], L_0x557cddf13580, L_0x557cddf14040, L_0x557cddf14930, L_0x557cddf15450;
LS_0x557cddf1c5f0_0_24 .concat8 [ 1 1 1 1], L_0x557cddf15d70, L_0x557cddf168f0, L_0x557cddf17240, L_0x557cddf17e20;
LS_0x557cddf1c5f0_0_28 .concat8 [ 1 1 1 1], L_0x557cddf187a0, L_0x557cddf193e0, L_0x557cddf19d90, L_0x557cddf1b250;
LS_0x557cddf1c5f0_1_0 .concat8 [ 4 4 4 4], LS_0x557cddf1c5f0_0_0, LS_0x557cddf1c5f0_0_4, LS_0x557cddf1c5f0_0_8, LS_0x557cddf1c5f0_0_12;
LS_0x557cddf1c5f0_1_4 .concat8 [ 4 4 4 4], LS_0x557cddf1c5f0_0_16, LS_0x557cddf1c5f0_0_20, LS_0x557cddf1c5f0_0_24, LS_0x557cddf1c5f0_0_28;
L_0x557cddf1c5f0 .concat8 [ 16 16 0 0], LS_0x557cddf1c5f0_1_0, LS_0x557cddf1c5f0_1_4;
L_0x557cddf1d3b0 .part L_0x557cddf1c5f0, 31, 1;
S_0x557cdd6a9030 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd69d850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf1bc70 .functor OR 1, L_0x557cddf1b9b0, L_0x557cddf1bb70, C4<0>, C4<0>;
v0x557cdd2ae610_0 .net "S", 0 0, L_0x557cddf1ba20;  1 drivers
v0x557cdd2aef30_0 .net "a", 0 0, L_0x557cddf1bce0;  1 drivers
v0x557cdd2afd90_0 .net "b", 0 0, L_0x557cddf1c110;  1 drivers
v0x557cdd2aff80_0 .net "c_1", 0 0, L_0x557cddf1b9b0;  1 drivers
v0x557cdd2bd630_0 .net "c_2", 0 0, L_0x557cddf1bb70;  1 drivers
v0x557cdd2bdf50_0 .net "cin", 0 0, L_0x7f5061448a78;  alias, 1 drivers
v0x557cdd2b3e30_0 .net "cout", 0 0, L_0x557cddf1bc70;  1 drivers
v0x557cdd2b5c20_0 .net "h_1_out", 0 0, L_0x557cddf1b940;  1 drivers
S_0x557cdd69c380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6a9030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf1b940 .functor XOR 1, L_0x557cddf1bce0, L_0x557cddf1c110, C4<0>, C4<0>;
L_0x557cddf1b9b0 .functor AND 1, L_0x557cddf1bce0, L_0x557cddf1c110, C4<1>, C4<1>;
v0x557cdd2a7020_0 .net "S", 0 0, L_0x557cddf1b940;  alias, 1 drivers
v0x557cdd2a7940_0 .net "a", 0 0, L_0x557cddf1bce0;  alias, 1 drivers
v0x557cdd2a87a0_0 .net "b", 0 0, L_0x557cddf1c110;  alias, 1 drivers
v0x557cdd2aaf80_0 .net "cout", 0 0, L_0x557cddf1b9b0;  alias, 1 drivers
S_0x557cdd685470 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6a9030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf1ba20 .functor XOR 1, L_0x557cddf1b940, L_0x7f5061448a78, C4<0>, C4<0>;
L_0x557cddf1bb70 .functor AND 1, L_0x557cddf1b940, L_0x7f5061448a78, C4<1>, C4<1>;
v0x557cdd2a8990_0 .net "S", 0 0, L_0x557cddf1ba20;  alias, 1 drivers
v0x557cdd2b0f40_0 .net "a", 0 0, L_0x557cddf1b940;  alias, 1 drivers
v0x557cdd2b1860_0 .net "b", 0 0, L_0x7f5061448a78;  alias, 1 drivers
v0x557cdd2ad3e0_0 .net "cout", 0 0, L_0x557cddf1bb70;  alias, 1 drivers
S_0x557cdd690810 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd634ec0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd5b33f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd690810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0a3f0 .functor OR 1, L_0x557cddf0a120, L_0x557cddf0a330, C4<0>, C4<0>;
v0x557cdd292770_0 .net "S", 0 0, L_0x557cddf0a1e0;  1 drivers
v0x557cdd276420_0 .net "a", 0 0, L_0x557cddf0a460;  1 drivers
v0x557cdd3e2300_0 .net "b", 0 0, L_0x557cddf0a590;  1 drivers
v0x557cdd3e2c20_0 .net "c_1", 0 0, L_0x557cddf0a120;  1 drivers
v0x557cdd3daa30_0 .net "c_2", 0 0, L_0x557cddf0a330;  1 drivers
v0x557cdd3db210_0 .net "cin", 0 0, L_0x557cddf0a6c0;  1 drivers
v0x557cdd3dc070_0 .net "cout", 0 0, L_0x557cddf0a3f0;  1 drivers
v0x557cdd3dd220_0 .net "h_1_out", 0 0, L_0x557cddf0a010;  1 drivers
S_0x557cdd581140 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5b33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0a010 .functor XOR 1, L_0x557cddf0a460, L_0x557cddf0a590, C4<0>, C4<0>;
L_0x557cddf0a120 .functor AND 1, L_0x557cddf0a460, L_0x557cddf0a590, C4<1>, C4<1>;
v0x557cdd2b6540_0 .net "S", 0 0, L_0x557cddf0a010;  alias, 1 drivers
v0x557cdd2b73a0_0 .net "a", 0 0, L_0x557cddf0a460;  alias, 1 drivers
v0x557cdd2b8550_0 .net "b", 0 0, L_0x557cddf0a590;  alias, 1 drivers
v0x557cdd2b8e70_0 .net "cout", 0 0, L_0x557cddf0a120;  alias, 1 drivers
S_0x557cdd570da0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5b33f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0a1e0 .functor XOR 1, L_0x557cddf0a010, L_0x557cddf0a6c0, C4<0>, C4<0>;
L_0x557cddf0a330 .functor AND 1, L_0x557cddf0a010, L_0x557cddf0a6c0, C4<1>, C4<1>;
v0x557cdd2badc0_0 .net "S", 0 0, L_0x557cddf0a1e0;  alias, 1 drivers
v0x557cdd2bb6e0_0 .net "a", 0 0, L_0x557cddf0a010;  alias, 1 drivers
v0x557cdd2bed80_0 .net "b", 0 0, L_0x557cddf0a6c0;  alias, 1 drivers
v0x557cdd2b7590_0 .net "cout", 0 0, L_0x557cddf0a330;  alias, 1 drivers
S_0x557cdd5705e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd61c360 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd58ee90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5705e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0aae0 .functor OR 1, L_0x557cddf0a860, L_0x557cddf0aa20, C4<0>, C4<0>;
v0x557cdd3e74c0_0 .net "S", 0 0, L_0x557cddf0a8d0;  1 drivers
v0x557cdd3e8320_0 .net "a", 0 0, L_0x557cddf0ab50;  1 drivers
v0x557cdd3e94d0_0 .net "b", 0 0, L_0x557cddf0ad10;  1 drivers
v0x557cdd3e9df0_0 .net "c_1", 0 0, L_0x557cddf0a860;  1 drivers
v0x557cdd3ebd40_0 .net "c_2", 0 0, L_0x557cddf0aa20;  1 drivers
v0x557cdd3ec660_0 .net "cin", 0 0, L_0x557cddf0aed0;  1 drivers
v0x557cdd3e8510_0 .net "cout", 0 0, L_0x557cddf0aae0;  1 drivers
v0x557cdd3faa00_0 .net "h_1_out", 0 0, L_0x557cddf0a7f0;  1 drivers
S_0x557cdd581980 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd58ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0a7f0 .functor XOR 1, L_0x557cddf0ab50, L_0x557cddf0ad10, C4<0>, C4<0>;
L_0x557cddf0a860 .functor AND 1, L_0x557cddf0ab50, L_0x557cddf0ad10, C4<1>, C4<1>;
v0x557cdd3ddb40_0 .net "S", 0 0, L_0x557cddf0a7f0;  alias, 1 drivers
v0x557cdd3dfa90_0 .net "a", 0 0, L_0x557cddf0ab50;  alias, 1 drivers
v0x557cdd3e03b0_0 .net "b", 0 0, L_0x557cddf0ad10;  alias, 1 drivers
v0x557cdd3dc260_0 .net "cout", 0 0, L_0x557cddf0a860;  alias, 1 drivers
S_0x557cdd5881a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd58ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0a8d0 .functor XOR 1, L_0x557cddf0a7f0, L_0x557cddf0aed0, C4<0>, C4<0>;
L_0x557cddf0aa20 .functor AND 1, L_0x557cddf0a7f0, L_0x557cddf0aed0, C4<1>, C4<1>;
v0x557cdd3ee5b0_0 .net "S", 0 0, L_0x557cddf0a8d0;  alias, 1 drivers
v0x557cdd3eeed0_0 .net "a", 0 0, L_0x557cddf0a7f0;  alias, 1 drivers
v0x557cdd3e5a10_0 .net "b", 0 0, L_0x557cddf0aed0;  alias, 1 drivers
v0x557cdd3e6ba0_0 .net "cout", 0 0, L_0x557cddf0aa20;  alias, 1 drivers
S_0x557cdd580270 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd605670 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd572ce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd580270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0b2a0 .functor OR 1, L_0x557cddf0b070, L_0x557cddf0b1e0, C4<0>, C4<0>;
v0x557cdd3fc030_0 .net "S", 0 0, L_0x557cddf0b0e0;  1 drivers
v0x557cdd3f4960_0 .net "a", 0 0, L_0x557cddf0b310;  1 drivers
v0x557cdd406dd0_0 .net "b", 0 0, L_0x557cddf0b440;  1 drivers
v0x557cdd4076f0_0 .net "c_1", 0 0, L_0x557cddf0b070;  1 drivers
v0x557cdd3fe230_0 .net "c_2", 0 0, L_0x557cddf0b1e0;  1 drivers
v0x557cdd3ff3c0_0 .net "cin", 0 0, L_0x557cddf0b5c0;  1 drivers
v0x557cdd3ffce0_0 .net "cout", 0 0, L_0x557cddf0b2a0;  1 drivers
v0x557cdd400b40_0 .net "h_1_out", 0 0, L_0x557cddf0b000;  1 drivers
S_0x557cdd579580 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd572ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0b000 .functor XOR 1, L_0x557cddf0b310, L_0x557cddf0b440, C4<0>, C4<0>;
L_0x557cddf0b070 .functor AND 1, L_0x557cddf0b310, L_0x557cddf0b440, C4<1>, C4<1>;
v0x557cdd3fb320_0 .net "S", 0 0, L_0x557cddf0b000;  alias, 1 drivers
v0x557cdd3f2ff0_0 .net "a", 0 0, L_0x557cddf0b310;  alias, 1 drivers
v0x557cdd3f3910_0 .net "b", 0 0, L_0x557cddf0b440;  alias, 1 drivers
v0x557cdd3f4770_0 .net "cout", 0 0, L_0x557cddf0b070;  alias, 1 drivers
S_0x557cdd537920 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd572ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0b0e0 .functor XOR 1, L_0x557cddf0b000, L_0x557cddf0b5c0, C4<0>, C4<0>;
L_0x557cddf0b1e0 .functor AND 1, L_0x557cddf0b000, L_0x557cddf0b5c0, C4<1>, C4<1>;
v0x557cdd3f5920_0 .net "S", 0 0, L_0x557cddf0b0e0;  alias, 1 drivers
v0x557cdd3f6240_0 .net "a", 0 0, L_0x557cddf0b000;  alias, 1 drivers
v0x557cdd3f8190_0 .net "b", 0 0, L_0x557cddf0b5c0;  alias, 1 drivers
v0x557cdd3f8ab0_0 .net "cout", 0 0, L_0x557cddf0b1e0;  alias, 1 drivers
S_0x557cdd527610 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd5e7d30 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd526e50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd527610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0b9e0 .functor OR 1, L_0x557cddf0b760, L_0x557cddf0b920, C4<0>, C4<0>;
v0x557cdd391d50_0 .net "S", 0 0, L_0x557cddf0b7d0;  1 drivers
v0x557cdd392bb0_0 .net "a", 0 0, L_0x557cddf0ba50;  1 drivers
v0x557cdd392da0_0 .net "b", 0 0, L_0x557cddf0bbe0;  1 drivers
v0x557cdd39b230_0 .net "c_1", 0 0, L_0x557cddf0b760;  1 drivers
v0x557cdd39bb50_0 .net "c_2", 0 0, L_0x557cddf0b920;  1 drivers
v0x557cdd3976d0_0 .net "cin", 0 0, L_0x557cddf0bd10;  1 drivers
v0x557cdd398900_0 .net "cout", 0 0, L_0x557cddf0b9e0;  1 drivers
v0x557cdd399220_0 .net "h_1_out", 0 0, L_0x557cddf0b6f0;  1 drivers
S_0x557cdd545670 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd526e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0b6f0 .functor XOR 1, L_0x557cddf0ba50, L_0x557cddf0bbe0, C4<0>, C4<0>;
L_0x557cddf0b760 .functor AND 1, L_0x557cddf0ba50, L_0x557cddf0bbe0, C4<1>, C4<1>;
v0x557cdd401cf0_0 .net "S", 0 0, L_0x557cddf0b6f0;  alias, 1 drivers
v0x557cdd402610_0 .net "a", 0 0, L_0x557cddf0ba50;  alias, 1 drivers
v0x557cdd404560_0 .net "b", 0 0, L_0x557cddf0bbe0;  alias, 1 drivers
v0x557cdd404e80_0 .net "cout", 0 0, L_0x557cddf0b760;  alias, 1 drivers
S_0x557cdd538160 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd526e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0b7d0 .functor XOR 1, L_0x557cddf0b6f0, L_0x557cddf0bd10, C4<0>, C4<0>;
L_0x557cddf0b920 .functor AND 1, L_0x557cddf0b6f0, L_0x557cddf0bd10, C4<1>, C4<1>;
v0x557cdd400d30_0 .net "S", 0 0, L_0x557cddf0b7d0;  alias, 1 drivers
v0x557cdd393d60_0 .net "a", 0 0, L_0x557cddf0b6f0;  alias, 1 drivers
v0x557cdd394680_0 .net "b", 0 0, L_0x557cddf0bd10;  alias, 1 drivers
v0x557cdd3914d0_0 .net "cout", 0 0, L_0x557cddf0b920;  alias, 1 drivers
S_0x557cdd53e980 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd6bcdf0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd536a50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd53e980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0c190 .functor OR 1, L_0x557cddf0bfb0, L_0x557cddf0c120, C4<0>, C4<0>;
v0x557cdd3a0d60_0 .net "S", 0 0, L_0x557cddf0c020;  1 drivers
v0x557cdd3a9310_0 .net "a", 0 0, L_0x557cddf0c200;  1 drivers
v0x557cdd3a9c30_0 .net "b", 0 0, L_0x557cddf0c330;  1 drivers
v0x557cdd3a57b0_0 .net "c_1", 0 0, L_0x557cddf0bfb0;  1 drivers
v0x557cdd3a69e0_0 .net "c_2", 0 0, L_0x557cddf0c120;  1 drivers
v0x557cdd3a7300_0 .net "cin", 0 0, L_0x557cddf0c4e0;  1 drivers
v0x557cdd3a8160_0 .net "cout", 0 0, L_0x557cddf0c190;  1 drivers
v0x557cdd3a8350_0 .net "h_1_out", 0 0, L_0x557cddf0bf40;  1 drivers
S_0x557cdd5294c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd536a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0bf40 .functor XOR 1, L_0x557cddf0c200, L_0x557cddf0c330, C4<0>, C4<0>;
L_0x557cddf0bfb0 .functor AND 1, L_0x557cddf0c200, L_0x557cddf0c330, C4<1>, C4<1>;
v0x557cdd39a080_0 .net "S", 0 0, L_0x557cddf0bf40;  alias, 1 drivers
v0x557cdd39a270_0 .net "a", 0 0, L_0x557cddf0c200;  alias, 1 drivers
v0x557cdd3a1d20_0 .net "b", 0 0, L_0x557cddf0c330;  alias, 1 drivers
v0x557cdd3a2640_0 .net "cout", 0 0, L_0x557cddf0bfb0;  alias, 1 drivers
S_0x557cdd52fd60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd536a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0c020 .functor XOR 1, L_0x557cddf0bf40, L_0x557cddf0c4e0, C4<0>, C4<0>;
L_0x557cddf0c120 .functor AND 1, L_0x557cddf0bf40, L_0x557cddf0c4e0, C4<1>, C4<1>;
v0x557cdd39f3f0_0 .net "S", 0 0, L_0x557cddf0c020;  alias, 1 drivers
v0x557cdd39fd10_0 .net "a", 0 0, L_0x557cddf0bf40;  alias, 1 drivers
v0x557cdd3a0b70_0 .net "b", 0 0, L_0x557cddf0c4e0;  alias, 1 drivers
v0x557cdd3a3350_0 .net "cout", 0 0, L_0x557cddf0c120;  alias, 1 drivers
S_0x557cdd50aa00 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd64ca10 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd4fa660 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd50aa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0c890 .functor OR 1, L_0x557cddf0c610, L_0x557cddf0c7d0, C4<0>, C4<0>;
v0x557cdd4109e0_0 .net "S", 0 0, L_0x557cddf0c680;  1 drivers
v0x557cdd411300_0 .net "a", 0 0, L_0x557cddf0c900;  1 drivers
v0x557cdd413250_0 .net "b", 0 0, L_0x557cddf0cac0;  1 drivers
v0x557cdd413b70_0 .net "c_1", 0 0, L_0x557cddf0c610;  1 drivers
v0x557cdd415ac0_0 .net "c_2", 0 0, L_0x557cddf0c7d0;  1 drivers
v0x557cdd4163e0_0 .net "cin", 0 0, L_0x557cddf0cb60;  1 drivers
v0x557cdd418330_0 .net "cout", 0 0, L_0x557cddf0c890;  1 drivers
v0x557cdd418c50_0 .net "h_1_out", 0 0, L_0x557cddf0bed0;  1 drivers
S_0x557cdd4f9ea0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4fa660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0bed0 .functor XOR 1, L_0x557cddf0c900, L_0x557cddf0cac0, C4<0>, C4<0>;
L_0x557cddf0c610 .functor AND 1, L_0x557cddf0c900, L_0x557cddf0cac0, C4<1>, C4<1>;
v0x557cdd41d410_0 .net "S", 0 0, L_0x557cddf0bed0;  alias, 1 drivers
v0x557cdd41dd30_0 .net "a", 0 0, L_0x557cddf0c900;  alias, 1 drivers
v0x557cdd409ba0_0 .net "b", 0 0, L_0x557cddf0cac0;  alias, 1 drivers
v0x557cdd40b840_0 .net "cout", 0 0, L_0x557cddf0c610;  alias, 1 drivers
S_0x557cdd518750 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4fa660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0c680 .functor XOR 1, L_0x557cddf0bed0, L_0x557cddf0cb60, C4<0>, C4<0>;
L_0x557cddf0c7d0 .functor AND 1, L_0x557cddf0bed0, L_0x557cddf0cb60, C4<1>, C4<1>;
v0x557cdd40c160_0 .net "S", 0 0, L_0x557cddf0c680;  alias, 1 drivers
v0x557cdd40cfc0_0 .net "a", 0 0, L_0x557cddf0bed0;  alias, 1 drivers
v0x557cdd40e170_0 .net "b", 0 0, L_0x557cddf0cb60;  alias, 1 drivers
v0x557cdd40ea90_0 .net "cout", 0 0, L_0x557cddf0c7d0;  alias, 1 drivers
S_0x557cdd50b240 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd6ae100 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd511a60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd50b240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0cf00 .functor OR 1, L_0x557cddf0cd10, L_0x557cddf0ce40, C4<0>, C4<0>;
v0x557cdd33d0a0_0 .net "S", 0 0, L_0x557cddf0cd80;  1 drivers
v0x557cdd33f9a0_0 .net "a", 0 0, L_0x557cddf0cf70;  1 drivers
v0x557cdd33d290_0 .net "b", 0 0, L_0x557cddf0d0a0;  1 drivers
v0x557cdd345960_0 .net "c_1", 0 0, L_0x557cddf0cd10;  1 drivers
v0x557cdd346280_0 .net "c_2", 0 0, L_0x557cddf0ce40;  1 drivers
v0x557cdd341e00_0 .net "cin", 0 0, L_0x557cddf0cc00;  1 drivers
v0x557cdd343030_0 .net "cout", 0 0, L_0x557cddf0cf00;  1 drivers
v0x557cdd343950_0 .net "h_1_out", 0 0, L_0x557cddf0cca0;  1 drivers
S_0x557cdd509b30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd511a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0cca0 .functor XOR 1, L_0x557cddf0cf70, L_0x557cddf0d0a0, C4<0>, C4<0>;
L_0x557cddf0cd10 .functor AND 1, L_0x557cddf0cf70, L_0x557cddf0d0a0, C4<1>, C4<1>;
v0x557cdd41aba0_0 .net "S", 0 0, L_0x557cddf0cca0;  alias, 1 drivers
v0x557cdd41b4c0_0 .net "a", 0 0, L_0x557cddf0cf70;  alias, 1 drivers
v0x557cdd40d1b0_0 .net "b", 0 0, L_0x557cddf0d0a0;  alias, 1 drivers
v0x557cdd41ead0_0 .net "cout", 0 0, L_0x557cddf0cd10;  alias, 1 drivers
S_0x557cdd4fc5a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd511a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0cd80 .functor XOR 1, L_0x557cddf0cca0, L_0x557cddf0cc00, C4<0>, C4<0>;
L_0x557cddf0ce40 .functor AND 1, L_0x557cddf0cca0, L_0x557cddf0cc00, C4<1>, C4<1>;
v0x557cdd33e250_0 .net "S", 0 0, L_0x557cddf0cd80;  alias, 1 drivers
v0x557cdd33eb70_0 .net "a", 0 0, L_0x557cddf0cca0;  alias, 1 drivers
v0x557cdd33b920_0 .net "b", 0 0, L_0x557cddf0cc00;  alias, 1 drivers
v0x557cdd33c240_0 .net "cout", 0 0, L_0x557cddf0ce40;  alias, 1 drivers
S_0x557cdd502e40 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd6958e0 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cdd56d4e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd502e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0d600 .functor OR 1, L_0x557cddf0d380, L_0x557cddf0d540, C4<0>, C4<0>;
v0x557cdd34bfd0_0 .net "S", 0 0, L_0x557cddf0d3f0;  1 drivers
v0x557cdd354580_0 .net "a", 0 0, L_0x557cddf0d670;  1 drivers
v0x557cdd354ea0_0 .net "b", 0 0, L_0x557cddf0d1d0;  1 drivers
v0x557cdd350a20_0 .net "c_1", 0 0, L_0x557cddf0d380;  1 drivers
v0x557cdd351c50_0 .net "c_2", 0 0, L_0x557cddf0d540;  1 drivers
v0x557cdd352570_0 .net "cin", 0 0, L_0x557cddf0d8f0;  1 drivers
v0x557cdd3533d0_0 .net "cout", 0 0, L_0x557cddf0d600;  1 drivers
v0x557cdd3535c0_0 .net "h_1_out", 0 0, L_0x557cddf0d310;  1 drivers
S_0x557cdd55ffd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd56d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0d310 .functor XOR 1, L_0x557cddf0d670, L_0x557cddf0d1d0, C4<0>, C4<0>;
L_0x557cddf0d380 .functor AND 1, L_0x557cddf0d670, L_0x557cddf0d1d0, C4<1>, C4<1>;
v0x557cdd3447b0_0 .net "S", 0 0, L_0x557cddf0d310;  alias, 1 drivers
v0x557cdd3449a0_0 .net "a", 0 0, L_0x557cddf0d670;  alias, 1 drivers
v0x557cdd34cf90_0 .net "b", 0 0, L_0x557cddf0d1d0;  alias, 1 drivers
v0x557cdd34d8b0_0 .net "cout", 0 0, L_0x557cddf0d380;  alias, 1 drivers
S_0x557cdd5667f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd56d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0d3f0 .functor XOR 1, L_0x557cddf0d310, L_0x557cddf0d8f0, C4<0>, C4<0>;
L_0x557cddf0d540 .functor AND 1, L_0x557cddf0d310, L_0x557cddf0d8f0, C4<1>, C4<1>;
v0x557cdd34a660_0 .net "S", 0 0, L_0x557cddf0d3f0;  alias, 1 drivers
v0x557cdd34af80_0 .net "a", 0 0, L_0x557cddf0d310;  alias, 1 drivers
v0x557cdd34bde0_0 .net "b", 0 0, L_0x557cddf0d8f0;  alias, 1 drivers
v0x557cdd34e5c0_0 .net "cout", 0 0, L_0x557cddf0d540;  alias, 1 drivers
S_0x557cdd55f400 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd594a60 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cdd552290 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd55f400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0dce0 .functor OR 1, L_0x557cddf0daf0, L_0x557cddf0dc20, C4<0>, C4<0>;
v0x557cdd35e400_0 .net "S", 0 0, L_0x557cddf0db60;  1 drivers
v0x557cdd35ed20_0 .net "a", 0 0, L_0x557cddf0dd50;  1 drivers
v0x557cdd3623c0_0 .net "b", 0 0, L_0x557cddf0de80;  1 drivers
v0x557cdd35abd0_0 .net "c_1", 0 0, L_0x557cddf0daf0;  1 drivers
v0x557cdd335230_0 .net "c_2", 0 0, L_0x557cddf0dc20;  1 drivers
v0x557cdd36b170_0 .net "cin", 0 0, L_0x557cddf0da20;  1 drivers
v0x557cdd36ba90_0 .net "cout", 0 0, L_0x557cddf0dce0;  1 drivers
v0x557cdd368840_0 .net "h_1_out", 0 0, L_0x557cddf0d7a0;  1 drivers
S_0x557cdd558710 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd552290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0d7a0 .functor XOR 1, L_0x557cddf0dd50, L_0x557cddf0de80, C4<0>, C4<0>;
L_0x557cddf0daf0 .functor AND 1, L_0x557cddf0dd50, L_0x557cddf0de80, C4<1>, C4<1>;
v0x557cdd360c70_0 .net "S", 0 0, L_0x557cddf0d7a0;  alias, 1 drivers
v0x557cdd361590_0 .net "a", 0 0, L_0x557cddf0dd50;  alias, 1 drivers
v0x557cdd357470_0 .net "b", 0 0, L_0x557cddf0de80;  alias, 1 drivers
v0x557cdd359260_0 .net "cout", 0 0, L_0x557cddf0daf0;  alias, 1 drivers
S_0x557cdd5caf20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd552290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0db60 .functor XOR 1, L_0x557cddf0d7a0, L_0x557cddf0da20, C4<0>, C4<0>;
L_0x557cddf0dc20 .functor AND 1, L_0x557cddf0d7a0, L_0x557cddf0da20, C4<1>, C4<1>;
v0x557cdd359b80_0 .net "S", 0 0, L_0x557cddf0db60;  alias, 1 drivers
v0x557cdd35a9e0_0 .net "a", 0 0, L_0x557cddf0d7a0;  alias, 1 drivers
v0x557cdd35bb90_0 .net "b", 0 0, L_0x557cddf0da20;  alias, 1 drivers
v0x557cdd35c4b0_0 .net "cout", 0 0, L_0x557cddf0dc20;  alias, 1 drivers
S_0x557cdd5b3bd0 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd57bf00 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cdd5bf3b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5b3bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0e410 .functor OR 1, L_0x557cddf0e190, L_0x557cddf0e350, C4<0>, C4<0>;
v0x557cdd370870_0 .net "S", 0 0, L_0x557cddf0e200;  1 drivers
v0x557cdd3716d0_0 .net "a", 0 0, L_0x557cddf0e480;  1 drivers
v0x557cdd3718c0_0 .net "b", 0 0, L_0x557cddf0dfb0;  1 drivers
v0x557cdd379eb0_0 .net "c_1", 0 0, L_0x557cddf0e190;  1 drivers
v0x557cdd37a7d0_0 .net "c_2", 0 0, L_0x557cddf0e350;  1 drivers
v0x557cdd377580_0 .net "cin", 0 0, L_0x557cddf0e730;  1 drivers
v0x557cdd377ea0_0 .net "cout", 0 0, L_0x557cddf0e410;  1 drivers
v0x557cdd378d00_0 .net "h_1_out", 0 0, L_0x557cddf0e120;  1 drivers
S_0x557cdd5b2700 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5bf3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0e120 .functor XOR 1, L_0x557cddf0e480, L_0x557cddf0dfb0, C4<0>, C4<0>;
L_0x557cddf0e190 .functor AND 1, L_0x557cddf0e480, L_0x557cddf0dfb0, C4<1>, C4<1>;
v0x557cdd369160_0 .net "S", 0 0, L_0x557cddf0e120;  alias, 1 drivers
v0x557cdd369fc0_0 .net "a", 0 0, L_0x557cddf0e480;  alias, 1 drivers
v0x557cdd36c8c0_0 .net "b", 0 0, L_0x557cddf0dfb0;  alias, 1 drivers
v0x557cdd36a1b0_0 .net "cout", 0 0, L_0x557cddf0e190;  alias, 1 drivers
S_0x557cdd59b7f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5bf3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0e200 .functor XOR 1, L_0x557cddf0e120, L_0x557cddf0e730, C4<0>, C4<0>;
L_0x557cddf0e350 .functor AND 1, L_0x557cddf0e120, L_0x557cddf0e730, C4<1>, C4<1>;
v0x557cdd372880_0 .net "S", 0 0, L_0x557cddf0e200;  alias, 1 drivers
v0x557cdd3731a0_0 .net "a", 0 0, L_0x557cddf0e120;  alias, 1 drivers
v0x557cdd36ed20_0 .net "b", 0 0, L_0x557cddf0e730;  alias, 1 drivers
v0x557cdd36ff50_0 .net "cout", 0 0, L_0x557cddf0e350;  alias, 1 drivers
S_0x557cdd5a6b90 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd548910 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cdd6f9d60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5a6b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0ebe0 .functor OR 1, L_0x557cddf0e960, L_0x557cddf0eb20, C4<0>, C4<0>;
v0x557cdd3804e0_0 .net "S", 0 0, L_0x557cddf0e9d0;  1 drivers
v0x557cdd38db90_0 .net "a", 0 0, L_0x557cddf0ec50;  1 drivers
v0x557cdd38e4b0_0 .net "b", 0 0, L_0x557cddf0ed80;  1 drivers
v0x557cdd384390_0 .net "c_1", 0 0, L_0x557cddf0e960;  1 drivers
v0x557cdd386180_0 .net "c_2", 0 0, L_0x557cddf0eb20;  1 drivers
v0x557cdd386aa0_0 .net "cin", 0 0, L_0x557cddf0e860;  1 drivers
v0x557cdd387900_0 .net "cout", 0 0, L_0x557cddf0ebe0;  1 drivers
v0x557cdd388ab0_0 .net "h_1_out", 0 0, L_0x557cddf0e5b0;  1 drivers
S_0x557cdd6e2bf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6f9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0e5b0 .functor XOR 1, L_0x557cddf0ec50, L_0x557cddf0ed80, C4<0>, C4<0>;
L_0x557cddf0e960 .functor AND 1, L_0x557cddf0ec50, L_0x557cddf0ed80, C4<1>, C4<1>;
v0x557cdd37b4e0_0 .net "S", 0 0, L_0x557cddf0e5b0;  alias, 1 drivers
v0x557cdd378ef0_0 .net "a", 0 0, L_0x557cddf0ec50;  alias, 1 drivers
v0x557cdd3814a0_0 .net "b", 0 0, L_0x557cddf0ed80;  alias, 1 drivers
v0x557cdd381dc0_0 .net "cout", 0 0, L_0x557cddf0e960;  alias, 1 drivers
S_0x557cdd6ee1f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6f9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0e9d0 .functor XOR 1, L_0x557cddf0e5b0, L_0x557cddf0e860, C4<0>, C4<0>;
L_0x557cddf0eb20 .functor AND 1, L_0x557cddf0e5b0, L_0x557cddf0e860, C4<1>, C4<1>;
v0x557cdd37d940_0 .net "S", 0 0, L_0x557cddf0e9d0;  alias, 1 drivers
v0x557cdd37eb70_0 .net "a", 0 0, L_0x557cddf0e5b0;  alias, 1 drivers
v0x557cdd37f490_0 .net "b", 0 0, L_0x557cddf0e860;  alias, 1 drivers
v0x557cdd3802f0_0 .net "cout", 0 0, L_0x557cddf0eb20;  alias, 1 drivers
S_0x557cdd6e2080 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd5338f0 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cdd6cb070 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6e2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0f230 .functor OR 1, L_0x557cddf0f050, L_0x557cddf0f1c0, C4<0>, C4<0>;
v0x557cdd3b2060_0 .net "S", 0 0, L_0x557cddf0f0c0;  1 drivers
v0x557cdd3b2980_0 .net "a", 0 0, L_0x557cddf0f2a0;  1 drivers
v0x557cdd3b37e0_0 .net "b", 0 0, L_0x557cddf0f4f0;  1 drivers
v0x557cdd3b60e0_0 .net "c_1", 0 0, L_0x557cddf0f050;  1 drivers
v0x557cdd3b39d0_0 .net "c_2", 0 0, L_0x557cddf0f1c0;  1 drivers
v0x557cdd3bc0a0_0 .net "cin", 0 0, L_0x557cddf0f620;  1 drivers
v0x557cdd3bc9c0_0 .net "cout", 0 0, L_0x557cddf0f230;  1 drivers
v0x557cdd3b8540_0 .net "h_1_out", 0 0, L_0x557cddf0c460;  1 drivers
S_0x557cdd6d6510 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6cb070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0c460 .functor XOR 1, L_0x557cddf0f2a0, L_0x557cddf0f4f0, C4<0>, C4<0>;
L_0x557cddf0f050 .functor AND 1, L_0x557cddf0f2a0, L_0x557cddf0f4f0, C4<1>, C4<1>;
v0x557cdd3893d0_0 .net "S", 0 0, L_0x557cddf0c460;  alias, 1 drivers
v0x557cdd38b320_0 .net "a", 0 0, L_0x557cddf0f2a0;  alias, 1 drivers
v0x557cdd38bc40_0 .net "b", 0 0, L_0x557cddf0f4f0;  alias, 1 drivers
v0x557cdd38f2e0_0 .net "cout", 0 0, L_0x557cddf0f050;  alias, 1 drivers
S_0x557cdd83b4f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6cb070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0f0c0 .functor XOR 1, L_0x557cddf0c460, L_0x557cddf0f620, C4<0>, C4<0>;
L_0x557cddf0f1c0 .functor AND 1, L_0x557cddf0c460, L_0x557cddf0f620, C4<1>, C4<1>;
v0x557cdd387af0_0 .net "S", 0 0, L_0x557cddf0f0c0;  alias, 1 drivers
v0x557cdd363280_0 .net "a", 0 0, L_0x557cddf0c460;  alias, 1 drivers
v0x557cdd3b4990_0 .net "b", 0 0, L_0x557cddf0f620;  alias, 1 drivers
v0x557cdd3b52b0_0 .net "cout", 0 0, L_0x557cddf0f1c0;  alias, 1 drivers
S_0x557cdd810800 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd5143e0 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cdd825a50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd810800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf0fa90 .functor OR 1, L_0x557cddf0f480, L_0x557cddf0f9d0, C4<0>, C4<0>;
v0x557cdd3c2520_0 .net "S", 0 0, L_0x557cddf0f880;  1 drivers
v0x557cdd3c4d00_0 .net "a", 0 0, L_0x557cddf0fb00;  1 drivers
v0x557cdd3c2710_0 .net "b", 0 0, L_0x557cddf0fc30;  1 drivers
v0x557cdd3cacc0_0 .net "c_1", 0 0, L_0x557cddf0f480;  1 drivers
v0x557cdd3cb5e0_0 .net "c_2", 0 0, L_0x557cddf0f9d0;  1 drivers
v0x557cdd3c7160_0 .net "cin", 0 0, L_0x557cddf0f750;  1 drivers
v0x557cdd3c8390_0 .net "cout", 0 0, L_0x557cddf0fa90;  1 drivers
v0x557cdd3c8cb0_0 .net "h_1_out", 0 0, L_0x557cddf0f3d0;  1 drivers
S_0x557cdd80f490 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd825a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0f3d0 .functor XOR 1, L_0x557cddf0fb00, L_0x557cddf0fc30, C4<0>, C4<0>;
L_0x557cddf0f480 .functor AND 1, L_0x557cddf0fb00, L_0x557cddf0fc30, C4<1>, C4<1>;
v0x557cdd3b9770_0 .net "S", 0 0, L_0x557cddf0f3d0;  alias, 1 drivers
v0x557cdd3ba090_0 .net "a", 0 0, L_0x557cddf0fb00;  alias, 1 drivers
v0x557cdd3baef0_0 .net "b", 0 0, L_0x557cddf0fc30;  alias, 1 drivers
v0x557cdd3bb0e0_0 .net "cout", 0 0, L_0x557cddf0f480;  alias, 1 drivers
S_0x557cdd7e4c10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd825a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0f880 .functor XOR 1, L_0x557cddf0f3d0, L_0x557cddf0f750, C4<0>, C4<0>;
L_0x557cddf0f9d0 .functor AND 1, L_0x557cddf0f3d0, L_0x557cddf0f750, C4<1>, C4<1>;
v0x557cdd3c36d0_0 .net "S", 0 0, L_0x557cddf0f880;  alias, 1 drivers
v0x557cdd3c3ff0_0 .net "a", 0 0, L_0x557cddf0f3d0;  alias, 1 drivers
v0x557cdd3c0da0_0 .net "b", 0 0, L_0x557cddf0f750;  alias, 1 drivers
v0x557cdd3c16c0_0 .net "cout", 0 0, L_0x557cddf0f9d0;  alias, 1 drivers
S_0x557cdd7f99f0 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd4fe0b0 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cdd44aa40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7f99f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf10190 .functor OR 1, L_0x557cddf0ff10, L_0x557cddf100d0, C4<0>, C4<0>;
v0x557cdd3d22d0_0 .net "S", 0 0, L_0x557cddf0ff80;  1 drivers
v0x557cdd3d2bf0_0 .net "a", 0 0, L_0x557cddf10200;  1 drivers
v0x557cdd3d4b40_0 .net "b", 0 0, L_0x557cddf0fd60;  1 drivers
v0x557cdd3d5460_0 .net "c_1", 0 0, L_0x557cddf0ff10;  1 drivers
v0x557cdd3d8b00_0 .net "c_2", 0 0, L_0x557cddf100d0;  1 drivers
v0x557cdd3d1310_0 .net "cin", 0 0, L_0x557cddf10690;  1 drivers
v0x557cdd3ac4f0_0 .net "cout", 0 0, L_0x557cddf10190;  1 drivers
v0x557cdd3901a0_0 .net "h_1_out", 0 0, L_0x557cddf0fea0;  1 drivers
S_0x557cdd3f1890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd44aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0fea0 .functor XOR 1, L_0x557cddf10200, L_0x557cddf0fd60, C4<0>, C4<0>;
L_0x557cddf0ff10 .functor AND 1, L_0x557cddf10200, L_0x557cddf0fd60, C4<1>, C4<1>;
v0x557cdd3c9b10_0 .net "S", 0 0, L_0x557cddf0fea0;  alias, 1 drivers
v0x557cdd3c9d00_0 .net "a", 0 0, L_0x557cddf10200;  alias, 1 drivers
v0x557cdd3d73b0_0 .net "b", 0 0, L_0x557cddf0fd60;  alias, 1 drivers
v0x557cdd3d7cd0_0 .net "cout", 0 0, L_0x557cddf0ff10;  alias, 1 drivers
S_0x557cdd3bf5e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd44aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf0ff80 .functor XOR 1, L_0x557cddf0fea0, L_0x557cddf10690, C4<0>, C4<0>;
L_0x557cddf100d0 .functor AND 1, L_0x557cddf0fea0, L_0x557cddf10690, C4<1>, C4<1>;
v0x557cdd3cdbb0_0 .net "S", 0 0, L_0x557cddf0ff80;  alias, 1 drivers
v0x557cdd3cf9a0_0 .net "a", 0 0, L_0x557cddf0fea0;  alias, 1 drivers
v0x557cdd3d02c0_0 .net "b", 0 0, L_0x557cddf10690;  alias, 1 drivers
v0x557cdd3d1120_0 .net "cout", 0 0, L_0x557cddf100d0;  alias, 1 drivers
S_0x557cdd3af240 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd5d3170 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cdd3aea80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3af240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf10b30 .functor OR 1, L_0x557cddf103e0, L_0x557cddf10a70, C4<0>, C4<0>;
v0x557cdd7eb0b0_0 .net "S", 0 0, L_0x557cddf10920;  1 drivers
v0x557cdd7ed000_0 .net "a", 0 0, L_0x557cddf10ba0;  1 drivers
v0x557cdd7ed920_0 .net "b", 0 0, L_0x557cddf10cd0;  1 drivers
v0x557cdd7ef870_0 .net "c_1", 0 0, L_0x557cddf103e0;  1 drivers
v0x557cdd7f0190_0 .net "c_2", 0 0, L_0x557cddf10a70;  1 drivers
v0x557cdd7f20e0_0 .net "cin", 0 0, L_0x557cddf107c0;  1 drivers
v0x557cdd7f2a00_0 .net "cout", 0 0, L_0x557cddf10b30;  1 drivers
v0x557cdd7f4950_0 .net "h_1_out", 0 0, L_0x557cddf10330;  1 drivers
S_0x557cdd3cd330 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3aea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf10330 .functor XOR 1, L_0x557cddf10ba0, L_0x557cddf10cd0, C4<0>, C4<0>;
L_0x557cddf103e0 .functor AND 1, L_0x557cddf10ba0, L_0x557cddf10cd0, C4<1>, C4<1>;
v0x557cdd7f71c0_0 .net "S", 0 0, L_0x557cddf10330;  alias, 1 drivers
v0x557cdd7f7ae0_0 .net "a", 0 0, L_0x557cddf10ba0;  alias, 1 drivers
v0x557cdd7e57d0_0 .net "b", 0 0, L_0x557cddf10cd0;  alias, 1 drivers
v0x557cdd7e5fb0_0 .net "cout", 0 0, L_0x557cddf103e0;  alias, 1 drivers
S_0x557cdd3bfe20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3aea80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf10920 .functor XOR 1, L_0x557cddf10330, L_0x557cddf107c0, C4<0>, C4<0>;
L_0x557cddf10a70 .functor AND 1, L_0x557cddf10330, L_0x557cddf107c0, C4<1>, C4<1>;
v0x557cdd7e6d70_0 .net "S", 0 0, L_0x557cddf10920;  alias, 1 drivers
v0x557cdd7e7f20_0 .net "a", 0 0, L_0x557cddf10330;  alias, 1 drivers
v0x557cdd7e8840_0 .net "b", 0 0, L_0x557cddf107c0;  alias, 1 drivers
v0x557cdd7ea790_0 .net "cout", 0 0, L_0x557cddf10a70;  alias, 1 drivers
S_0x557cdd3c6640 .scope generate, "genblk1[16]" "genblk1[16]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd562d90 .param/l "i" 0 3 39, +C4<010000>;
S_0x557cdd3be710 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3c6640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf11260 .functor OR 1, L_0x557cddf10fe0, L_0x557cddf111a0, C4<0>, C4<0>;
v0x557cdd7fce50_0 .net "S", 0 0, L_0x557cddf11050;  1 drivers
v0x557cdd7fe000_0 .net "a", 0 0, L_0x557cddf112d0;  1 drivers
v0x557cdd7fe920_0 .net "b", 0 0, L_0x557cddf10e00;  1 drivers
v0x557cdd800870_0 .net "c_1", 0 0, L_0x557cddf10fe0;  1 drivers
v0x557cdd801190_0 .net "c_2", 0 0, L_0x557cddf111a0;  1 drivers
v0x557cdd8030e0_0 .net "cin", 0 0, L_0x557cddf11580;  1 drivers
v0x557cdd803a00_0 .net "cout", 0 0, L_0x557cddf11260;  1 drivers
v0x557cdd805950_0 .net "h_1_out", 0 0, L_0x557cddf10f70;  1 drivers
S_0x557cdd3b1180 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3be710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf10f70 .functor XOR 1, L_0x557cddf112d0, L_0x557cddf10e00, C4<0>, C4<0>;
L_0x557cddf10fe0 .functor AND 1, L_0x557cddf112d0, L_0x557cddf10e00, C4<1>, C4<1>;
v0x557cdd7e6f60_0 .net "S", 0 0, L_0x557cddf10f70;  alias, 1 drivers
v0x557cdd7f8910_0 .net "a", 0 0, L_0x557cddf112d0;  alias, 1 drivers
v0x557cdd7f8f40_0 .net "b", 0 0, L_0x557cddf10e00;  alias, 1 drivers
v0x557cdd80d2a0_0 .net "cout", 0 0, L_0x557cddf10fe0;  alias, 1 drivers
S_0x557cdd3b7a20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3be710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf11050 .functor XOR 1, L_0x557cddf10f70, L_0x557cddf11580, C4<0>, C4<0>;
L_0x557cddf111a0 .functor AND 1, L_0x557cddf10f70, L_0x557cddf11580, C4<1>, C4<1>;
v0x557cdd80dbc0_0 .net "S", 0 0, L_0x557cddf11050;  alias, 1 drivers
v0x557cdd7fa520_0 .net "a", 0 0, L_0x557cddf10f70;  alias, 1 drivers
v0x557cdd7fb6d0_0 .net "b", 0 0, L_0x557cddf11580;  alias, 1 drivers
v0x557cdd7fbff0_0 .net "cout", 0 0, L_0x557cddf111a0;  alias, 1 drivers
S_0x557cdd375dc0 .scope generate, "genblk1[17]" "genblk1[17]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd5c4480 .param/l "i" 0 3 39, +C4<010001>;
S_0x557cdd365ab0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd375dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf11b50 .functor OR 1, L_0x557cddf11400, L_0x557cddf11ae0, C4<0>, C4<0>;
v0x557cdd7f9180_0 .net "S", 0 0, L_0x557cddf11490;  1 drivers
v0x557cdd8232b0_0 .net "a", 0 0, L_0x557cddf11bc0;  1 drivers
v0x557cdd823bd0_0 .net "b", 0 0, L_0x557cddf11cf0;  1 drivers
v0x557cdd8116e0_0 .net "c_1", 0 0, L_0x557cddf11400;  1 drivers
v0x557cdd812000_0 .net "c_2", 0 0, L_0x557cddf11ae0;  1 drivers
v0x557cdd812e60_0 .net "cin", 0 0, L_0x557cddf118c0;  1 drivers
v0x557cdd814010_0 .net "cout", 0 0, L_0x557cddf11b50;  1 drivers
v0x557cdd814930_0 .net "h_1_out", 0 0, L_0x557cddece510;  1 drivers
S_0x557cdd3652f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd365ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddece510 .functor XOR 1, L_0x557cddf11bc0, L_0x557cddf11cf0, C4<0>, C4<0>;
L_0x557cddf11400 .functor AND 1, L_0x557cddf11bc0, L_0x557cddf11cf0, C4<1>, C4<1>;
v0x557cdd806270_0 .net "S", 0 0, L_0x557cddece510;  alias, 1 drivers
v0x557cdd8081c0_0 .net "a", 0 0, L_0x557cddf11bc0;  alias, 1 drivers
v0x557cdd808ae0_0 .net "b", 0 0, L_0x557cddf11cf0;  alias, 1 drivers
v0x557cdd80aa30_0 .net "cout", 0 0, L_0x557cddf11400;  alias, 1 drivers
S_0x557cdd383b10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd365ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf11490 .functor XOR 1, L_0x557cddece510, L_0x557cddf118c0, C4<0>, C4<0>;
L_0x557cddf11ae0 .functor AND 1, L_0x557cddece510, L_0x557cddf118c0, C4<1>, C4<1>;
v0x557cdd80b350_0 .net "S", 0 0, L_0x557cddf11490;  alias, 1 drivers
v0x557cdd7fd040_0 .net "a", 0 0, L_0x557cddece510;  alias, 1 drivers
v0x557cdd80ed50_0 .net "b", 0 0, L_0x557cddf118c0;  alias, 1 drivers
v0x557cdd80f0f0_0 .net "cout", 0 0, L_0x557cddf11ae0;  alias, 1 drivers
S_0x557cdd376600 .scope generate, "genblk1[18]" "genblk1[18]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd5abc60 .param/l "i" 0 3 39, +C4<010010>;
S_0x557cdd37ce20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd376600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf12260 .functor OR 1, L_0x557cddf12030, L_0x557cddf121a0, C4<0>, C4<0>;
v0x557cdd820a40_0 .net "S", 0 0, L_0x557cddf120a0;  1 drivers
v0x557cdd821360_0 .net "a", 0 0, L_0x557cddf122d0;  1 drivers
v0x557cdd813050_0 .net "b", 0 0, L_0x557cddf125b0;  1 drivers
v0x557cdd824970_0 .net "c_1", 0 0, L_0x557cddf12030;  1 drivers
v0x557cdd824fa0_0 .net "c_2", 0 0, L_0x557cddf121a0;  1 drivers
v0x557cdd839300_0 .net "cin", 0 0, L_0x557cddf126e0;  1 drivers
v0x557cdd839c20_0 .net "cout", 0 0, L_0x557cddf12260;  1 drivers
v0x557cdd826580_0 .net "h_1_out", 0 0, L_0x557cddf11fc0;  1 drivers
S_0x557cdd374ef0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd37ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf11fc0 .functor XOR 1, L_0x557cddf122d0, L_0x557cddf125b0, C4<0>, C4<0>;
L_0x557cddf12030 .functor AND 1, L_0x557cddf122d0, L_0x557cddf125b0, C4<1>, C4<1>;
v0x557cdd816880_0 .net "S", 0 0, L_0x557cddf11fc0;  alias, 1 drivers
v0x557cdd8171a0_0 .net "a", 0 0, L_0x557cddf122d0;  alias, 1 drivers
v0x557cdd8190f0_0 .net "b", 0 0, L_0x557cddf125b0;  alias, 1 drivers
v0x557cdd819a10_0 .net "cout", 0 0, L_0x557cddf12030;  alias, 1 drivers
S_0x557cdd367960 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd37ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf120a0 .functor XOR 1, L_0x557cddf11fc0, L_0x557cddf126e0, C4<0>, C4<0>;
L_0x557cddf121a0 .functor AND 1, L_0x557cddf11fc0, L_0x557cddf126e0, C4<1>, C4<1>;
v0x557cdd81b960_0 .net "S", 0 0, L_0x557cddf120a0;  alias, 1 drivers
v0x557cdd81c280_0 .net "a", 0 0, L_0x557cddf11fc0;  alias, 1 drivers
v0x557cdd81e1d0_0 .net "b", 0 0, L_0x557cddf126e0;  alias, 1 drivers
v0x557cdd81eaf0_0 .net "cout", 0 0, L_0x557cddf121a0;  alias, 1 drivers
S_0x557cdd36e200 .scope generate, "genblk1[19]" "genblk1[19]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd85f220 .param/l "i" 0 3 39, +C4<010011>;
S_0x557cdd348ea0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd36e200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf12cc0 .functor OR 1, L_0x557cddf12a40, L_0x557cddf12c00, C4<0>, C4<0>;
v0x557cdd82fa60_0 .net "S", 0 0, L_0x557cddf12ab0;  1 drivers
v0x557cdd8319b0_0 .net "a", 0 0, L_0x557cddf12d30;  1 drivers
v0x557cdd8322d0_0 .net "b", 0 0, L_0x557cddf12e60;  1 drivers
v0x557cdd834220_0 .net "c_1", 0 0, L_0x557cddf12a40;  1 drivers
v0x557cdd834b40_0 .net "c_2", 0 0, L_0x557cddf12c00;  1 drivers
v0x557cdd836a90_0 .net "cin", 0 0, L_0x557cddf13160;  1 drivers
v0x557cdd8373b0_0 .net "cout", 0 0, L_0x557cddf12cc0;  1 drivers
v0x557cdd8290a0_0 .net "h_1_out", 0 0, L_0x557cddf129d0;  1 drivers
S_0x557cdd338b00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd348ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf129d0 .functor XOR 1, L_0x557cddf12d30, L_0x557cddf12e60, C4<0>, C4<0>;
L_0x557cddf12a40 .functor AND 1, L_0x557cddf12d30, L_0x557cddf12e60, C4<1>, C4<1>;
v0x557cdd827730_0 .net "S", 0 0, L_0x557cddf129d0;  alias, 1 drivers
v0x557cdd828050_0 .net "a", 0 0, L_0x557cddf12d30;  alias, 1 drivers
v0x557cdd828eb0_0 .net "b", 0 0, L_0x557cddf12e60;  alias, 1 drivers
v0x557cdd82a060_0 .net "cout", 0 0, L_0x557cddf12a40;  alias, 1 drivers
S_0x557cdd338340 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd348ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf12ab0 .functor XOR 1, L_0x557cddf129d0, L_0x557cddf13160, C4<0>, C4<0>;
L_0x557cddf12c00 .functor AND 1, L_0x557cddf129d0, L_0x557cddf13160, C4<1>, C4<1>;
v0x557cdd82a980_0 .net "S", 0 0, L_0x557cddf12ab0;  alias, 1 drivers
v0x557cdd82c8d0_0 .net "a", 0 0, L_0x557cddf129d0;  alias, 1 drivers
v0x557cdd82d1f0_0 .net "b", 0 0, L_0x557cddf13160;  alias, 1 drivers
v0x557cdd82f140_0 .net "cout", 0 0, L_0x557cddf12c00;  alias, 1 drivers
S_0x557cdd356bf0 .scope generate, "genblk1[20]" "genblk1[20]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd84ff80 .param/l "i" 0 3 39, +C4<010100>;
S_0x557cdd3496e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd356bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf13580 .functor OR 1, L_0x557cddf13300, L_0x557cddf134c0, C4<0>, C4<0>;
v0x557cdd6ce4c0_0 .net "S", 0 0, L_0x557cddf13370;  1 drivers
v0x557cdd6cede0_0 .net "a", 0 0, L_0x557cddf135f0;  1 drivers
v0x557cdd6d0d30_0 .net "b", 0 0, L_0x557cddf13900;  1 drivers
v0x557cdd6d1650_0 .net "c_1", 0 0, L_0x557cddf13300;  1 drivers
v0x557cdd6d4cf0_0 .net "c_2", 0 0, L_0x557cddf134c0;  1 drivers
v0x557cdd6cd500_0 .net "cin", 0 0, L_0x557cddf13a30;  1 drivers
v0x557cdd6dfa90_0 .net "cout", 0 0, L_0x557cddf13580;  1 drivers
v0x557cdd6e03b0_0 .net "h_1_out", 0 0, L_0x557cddf13290;  1 drivers
S_0x557cdd34ff00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3496e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf13290 .functor XOR 1, L_0x557cddf135f0, L_0x557cddf13900, C4<0>, C4<0>;
L_0x557cddf13300 .functor AND 1, L_0x557cddf135f0, L_0x557cddf13900, C4<1>, C4<1>;
v0x557cdd83adb0_0 .net "S", 0 0, L_0x557cddf13290;  alias, 1 drivers
v0x557cdd83b150_0 .net "a", 0 0, L_0x557cddf135f0;  alias, 1 drivers
v0x557cdd8251e0_0 .net "b", 0 0, L_0x557cddf13900;  alias, 1 drivers
v0x557cdd6d35a0_0 .net "cout", 0 0, L_0x557cddf13300;  alias, 1 drivers
S_0x557cdd347fd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3496e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf13370 .functor XOR 1, L_0x557cddf13290, L_0x557cddf13a30, C4<0>, C4<0>;
L_0x557cddf134c0 .functor AND 1, L_0x557cddf13290, L_0x557cddf13a30, C4<1>, C4<1>;
v0x557cdd6d3ec0_0 .net "S", 0 0, L_0x557cddf13370;  alias, 1 drivers
v0x557cdd6cbc30_0 .net "a", 0 0, L_0x557cddf13290;  alias, 1 drivers
v0x557cdd6cc4b0_0 .net "b", 0 0, L_0x557cddf13a30;  alias, 1 drivers
v0x557cdd6cd310_0 .net "cout", 0 0, L_0x557cddf134c0;  alias, 1 drivers
S_0x557cdd33aa40 .scope generate, "genblk1[21]" "genblk1[21]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd840ce0 .param/l "i" 0 3 39, +C4<010101>;
S_0x557cdd3412e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd33aa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf14040 .functor OR 1, L_0x557cddf13dc0, L_0x557cddf13f80, C4<0>, C4<0>;
v0x557cdd6d99f0_0 .net "S", 0 0, L_0x557cddf13e30;  1 drivers
v0x557cdd6eb3a0_0 .net "a", 0 0, L_0x557cddf140b0;  1 drivers
v0x557cdd6ebcc0_0 .net "b", 0 0, L_0x557cddf141e0;  1 drivers
v0x557cdd6e3990_0 .net "c_1", 0 0, L_0x557cddf13dc0;  1 drivers
v0x557cdd6e42b0_0 .net "c_2", 0 0, L_0x557cddf13f80;  1 drivers
v0x557cdd6e5110_0 .net "cin", 0 0, L_0x557cddf14510;  1 drivers
v0x557cdd6e62c0_0 .net "cout", 0 0, L_0x557cddf14040;  1 drivers
v0x557cdd6e6be0_0 .net "h_1_out", 0 0, L_0x557cddf13d50;  1 drivers
S_0x557cdd3ab980 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3412e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf13d50 .functor XOR 1, L_0x557cddf140b0, L_0x557cddf141e0, C4<0>, C4<0>;
L_0x557cddf13dc0 .functor AND 1, L_0x557cddf140b0, L_0x557cddf141e0, C4<1>, C4<1>;
v0x557cdd6d6ef0_0 .net "S", 0 0, L_0x557cddf13d50;  alias, 1 drivers
v0x557cdd6d8080_0 .net "a", 0 0, L_0x557cddf140b0;  alias, 1 drivers
v0x557cdd6d89a0_0 .net "b", 0 0, L_0x557cddf141e0;  alias, 1 drivers
v0x557cdd6d9800_0 .net "cout", 0 0, L_0x557cddf13dc0;  alias, 1 drivers
S_0x557cdd39e470 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3412e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf13e30 .functor XOR 1, L_0x557cddf13d50, L_0x557cddf14510, C4<0>, C4<0>;
L_0x557cddf13f80 .functor AND 1, L_0x557cddf13d50, L_0x557cddf14510, C4<1>, C4<1>;
v0x557cdd6da9b0_0 .net "S", 0 0, L_0x557cddf13e30;  alias, 1 drivers
v0x557cdd6db2d0_0 .net "a", 0 0, L_0x557cddf13d50;  alias, 1 drivers
v0x557cdd6dd220_0 .net "b", 0 0, L_0x557cddf14510;  alias, 1 drivers
v0x557cdd6ddb40_0 .net "cout", 0 0, L_0x557cddf13f80;  alias, 1 drivers
S_0x557cdd3a4c90 .scope generate, "genblk1[22]" "genblk1[22]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd6e6ef0 .param/l "i" 0 3 39, +C4<010110>;
S_0x557cdd39d8a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3a4c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf14930 .functor OR 1, L_0x557cddf146b0, L_0x557cddf14870, C4<0>, C4<0>;
v0x557cdd6f0680_0 .net "S", 0 0, L_0x557cddf14720;  1 drivers
v0x557cdd6f14e0_0 .net "a", 0 0, L_0x557cddf149a0;  1 drivers
v0x557cdd6f2690_0 .net "b", 0 0, L_0x557cddf14ce0;  1 drivers
v0x557cdd6f2fb0_0 .net "c_1", 0 0, L_0x557cddf146b0;  1 drivers
v0x557cdd6f4f00_0 .net "c_2", 0 0, L_0x557cddf14870;  1 drivers
v0x557cdd6f5820_0 .net "cin", 0 0, L_0x557cddf14e10;  1 drivers
v0x557cdd6f16d0_0 .net "cout", 0 0, L_0x557cddf14930;  1 drivers
v0x557cdd8636d0_0 .net "h_1_out", 0 0, L_0x557cddf14640;  1 drivers
S_0x557cdd390730 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd39d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf14640 .functor XOR 1, L_0x557cddf149a0, L_0x557cddf14ce0, C4<0>, C4<0>;
L_0x557cddf146b0 .functor AND 1, L_0x557cddf149a0, L_0x557cddf14ce0, C4<1>, C4<1>;
v0x557cdd6e8b30_0 .net "S", 0 0, L_0x557cddf14640;  alias, 1 drivers
v0x557cdd6e9450_0 .net "a", 0 0, L_0x557cddf149a0;  alias, 1 drivers
v0x557cdd6ec9d0_0 .net "b", 0 0, L_0x557cddf14ce0;  alias, 1 drivers
v0x557cdd6e5300_0 .net "cout", 0 0, L_0x557cddf146b0;  alias, 1 drivers
S_0x557cdd396bb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd39d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf14720 .functor XOR 1, L_0x557cddf14640, L_0x557cddf14e10, C4<0>, C4<0>;
L_0x557cddf14870 .functor AND 1, L_0x557cddf14640, L_0x557cddf14e10, C4<1>, C4<1>;
v0x557cdd6f7770_0 .net "S", 0 0, L_0x557cddf14720;  alias, 1 drivers
v0x557cdd6f8090_0 .net "a", 0 0, L_0x557cddf14640;  alias, 1 drivers
v0x557cdd6eebd0_0 .net "b", 0 0, L_0x557cddf14e10;  alias, 1 drivers
v0x557cdd6efd60_0 .net "cout", 0 0, L_0x557cddf14870;  alias, 1 drivers
S_0x557cdd4093c0 .scope generate, "genblk1[23]" "genblk1[23]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd6cf0f0 .param/l "i" 0 3 39, +C4<010111>;
S_0x557cdd3f2070 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4093c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf15450 .functor OR 1, L_0x557cddf151d0, L_0x557cddf15390, C4<0>, C4<0>;
v0x557cdd843240_0 .net "S", 0 0, L_0x557cddf15240;  1 drivers
v0x557cdd845190_0 .net "a", 0 0, L_0x557cddf154c0;  1 drivers
v0x557cdd845ab0_0 .net "b", 0 0, L_0x557cddf155f0;  1 drivers
v0x557cdd847a00_0 .net "c_1", 0 0, L_0x557cddf151d0;  1 drivers
v0x557cdd848320_0 .net "c_2", 0 0, L_0x557cddf15390;  1 drivers
v0x557cdd84a270_0 .net "cin", 0 0, L_0x557cddf15950;  1 drivers
v0x557cdd84ab90_0 .net "cout", 0 0, L_0x557cddf15450;  1 drivers
v0x557cdd84cae0_0 .net "h_1_out", 0 0, L_0x557cddf15160;  1 drivers
S_0x557cdd3fd850 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3f2070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf15160 .functor XOR 1, L_0x557cddf154c0, L_0x557cddf155f0, C4<0>, C4<0>;
L_0x557cddf151d0 .functor AND 1, L_0x557cddf154c0, L_0x557cddf155f0, C4<1>, C4<1>;
v0x557cdd863ff0_0 .net "S", 0 0, L_0x557cddf15160;  alias, 1 drivers
v0x557cdd83bbe0_0 .net "a", 0 0, L_0x557cddf154c0;  alias, 1 drivers
v0x557cdd83d780_0 .net "b", 0 0, L_0x557cddf155f0;  alias, 1 drivers
v0x557cdd83e0a0_0 .net "cout", 0 0, L_0x557cddf151d0;  alias, 1 drivers
S_0x557cdd3f0ba0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3f2070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf15240 .functor XOR 1, L_0x557cddf15160, L_0x557cddf15950, C4<0>, C4<0>;
L_0x557cddf15390 .functor AND 1, L_0x557cddf15160, L_0x557cddf15950, C4<1>, C4<1>;
v0x557cdd83ef00_0 .net "S", 0 0, L_0x557cddf15240;  alias, 1 drivers
v0x557cdd8400b0_0 .net "a", 0 0, L_0x557cddf15160;  alias, 1 drivers
v0x557cdd8409d0_0 .net "b", 0 0, L_0x557cddf15950;  alias, 1 drivers
v0x557cdd842920_0 .net "cout", 0 0, L_0x557cddf15390;  alias, 1 drivers
S_0x557cdd3d9c90 .scope generate, "genblk1[24]" "genblk1[24]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd82fd70 .param/l "i" 0 3 39, +C4<011000>;
S_0x557cdd3e5030 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3d9c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf15d70 .functor OR 1, L_0x557cddf15af0, L_0x557cddf15cb0, C4<0>, C4<0>;
v0x557cdd8575c0_0 .net "S", 0 0, L_0x557cddf15b60;  1 drivers
v0x557cdd859510_0 .net "a", 0 0, L_0x557cddf15de0;  1 drivers
v0x557cdd859e30_0 .net "b", 0 0, L_0x557cddf16150;  1 drivers
v0x557cdd85bd80_0 .net "c_1", 0 0, L_0x557cddf15af0;  1 drivers
v0x557cdd85c6a0_0 .net "c_2", 0 0, L_0x557cddf15cb0;  1 drivers
v0x557cdd85e5f0_0 .net "cin", 0 0, L_0x557cddf16280;  1 drivers
v0x557cdd85ef10_0 .net "cout", 0 0, L_0x557cddf15d70;  1 drivers
v0x557cdd860e60_0 .net "h_1_out", 0 0, L_0x557cddf15a80;  1 drivers
S_0x557cdd2d7b10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3e5030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf15a80 .functor XOR 1, L_0x557cddf15de0, L_0x557cddf16150, C4<0>, C4<0>;
L_0x557cddf15af0 .functor AND 1, L_0x557cddf15de0, L_0x557cddf16150, C4<1>, C4<1>;
v0x557cdd84d400_0 .net "S", 0 0, L_0x557cddf15a80;  alias, 1 drivers
v0x557cdd84f350_0 .net "a", 0 0, L_0x557cddf15de0;  alias, 1 drivers
v0x557cdd84fc70_0 .net "b", 0 0, L_0x557cddf16150;  alias, 1 drivers
v0x557cdd851bc0_0 .net "cout", 0 0, L_0x557cddf15af0;  alias, 1 drivers
S_0x557cdd2a5860 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3e5030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf15b60 .functor XOR 1, L_0x557cddf15a80, L_0x557cddf16280, C4<0>, C4<0>;
L_0x557cddf15cb0 .functor AND 1, L_0x557cddf15a80, L_0x557cddf16280, C4<1>, C4<1>;
v0x557cdd8524e0_0 .net "S", 0 0, L_0x557cddf15b60;  alias, 1 drivers
v0x557cdd854430_0 .net "a", 0 0, L_0x557cddf15a80;  alias, 1 drivers
v0x557cdd854d50_0 .net "b", 0 0, L_0x557cddf16280;  alias, 1 drivers
v0x557cdd856ca0_0 .net "cout", 0 0, L_0x557cddf15cb0;  alias, 1 drivers
S_0x557cdd2954c0 .scope generate, "genblk1[25]" "genblk1[25]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd81c590 .param/l "i" 0 3 39, +C4<011001>;
S_0x557cdd294d00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2954c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf168f0 .functor OR 1, L_0x557cddf16670, L_0x557cddf16830, C4<0>, C4<0>;
v0x557cdd59ed80_0 .net "S", 0 0, L_0x557cddf166e0;  1 drivers
v0x557cdd59f6a0_0 .net "a", 0 0, L_0x557cddf16960;  1 drivers
v0x557cdd5a15f0_0 .net "b", 0 0, L_0x557cddf16a90;  1 drivers
v0x557cdd5a1f10_0 .net "c_1", 0 0, L_0x557cddf16670;  1 drivers
v0x557cdd59ddc0_0 .net "c_2", 0 0, L_0x557cddf16830;  1 drivers
v0x557cdd5b0110_0 .net "cin", 0 0, L_0x557cddf16e20;  1 drivers
v0x557cdd5b0a30_0 .net "cout", 0 0, L_0x557cddf168f0;  1 drivers
v0x557cdd5a7570_0 .net "h_1_out", 0 0, L_0x557cddf16600;  1 drivers
S_0x557cdd2b35b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd294d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf16600 .functor XOR 1, L_0x557cddf16960, L_0x557cddf16a90, C4<0>, C4<0>;
L_0x557cddf16670 .functor AND 1, L_0x557cddf16960, L_0x557cddf16a90, C4<1>, C4<1>;
v0x557cdd861780_0 .net "S", 0 0, L_0x557cddf16600;  alias, 1 drivers
v0x557cdd865180_0 .net "a", 0 0, L_0x557cddf16960;  alias, 1 drivers
v0x557cdd83f0f0_0 .net "b", 0 0, L_0x557cddf16a90;  alias, 1 drivers
v0x557cdd5a3e60_0 .net "cout", 0 0, L_0x557cddf16670;  alias, 1 drivers
S_0x557cdd2a60a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd294d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf166e0 .functor XOR 1, L_0x557cddf16600, L_0x557cddf16e20, C4<0>, C4<0>;
L_0x557cddf16830 .functor AND 1, L_0x557cddf16600, L_0x557cddf16e20, C4<1>, C4<1>;
v0x557cdd5a4780_0 .net "S", 0 0, L_0x557cddf166e0;  alias, 1 drivers
v0x557cdd59c590_0 .net "a", 0 0, L_0x557cddf16600;  alias, 1 drivers
v0x557cdd59cd70_0 .net "b", 0 0, L_0x557cddf16e20;  alias, 1 drivers
v0x557cdd59dbd0_0 .net "cout", 0 0, L_0x557cddf16830;  alias, 1 drivers
S_0x557cdd2ac8c0 .scope generate, "genblk1[26]" "genblk1[26]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd808df0 .param/l "i" 0 3 39, +C4<011010>;
S_0x557cdd2a4990 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2ac8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf17240 .functor OR 1, L_0x557cddf16fc0, L_0x557cddf17180, C4<0>, C4<0>;
v0x557cdd5bc560_0 .net "S", 0 0, L_0x557cddf17030;  1 drivers
v0x557cdd5bce80_0 .net "a", 0 0, L_0x557cddf172b0;  1 drivers
v0x557cdd5b4b50_0 .net "b", 0 0, L_0x557cddf17650;  1 drivers
v0x557cdd5b5470_0 .net "c_1", 0 0, L_0x557cddf16fc0;  1 drivers
v0x557cdd5b62d0_0 .net "c_2", 0 0, L_0x557cddf17180;  1 drivers
v0x557cdd5b7480_0 .net "cin", 0 0, L_0x557cddf17780;  1 drivers
v0x557cdd5b7da0_0 .net "cout", 0 0, L_0x557cddf17240;  1 drivers
v0x557cdd5b9cf0_0 .net "h_1_out", 0 0, L_0x557cddf16f50;  1 drivers
S_0x557cdd297400 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2a4990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf16f50 .functor XOR 1, L_0x557cddf172b0, L_0x557cddf17650, C4<0>, C4<0>;
L_0x557cddf16fc0 .functor AND 1, L_0x557cddf172b0, L_0x557cddf17650, C4<1>, C4<1>;
v0x557cdd5a8700_0 .net "S", 0 0, L_0x557cddf16f50;  alias, 1 drivers
v0x557cdd5a9020_0 .net "a", 0 0, L_0x557cddf172b0;  alias, 1 drivers
v0x557cdd5a9e80_0 .net "b", 0 0, L_0x557cddf17650;  alias, 1 drivers
v0x557cdd5ab030_0 .net "cout", 0 0, L_0x557cddf16fc0;  alias, 1 drivers
S_0x557cdd29dca0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2a4990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf17030 .functor XOR 1, L_0x557cddf16f50, L_0x557cddf17780, C4<0>, C4<0>;
L_0x557cddf17180 .functor AND 1, L_0x557cddf16f50, L_0x557cddf17780, C4<1>, C4<1>;
v0x557cdd5ab950_0 .net "S", 0 0, L_0x557cddf17030;  alias, 1 drivers
v0x557cdd5ad8a0_0 .net "a", 0 0, L_0x557cddf16f50;  alias, 1 drivers
v0x557cdd5ae1c0_0 .net "b", 0 0, L_0x557cddf17780;  alias, 1 drivers
v0x557cdd5aa070_0 .net "cout", 0 0, L_0x557cddf17180;  alias, 1 drivers
S_0x557cdd25c040 .scope generate, "genblk1[27]" "genblk1[27]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd7f5580 .param/l "i" 0 3 39, +C4<011011>;
S_0x557cdd24bd30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd25c040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf17e20 .functor OR 1, L_0x557cddf17ba0, L_0x557cddf17d60, C4<0>, C4<0>;
v0x557cdd5c26a0_0 .net "S", 0 0, L_0x557cddf17c10;  1 drivers
v0x557cdd5c3850_0 .net "a", 0 0, L_0x557cddf17e90;  1 drivers
v0x557cdd5c4170_0 .net "b", 0 0, L_0x557cddf17fc0;  1 drivers
v0x557cdd5c60c0_0 .net "c_1", 0 0, L_0x557cddf17ba0;  1 drivers
v0x557cdd5c69e0_0 .net "c_2", 0 0, L_0x557cddf17d60;  1 drivers
v0x557cdd5c2890_0 .net "cin", 0 0, L_0x557cddf18380;  1 drivers
v0x557cdd5558c0_0 .net "cout", 0 0, L_0x557cddf17e20;  1 drivers
v0x557cdd5561e0_0 .net "h_1_out", 0 0, L_0x557cddf17b30;  1 drivers
S_0x557cdd24b570 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd24bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf17b30 .functor XOR 1, L_0x557cddf17e90, L_0x557cddf17fc0, C4<0>, C4<0>;
L_0x557cddf17ba0 .functor AND 1, L_0x557cddf17e90, L_0x557cddf17fc0, C4<1>, C4<1>;
v0x557cdd5ba610_0 .net "S", 0 0, L_0x557cddf17b30;  alias, 1 drivers
v0x557cdd5bdb90_0 .net "a", 0 0, L_0x557cddf17e90;  alias, 1 drivers
v0x557cdd5b64c0_0 .net "b", 0 0, L_0x557cddf17fc0;  alias, 1 drivers
v0x557cdd5c8930_0 .net "cout", 0 0, L_0x557cddf17ba0;  alias, 1 drivers
S_0x557cdd269d90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd24bd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf17c10 .functor XOR 1, L_0x557cddf17b30, L_0x557cddf18380, C4<0>, C4<0>;
L_0x557cddf17d60 .functor AND 1, L_0x557cddf17b30, L_0x557cddf18380, C4<1>, C4<1>;
v0x557cdd5c9250_0 .net "S", 0 0, L_0x557cddf17c10;  alias, 1 drivers
v0x557cdd5bfd90_0 .net "a", 0 0, L_0x557cddf17b30;  alias, 1 drivers
v0x557cdd5c0f20_0 .net "b", 0 0, L_0x557cddf18380;  alias, 1 drivers
v0x557cdd5c1840_0 .net "cout", 0 0, L_0x557cddf17d60;  alias, 1 drivers
S_0x557cdd25c880 .scope generate, "genblk1[28]" "genblk1[28]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd7e6220 .param/l "i" 0 3 39, +C4<011100>;
S_0x557cdd2630a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd25c880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf187a0 .functor OR 1, L_0x557cddf18520, L_0x557cddf186e0, C4<0>, C4<0>;
v0x557cdd55ad80_0 .net "S", 0 0, L_0x557cddf18590;  1 drivers
v0x557cdd55bbe0_0 .net "a", 0 0, L_0x557cddf18810;  1 drivers
v0x557cdd55bdd0_0 .net "b", 0 0, L_0x557cddf18be0;  1 drivers
v0x557cdd563880_0 .net "c_1", 0 0, L_0x557cddf18520;  1 drivers
v0x557cdd5641a0_0 .net "c_2", 0 0, L_0x557cddf186e0;  1 drivers
v0x557cdd560f50_0 .net "cin", 0 0, L_0x557cddf18d10;  1 drivers
v0x557cdd561870_0 .net "cout", 0 0, L_0x557cddf187a0;  1 drivers
v0x557cdd5626d0_0 .net "h_1_out", 0 0, L_0x557cddf184b0;  1 drivers
S_0x557cdd25b170 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2630a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf184b0 .functor XOR 1, L_0x557cddf18810, L_0x557cddf18be0, C4<0>, C4<0>;
L_0x557cddf18520 .functor AND 1, L_0x557cddf18810, L_0x557cddf18be0, C4<1>, C4<1>;
v0x557cdd553030_0 .net "S", 0 0, L_0x557cddf184b0;  alias, 1 drivers
v0x557cdd5538b0_0 .net "a", 0 0, L_0x557cddf18810;  alias, 1 drivers
v0x557cdd554710_0 .net "b", 0 0, L_0x557cddf18be0;  alias, 1 drivers
v0x557cdd554900_0 .net "cout", 0 0, L_0x557cddf18520;  alias, 1 drivers
S_0x557cdd24dbe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2630a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf18590 .functor XOR 1, L_0x557cddf184b0, L_0x557cddf18d10, C4<0>, C4<0>;
L_0x557cddf186e0 .functor AND 1, L_0x557cddf184b0, L_0x557cddf18d10, C4<1>, C4<1>;
v0x557cdd55cd90_0 .net "S", 0 0, L_0x557cddf18590;  alias, 1 drivers
v0x557cdd55d6b0_0 .net "a", 0 0, L_0x557cddf184b0;  alias, 1 drivers
v0x557cdd559230_0 .net "b", 0 0, L_0x557cddf18d10;  alias, 1 drivers
v0x557cdd55a460_0 .net "cout", 0 0, L_0x557cddf186e0;  alias, 1 drivers
S_0x557cdd254480 .scope generate, "genblk1[29]" "genblk1[29]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd3ca1d0 .param/l "i" 0 3 39, +C4<011101>;
S_0x557cdd22f120 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd254480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf193e0 .functor OR 1, L_0x557cddf19160, L_0x557cddf19320, C4<0>, C4<0>;
v0x557cdd569eb0_0 .net "S", 0 0, L_0x557cddf191d0;  1 drivers
v0x557cdd5def70_0 .net "a", 0 0, L_0x557cddf19450;  1 drivers
v0x557cdd5df890_0 .net "b", 0 0, L_0x557cddf19580;  1 drivers
v0x557cdd5cb700_0 .net "c_1", 0 0, L_0x557cddf19160;  1 drivers
v0x557cdd5cd3a0_0 .net "c_2", 0 0, L_0x557cddf19320;  1 drivers
v0x557cdd5cdcc0_0 .net "cin", 0 0, L_0x557cddf19970;  1 drivers
v0x557cdd5ceb20_0 .net "cout", 0 0, L_0x557cddf193e0;  1 drivers
v0x557cdd5cfcd0_0 .net "h_1_out", 0 0, L_0x557cddf190f0;  1 drivers
S_0x557cdd21ed80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd22f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf190f0 .functor XOR 1, L_0x557cddf19450, L_0x557cddf19580, C4<0>, C4<0>;
L_0x557cddf19160 .functor AND 1, L_0x557cddf19450, L_0x557cddf19580, C4<1>, C4<1>;
v0x557cdd564eb0_0 .net "S", 0 0, L_0x557cddf190f0;  alias, 1 drivers
v0x557cdd5628c0_0 .net "a", 0 0, L_0x557cddf19450;  alias, 1 drivers
v0x557cdd56ae70_0 .net "b", 0 0, L_0x557cddf19580;  alias, 1 drivers
v0x557cdd56b790_0 .net "cout", 0 0, L_0x557cddf19160;  alias, 1 drivers
S_0x557cdd21e5c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd22f120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf191d0 .functor XOR 1, L_0x557cddf190f0, L_0x557cddf19970, C4<0>, C4<0>;
L_0x557cddf19320 .functor AND 1, L_0x557cddf190f0, L_0x557cddf19970, C4<1>, C4<1>;
v0x557cdd567310_0 .net "S", 0 0, L_0x557cddf191d0;  alias, 1 drivers
v0x557cdd568540_0 .net "a", 0 0, L_0x557cddf190f0;  alias, 1 drivers
v0x557cdd568e60_0 .net "b", 0 0, L_0x557cddf19970;  alias, 1 drivers
v0x557cdd569cc0_0 .net "cout", 0 0, L_0x557cddf19320;  alias, 1 drivers
S_0x557cdd23ce70 .scope generate, "genblk1[30]" "genblk1[30]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd3b3ea0 .param/l "i" 0 3 39, +C4<011110>;
S_0x557cdd22f960 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd23ce70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf19d90 .functor OR 1, L_0x557cddf19b10, L_0x557cddf19cd0, C4<0>, C4<0>;
v0x557cdd5da7b0_0 .net "S", 0 0, L_0x557cddf19b80;  1 drivers
v0x557cdd5dc700_0 .net "a", 0 0, L_0x557cddf19e00;  1 drivers
v0x557cdd5dd020_0 .net "b", 0 0, L_0x557cddf1a610;  1 drivers
v0x557cdd5ced10_0 .net "c_1", 0 0, L_0x557cddf19b10;  1 drivers
v0x557cdd5e0630_0 .net "c_2", 0 0, L_0x557cddf19cd0;  1 drivers
v0x557cdd4ffdb0_0 .net "cin", 0 0, L_0x557cddf1ab50;  1 drivers
v0x557cdd5006d0_0 .net "cout", 0 0, L_0x557cddf19d90;  1 drivers
v0x557cdd4fd480_0 .net "h_1_out", 0 0, L_0x557cddf19aa0;  1 drivers
S_0x557cdd236180 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd22f960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf19aa0 .functor XOR 1, L_0x557cddf19e00, L_0x557cddf1a610, C4<0>, C4<0>;
L_0x557cddf19b10 .functor AND 1, L_0x557cddf19e00, L_0x557cddf1a610, C4<1>, C4<1>;
v0x557cdd5d05f0_0 .net "S", 0 0, L_0x557cddf19aa0;  alias, 1 drivers
v0x557cdd5d2540_0 .net "a", 0 0, L_0x557cddf19e00;  alias, 1 drivers
v0x557cdd5d2e60_0 .net "b", 0 0, L_0x557cddf1a610;  alias, 1 drivers
v0x557cdd5d4db0_0 .net "cout", 0 0, L_0x557cddf19b10;  alias, 1 drivers
S_0x557cdd22e250 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd22f960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf19b80 .functor XOR 1, L_0x557cddf19aa0, L_0x557cddf1ab50, C4<0>, C4<0>;
L_0x557cddf19cd0 .functor AND 1, L_0x557cddf19aa0, L_0x557cddf1ab50, C4<1>, C4<1>;
v0x557cdd5d56d0_0 .net "S", 0 0, L_0x557cddf19b80;  alias, 1 drivers
v0x557cdd5d7620_0 .net "a", 0 0, L_0x557cddf19aa0;  alias, 1 drivers
v0x557cdd5d7f40_0 .net "b", 0 0, L_0x557cddf1ab50;  alias, 1 drivers
v0x557cdd5d9e90_0 .net "cout", 0 0, L_0x557cddf19cd0;  alias, 1 drivers
S_0x557cdd220cc0 .scope generate, "genblk1[31]" "genblk1[31]" 3 39, 3 39 0, S_0x557cdd69d850;
 .timescale 0 0;
P_0x557cdd3781b0 .param/l "i" 0 3 39, +C4<011111>;
S_0x557cdd227560 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd220cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddf1b250 .functor OR 1, L_0x557cddf1afd0, L_0x557cddf1b190, C4<0>, C4<0>;
v0x557cdd5054b0_0 .net "S", 0 0, L_0x557cddf1b040;  1 drivers
v0x557cdd506310_0 .net "a", 0 0, L_0x557cddf1b2c0;  1 drivers
v0x557cdd506500_0 .net "b", 0 0, L_0x557cddf1b3f0;  1 drivers
v0x557cdd50eaf0_0 .net "c_1", 0 0, L_0x557cddf1afd0;  1 drivers
v0x557cdd50f410_0 .net "c_2", 0 0, L_0x557cddf1b190;  1 drivers
v0x557cdd50c1c0_0 .net "cin", 0 0, L_0x557cddf1b810;  1 drivers
v0x557cdd50cae0_0 .net "cout", 0 0, L_0x557cddf1b250;  1 drivers
v0x557cdd50d940_0 .net "h_1_out", 0 0, L_0x557cddf1af60;  1 drivers
S_0x557cdd291c00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd227560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf1af60 .functor XOR 1, L_0x557cddf1b2c0, L_0x557cddf1b3f0, C4<0>, C4<0>;
L_0x557cddf1afd0 .functor AND 1, L_0x557cddf1b2c0, L_0x557cddf1b3f0, C4<1>, C4<1>;
v0x557cdd4fdda0_0 .net "S", 0 0, L_0x557cddf1af60;  alias, 1 drivers
v0x557cdd4fec00_0 .net "a", 0 0, L_0x557cddf1b2c0;  alias, 1 drivers
v0x557cdd501500_0 .net "b", 0 0, L_0x557cddf1b3f0;  alias, 1 drivers
v0x557cdd4fedf0_0 .net "cout", 0 0, L_0x557cddf1afd0;  alias, 1 drivers
S_0x557cdd2846f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd227560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddf1b040 .functor XOR 1, L_0x557cddf1af60, L_0x557cddf1b810, C4<0>, C4<0>;
L_0x557cddf1b190 .functor AND 1, L_0x557cddf1af60, L_0x557cddf1b810, C4<1>, C4<1>;
v0x557cdd5074c0_0 .net "S", 0 0, L_0x557cddf1b040;  alias, 1 drivers
v0x557cdd507de0_0 .net "a", 0 0, L_0x557cddf1af60;  alias, 1 drivers
v0x557cdd503960_0 .net "b", 0 0, L_0x557cddf1b810;  alias, 1 drivers
v0x557cdd504b90_0 .net "cout", 0 0, L_0x557cddf1b190;  alias, 1 drivers
S_0x557cdd28af10 .scope module, "dut1" "karatsuba_8" 3 230, 3 176 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X"
    .port_info 1 /INPUT 8 "Y"
    .port_info 2 /OUTPUT 16 "Z"
L_0x557cddca9520 .functor BUFZ 8, L_0x557cddca8f20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddca9810 .functor BUFZ 8, L_0x557cddca91f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd4f0e0 .functor NOT 1, L_0x557cddd0ee70, C4<0>, C4<0>, C4<0>;
L_0x557cddd4f170 .functor NOT 1, L_0x557cddd13630, C4<0>, C4<0>, C4<0>;
L_0x557cddd4f1e0 .functor XOR 1, L_0x557cddd4f0e0, L_0x557cddd4f170, C4<0>, C4<0>;
L_0x557cddd57d10 .functor BUFZ 8, L_0x557cddcdb320, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd57e20 .functor BUFZ 8, L_0x557cddd0c3f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd57e90 .functor BUFZ 8, L_0x557cddd57ca0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x557cdcf65a80_0 .net "X", 7 0, L_0x557cddca8f20;  alias, 1 drivers
v0x557cdcf65b40_0 .net "Xe", 3 0, L_0x557cddca9480;  1 drivers
v0x557cdcf5c070_0 .net "Xn", 3 0, L_0x557cddca9350;  1 drivers
v0x557cdcf5c110_0 .net "Y", 7 0, L_0x557cddca91f0;  alias, 1 drivers
v0x557cdcf5ba50_0 .net "Ye", 3 0, L_0x557cddca9770;  1 drivers
v0x557cdcf58c80_0 .net "Yn", 3 0, L_0x557cddca9640;  1 drivers
v0x557cdcf58d40_0 .net "Z", 15 0, L_0x557cddd5fd50;  alias, 1 drivers
v0x557cdcf57d80_0 .net *"_s14", 0 0, L_0x557cddd4f0e0;  1 drivers
v0x557cdcf57e40_0 .net *"_s16", 0 0, L_0x557cddd4f170;  1 drivers
v0x557cdcf57400_0 .net *"_s23", 7 0, L_0x557cddd57d10;  1 drivers
v0x557cdcf56f60_0 .net *"_s28", 7 0, L_0x557cddd57e20;  1 drivers
L_0x7f5061442c40 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557cdcf56410_0 .net/2s *"_s31", 3 0, L_0x7f5061442c40;  1 drivers
v0x557cdcf55510_0 .net *"_s36", 7 0, L_0x557cddd57e90;  1 drivers
v0x557cdcf54b90_0 .net *"_s4", 7 0, L_0x557cddca9520;  1 drivers
L_0x7f5061442c88 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557cdcf546f0_0 .net/2s *"_s40", 3 0, L_0x7f5061442c88;  1 drivers
v0x557cdcf53b10_0 .net *"_s9", 7 0, L_0x557cddca9810;  1 drivers
L_0x7f5061441d10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf53760_0 .net "add", 0 0, L_0x7f5061441d10;  1 drivers
v0x557cdcf53800_0 .net "big_z0_z2", 15 0, L_0x557cddd57d80;  1 drivers
v0x557cdcf52c80_0 .net "big_z1", 15 0, L_0x557cddd57f00;  1 drivers
v0x557cdcf52d20_0 .net "cout_z1", 0 0, L_0x557cddd536d0;  1 drivers
v0x557cdcf52440_0 .net "cout_z1_1", 0 0, L_0x557cddd49b90;  1 drivers
v0x557cdcf52040_0 .net "dummy_cout", 0 0, L_0x557cddd60760;  1 drivers
v0x557cdcf520e0_0 .net "signX", 0 0, L_0x557cddd0ee70;  1 drivers
v0x557cdcf5a5f0_0 .net "signY", 0 0, L_0x557cddd13630;  1 drivers
v0x557cdcf59c70_0 .net "sign_z3", 0 0, L_0x557cddd4f1e0;  1 drivers
L_0x7f5061441ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcf59d10_0 .net "sub", 0 0, L_0x7f5061441ba8;  1 drivers
v0x557cdce679a0_0 .net "z0", 7 0, L_0x557cddcdb320;  1 drivers
v0x557cdce67a40_0 .net "z1", 7 0, L_0x557cddd57ca0;  1 drivers
v0x557cdce3e0f0_0 .net "z1_1", 7 0, L_0x557cddd4efb0;  1 drivers
v0x557cdce3e190_0 .net "z2", 7 0, L_0x557cddd0c3f0;  1 drivers
v0x557cdce3dd30_0 .net "z3", 7 0, L_0x557cddd44cc0;  1 drivers
v0x557cdce3ddd0_0 .net "z3_1", 3 0, L_0x557cddd11a80;  1 drivers
v0x557cdce3d8f0_0 .net "z3_2", 3 0, L_0x557cddd15b70;  1 drivers
L_0x557cddca9350 .part L_0x557cddca9520, 4, 4;
L_0x557cddca9480 .part L_0x557cddca9520, 0, 4;
L_0x557cddca9640 .part L_0x557cddca9810, 4, 4;
L_0x557cddca9770 .part L_0x557cddca9810, 0, 4;
L_0x557cddd57d80 .concat8 [ 8 8 0 0], L_0x557cddd57d10, L_0x557cddd57e20;
L_0x557cddd57f00 .concat8 [ 4 8 4 0], L_0x7f5061442c40, L_0x557cddd57e90, L_0x7f5061442c88;
S_0x557cdd283b20 .scope module, "A_1" "adder_subtractor_Nbit" 3 199, 3 48 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd352880 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x7f5061449060 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x557cddd454c0 .functor XOR 8, L_0x7f5061449060, L_0x557cddd0c3f0, C4<00000000>, C4<00000000>;
L_0x557cddd49d10 .functor NOT 1, L_0x557cddd49b90, C4<0>, C4<0>, C4<0>;
L_0x557cddd49da0 .functor AND 1, L_0x7f5061441d10, L_0x557cddd49d10, C4<1>, C4<1>;
L_0x557cddd4a170 .functor NOT 8, L_0x557cddd49f20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd4a1e0 .functor AND 8, L_0x557cddd495a0, L_0x557cddd4a170, C4<11111111>, C4<11111111>;
L_0x557cddd4a2a0 .functor NOT 8, L_0x557cddd495a0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd4eef0 .functor AND 8, L_0x557cddd4e5a0, L_0x557cddd4ee00, C4<11111111>, C4<11111111>;
L_0x557cddd4efb0 .functor OR 8, L_0x557cddd4a1e0, L_0x557cddd4eef0, C4<00000000>, C4<00000000>;
v0x557cdd6332d0_0 .net *"_s0", 7 0, L_0x7f5061449060;  1 drivers
v0x557cdd60ea60_0 .net *"_s10", 7 0, L_0x557cddd4a170;  1 drivers
L_0x7f5061442b20 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdd660170_0 .net/2s *"_s18", 6 0, L_0x7f5061442b20;  1 drivers
L_0x7f5061442b68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd660a90_0 .net/2s *"_s23", 0 0, L_0x7f5061442b68;  1 drivers
v0x557cdd65d840_0 .net *"_s27", 7 0, L_0x557cddd4ee00;  1 drivers
v0x557cdd65e160_0 .net *"_s4", 0 0, L_0x557cddd49d10;  1 drivers
v0x557cdd65efc0_0 .net *"_s8", 7 0, L_0x557cddd49f20;  1 drivers
v0x557cdd6618c0_0 .net "a", 7 0, L_0x557cddcdb320;  alias, 1 drivers
v0x557cdd65f1b0_0 .net "a_or_s", 0 0, L_0x7f5061441d10;  alias, 1 drivers
v0x557cdd667880_0 .net "add_1", 7 0, L_0x557cddd4a360;  1 drivers
v0x557cdd6681a0_0 .net "b", 7 0, L_0x557cddd0c3f0;  alias, 1 drivers
v0x557cdd663d20_0 .net "cout", 0 0, L_0x557cddd49b90;  alias, 1 drivers
v0x557cdd664f50_0 .net "diff_is_negative", 0 0, L_0x557cddd49da0;  1 drivers
v0x557cdd665870_0 .net "dummy_cout", 0 0, L_0x557cddd4eb90;  1 drivers
v0x557cdd6666d0_0 .net "input_b", 7 0, L_0x557cddd454c0;  1 drivers
v0x557cdd6668c0_0 .net "inverted_out", 7 0, L_0x557cddd4a2a0;  1 drivers
v0x557cdd66eeb0_0 .net "n_out", 7 0, L_0x557cddd4eef0;  1 drivers
v0x557cdd66c580_0 .net "negated_out", 7 0, L_0x557cddd4e5a0;  1 drivers
v0x557cdd66cea0_0 .net "out", 7 0, L_0x557cddd4efb0;  alias, 1 drivers
v0x557cdd66dd00_0 .net "p_out", 7 0, L_0x557cddd4a1e0;  1 drivers
v0x557cdd6704e0_0 .net "t_out", 7 0, L_0x557cddd495a0;  1 drivers
LS_0x557cddd49f20_0_0 .concat [ 1 1 1 1], L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0;
LS_0x557cddd49f20_0_4 .concat [ 1 1 1 1], L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0;
L_0x557cddd49f20 .concat [ 4 4 0 0], LS_0x557cddd49f20_0_0, LS_0x557cddd49f20_0_4;
L_0x557cddd4a360 .concat8 [ 1 7 0 0], L_0x7f5061442b68, L_0x7f5061442b20;
L_0x557cddd4ed60 .part L_0x557cddd4a360, 7, 1;
LS_0x557cddd4ee00_0_0 .concat [ 1 1 1 1], L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0;
LS_0x557cddd4ee00_0_4 .concat [ 1 1 1 1], L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0, L_0x557cddd49da0;
L_0x557cddd4ee00 .concat [ 4 4 0 0], LS_0x557cddd4ee00_0_0, LS_0x557cddd4ee00_0_4;
S_0x557cdd2769b0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd283b20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd34c4a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd6a4290_0 .net "S", 7 0, L_0x557cddd495a0;  alias, 1 drivers
v0x557cdd6a7810_0 .net "a", 7 0, L_0x557cddcdb320;  alias, 1 drivers
v0x557cdd6a0140_0 .net "b", 7 0, L_0x557cddd454c0;  alias, 1 drivers
v0x557cdd6b25b0_0 .net "carin", 7 0, L_0x557cddd49710;  1 drivers
v0x557cdd6b2ed0_0 .net "cin", 0 0, L_0x7f5061441d10;  alias, 1 drivers
v0x557cdd6a9a10_0 .net "cout", 0 0, L_0x557cddd49b90;  alias, 1 drivers
L_0x557cddd45a60 .part L_0x557cddcdb320, 1, 1;
L_0x557cddd45bb0 .part L_0x557cddd454c0, 1, 1;
L_0x557cddd45ce0 .part L_0x557cddd49710, 0, 1;
L_0x557cddd46230 .part L_0x557cddcdb320, 2, 1;
L_0x557cddd46360 .part L_0x557cddd454c0, 2, 1;
L_0x557cddd46520 .part L_0x557cddd49710, 1, 1;
L_0x557cddd46a70 .part L_0x557cddcdb320, 3, 1;
L_0x557cddd46cb0 .part L_0x557cddd454c0, 3, 1;
L_0x557cddd46da0 .part L_0x557cddd49710, 2, 1;
L_0x557cddd47310 .part L_0x557cddcdb320, 4, 1;
L_0x557cddd47440 .part L_0x557cddd454c0, 4, 1;
L_0x557cddd47570 .part L_0x557cddd49710, 3, 1;
L_0x557cddd47b40 .part L_0x557cddcdb320, 5, 1;
L_0x557cddd47c70 .part L_0x557cddd454c0, 5, 1;
L_0x557cddd47da0 .part L_0x557cddd49710, 4, 1;
L_0x557cddd482a0 .part L_0x557cddcdb320, 6, 1;
L_0x557cddd48460 .part L_0x557cddd454c0, 6, 1;
L_0x557cddd486a0 .part L_0x557cddd49710, 5, 1;
L_0x557cddd48b90 .part L_0x557cddcdb320, 7, 1;
L_0x557cddd48cc0 .part L_0x557cddd454c0, 7, 1;
L_0x557cddd48740 .part L_0x557cddd49710, 6, 1;
L_0x557cddd49320 .part L_0x557cddcdb320, 0, 1;
L_0x557cddd48df0 .part L_0x557cddd454c0, 0, 1;
LS_0x557cddd495a0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd49070, L_0x557cddd457f0, L_0x557cddd45f30, L_0x557cddd46770;
LS_0x557cddd495a0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd47010, L_0x557cddd478e0, L_0x557cddd47fa0, L_0x557cddd48920;
L_0x557cddd495a0 .concat8 [ 4 4 0 0], LS_0x557cddd495a0_0_0, LS_0x557cddd495a0_0_4;
LS_0x557cddd49710_0_0 .concat8 [ 1 1 1 1], L_0x557cddd49290, L_0x557cddd459d0, L_0x557cddd461a0, L_0x557cddd469e0;
LS_0x557cddd49710_0_4 .concat8 [ 1 1 1 1], L_0x557cddd47280, L_0x557cddd47ab0, L_0x557cddd48210, L_0x557cddd48b00;
L_0x557cddd49710 .concat8 [ 4 4 0 0], LS_0x557cddd49710_0_0, LS_0x557cddd49710_0_4;
L_0x557cddd49b90 .part L_0x557cddd49710, 7, 1;
S_0x557cdd27ce30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd2769b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd49290 .functor OR 1, L_0x557cddd48fe0, L_0x557cddd49200, C4<0>, C4<0>;
v0x557cdd51c540_0 .net "S", 0 0, L_0x557cddd49070;  1 drivers
v0x557cdd51d6f0_0 .net "a", 0 0, L_0x557cddd49320;  1 drivers
v0x557cdd51e010_0 .net "b", 0 0, L_0x557cddd48df0;  1 drivers
v0x557cdd51ff60_0 .net "c_1", 0 0, L_0x557cddd48fe0;  1 drivers
v0x557cdd520880_0 .net "c_2", 0 0, L_0x557cddd49200;  1 drivers
v0x557cdd523f20_0 .net "cin", 0 0, L_0x7f5061441d10;  alias, 1 drivers
v0x557cdd51c730_0 .net "cout", 0 0, L_0x557cddd49290;  1 drivers
v0x557cdd4f61d0_0 .net "h_1_out", 0 0, L_0x557cddd48f30;  1 drivers
S_0x557cdd2ef640 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd27ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd48f30 .functor XOR 1, L_0x557cddd49320, L_0x557cddd48df0, C4<0>, C4<0>;
L_0x557cddd48fe0 .functor AND 1, L_0x557cddd49320, L_0x557cddd48df0, C4<1>, C4<1>;
v0x557cdd5140d0_0 .net "S", 0 0, L_0x557cddd48f30;  alias, 1 drivers
v0x557cdd514f30_0 .net "a", 0 0, L_0x557cddd49320;  alias, 1 drivers
v0x557cdd515120_0 .net "b", 0 0, L_0x557cddd48df0;  alias, 1 drivers
v0x557cdd5227d0_0 .net "cout", 0 0, L_0x557cddd48fe0;  alias, 1 drivers
S_0x557cdd2d82f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd27ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd49070 .functor XOR 1, L_0x557cddd48f30, L_0x7f5061441d10, C4<0>, C4<0>;
L_0x557cddd49200 .functor AND 1, L_0x557cddd48f30, L_0x7f5061441d10, C4<1>, C4<1>;
v0x557cdd5230f0_0 .net "S", 0 0, L_0x557cddd49070;  alias, 1 drivers
v0x557cdd518fd0_0 .net "a", 0 0, L_0x557cddd48f30;  alias, 1 drivers
v0x557cdd51adc0_0 .net "b", 0 0, L_0x7f5061441d10;  alias, 1 drivers
v0x557cdd51b6e0_0 .net "cout", 0 0, L_0x557cddd49200;  alias, 1 drivers
S_0x557cdd2e3ad0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd2769b0;
 .timescale 0 0;
P_0x557cdd418f60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd2d6e20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2e3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd459d0 .functor OR 1, L_0x557cddd45710, L_0x557cddd458f0, C4<0>, C4<0>;
v0x557cdd534d00_0 .net "S", 0 0, L_0x557cddd457f0;  1 drivers
v0x557cdd530880_0 .net "a", 0 0, L_0x557cddd45a60;  1 drivers
v0x557cdd531ab0_0 .net "b", 0 0, L_0x557cddd45bb0;  1 drivers
v0x557cdd5323d0_0 .net "c_1", 0 0, L_0x557cddd45710;  1 drivers
v0x557cdd533230_0 .net "c_2", 0 0, L_0x557cddd458f0;  1 drivers
v0x557cdd533420_0 .net "cin", 0 0, L_0x557cddd45ce0;  1 drivers
v0x557cdd53ba10_0 .net "cout", 0 0, L_0x557cddd459d0;  1 drivers
v0x557cdd53c330_0 .net "h_1_out", 0 0, L_0x557cddd455c0;  1 drivers
S_0x557cdd2bff10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2d6e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd455c0 .functor XOR 1, L_0x557cddd45a60, L_0x557cddd45bb0, C4<0>, C4<0>;
L_0x557cddd45710 .functor AND 1, L_0x557cddd45a60, L_0x557cddd45bb0, C4<1>, C4<1>;
v0x557cdd52ccd0_0 .net "S", 0 0, L_0x557cddd455c0;  alias, 1 drivers
v0x557cdd52d5f0_0 .net "a", 0 0, L_0x557cddd45a60;  alias, 1 drivers
v0x557cdd52a3a0_0 .net "b", 0 0, L_0x557cddd45bb0;  alias, 1 drivers
v0x557cdd52acc0_0 .net "cout", 0 0, L_0x557cddd45710;  alias, 1 drivers
S_0x557cdd2cb2b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2d6e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd457f0 .functor XOR 1, L_0x557cddd455c0, L_0x557cddd45ce0, C4<0>, C4<0>;
L_0x557cddd458f0 .functor AND 1, L_0x557cddd455c0, L_0x557cddd45ce0, C4<1>, C4<1>;
v0x557cdd52bb20_0 .net "S", 0 0, L_0x557cddd457f0;  alias, 1 drivers
v0x557cdd52e420_0 .net "a", 0 0, L_0x557cddd455c0;  alias, 1 drivers
v0x557cdd52bd10_0 .net "b", 0 0, L_0x557cddd45ce0;  alias, 1 drivers
v0x557cdd5343e0_0 .net "cout", 0 0, L_0x557cddd458f0;  alias, 1 drivers
S_0x557cdd1ede90 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd2769b0;
 .timescale 0 0;
P_0x557cdd3a7610 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd1bbbe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1ede90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd461a0 .functor OR 1, L_0x557cddd45ea0, L_0x557cddd460c0, C4<0>, C4<0>;
v0x557cdd5406d0_0 .net "S", 0 0, L_0x557cddd45f30;  1 drivers
v0x557cdd540ff0_0 .net "a", 0 0, L_0x557cddd46230;  1 drivers
v0x557cdd541e50_0 .net "b", 0 0, L_0x557cddd46360;  1 drivers
v0x557cdd542040_0 .net "c_1", 0 0, L_0x557cddd45ea0;  1 drivers
v0x557cdd54f6f0_0 .net "c_2", 0 0, L_0x557cddd460c0;  1 drivers
v0x557cdd550010_0 .net "cin", 0 0, L_0x557cddd46520;  1 drivers
v0x557cdd545ef0_0 .net "cout", 0 0, L_0x557cddd461a0;  1 drivers
v0x557cdd547ce0_0 .net "h_1_out", 0 0, L_0x557cddd45e10;  1 drivers
S_0x557cdd1ab840 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1bbbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd45e10 .functor XOR 1, L_0x557cddd46230, L_0x557cddd46360, C4<0>, C4<0>;
L_0x557cddd45ea0 .functor AND 1, L_0x557cddd46230, L_0x557cddd46360, C4<1>, C4<1>;
v0x557cdd5390e0_0 .net "S", 0 0, L_0x557cddd45e10;  alias, 1 drivers
v0x557cdd539a00_0 .net "a", 0 0, L_0x557cddd46230;  alias, 1 drivers
v0x557cdd53a860_0 .net "b", 0 0, L_0x557cddd46360;  alias, 1 drivers
v0x557cdd53d040_0 .net "cout", 0 0, L_0x557cddd45ea0;  alias, 1 drivers
S_0x557cdd1ab080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1bbbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd45f30 .functor XOR 1, L_0x557cddd45e10, L_0x557cddd46520, C4<0>, C4<0>;
L_0x557cddd460c0 .functor AND 1, L_0x557cddd45e10, L_0x557cddd46520, C4<1>, C4<1>;
v0x557cdd53aa50_0 .net "S", 0 0, L_0x557cddd45f30;  alias, 1 drivers
v0x557cdd543000_0 .net "a", 0 0, L_0x557cddd45e10;  alias, 1 drivers
v0x557cdd543920_0 .net "b", 0 0, L_0x557cddd46520;  alias, 1 drivers
v0x557cdd53f4a0_0 .net "cout", 0 0, L_0x557cddd460c0;  alias, 1 drivers
S_0x557cdd1c9930 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd2769b0;
 .timescale 0 0;
P_0x557cdd392060 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd1bc420 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1c9930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd469e0 .functor OR 1, L_0x557cddd466e0, L_0x557cddd46900, C4<0>, C4<0>;
v0x557cdd524de0_0 .net "S", 0 0, L_0x557cddd46770;  1 drivers
v0x557cdd5764f0_0 .net "a", 0 0, L_0x557cddd46a70;  1 drivers
v0x557cdd576e10_0 .net "b", 0 0, L_0x557cddd46cb0;  1 drivers
v0x557cdd573bc0_0 .net "c_1", 0 0, L_0x557cddd466e0;  1 drivers
v0x557cdd5744e0_0 .net "c_2", 0 0, L_0x557cddd46900;  1 drivers
v0x557cdd575340_0 .net "cin", 0 0, L_0x557cddd46da0;  1 drivers
v0x557cdd577c40_0 .net "cout", 0 0, L_0x557cddd469e0;  1 drivers
v0x557cdd575530_0 .net "h_1_out", 0 0, L_0x557cddd46650;  1 drivers
S_0x557cdd1c2c40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1bc420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd46650 .functor XOR 1, L_0x557cddd46a70, L_0x557cddd46cb0, C4<0>, C4<0>;
L_0x557cddd466e0 .functor AND 1, L_0x557cddd46a70, L_0x557cddd46cb0, C4<1>, C4<1>;
v0x557cdd548600_0 .net "S", 0 0, L_0x557cddd46650;  alias, 1 drivers
v0x557cdd549460_0 .net "a", 0 0, L_0x557cddd46a70;  alias, 1 drivers
v0x557cdd54a610_0 .net "b", 0 0, L_0x557cddd46cb0;  alias, 1 drivers
v0x557cdd54af30_0 .net "cout", 0 0, L_0x557cddd466e0;  alias, 1 drivers
S_0x557cdd1bad10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1bc420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd46770 .functor XOR 1, L_0x557cddd46650, L_0x557cddd46da0, C4<0>, C4<0>;
L_0x557cddd46900 .functor AND 1, L_0x557cddd46650, L_0x557cddd46da0, C4<1>, C4<1>;
v0x557cdd54ce80_0 .net "S", 0 0, L_0x557cddd46770;  alias, 1 drivers
v0x557cdd54d7a0_0 .net "a", 0 0, L_0x557cddd46650;  alias, 1 drivers
v0x557cdd550e40_0 .net "b", 0 0, L_0x557cddd46da0;  alias, 1 drivers
v0x557cdd549650_0 .net "cout", 0 0, L_0x557cddd46900;  alias, 1 drivers
S_0x557cdd1ad780 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd2769b0;
 .timescale 0 0;
P_0x557cdd3f3c20 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd1b4020 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1ad780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd47280 .functor OR 1, L_0x557cddd46f80, L_0x557cddd471a0, C4<0>, C4<0>;
v0x557cdd585b50_0 .net "S", 0 0, L_0x557cddd47010;  1 drivers
v0x557cdd582900_0 .net "a", 0 0, L_0x557cddd47310;  1 drivers
v0x557cdd583220_0 .net "b", 0 0, L_0x557cddd47440;  1 drivers
v0x557cdd584080_0 .net "c_1", 0 0, L_0x557cddd46f80;  1 drivers
v0x557cdd586860_0 .net "c_2", 0 0, L_0x557cddd471a0;  1 drivers
v0x557cdd584270_0 .net "cin", 0 0, L_0x557cddd47570;  1 drivers
v0x557cdd58c820_0 .net "cout", 0 0, L_0x557cddd47280;  1 drivers
v0x557cdd58d140_0 .net "h_1_out", 0 0, L_0x557cddd46ed0;  1 drivers
S_0x557cdd1723c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1b4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd46ed0 .functor XOR 1, L_0x557cddd47310, L_0x557cddd47440, C4<0>, C4<0>;
L_0x557cddd46f80 .functor AND 1, L_0x557cddd47310, L_0x557cddd47440, C4<1>, C4<1>;
v0x557cdd57dc00_0 .net "S", 0 0, L_0x557cddd46ed0;  alias, 1 drivers
v0x557cdd57e520_0 .net "a", 0 0, L_0x557cddd47310;  alias, 1 drivers
v0x557cdd57a0a0_0 .net "b", 0 0, L_0x557cddd47440;  alias, 1 drivers
v0x557cdd57b2d0_0 .net "cout", 0 0, L_0x557cddd46f80;  alias, 1 drivers
S_0x557cdd1620b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1b4020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd47010 .functor XOR 1, L_0x557cddd46ed0, L_0x557cddd47570, C4<0>, C4<0>;
L_0x557cddd471a0 .functor AND 1, L_0x557cddd46ed0, L_0x557cddd47570, C4<1>, C4<1>;
v0x557cdd57bbf0_0 .net "S", 0 0, L_0x557cddd47010;  alias, 1 drivers
v0x557cdd57ca50_0 .net "a", 0 0, L_0x557cddd46ed0;  alias, 1 drivers
v0x557cdd57cc40_0 .net "b", 0 0, L_0x557cddd47570;  alias, 1 drivers
v0x557cdd585230_0 .net "cout", 0 0, L_0x557cddd471a0;  alias, 1 drivers
S_0x557cdd1618f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd2769b0;
 .timescale 0 0;
P_0x557cdd3db520 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd180110 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1618f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd47ab0 .functor OR 1, L_0x557cddd47850, L_0x557cddd47a20, C4<0>, C4<0>;
v0x557cdd591500_0 .net "S", 0 0, L_0x557cddd478e0;  1 drivers
v0x557cdd591e20_0 .net "a", 0 0, L_0x557cddd47b40;  1 drivers
v0x557cdd592c80_0 .net "b", 0 0, L_0x557cddd47c70;  1 drivers
v0x557cdd593e30_0 .net "c_1", 0 0, L_0x557cddd47850;  1 drivers
v0x557cdd594750_0 .net "c_2", 0 0, L_0x557cddd47a20;  1 drivers
v0x557cdd5966a0_0 .net "cin", 0 0, L_0x557cddd47da0;  1 drivers
v0x557cdd596fc0_0 .net "cout", 0 0, L_0x557cddd47ab0;  1 drivers
v0x557cdd59a660_0 .net "h_1_out", 0 0, L_0x557cddd477a0;  1 drivers
S_0x557cdd172c00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd180110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd477a0 .functor XOR 1, L_0x557cddd47b40, L_0x557cddd47c70, C4<0>, C4<0>;
L_0x557cddd47850 .functor AND 1, L_0x557cddd47b40, L_0x557cddd47c70, C4<1>, C4<1>;
v0x557cdd588cc0_0 .net "S", 0 0, L_0x557cddd477a0;  alias, 1 drivers
v0x557cdd589ef0_0 .net "a", 0 0, L_0x557cddd47b40;  alias, 1 drivers
v0x557cdd58a810_0 .net "b", 0 0, L_0x557cddd47c70;  alias, 1 drivers
v0x557cdd58b670_0 .net "cout", 0 0, L_0x557cddd47850;  alias, 1 drivers
S_0x557cdd179420 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd180110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd478e0 .functor XOR 1, L_0x557cddd477a0, L_0x557cddd47da0, C4<0>, C4<0>;
L_0x557cddd47a20 .functor AND 1, L_0x557cddd477a0, L_0x557cddd47da0, C4<1>, C4<1>;
v0x557cdd58b860_0 .net "S", 0 0, L_0x557cddd478e0;  alias, 1 drivers
v0x557cdd598f10_0 .net "a", 0 0, L_0x557cddd477a0;  alias, 1 drivers
v0x557cdd599830_0 .net "b", 0 0, L_0x557cddd47da0;  alias, 1 drivers
v0x557cdd58f710_0 .net "cout", 0 0, L_0x557cddd47a20;  alias, 1 drivers
S_0x557cdd1714f0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd2769b0;
 .timescale 0 0;
P_0x557cdd2a7c50 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd163f60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1714f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd48210 .functor OR 1, L_0x557cddd47f10, L_0x557cddd48130, C4<0>, C4<0>;
v0x557cdd688a00_0 .net "S", 0 0, L_0x557cddd47fa0;  1 drivers
v0x557cdd689320_0 .net "a", 0 0, L_0x557cddd482a0;  1 drivers
v0x557cdd68b270_0 .net "b", 0 0, L_0x557cddd48460;  1 drivers
v0x557cdd68bb90_0 .net "c_1", 0 0, L_0x557cddd47f10;  1 drivers
v0x557cdd687a40_0 .net "c_2", 0 0, L_0x557cddd48130;  1 drivers
v0x557cdd699d90_0 .net "cin", 0 0, L_0x557cddd486a0;  1 drivers
v0x557cdd69a6b0_0 .net "cout", 0 0, L_0x557cddd48210;  1 drivers
v0x557cdd6911f0_0 .net "h_1_out", 0 0, L_0x557cddd47730;  1 drivers
S_0x557cdd16a800 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd163f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd47730 .functor XOR 1, L_0x557cddd482a0, L_0x557cddd48460, C4<0>, C4<0>;
L_0x557cddd47f10 .functor AND 1, L_0x557cddd482a0, L_0x557cddd48460, C4<1>, C4<1>;
v0x557cdd592e70_0 .net "S", 0 0, L_0x557cddd47730;  alias, 1 drivers
v0x557cdd56e050_0 .net "a", 0 0, L_0x557cddd482a0;  alias, 1 drivers
v0x557cdd551d00_0 .net "b", 0 0, L_0x557cddd48460;  alias, 1 drivers
v0x557cdd68dae0_0 .net "cout", 0 0, L_0x557cddd47f10;  alias, 1 drivers
S_0x557cdd1454a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd163f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd47fa0 .functor XOR 1, L_0x557cddd47730, L_0x557cddd486a0, C4<0>, C4<0>;
L_0x557cddd48130 .functor AND 1, L_0x557cddd47730, L_0x557cddd486a0, C4<1>, C4<1>;
v0x557cdd68e400_0 .net "S", 0 0, L_0x557cddd47fa0;  alias, 1 drivers
v0x557cdd686210_0 .net "a", 0 0, L_0x557cddd47730;  alias, 1 drivers
v0x557cdd6869f0_0 .net "b", 0 0, L_0x557cddd486a0;  alias, 1 drivers
v0x557cdd687850_0 .net "cout", 0 0, L_0x557cddd48130;  alias, 1 drivers
S_0x557cdd135100 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd2769b0;
 .timescale 0 0;
P_0x557cdd2721d0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd134940 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd135100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd48b00 .functor OR 1, L_0x557cddd48890, L_0x557cddd48a20, C4<0>, C4<0>;
v0x557cdd6a61e0_0 .net "S", 0 0, L_0x557cddd48920;  1 drivers
v0x557cdd6a6b00_0 .net "a", 0 0, L_0x557cddd48b90;  1 drivers
v0x557cdd69e7d0_0 .net "b", 0 0, L_0x557cddd48cc0;  1 drivers
v0x557cdd69f0f0_0 .net "c_1", 0 0, L_0x557cddd48890;  1 drivers
v0x557cdd69ff50_0 .net "c_2", 0 0, L_0x557cddd48a20;  1 drivers
v0x557cdd6a1100_0 .net "cin", 0 0, L_0x557cddd48740;  1 drivers
v0x557cdd6a1a20_0 .net "cout", 0 0, L_0x557cddd48b00;  1 drivers
v0x557cdd6a3970_0 .net "h_1_out", 0 0, L_0x557cddd487e0;  1 drivers
S_0x557cdd1531f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd134940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd487e0 .functor XOR 1, L_0x557cddd48b90, L_0x557cddd48cc0, C4<0>, C4<0>;
L_0x557cddd48890 .functor AND 1, L_0x557cddd48b90, L_0x557cddd48cc0, C4<1>, C4<1>;
v0x557cdd692380_0 .net "S", 0 0, L_0x557cddd487e0;  alias, 1 drivers
v0x557cdd692ca0_0 .net "a", 0 0, L_0x557cddd48b90;  alias, 1 drivers
v0x557cdd693b00_0 .net "b", 0 0, L_0x557cddd48cc0;  alias, 1 drivers
v0x557cdd694cb0_0 .net "cout", 0 0, L_0x557cddd48890;  alias, 1 drivers
S_0x557cdd145ce0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd134940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd48920 .functor XOR 1, L_0x557cddd487e0, L_0x557cddd48740, C4<0>, C4<0>;
L_0x557cddd48a20 .functor AND 1, L_0x557cddd487e0, L_0x557cddd48740, C4<1>, C4<1>;
v0x557cdd6955d0_0 .net "S", 0 0, L_0x557cddd48920;  alias, 1 drivers
v0x557cdd697520_0 .net "a", 0 0, L_0x557cddd487e0;  alias, 1 drivers
v0x557cdd697e40_0 .net "b", 0 0, L_0x557cddd48740;  alias, 1 drivers
v0x557cdd693cf0_0 .net "cout", 0 0, L_0x557cddd48a20;  alias, 1 drivers
S_0x557cdd14c500 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd283b20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd256e00 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd6330e0_0 .net "S", 7 0, L_0x557cddd4e5a0;  alias, 1 drivers
v0x557cdd634290_0 .net "a", 7 0, L_0x557cddd4a2a0;  alias, 1 drivers
v0x557cdd634bb0_0 .net "b", 7 0, L_0x557cddd4a360;  alias, 1 drivers
v0x557cdd636b00_0 .net "carin", 7 0, L_0x557cddd4e710;  1 drivers
v0x557cdd637420_0 .net "cin", 0 0, L_0x557cddd4ed60;  1 drivers
v0x557cdd63aac0_0 .net "cout", 0 0, L_0x557cddd4eb90;  alias, 1 drivers
L_0x557cddd4a990 .part L_0x557cddd4a2a0, 1, 1;
L_0x557cddd4aae0 .part L_0x557cddd4a360, 1, 1;
L_0x557cddd4ac10 .part L_0x557cddd4e710, 0, 1;
L_0x557cddd4b160 .part L_0x557cddd4a2a0, 2, 1;
L_0x557cddd4b320 .part L_0x557cddd4a360, 2, 1;
L_0x557cddd4b4e0 .part L_0x557cddd4e710, 1, 1;
L_0x557cddd4b9e0 .part L_0x557cddd4a2a0, 3, 1;
L_0x557cddd4bb10 .part L_0x557cddd4a360, 3, 1;
L_0x557cddd4bc90 .part L_0x557cddd4e710, 2, 1;
L_0x557cddd4c200 .part L_0x557cddd4a2a0, 4, 1;
L_0x557cddd4c330 .part L_0x557cddd4a360, 4, 1;
L_0x557cddd4c460 .part L_0x557cddd4e710, 3, 1;
L_0x557cddd4ca30 .part L_0x557cddd4a2a0, 5, 1;
L_0x557cddd4cb60 .part L_0x557cddd4a360, 5, 1;
L_0x557cddd4cc90 .part L_0x557cddd4e710, 4, 1;
L_0x557cddd4d190 .part L_0x557cddd4a2a0, 6, 1;
L_0x557cddd4d460 .part L_0x557cddd4a360, 6, 1;
L_0x557cddd4d610 .part L_0x557cddd4e710, 5, 1;
L_0x557cddd4db00 .part L_0x557cddd4a2a0, 7, 1;
L_0x557cddd4dc30 .part L_0x557cddd4a360, 7, 1;
L_0x557cddd4d6b0 .part L_0x557cddd4e710, 6, 1;
L_0x557cddd4e320 .part L_0x557cddd4a2a0, 0, 1;
L_0x557cddd4dd60 .part L_0x557cddd4a360, 0, 1;
LS_0x557cddd4e5a0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd4dfe0, L_0x557cddd4a690, L_0x557cddd4ae60, L_0x557cddd4b730;
LS_0x557cddd4e5a0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd4bf00, L_0x557cddd4c7d0, L_0x557cddd4ce90, L_0x557cddd4d890;
L_0x557cddd4e5a0 .concat8 [ 4 4 0 0], LS_0x557cddd4e5a0_0_0, LS_0x557cddd4e5a0_0_4;
LS_0x557cddd4e710_0_0 .concat8 [ 1 1 1 1], L_0x557cddd4e290, L_0x557cddd4a900, L_0x557cddd4b0d0, L_0x557cddd4b950;
LS_0x557cddd4e710_0_4 .concat8 [ 1 1 1 1], L_0x557cddd4c170, L_0x557cddd4c9a0, L_0x557cddd4d100, L_0x557cddd4da70;
L_0x557cddd4e710 .concat8 [ 4 4 0 0], LS_0x557cddd4e710_0_0, LS_0x557cddd4e710_0_4;
L_0x557cddd4eb90 .part L_0x557cddd4e710, 7, 1;
S_0x557cdd1445d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd14c500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4e290 .functor OR 1, L_0x557cddd4df50, L_0x557cddd4e170, C4<0>, C4<0>;
v0x557cdd63f540_0 .net "S", 0 0, L_0x557cddd4dfe0;  1 drivers
v0x557cdd63fe60_0 .net "a", 0 0, L_0x557cddd4e320;  1 drivers
v0x557cdd63ccb0_0 .net "b", 0 0, L_0x557cddd4dd60;  1 drivers
v0x557cdd63d530_0 .net "c_1", 0 0, L_0x557cddd4df50;  1 drivers
v0x557cdd63e390_0 .net "c_2", 0 0, L_0x557cddd4e170;  1 drivers
v0x557cdd63e580_0 .net "cin", 0 0, L_0x557cddd4ed60;  alias, 1 drivers
v0x557cdd646a10_0 .net "cout", 0 0, L_0x557cddd4e290;  1 drivers
v0x557cdd647330_0 .net "h_1_out", 0 0, L_0x557cddd4dea0;  1 drivers
S_0x557cdd137040 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1445d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4dea0 .functor XOR 1, L_0x557cddd4e320, L_0x557cddd4dd60, C4<0>, C4<0>;
L_0x557cddd4df50 .functor AND 1, L_0x557cddd4e320, L_0x557cddd4dd60, C4<1>, C4<1>;
v0x557cdd6aaba0_0 .net "S", 0 0, L_0x557cddd4dea0;  alias, 1 drivers
v0x557cdd6ab4c0_0 .net "a", 0 0, L_0x557cddd4e320;  alias, 1 drivers
v0x557cdd6ac320_0 .net "b", 0 0, L_0x557cddd4dd60;  alias, 1 drivers
v0x557cdd6ad4d0_0 .net "cout", 0 0, L_0x557cddd4df50;  alias, 1 drivers
S_0x557cdd13d8e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1445d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4dfe0 .functor XOR 1, L_0x557cddd4dea0, L_0x557cddd4ed60, C4<0>, C4<0>;
L_0x557cddd4e170 .functor AND 1, L_0x557cddd4dea0, L_0x557cddd4ed60, C4<1>, C4<1>;
v0x557cdd6addf0_0 .net "S", 0 0, L_0x557cddd4dfe0;  alias, 1 drivers
v0x557cdd6afd40_0 .net "a", 0 0, L_0x557cddd4dea0;  alias, 1 drivers
v0x557cdd6b0660_0 .net "b", 0 0, L_0x557cddd4ed60;  alias, 1 drivers
v0x557cdd6ac510_0 .net "cout", 0 0, L_0x557cddd4e170;  alias, 1 drivers
S_0x557cdd1a7f80 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd14c500;
 .timescale 0 0;
P_0x557cdd240110 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd19aa70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1a7f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4a900 .functor OR 1, L_0x557cddd4a5b0, L_0x557cddd4a820, C4<0>, C4<0>;
v0x557cdd64b4f0_0 .net "S", 0 0, L_0x557cddd4a690;  1 drivers
v0x557cdd64c350_0 .net "a", 0 0, L_0x557cddd4a990;  1 drivers
v0x557cdd64eb30_0 .net "b", 0 0, L_0x557cddd4aae0;  1 drivers
v0x557cdd64c540_0 .net "c_1", 0 0, L_0x557cddd4a5b0;  1 drivers
v0x557cdd654af0_0 .net "c_2", 0 0, L_0x557cddd4a820;  1 drivers
v0x557cdd655410_0 .net "cin", 0 0, L_0x557cddd4ac10;  1 drivers
v0x557cdd650f90_0 .net "cout", 0 0, L_0x557cddd4a900;  1 drivers
v0x557cdd6521c0_0 .net "h_1_out", 0 0, L_0x557cddd4a4a0;  1 drivers
S_0x557cdd1a1290 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd19aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4a4a0 .functor XOR 1, L_0x557cddd4a990, L_0x557cddd4aae0, C4<0>, C4<0>;
L_0x557cddd4a5b0 .functor AND 1, L_0x557cddd4a990, L_0x557cddd4aae0, C4<1>, C4<1>;
v0x557cdd642eb0_0 .net "S", 0 0, L_0x557cddd4a4a0;  alias, 1 drivers
v0x557cdd6440e0_0 .net "a", 0 0, L_0x557cddd4a990;  alias, 1 drivers
v0x557cdd644a00_0 .net "b", 0 0, L_0x557cddd4aae0;  alias, 1 drivers
v0x557cdd645860_0 .net "cout", 0 0, L_0x557cddd4a5b0;  alias, 1 drivers
S_0x557cdd199ea0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd19aa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4a690 .functor XOR 1, L_0x557cddd4a4a0, L_0x557cddd4ac10, C4<0>, C4<0>;
L_0x557cddd4a820 .functor AND 1, L_0x557cddd4a4a0, L_0x557cddd4ac10, C4<1>, C4<1>;
v0x557cdd645a50_0 .net "S", 0 0, L_0x557cddd4a690;  alias, 1 drivers
v0x557cdd64d500_0 .net "a", 0 0, L_0x557cddd4a4a0;  alias, 1 drivers
v0x557cdd64de20_0 .net "b", 0 0, L_0x557cddd4ac10;  alias, 1 drivers
v0x557cdd64abd0_0 .net "cout", 0 0, L_0x557cddd4a820;  alias, 1 drivers
S_0x557cdd18cd30 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd14c500;
 .timescale 0 0;
P_0x557cdd22b0f0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd1931b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd18cd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4b0d0 .functor OR 1, L_0x557cddd4add0, L_0x557cddd4aff0, C4<0>, C4<0>;
v0x557cdd6b87a0_0 .net "S", 0 0, L_0x557cddd4ae60;  1 drivers
v0x557cdd6b9950_0 .net "a", 0 0, L_0x557cddd4b160;  1 drivers
v0x557cdd6ba270_0 .net "b", 0 0, L_0x557cddd4b320;  1 drivers
v0x557cdd6bc1c0_0 .net "c_1", 0 0, L_0x557cddd4add0;  1 drivers
v0x557cdd6bcae0_0 .net "c_2", 0 0, L_0x557cddd4aff0;  1 drivers
v0x557cdd6bea30_0 .net "cin", 0 0, L_0x557cddd4b4e0;  1 drivers
v0x557cdd6bf350_0 .net "cout", 0 0, L_0x557cddd4b0d0;  1 drivers
v0x557cdd6c12a0_0 .net "h_1_out", 0 0, L_0x557cddd4ad40;  1 drivers
S_0x557cdd2059c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1931b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4ad40 .functor XOR 1, L_0x557cddd4b160, L_0x557cddd4b320, C4<0>, C4<0>;
L_0x557cddd4add0 .functor AND 1, L_0x557cddd4b160, L_0x557cddd4b320, C4<1>, C4<1>;
v0x557cdd652ae0_0 .net "S", 0 0, L_0x557cddd4ad40;  alias, 1 drivers
v0x557cdd653940_0 .net "a", 0 0, L_0x557cddd4b160;  alias, 1 drivers
v0x557cdd653b30_0 .net "b", 0 0, L_0x557cddd4b320;  alias, 1 drivers
v0x557cdd6c8bf0_0 .net "cout", 0 0, L_0x557cddd4add0;  alias, 1 drivers
S_0x557cdd1ee670 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1931b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4ae60 .functor XOR 1, L_0x557cddd4ad40, L_0x557cddd4b4e0, C4<0>, C4<0>;
L_0x557cddd4aff0 .functor AND 1, L_0x557cddd4ad40, L_0x557cddd4b4e0, C4<1>, C4<1>;
v0x557cdd6c9510_0 .net "S", 0 0, L_0x557cddd4ae60;  alias, 1 drivers
v0x557cdd6b5380_0 .net "a", 0 0, L_0x557cddd4ad40;  alias, 1 drivers
v0x557cdd6b7020_0 .net "b", 0 0, L_0x557cddd4b4e0;  alias, 1 drivers
v0x557cdd6b7940_0 .net "cout", 0 0, L_0x557cddd4aff0;  alias, 1 drivers
S_0x557cdd1f9e50 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd14c500;
 .timescale 0 0;
P_0x557cdd2fa100 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd1ed1a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1f9e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4b950 .functor OR 1, L_0x557cddd4b6a0, L_0x557cddd4b870, C4<0>, C4<0>;
v0x557cdd5ea350_0 .net "S", 0 0, L_0x557cddd4b730;  1 drivers
v0x557cdd5e7100_0 .net "a", 0 0, L_0x557cddd4b9e0;  1 drivers
v0x557cdd5e7a20_0 .net "b", 0 0, L_0x557cddd4bb10;  1 drivers
v0x557cdd5e8880_0 .net "c_1", 0 0, L_0x557cddd4b6a0;  1 drivers
v0x557cdd5eb180_0 .net "c_2", 0 0, L_0x557cddd4b870;  1 drivers
v0x557cdd5e8a70_0 .net "cin", 0 0, L_0x557cddd4bc90;  1 drivers
v0x557cdd5f1140_0 .net "cout", 0 0, L_0x557cddd4b950;  1 drivers
v0x557cdd5f1a60_0 .net "h_1_out", 0 0, L_0x557cddd4b610;  1 drivers
S_0x557cdd1d6290 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1ed1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4b610 .functor XOR 1, L_0x557cddd4b9e0, L_0x557cddd4bb10, C4<0>, C4<0>;
L_0x557cddd4b6a0 .functor AND 1, L_0x557cddd4b9e0, L_0x557cddd4bb10, C4<1>, C4<1>;
v0x557cdd6c1bc0_0 .net "S", 0 0, L_0x557cddd4b610;  alias, 1 drivers
v0x557cdd6c3b10_0 .net "a", 0 0, L_0x557cddd4b9e0;  alias, 1 drivers
v0x557cdd6c4430_0 .net "b", 0 0, L_0x557cddd4bb10;  alias, 1 drivers
v0x557cdd6c6380_0 .net "cout", 0 0, L_0x557cddd4b6a0;  alias, 1 drivers
S_0x557cdd1e1630 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1ed1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4b730 .functor XOR 1, L_0x557cddd4b610, L_0x557cddd4bc90, C4<0>, C4<0>;
L_0x557cddd4b870 .functor AND 1, L_0x557cddd4b610, L_0x557cddd4bc90, C4<1>, C4<1>;
v0x557cdd6c6ca0_0 .net "S", 0 0, L_0x557cddd4b730;  alias, 1 drivers
v0x557cdd6b8990_0 .net "a", 0 0, L_0x557cddd4b610;  alias, 1 drivers
v0x557cdd6ca2b0_0 .net "b", 0 0, L_0x557cddd4bc90;  alias, 1 drivers
v0x557cdd5e9a30_0 .net "cout", 0 0, L_0x557cddd4b870;  alias, 1 drivers
S_0x557cdd334800 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd14c500;
 .timescale 0 0;
P_0x557cdd2874b0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd31d690 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd334800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4c170 .functor OR 1, L_0x557cddd4be70, L_0x557cddd4c090, C4<0>, C4<0>;
v0x557cdd5f6760_0 .net "S", 0 0, L_0x557cddd4bf00;  1 drivers
v0x557cdd5f75c0_0 .net "a", 0 0, L_0x557cddd4c200;  1 drivers
v0x557cdd5f9da0_0 .net "b", 0 0, L_0x557cddd4c330;  1 drivers
v0x557cdd5f77b0_0 .net "c_1", 0 0, L_0x557cddd4be70;  1 drivers
v0x557cdd5ffd60_0 .net "c_2", 0 0, L_0x557cddd4c090;  1 drivers
v0x557cdd600680_0 .net "cin", 0 0, L_0x557cddd4c460;  1 drivers
v0x557cdd5fc200_0 .net "cout", 0 0, L_0x557cddd4c170;  1 drivers
v0x557cdd5fd430_0 .net "h_1_out", 0 0, L_0x557cddd4bdc0;  1 drivers
S_0x557cdd328c90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd31d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4bdc0 .functor XOR 1, L_0x557cddd4c200, L_0x557cddd4c330, C4<0>, C4<0>;
L_0x557cddd4be70 .functor AND 1, L_0x557cddd4c200, L_0x557cddd4c330, C4<1>, C4<1>;
v0x557cdd5ed5e0_0 .net "S", 0 0, L_0x557cddd4bdc0;  alias, 1 drivers
v0x557cdd5ee810_0 .net "a", 0 0, L_0x557cddd4c200;  alias, 1 drivers
v0x557cdd5ef130_0 .net "b", 0 0, L_0x557cddd4c330;  alias, 1 drivers
v0x557cdd5eff90_0 .net "cout", 0 0, L_0x557cddd4be70;  alias, 1 drivers
S_0x557cdd31cb20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd31d690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4bf00 .functor XOR 1, L_0x557cddd4bdc0, L_0x557cddd4c460, C4<0>, C4<0>;
L_0x557cddd4c090 .functor AND 1, L_0x557cddd4bdc0, L_0x557cddd4c460, C4<1>, C4<1>;
v0x557cdd5f0180_0 .net "S", 0 0, L_0x557cddd4bf00;  alias, 1 drivers
v0x557cdd5f8770_0 .net "a", 0 0, L_0x557cddd4bdc0;  alias, 1 drivers
v0x557cdd5f9090_0 .net "b", 0 0, L_0x557cddd4c460;  alias, 1 drivers
v0x557cdd5f5e40_0 .net "cout", 0 0, L_0x557cddd4c090;  alias, 1 drivers
S_0x557cdd305b10 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd14c500;
 .timescale 0 0;
P_0x557cdd2e8ba0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd310fb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd305b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4c9a0 .functor OR 1, L_0x557cddd4c740, L_0x557cddd4c910, C4<0>, C4<0>;
v0x557cdd6061c0_0 .net "S", 0 0, L_0x557cddd4c7d0;  1 drivers
v0x557cdd607370_0 .net "a", 0 0, L_0x557cddd4ca30;  1 drivers
v0x557cdd607c90_0 .net "b", 0 0, L_0x557cddd4cb60;  1 drivers
v0x557cdd609be0_0 .net "c_1", 0 0, L_0x557cddd4c740;  1 drivers
v0x557cdd60a500_0 .net "c_2", 0 0, L_0x557cddd4c910;  1 drivers
v0x557cdd60dba0_0 .net "cin", 0 0, L_0x557cddd4cc90;  1 drivers
v0x557cdd6063b0_0 .net "cout", 0 0, L_0x557cddd4c9a0;  1 drivers
v0x557cdd616950_0 .net "h_1_out", 0 0, L_0x557cddd4c690;  1 drivers
S_0x557cdd475f90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd310fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4c690 .functor XOR 1, L_0x557cddd4ca30, L_0x557cddd4cb60, C4<0>, C4<0>;
L_0x557cddd4c740 .functor AND 1, L_0x557cddd4ca30, L_0x557cddd4cb60, C4<1>, C4<1>;
v0x557cdd5fdd50_0 .net "S", 0 0, L_0x557cddd4c690;  alias, 1 drivers
v0x557cdd5febb0_0 .net "a", 0 0, L_0x557cddd4ca30;  alias, 1 drivers
v0x557cdd5feda0_0 .net "b", 0 0, L_0x557cddd4cb60;  alias, 1 drivers
v0x557cdd60c450_0 .net "cout", 0 0, L_0x557cddd4c740;  alias, 1 drivers
S_0x557cdd44b2a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd310fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4c7d0 .functor XOR 1, L_0x557cddd4c690, L_0x557cddd4cc90, C4<0>, C4<0>;
L_0x557cddd4c910 .functor AND 1, L_0x557cddd4c690, L_0x557cddd4cc90, C4<1>, C4<1>;
v0x557cdd60cd70_0 .net "S", 0 0, L_0x557cddd4c7d0;  alias, 1 drivers
v0x557cdd602c50_0 .net "a", 0 0, L_0x557cddd4c690;  alias, 1 drivers
v0x557cdd604a40_0 .net "b", 0 0, L_0x557cddd4cc90;  alias, 1 drivers
v0x557cdd605360_0 .net "cout", 0 0, L_0x557cddd4c910;  alias, 1 drivers
S_0x557cdd4604f0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd14c500;
 .timescale 0 0;
P_0x557cdd2d0380 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd449f30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4604f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4d100 .functor OR 1, L_0x557cddd4ce00, L_0x557cddd4d020, C4<0>, C4<0>;
v0x557cdd61a500_0 .net "S", 0 0, L_0x557cddd4ce90;  1 drivers
v0x557cdd61b730_0 .net "a", 0 0, L_0x557cddd4d190;  1 drivers
v0x557cdd61c050_0 .net "b", 0 0, L_0x557cddd4d460;  1 drivers
v0x557cdd61ceb0_0 .net "c_1", 0 0, L_0x557cddd4ce00;  1 drivers
v0x557cdd61d0a0_0 .net "c_2", 0 0, L_0x557cddd4d020;  1 drivers
v0x557cdd625690_0 .net "cin", 0 0, L_0x557cddd4d610;  1 drivers
v0x557cdd625fb0_0 .net "cout", 0 0, L_0x557cddd4d100;  1 drivers
v0x557cdd622d60_0 .net "h_1_out", 0 0, L_0x557cddd4c620;  1 drivers
S_0x557cdd41f6b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd449f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4c620 .functor XOR 1, L_0x557cddd4d190, L_0x557cddd4d460, C4<0>, C4<0>;
L_0x557cddd4ce00 .functor AND 1, L_0x557cddd4d190, L_0x557cddd4d460, C4<1>, C4<1>;
v0x557cdd617270_0 .net "S", 0 0, L_0x557cddd4c620;  alias, 1 drivers
v0x557cdd614020_0 .net "a", 0 0, L_0x557cddd4d190;  alias, 1 drivers
v0x557cdd614940_0 .net "b", 0 0, L_0x557cddd4d460;  alias, 1 drivers
v0x557cdd6157a0_0 .net "cout", 0 0, L_0x557cddd4ce00;  alias, 1 drivers
S_0x557cdd434490 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd449f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4ce90 .functor XOR 1, L_0x557cddd4c620, L_0x557cddd4d610, C4<0>, C4<0>;
L_0x557cddd4d020 .functor AND 1, L_0x557cddd4c620, L_0x557cddd4d610, C4<1>, C4<1>;
v0x557cdd6180a0_0 .net "S", 0 0, L_0x557cddd4ce90;  alias, 1 drivers
v0x557cdd615990_0 .net "a", 0 0, L_0x557cddd4c620;  alias, 1 drivers
v0x557cdd61e060_0 .net "b", 0 0, L_0x557cddd4d610;  alias, 1 drivers
v0x557cdd61e980_0 .net "cout", 0 0, L_0x557cddd4d020;  alias, 1 drivers
S_0x557cdd0dc670 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd14c500;
 .timescale 0 0;
P_0x557cdd1cf500 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd0834c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0dc670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4da70 .functor OR 1, L_0x557cddd4d800, L_0x557cddd4d990, C4<0>, C4<0>;
v0x557cdd62ac70_0 .net "S", 0 0, L_0x557cddd4d890;  1 drivers
v0x557cdd62bad0_0 .net "a", 0 0, L_0x557cddd4db00;  1 drivers
v0x557cdd62bcc0_0 .net "b", 0 0, L_0x557cddd4dc30;  1 drivers
v0x557cdd639370_0 .net "c_1", 0 0, L_0x557cddd4d800;  1 drivers
v0x557cdd639c90_0 .net "c_2", 0 0, L_0x557cddd4d990;  1 drivers
v0x557cdd62fb70_0 .net "cin", 0 0, L_0x557cddd4d6b0;  1 drivers
v0x557cdd631960_0 .net "cout", 0 0, L_0x557cddd4da70;  1 drivers
v0x557cdd632280_0 .net "h_1_out", 0 0, L_0x557cddd4d750;  1 drivers
S_0x557cdd051210 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0834c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4d750 .functor XOR 1, L_0x557cddd4db00, L_0x557cddd4dc30, C4<0>, C4<0>;
L_0x557cddd4d800 .functor AND 1, L_0x557cddd4db00, L_0x557cddd4dc30, C4<1>, C4<1>;
v0x557cdd623680_0 .net "S", 0 0, L_0x557cddd4d750;  alias, 1 drivers
v0x557cdd6244e0_0 .net "a", 0 0, L_0x557cddd4db00;  alias, 1 drivers
v0x557cdd626cc0_0 .net "b", 0 0, L_0x557cddd4dc30;  alias, 1 drivers
v0x557cdd6246d0_0 .net "cout", 0 0, L_0x557cddd4d800;  alias, 1 drivers
S_0x557cdd040e70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0834c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4d890 .functor XOR 1, L_0x557cddd4d750, L_0x557cddd4d6b0, C4<0>, C4<0>;
L_0x557cddd4d990 .functor AND 1, L_0x557cddd4d750, L_0x557cddd4d6b0, C4<1>, C4<1>;
v0x557cdd62cc80_0 .net "S", 0 0, L_0x557cddd4d890;  alias, 1 drivers
v0x557cdd62d5a0_0 .net "a", 0 0, L_0x557cddd4d750;  alias, 1 drivers
v0x557cdd629120_0 .net "b", 0 0, L_0x557cddd4d6b0;  alias, 1 drivers
v0x557cdd62a350_0 .net "cout", 0 0, L_0x557cddd4d990;  alias, 1 drivers
S_0x557cdd0406b0 .scope module, "A_2" "adder_subtractor_Nbit" 3 204, 3 48 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1b69a0 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x557cddd4f3e0 .functor XOR 8, L_0x557cddd4f2f0, L_0x557cddd44cc0, C4<00000000>, C4<00000000>;
L_0x557cddd53850 .functor NOT 1, L_0x557cddd536d0, C4<0>, C4<0>, C4<0>;
L_0x557cddd538c0 .functor AND 1, L_0x557cddd4f1e0, L_0x557cddd53850, C4<1>, C4<1>;
L_0x557cddd53c70 .functor NOT 8, L_0x557cddd53b40, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd53ce0 .functor AND 8, L_0x557cddd533b0, L_0x557cddd53c70, C4<11111111>, C4<11111111>;
L_0x557cddd53d50 .functor NOT 8, L_0x557cddd533b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd57c30 .functor AND 8, L_0x557cddd57440, L_0x557cddd57980, C4<11111111>, C4<11111111>;
L_0x557cddd57ca0 .functor OR 8, L_0x557cddd53ce0, L_0x557cddd57c30, C4<00000000>, C4<00000000>;
v0x557cdd73e740_0 .net *"_s0", 7 0, L_0x557cddd4f2f0;  1 drivers
v0x557cdd741390_0 .net *"_s10", 7 0, L_0x557cddd53c70;  1 drivers
L_0x7f5061442bb0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdd73ea50_0 .net/2s *"_s18", 6 0, L_0x7f5061442bb0;  1 drivers
L_0x7f5061442bf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd737110_0 .net/2s *"_s23", 0 0, L_0x7f5061442bf8;  1 drivers
v0x557cdd739b20_0 .net *"_s27", 7 0, L_0x557cddd57980;  1 drivers
v0x557cdd737420_0 .net *"_s4", 0 0, L_0x557cddd53850;  1 drivers
v0x557cdd72fa00_0 .net *"_s8", 7 0, L_0x557cddd53b40;  1 drivers
v0x557cdd732770_0 .net "a", 7 0, L_0x557cddd4efb0;  alias, 1 drivers
v0x557cdd72fd10_0 .net "a_or_s", 0 0, L_0x557cddd4f1e0;  alias, 1 drivers
v0x557cdd72fdb0_0 .net "add_1", 7 0, L_0x557cddd53dc0;  1 drivers
v0x557cdd720420_0 .net "b", 7 0, L_0x557cddd44cc0;  alias, 1 drivers
v0x557cdd725500_0 .net "cout", 0 0, L_0x557cddd536d0;  alias, 1 drivers
v0x557cdd7255a0_0 .net "diff_is_negative", 0 0, L_0x557cddd538c0;  1 drivers
v0x557cdd722c90_0 .net "dummy_cout", 0 0, L_0x557cddd57760;  1 drivers
v0x557cdd722d30_0 .net "input_b", 7 0, L_0x557cddd4f3e0;  1 drivers
v0x557cdd718e10_0 .net "inverted_out", 7 0, L_0x557cddd53d50;  1 drivers
v0x557cdd718eb0_0 .net "n_out", 7 0, L_0x557cddd57c30;  1 drivers
v0x557cdd719120_0 .net "negated_out", 7 0, L_0x557cddd57440;  1 drivers
v0x557cdd711820_0 .net "out", 7 0, L_0x557cddd57ca0;  alias, 1 drivers
v0x557cdd714470_0 .net "p_out", 7 0, L_0x557cddd53ce0;  1 drivers
v0x557cdd711b30_0 .net "t_out", 7 0, L_0x557cddd533b0;  1 drivers
LS_0x557cddd4f2f0_0_0 .concat [ 1 1 1 1], L_0x557cddd4f1e0, L_0x557cddd4f1e0, L_0x557cddd4f1e0, L_0x557cddd4f1e0;
LS_0x557cddd4f2f0_0_4 .concat [ 1 1 1 1], L_0x557cddd4f1e0, L_0x557cddd4f1e0, L_0x557cddd4f1e0, L_0x557cddd4f1e0;
L_0x557cddd4f2f0 .concat [ 4 4 0 0], LS_0x557cddd4f2f0_0_0, LS_0x557cddd4f2f0_0_4;
LS_0x557cddd53b40_0_0 .concat [ 1 1 1 1], L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0;
LS_0x557cddd53b40_0_4 .concat [ 1 1 1 1], L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0;
L_0x557cddd53b40 .concat [ 4 4 0 0], LS_0x557cddd53b40_0_0, LS_0x557cddd53b40_0_4;
L_0x557cddd53dc0 .concat8 [ 1 7 0 0], L_0x7f5061442bf8, L_0x7f5061442bb0;
L_0x557cddd578e0 .part L_0x557cddd53dc0, 7, 1;
LS_0x557cddd57980_0_0 .concat [ 1 1 1 1], L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0;
LS_0x557cddd57980_0_4 .concat [ 1 1 1 1], L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0, L_0x557cddd538c0;
L_0x557cddd57980 .concat [ 4 4 0 0], LS_0x557cddd57980_0_0, LS_0x557cddd57980_0_4;
S_0x557cdd05ef60 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd0406b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1b04a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd70fbc0_0 .net "S", 7 0, L_0x557cddd533b0;  alias, 1 drivers
v0x557cdd7104e0_0 .net "a", 7 0, L_0x557cddd4efb0;  alias, 1 drivers
v0x557cdd711340_0 .net "b", 7 0, L_0x557cddd4f3e0;  alias, 1 drivers
v0x557cdd713b20_0 .net "carin", 7 0, L_0x557cddd53520;  1 drivers
v0x557cdd711530_0 .net "cin", 0 0, L_0x557cddd4f1e0;  alias, 1 drivers
v0x557cdd719ae0_0 .net "cout", 0 0, L_0x557cddd536d0;  alias, 1 drivers
L_0x557cddd4f9b0 .part L_0x557cddd4efb0, 1, 1;
L_0x557cddd4fb00 .part L_0x557cddd4f3e0, 1, 1;
L_0x557cddd4fc30 .part L_0x557cddd53520, 0, 1;
L_0x557cddd50180 .part L_0x557cddd4efb0, 2, 1;
L_0x557cddd502b0 .part L_0x557cddd4f3e0, 2, 1;
L_0x557cddd50470 .part L_0x557cddd53520, 1, 1;
L_0x557cddd509c0 .part L_0x557cddd4efb0, 3, 1;
L_0x557cddd50af0 .part L_0x557cddd4f3e0, 3, 1;
L_0x557cddd50c70 .part L_0x557cddd53520, 2, 1;
L_0x557cddd511e0 .part L_0x557cddd4efb0, 4, 1;
L_0x557cddd51420 .part L_0x557cddd4f3e0, 4, 1;
L_0x557cddd514c0 .part L_0x557cddd53520, 3, 1;
L_0x557cddd51a90 .part L_0x557cddd4efb0, 5, 1;
L_0x557cddd51bc0 .part L_0x557cddd4f3e0, 5, 1;
L_0x557cddd51cf0 .part L_0x557cddd53520, 4, 1;
L_0x557cddd521f0 .part L_0x557cddd4efb0, 6, 1;
L_0x557cddd523b0 .part L_0x557cddd4f3e0, 6, 1;
L_0x557cddd525f0 .part L_0x557cddd53520, 5, 1;
L_0x557cddd52ae0 .part L_0x557cddd4efb0, 7, 1;
L_0x557cddd52c10 .part L_0x557cddd4f3e0, 7, 1;
L_0x557cddd52690 .part L_0x557cddd53520, 6, 1;
L_0x557cddd53130 .part L_0x557cddd4efb0, 0, 1;
L_0x557cddd52d40 .part L_0x557cddd4f3e0, 0, 1;
LS_0x557cddd533b0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd434a0, L_0x557cddd4f740, L_0x557cddd4fe80, L_0x557cddd506c0;
LS_0x557cddd533b0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd50ee0, L_0x557cddd51830, L_0x557cddd51ef0, L_0x557cddd52870;
L_0x557cddd533b0 .concat8 [ 4 4 0 0], LS_0x557cddd533b0_0_0, LS_0x557cddd533b0_0_4;
LS_0x557cddd53520_0_0 .concat8 [ 1 1 1 1], L_0x557cddd530c0, L_0x557cddd4f920, L_0x557cddd500f0, L_0x557cddd50930;
LS_0x557cddd53520_0_4 .concat8 [ 1 1 1 1], L_0x557cddd51150, L_0x557cddd51a00, L_0x557cddd52160, L_0x557cddd52a50;
L_0x557cddd53520 .concat8 [ 4 4 0 0], LS_0x557cddd53520_0_0, LS_0x557cddd53520_0_4;
L_0x557cddd536d0 .part L_0x557cddd53520, 7, 1;
S_0x557cdd051a50 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd05ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd530c0 .functor OR 1, L_0x557cddd52f30, L_0x557cddd53050, C4<0>, C4<0>;
v0x557cdd682b90_0 .net "S", 0 0, L_0x557cddd434a0;  1 drivers
v0x557cdd6834b0_0 .net "a", 0 0, L_0x557cddd53130;  1 drivers
v0x557cdd679390_0 .net "b", 0 0, L_0x557cddd52d40;  1 drivers
v0x557cdd67b180_0 .net "c_1", 0 0, L_0x557cddd52f30;  1 drivers
v0x557cdd67baa0_0 .net "c_2", 0 0, L_0x557cddd53050;  1 drivers
v0x557cdd67c900_0 .net "cin", 0 0, L_0x557cddd4f1e0;  alias, 1 drivers
v0x557cdd67dab0_0 .net "cout", 0 0, L_0x557cddd530c0;  1 drivers
v0x557cdd67e3d0_0 .net "h_1_out", 0 0, L_0x557cddd52e80;  1 drivers
S_0x557cdd058270 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd051a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd52e80 .functor XOR 1, L_0x557cddd53130, L_0x557cddd52d40, C4<0>, C4<0>;
L_0x557cddd52f30 .functor AND 1, L_0x557cddd53130, L_0x557cddd52d40, C4<1>, C4<1>;
v0x557cdd66def0_0 .net "S", 0 0, L_0x557cddd52e80;  alias, 1 drivers
v0x557cdd6764a0_0 .net "a", 0 0, L_0x557cddd53130;  alias, 1 drivers
v0x557cdd676dc0_0 .net "b", 0 0, L_0x557cddd52d40;  alias, 1 drivers
v0x557cdd672940_0 .net "cout", 0 0, L_0x557cddd52f30;  alias, 1 drivers
S_0x557cdd050340 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd051a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd434a0 .functor XOR 1, L_0x557cddd52e80, L_0x557cddd4f1e0, C4<0>, C4<0>;
L_0x557cddd53050 .functor AND 1, L_0x557cddd52e80, L_0x557cddd4f1e0, C4<1>, C4<1>;
v0x557cdd673b70_0 .net "S", 0 0, L_0x557cddd434a0;  alias, 1 drivers
v0x557cdd674490_0 .net "a", 0 0, L_0x557cddd52e80;  alias, 1 drivers
v0x557cdd6752f0_0 .net "b", 0 0, L_0x557cddd4f1e0;  alias, 1 drivers
v0x557cdd6754e0_0 .net "cout", 0 0, L_0x557cddd53050;  alias, 1 drivers
S_0x557cdd042db0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd05ef60;
 .timescale 0 0;
P_0x557cdd1747b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd049650 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd042db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd4f920 .functor OR 1, L_0x557cddd4f660, L_0x557cddd4f840, C4<0>, C4<0>;
v0x557cdd79ff90_0 .net "S", 0 0, L_0x557cddd4f740;  1 drivers
v0x557cdd7a0770_0 .net "a", 0 0, L_0x557cddd4f9b0;  1 drivers
v0x557cdd7a15d0_0 .net "b", 0 0, L_0x557cddd4fb00;  1 drivers
v0x557cdd7a2780_0 .net "c_1", 0 0, L_0x557cddd4f660;  1 drivers
v0x557cdd7a30a0_0 .net "c_2", 0 0, L_0x557cddd4f840;  1 drivers
v0x557cdd7a4ff0_0 .net "cin", 0 0, L_0x557cddd4fc30;  1 drivers
v0x557cdd7a5910_0 .net "cout", 0 0, L_0x557cddd4f920;  1 drivers
v0x557cdd7a17c0_0 .net "h_1_out", 0 0, L_0x557cddd4f510;  1 drivers
S_0x557cdd0079f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd049650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4f510 .functor XOR 1, L_0x557cddd4f9b0, L_0x557cddd4fb00, C4<0>, C4<0>;
L_0x557cddd4f660 .functor AND 1, L_0x557cddd4f9b0, L_0x557cddd4fb00, C4<1>, C4<1>;
v0x557cdd680320_0 .net "S", 0 0, L_0x557cddd4f510;  alias, 1 drivers
v0x557cdd680c40_0 .net "a", 0 0, L_0x557cddd4f9b0;  alias, 1 drivers
v0x557cdd6842e0_0 .net "b", 0 0, L_0x557cddd4fb00;  alias, 1 drivers
v0x557cdd67caf0_0 .net "cout", 0 0, L_0x557cddd4f660;  alias, 1 drivers
S_0x557cdcff76e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd049650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4f740 .functor XOR 1, L_0x557cddd4f510, L_0x557cddd4fc30, C4<0>, C4<0>;
L_0x557cddd4f840 .functor AND 1, L_0x557cddd4f510, L_0x557cddd4fc30, C4<1>, C4<1>;
v0x557cdd657cd0_0 .net "S", 0 0, L_0x557cddd4f740;  alias, 1 drivers
v0x557cdd63b980_0 .net "a", 0 0, L_0x557cddd4f510;  alias, 1 drivers
v0x557cdd7a7860_0 .net "b", 0 0, L_0x557cddd4fc30;  alias, 1 drivers
v0x557cdd7a8180_0 .net "cout", 0 0, L_0x557cddd4f840;  alias, 1 drivers
S_0x557cdcff6f20 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd05ef60;
 .timescale 0 0;
P_0x557cdd15b630 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd015740 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcff6f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd500f0 .functor OR 1, L_0x557cddd4fdf0, L_0x557cddd50010, C4<0>, C4<0>;
v0x557cdd7b12a0_0 .net "S", 0 0, L_0x557cddd4fe80;  1 drivers
v0x557cdd7b1bc0_0 .net "a", 0 0, L_0x557cddd50180;  1 drivers
v0x557cdd7ada70_0 .net "b", 0 0, L_0x557cddd502b0;  1 drivers
v0x557cdd7bff60_0 .net "c_1", 0 0, L_0x557cddd4fdf0;  1 drivers
v0x557cdd7c0880_0 .net "c_2", 0 0, L_0x557cddd50010;  1 drivers
v0x557cdd7b8550_0 .net "cin", 0 0, L_0x557cddd50470;  1 drivers
v0x557cdd7b8e70_0 .net "cout", 0 0, L_0x557cddd500f0;  1 drivers
v0x557cdd7b9cd0_0 .net "h_1_out", 0 0, L_0x557cddd4fd60;  1 drivers
S_0x557cdd008230 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd015740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4fd60 .functor XOR 1, L_0x557cddd50180, L_0x557cddd502b0, C4<0>, C4<0>;
L_0x557cddd4fdf0 .functor AND 1, L_0x557cddd50180, L_0x557cddd502b0, C4<1>, C4<1>;
v0x557cdd7b3b10_0 .net "S", 0 0, L_0x557cddd4fd60;  alias, 1 drivers
v0x557cdd7b4430_0 .net "a", 0 0, L_0x557cddd50180;  alias, 1 drivers
v0x557cdd7aaf70_0 .net "b", 0 0, L_0x557cddd502b0;  alias, 1 drivers
v0x557cdd7ac100_0 .net "cout", 0 0, L_0x557cddd4fdf0;  alias, 1 drivers
S_0x557cdd00ea50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd015740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd4fe80 .functor XOR 1, L_0x557cddd4fd60, L_0x557cddd50470, C4<0>, C4<0>;
L_0x557cddd50010 .functor AND 1, L_0x557cddd4fd60, L_0x557cddd50470, C4<1>, C4<1>;
v0x557cdd7aca20_0 .net "S", 0 0, L_0x557cddd4fe80;  alias, 1 drivers
v0x557cdd7ad880_0 .net "a", 0 0, L_0x557cddd4fd60;  alias, 1 drivers
v0x557cdd7aea30_0 .net "b", 0 0, L_0x557cddd50470;  alias, 1 drivers
v0x557cdd7af350_0 .net "cout", 0 0, L_0x557cddd50010;  alias, 1 drivers
S_0x557cdd006b20 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd05ef60;
 .timescale 0 0;
P_0x557cdd148aa0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcff9590 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd006b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd50930 .functor OR 1, L_0x557cddd50630, L_0x557cddd50850, C4<0>, C4<0>;
v0x557cdd7c3790_0 .net "S", 0 0, L_0x557cddd506c0;  1 drivers
v0x557cdd7c4920_0 .net "a", 0 0, L_0x557cddd509c0;  1 drivers
v0x557cdd7c5240_0 .net "b", 0 0, L_0x557cddd50af0;  1 drivers
v0x557cdd7c60a0_0 .net "c_1", 0 0, L_0x557cddd50630;  1 drivers
v0x557cdd7c7250_0 .net "c_2", 0 0, L_0x557cddd50850;  1 drivers
v0x557cdd7c7b70_0 .net "cin", 0 0, L_0x557cddd50c70;  1 drivers
v0x557cdd7c9ac0_0 .net "cout", 0 0, L_0x557cddd50930;  1 drivers
v0x557cdd7ca3e0_0 .net "h_1_out", 0 0, L_0x557cddd505a0;  1 drivers
S_0x557cdcfffe30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcff9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd505a0 .functor XOR 1, L_0x557cddd509c0, L_0x557cddd50af0, C4<0>, C4<0>;
L_0x557cddd50630 .functor AND 1, L_0x557cddd509c0, L_0x557cddd50af0, C4<1>, C4<1>;
v0x557cdd7bae80_0 .net "S", 0 0, L_0x557cddd505a0;  alias, 1 drivers
v0x557cdd7bb7a0_0 .net "a", 0 0, L_0x557cddd509c0;  alias, 1 drivers
v0x557cdd7bd6f0_0 .net "b", 0 0, L_0x557cddd50af0;  alias, 1 drivers
v0x557cdd7be010_0 .net "cout", 0 0, L_0x557cddd50630;  alias, 1 drivers
S_0x557cdcfdaad0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcff9590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd506c0 .functor XOR 1, L_0x557cddd505a0, L_0x557cddd50c70, C4<0>, C4<0>;
L_0x557cddd50850 .functor AND 1, L_0x557cddd505a0, L_0x557cddd50c70, C4<1>, C4<1>;
v0x557cdd7c1590_0 .net "S", 0 0, L_0x557cddd506c0;  alias, 1 drivers
v0x557cdd7b9ec0_0 .net "a", 0 0, L_0x557cddd505a0;  alias, 1 drivers
v0x557cdd7cc330_0 .net "b", 0 0, L_0x557cddd50c70;  alias, 1 drivers
v0x557cdd7ccc50_0 .net "cout", 0 0, L_0x557cddd50850;  alias, 1 drivers
S_0x557cdcfca730 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd05ef60;
 .timescale 0 0;
P_0x557cdd212cf0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdcfc9f70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfca730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd51150 .functor OR 1, L_0x557cddd50e50, L_0x557cddd51070, C4<0>, C4<0>;
v0x557cdd7610b0_0 .net "S", 0 0, L_0x557cddd50ee0;  1 drivers
v0x557cdd75cc30_0 .net "a", 0 0, L_0x557cddd511e0;  1 drivers
v0x557cdd75de60_0 .net "b", 0 0, L_0x557cddd51420;  1 drivers
v0x557cdd75e780_0 .net "c_1", 0 0, L_0x557cddd50e50;  1 drivers
v0x557cdd75f5e0_0 .net "c_2", 0 0, L_0x557cddd51070;  1 drivers
v0x557cdd75f7d0_0 .net "cin", 0 0, L_0x557cddd514c0;  1 drivers
v0x557cdd767280_0 .net "cout", 0 0, L_0x557cddd51150;  1 drivers
v0x557cdd767ba0_0 .net "h_1_out", 0 0, L_0x557cddd50da0;  1 drivers
S_0x557cdcfe8820 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfc9f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd50da0 .functor XOR 1, L_0x557cddd511e0, L_0x557cddd51420, C4<0>, C4<0>;
L_0x557cddd50e50 .functor AND 1, L_0x557cddd511e0, L_0x557cddd51420, C4<1>, C4<1>;
v0x557cdd7c6290_0 .net "S", 0 0, L_0x557cddd50da0;  alias, 1 drivers
v0x557cdd7592c0_0 .net "a", 0 0, L_0x557cddd511e0;  alias, 1 drivers
v0x557cdd759be0_0 .net "b", 0 0, L_0x557cddd51420;  alias, 1 drivers
v0x557cdd756a30_0 .net "cout", 0 0, L_0x557cddd50e50;  alias, 1 drivers
S_0x557cdcfdb310 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfc9f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd50ee0 .functor XOR 1, L_0x557cddd50da0, L_0x557cddd514c0, C4<0>, C4<0>;
L_0x557cddd51070 .functor AND 1, L_0x557cddd50da0, L_0x557cddd514c0, C4<1>, C4<1>;
v0x557cdd7572b0_0 .net "S", 0 0, L_0x557cddd50ee0;  alias, 1 drivers
v0x557cdd758110_0 .net "a", 0 0, L_0x557cddd50da0;  alias, 1 drivers
v0x557cdd758300_0 .net "b", 0 0, L_0x557cddd514c0;  alias, 1 drivers
v0x557cdd760790_0 .net "cout", 0 0, L_0x557cddd51070;  alias, 1 drivers
S_0x557cdcfe1b30 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd05ef60;
 .timescale 0 0;
P_0x557cdd1a4e20 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdcfd9c00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfe1b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd51a00 .functor OR 1, L_0x557cddd517a0, L_0x557cddd51970, C4<0>, C4<0>;
v0x557cdd76bf40_0 .net "S", 0 0, L_0x557cddd51830;  1 drivers
v0x557cdd76c860_0 .net "a", 0 0, L_0x557cddd51a90;  1 drivers
v0x557cdd76d6c0_0 .net "b", 0 0, L_0x557cddd51bc0;  1 drivers
v0x557cdd76d8b0_0 .net "c_1", 0 0, L_0x557cddd517a0;  1 drivers
v0x557cdd7e2970_0 .net "c_2", 0 0, L_0x557cddd51970;  1 drivers
v0x557cdd7e3290_0 .net "cin", 0 0, L_0x557cddd51cf0;  1 drivers
v0x557cdd7cf100_0 .net "cout", 0 0, L_0x557cddd51a00;  1 drivers
v0x557cdd7d0da0_0 .net "h_1_out", 0 0, L_0x557cddd516f0;  1 drivers
S_0x557cdcfcc670 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfd9c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd516f0 .functor XOR 1, L_0x557cddd51a90, L_0x557cddd51bc0, C4<0>, C4<0>;
L_0x557cddd517a0 .functor AND 1, L_0x557cddd51a90, L_0x557cddd51bc0, C4<1>, C4<1>;
v0x557cdd764950_0 .net "S", 0 0, L_0x557cddd516f0;  alias, 1 drivers
v0x557cdd765270_0 .net "a", 0 0, L_0x557cddd51a90;  alias, 1 drivers
v0x557cdd7660d0_0 .net "b", 0 0, L_0x557cddd51bc0;  alias, 1 drivers
v0x557cdd7688b0_0 .net "cout", 0 0, L_0x557cddd517a0;  alias, 1 drivers
S_0x557cdcfd2f10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfd9c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd51830 .functor XOR 1, L_0x557cddd516f0, L_0x557cddd51cf0, C4<0>, C4<0>;
L_0x557cddd51970 .functor AND 1, L_0x557cddd516f0, L_0x557cddd51cf0, C4<1>, C4<1>;
v0x557cdd7662c0_0 .net "S", 0 0, L_0x557cddd51830;  alias, 1 drivers
v0x557cdd76e870_0 .net "a", 0 0, L_0x557cddd516f0;  alias, 1 drivers
v0x557cdd76f190_0 .net "b", 0 0, L_0x557cddd51cf0;  alias, 1 drivers
v0x557cdd76ad10_0 .net "cout", 0 0, L_0x557cddd51970;  alias, 1 drivers
S_0x557cdd03d5b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd05ef60;
 .timescale 0 0;
P_0x557cdd18f870 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd0300a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd03d5b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd52160 .functor OR 1, L_0x557cddd51e60, L_0x557cddd52080, C4<0>, C4<0>;
v0x557cdd7db020_0 .net "S", 0 0, L_0x557cddd51ef0;  1 drivers
v0x557cdd7db940_0 .net "a", 0 0, L_0x557cddd521f0;  1 drivers
v0x557cdd7dd890_0 .net "b", 0 0, L_0x557cddd523b0;  1 drivers
v0x557cdd7de1b0_0 .net "c_1", 0 0, L_0x557cddd51e60;  1 drivers
v0x557cdd7e0100_0 .net "c_2", 0 0, L_0x557cddd52080;  1 drivers
v0x557cdd7e0a20_0 .net "cin", 0 0, L_0x557cddd525f0;  1 drivers
v0x557cdd7d2710_0 .net "cout", 0 0, L_0x557cddd52160;  1 drivers
v0x557cdd7e4030_0 .net "h_1_out", 0 0, L_0x557cddd51680;  1 drivers
S_0x557cdd0368c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0300a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd51680 .functor XOR 1, L_0x557cddd521f0, L_0x557cddd523b0, C4<0>, C4<0>;
L_0x557cddd51e60 .functor AND 1, L_0x557cddd521f0, L_0x557cddd523b0, C4<1>, C4<1>;
v0x557cdd7d16c0_0 .net "S", 0 0, L_0x557cddd51680;  alias, 1 drivers
v0x557cdd7d2520_0 .net "a", 0 0, L_0x557cddd521f0;  alias, 1 drivers
v0x557cdd7d36d0_0 .net "b", 0 0, L_0x557cddd523b0;  alias, 1 drivers
v0x557cdd7d3ff0_0 .net "cout", 0 0, L_0x557cddd51e60;  alias, 1 drivers
S_0x557cdd02f4d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0300a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd51ef0 .functor XOR 1, L_0x557cddd51680, L_0x557cddd525f0, C4<0>, C4<0>;
L_0x557cddd52080 .functor AND 1, L_0x557cddd51680, L_0x557cddd525f0, C4<1>, C4<1>;
v0x557cdd7d5f40_0 .net "S", 0 0, L_0x557cddd51ef0;  alias, 1 drivers
v0x557cdd7d6860_0 .net "a", 0 0, L_0x557cddd51680;  alias, 1 drivers
v0x557cdd7d87b0_0 .net "b", 0 0, L_0x557cddd525f0;  alias, 1 drivers
v0x557cdd7d90d0_0 .net "cout", 0 0, L_0x557cddd52080;  alias, 1 drivers
S_0x557cdd022360 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd05ef60;
 .timescale 0 0;
P_0x557cdd1f0220 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd0287e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd022360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd52a50 .functor OR 1, L_0x557cddd527e0, L_0x557cddd52970, C4<0>, C4<0>;
v0x557cdd70b7e0_0 .net "S", 0 0, L_0x557cddd52870;  1 drivers
v0x557cdd707360_0 .net "a", 0 0, L_0x557cddd52ae0;  1 drivers
v0x557cdd708590_0 .net "b", 0 0, L_0x557cddd52c10;  1 drivers
v0x557cdd708eb0_0 .net "c_1", 0 0, L_0x557cddd527e0;  1 drivers
v0x557cdd709d10_0 .net "c_2", 0 0, L_0x557cddd52970;  1 drivers
v0x557cdd709f00_0 .net "cin", 0 0, L_0x557cddd52690;  1 drivers
v0x557cdd7124f0_0 .net "cout", 0 0, L_0x557cddd52a50;  1 drivers
v0x557cdd712e10_0 .net "h_1_out", 0 0, L_0x557cddd52730;  1 drivers
S_0x557cdd09aff0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0287e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd52730 .functor XOR 1, L_0x557cddd52ae0, L_0x557cddd52c10, C4<0>, C4<0>;
L_0x557cddd527e0 .functor AND 1, L_0x557cddd52ae0, L_0x557cddd52c10, C4<1>, C4<1>;
v0x557cdd7037b0_0 .net "S", 0 0, L_0x557cddd52730;  alias, 1 drivers
v0x557cdd7040d0_0 .net "a", 0 0, L_0x557cddd52ae0;  alias, 1 drivers
v0x557cdd700e80_0 .net "b", 0 0, L_0x557cddd52c10;  alias, 1 drivers
v0x557cdd7017a0_0 .net "cout", 0 0, L_0x557cddd527e0;  alias, 1 drivers
S_0x557cdd083ca0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0287e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd52870 .functor XOR 1, L_0x557cddd52730, L_0x557cddd52690, C4<0>, C4<0>;
L_0x557cddd52970 .functor AND 1, L_0x557cddd52730, L_0x557cddd52690, C4<1>, C4<1>;
v0x557cdd702600_0 .net "S", 0 0, L_0x557cddd52870;  alias, 1 drivers
v0x557cdd704f00_0 .net "a", 0 0, L_0x557cddd52730;  alias, 1 drivers
v0x557cdd7027f0_0 .net "b", 0 0, L_0x557cddd52690;  alias, 1 drivers
v0x557cdd70aec0_0 .net "cout", 0 0, L_0x557cddd52970;  alias, 1 drivers
S_0x557cdd08f480 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd0406b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd49c530 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd74d340_0 .net "S", 7 0, L_0x557cddd57440;  alias, 1 drivers
v0x557cdd752420_0 .net "a", 7 0, L_0x557cddd53d50;  alias, 1 drivers
v0x557cdd74fbb0_0 .net "b", 7 0, L_0x557cddd53dc0;  alias, 1 drivers
v0x557cdd745d30_0 .net "carin", 7 0, L_0x557cddd575b0;  1 drivers
v0x557cdd748740_0 .net "cin", 0 0, L_0x557cddd578e0;  1 drivers
v0x557cdd746040_0 .net "cout", 0 0, L_0x557cddd57760;  alias, 1 drivers
L_0x557cddd54120 .part L_0x557cddd53d50, 1, 1;
L_0x557cddd54250 .part L_0x557cddd53dc0, 1, 1;
L_0x557cddd54380 .part L_0x557cddd575b0, 0, 1;
L_0x557cddd54770 .part L_0x557cddd53d50, 2, 1;
L_0x557cddd54930 .part L_0x557cddd53dc0, 2, 1;
L_0x557cddd54af0 .part L_0x557cddd575b0, 1, 1;
L_0x557cddd54ee0 .part L_0x557cddd53d50, 3, 1;
L_0x557cddd55010 .part L_0x557cddd53dc0, 3, 1;
L_0x557cddd55140 .part L_0x557cddd575b0, 2, 1;
L_0x557cddd55530 .part L_0x557cddd53d50, 4, 1;
L_0x557cddd55660 .part L_0x557cddd53dc0, 4, 1;
L_0x557cddd55790 .part L_0x557cddd575b0, 3, 1;
L_0x557cddd55c80 .part L_0x557cddd53d50, 5, 1;
L_0x557cddd55db0 .part L_0x557cddd53dc0, 5, 1;
L_0x557cddd55f60 .part L_0x557cddd575b0, 4, 1;
L_0x557cddd562e0 .part L_0x557cddd53d50, 6, 1;
L_0x557cddd565b0 .part L_0x557cddd53dc0, 6, 1;
L_0x557cddd56760 .part L_0x557cddd575b0, 5, 1;
L_0x557cddd56ad0 .part L_0x557cddd53d50, 7, 1;
L_0x557cddd56c00 .part L_0x557cddd53dc0, 7, 1;
L_0x557cddd56800 .part L_0x557cddd575b0, 6, 1;
L_0x557cddd571c0 .part L_0x557cddd53d50, 0, 1;
L_0x557cddd56d30 .part L_0x557cddd53dc0, 0, 1;
LS_0x557cddd57440_0_0 .concat8 [ 1 1 1 1], L_0x557cddd56f50, L_0x557cddd53f40, L_0x557cddd54590, L_0x557cddd54d00;
LS_0x557cddd57440_0_4 .concat8 [ 1 1 1 1], L_0x557cddd55350, L_0x557cddd55aa0, L_0x557cddd56100, L_0x557cddd56980;
L_0x557cddd57440 .concat8 [ 4 4 0 0], LS_0x557cddd57440_0_0, LS_0x557cddd57440_0_4;
LS_0x557cddd575b0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd57150, L_0x557cddd540b0, L_0x557cddd54700, L_0x557cddd54e70;
LS_0x557cddd575b0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd554c0, L_0x557cddd55c10, L_0x557cddd56270, L_0x557cddd56a60;
L_0x557cddd575b0 .concat8 [ 4 4 0 0], LS_0x557cddd575b0_0_0, LS_0x557cddd575b0_0_4;
L_0x557cddd57760 .part L_0x557cddd575b0, 7, 1;
S_0x557cdd0827d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd08f480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd57150 .functor OR 1, L_0x557cddd56ee0, L_0x557cddd57050, C4<0>, C4<0>;
v0x557cdd71c9d0_0 .net "S", 0 0, L_0x557cddd56f50;  1 drivers
v0x557cdd71e7c0_0 .net "a", 0 0, L_0x557cddd571c0;  1 drivers
v0x557cdd71f0e0_0 .net "b", 0 0, L_0x557cddd56d30;  1 drivers
v0x557cdd71ff40_0 .net "c_1", 0 0, L_0x557cddd56ee0;  1 drivers
v0x557cdd7210f0_0 .net "c_2", 0 0, L_0x557cddd57050;  1 drivers
v0x557cdd721a10_0 .net "cin", 0 0, L_0x557cddd578e0;  alias, 1 drivers
v0x557cdd723960_0 .net "cout", 0 0, L_0x557cddd57150;  1 drivers
v0x557cdd724280_0 .net "h_1_out", 0 0, L_0x557cddd56e70;  1 drivers
S_0x557cdd06b8c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0827d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd56e70 .functor XOR 1, L_0x557cddd571c0, L_0x557cddd56d30, C4<0>, C4<0>;
L_0x557cddd56ee0 .functor AND 1, L_0x557cddd571c0, L_0x557cddd56d30, C4<1>, C4<1>;
v0x557cdd71a400_0 .net "S", 0 0, L_0x557cddd56e70;  alias, 1 drivers
v0x557cdd715f80_0 .net "a", 0 0, L_0x557cddd571c0;  alias, 1 drivers
v0x557cdd7171b0_0 .net "b", 0 0, L_0x557cddd56d30;  alias, 1 drivers
v0x557cdd717ad0_0 .net "cout", 0 0, L_0x557cddd56ee0;  alias, 1 drivers
S_0x557cdd076c60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0827d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd56f50 .functor XOR 1, L_0x557cddd56e70, L_0x557cddd578e0, C4<0>, C4<0>;
L_0x557cddd57050 .functor AND 1, L_0x557cddd56e70, L_0x557cddd578e0, C4<1>, C4<1>;
v0x557cdd718930_0 .net "S", 0 0, L_0x557cddd56f50;  alias, 1 drivers
v0x557cdd718b20_0 .net "a", 0 0, L_0x557cddd56e70;  alias, 1 drivers
v0x557cdd7261d0_0 .net "b", 0 0, L_0x557cddd578e0;  alias, 1 drivers
v0x557cdd726af0_0 .net "cout", 0 0, L_0x557cddd57050;  alias, 1 drivers
S_0x557cdcf69740 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd08f480;
 .timescale 0 0;
P_0x557cdd48d290 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcf37490 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf69740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd540b0 .functor OR 1, L_0x557cddd53ed0, L_0x557cddd54040, C4<0>, C4<0>;
v0x557cdd731e20_0 .net "S", 0 0, L_0x557cddd53f40;  1 drivers
v0x557cdd72f710_0 .net "a", 0 0, L_0x557cddd54120;  1 drivers
v0x557cdd737de0_0 .net "b", 0 0, L_0x557cddd54250;  1 drivers
v0x557cdd738700_0 .net "c_1", 0 0, L_0x557cddd53ed0;  1 drivers
v0x557cdd734280_0 .net "c_2", 0 0, L_0x557cddd54040;  1 drivers
v0x557cdd7354b0_0 .net "cin", 0 0, L_0x557cddd54380;  1 drivers
v0x557cdd735dd0_0 .net "cout", 0 0, L_0x557cddd540b0;  1 drivers
v0x557cdd736c30_0 .net "h_1_out", 0 0, L_0x557cddd53e60;  1 drivers
S_0x557cdcf270f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf37490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd53e60 .functor XOR 1, L_0x557cddd54120, L_0x557cddd54250, C4<0>, C4<0>;
L_0x557cddd53ed0 .functor AND 1, L_0x557cddd54120, L_0x557cddd54250, C4<1>, C4<1>;
v0x557cdd727920_0 .net "S", 0 0, L_0x557cddd53e60;  alias, 1 drivers
v0x557cdd720130_0 .net "a", 0 0, L_0x557cddd54120;  alias, 1 drivers
v0x557cdd6fa790_0 .net "b", 0 0, L_0x557cddd54250;  alias, 1 drivers
v0x557cdd7306d0_0 .net "cout", 0 0, L_0x557cddd53ed0;  alias, 1 drivers
S_0x557cdcf26930 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf37490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd53f40 .functor XOR 1, L_0x557cddd53e60, L_0x557cddd54380, C4<0>, C4<0>;
L_0x557cddd54040 .functor AND 1, L_0x557cddd53e60, L_0x557cddd54380, C4<1>, C4<1>;
v0x557cdd730ff0_0 .net "S", 0 0, L_0x557cddd53f40;  alias, 1 drivers
v0x557cdd72dda0_0 .net "a", 0 0, L_0x557cddd53e60;  alias, 1 drivers
v0x557cdd72e6c0_0 .net "b", 0 0, L_0x557cddd54380;  alias, 1 drivers
v0x557cdd72f520_0 .net "cout", 0 0, L_0x557cddd54040;  alias, 1 drivers
S_0x557cdcf451e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd08f480;
 .timescale 0 0;
P_0x557cdd47dff0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdcf37cd0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf451e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd54700 .functor OR 1, L_0x557cddd54520, L_0x557cddd54690, C4<0>, C4<0>;
v0x557cdd746a00_0 .net "S", 0 0, L_0x557cddd54590;  1 drivers
v0x557cdd747320_0 .net "a", 0 0, L_0x557cddd54770;  1 drivers
v0x557cdd742ea0_0 .net "b", 0 0, L_0x557cddd54930;  1 drivers
v0x557cdd7440d0_0 .net "c_1", 0 0, L_0x557cddd54520;  1 drivers
v0x557cdd7449f0_0 .net "c_2", 0 0, L_0x557cddd54690;  1 drivers
v0x557cdd745850_0 .net "cin", 0 0, L_0x557cddd54af0;  1 drivers
v0x557cdd745a40_0 .net "cout", 0 0, L_0x557cddd54700;  1 drivers
v0x557cdd7530f0_0 .net "h_1_out", 0 0, L_0x557cddd544b0;  1 drivers
S_0x557cdcf3e4f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf37cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd544b0 .functor XOR 1, L_0x557cddd54770, L_0x557cddd54930, C4<0>, C4<0>;
L_0x557cddd54520 .functor AND 1, L_0x557cddd54770, L_0x557cddd54930, C4<1>, C4<1>;
v0x557cdd736e20_0 .net "S", 0 0, L_0x557cddd544b0;  alias, 1 drivers
v0x557cdd73f410_0 .net "a", 0 0, L_0x557cddd54770;  alias, 1 drivers
v0x557cdd73fd30_0 .net "b", 0 0, L_0x557cddd54930;  alias, 1 drivers
v0x557cdd73cae0_0 .net "cout", 0 0, L_0x557cddd54520;  alias, 1 drivers
S_0x557cdcf365c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf37cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd54590 .functor XOR 1, L_0x557cddd544b0, L_0x557cddd54af0, C4<0>, C4<0>;
L_0x557cddd54690 .functor AND 1, L_0x557cddd544b0, L_0x557cddd54af0, C4<1>, C4<1>;
v0x557cdd73d400_0 .net "S", 0 0, L_0x557cddd54590;  alias, 1 drivers
v0x557cdd73e260_0 .net "a", 0 0, L_0x557cddd544b0;  alias, 1 drivers
v0x557cdd740a40_0 .net "b", 0 0, L_0x557cddd54af0;  alias, 1 drivers
v0x557cdd73e450_0 .net "cout", 0 0, L_0x557cddd54690;  alias, 1 drivers
S_0x557cdcf29030 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd08f480;
 .timescale 0 0;
P_0x557cdd324200 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcf2f8d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf29030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd54e70 .functor OR 1, L_0x557cddd54c90, L_0x557cddd54e00, C4<0>, C4<0>;
v0x557cdd7511a0_0 .net "S", 0 0, L_0x557cddd54d00;  1 drivers
v0x557cdd754840_0 .net "a", 0 0, L_0x557cddd54ee0;  1 drivers
v0x557cdd74d050_0 .net "b", 0 0, L_0x557cddd55010;  1 drivers
v0x557cdd7287e0_0 .net "c_1", 0 0, L_0x557cddd54c90;  1 drivers
v0x557cdd779ef0_0 .net "c_2", 0 0, L_0x557cddd54e00;  1 drivers
v0x557cdd77a810_0 .net "cin", 0 0, L_0x557cddd55140;  1 drivers
v0x557cdd7775c0_0 .net "cout", 0 0, L_0x557cddd54e70;  1 drivers
v0x557cdd777ee0_0 .net "h_1_out", 0 0, L_0x557cddd54c20;  1 drivers
S_0x557cdceedc70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf2f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd54c20 .functor XOR 1, L_0x557cddd54ee0, L_0x557cddd55010, C4<0>, C4<0>;
L_0x557cddd54c90 .functor AND 1, L_0x557cddd54ee0, L_0x557cddd55010, C4<1>, C4<1>;
v0x557cdd753a10_0 .net "S", 0 0, L_0x557cddd54c20;  alias, 1 drivers
v0x557cdd7498f0_0 .net "a", 0 0, L_0x557cddd54ee0;  alias, 1 drivers
v0x557cdd74b6e0_0 .net "b", 0 0, L_0x557cddd55010;  alias, 1 drivers
v0x557cdd74c000_0 .net "cout", 0 0, L_0x557cddd54c90;  alias, 1 drivers
S_0x557cdcedd960 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf2f8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd54d00 .functor XOR 1, L_0x557cddd54c20, L_0x557cddd55140, C4<0>, C4<0>;
L_0x557cddd54e00 .functor AND 1, L_0x557cddd54c20, L_0x557cddd55140, C4<1>, C4<1>;
v0x557cdd74ce60_0 .net "S", 0 0, L_0x557cddd54d00;  alias, 1 drivers
v0x557cdd74e010_0 .net "a", 0 0, L_0x557cddd54c20;  alias, 1 drivers
v0x557cdd74e930_0 .net "b", 0 0, L_0x557cddd55140;  alias, 1 drivers
v0x557cdd750880_0 .net "cout", 0 0, L_0x557cddd54e00;  alias, 1 drivers
S_0x557cdcedd1a0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd08f480;
 .timescale 0 0;
P_0x557cdd309b90 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdcefb9c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcedd1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd554c0 .functor OR 1, L_0x557cddd552e0, L_0x557cddd55450, C4<0>, C4<0>;
v0x557cdd780450_0 .net "S", 0 0, L_0x557cddd55350;  1 drivers
v0x557cdd780640_0 .net "a", 0 0, L_0x557cddd55530;  1 drivers
v0x557cdd788c30_0 .net "b", 0 0, L_0x557cddd55660;  1 drivers
v0x557cdd789550_0 .net "c_1", 0 0, L_0x557cddd552e0;  1 drivers
v0x557cdd786300_0 .net "c_2", 0 0, L_0x557cddd55450;  1 drivers
v0x557cdd786c20_0 .net "cin", 0 0, L_0x557cddd55790;  1 drivers
v0x557cdd787a80_0 .net "cout", 0 0, L_0x557cddd554c0;  1 drivers
v0x557cdd78a260_0 .net "h_1_out", 0 0, L_0x557cddd55270;  1 drivers
S_0x557cdceee4b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcefb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd55270 .functor XOR 1, L_0x557cddd55530, L_0x557cddd55660, C4<0>, C4<0>;
L_0x557cddd552e0 .functor AND 1, L_0x557cddd55530, L_0x557cddd55660, C4<1>, C4<1>;
v0x557cdd778d40_0 .net "S", 0 0, L_0x557cddd55270;  alias, 1 drivers
v0x557cdd77b640_0 .net "a", 0 0, L_0x557cddd55530;  alias, 1 drivers
v0x557cdd778f30_0 .net "b", 0 0, L_0x557cddd55660;  alias, 1 drivers
v0x557cdd781600_0 .net "cout", 0 0, L_0x557cddd552e0;  alias, 1 drivers
S_0x557cdcef4cd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcefb9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd55350 .functor XOR 1, L_0x557cddd55270, L_0x557cddd55790, C4<0>, C4<0>;
L_0x557cddd55450 .functor AND 1, L_0x557cddd55270, L_0x557cddd55790, C4<1>, C4<1>;
v0x557cdd781f20_0 .net "S", 0 0, L_0x557cddd55350;  alias, 1 drivers
v0x557cdd77daa0_0 .net "a", 0 0, L_0x557cddd55270;  alias, 1 drivers
v0x557cdd77ecd0_0 .net "b", 0 0, L_0x557cddd55790;  alias, 1 drivers
v0x557cdd77f5f0_0 .net "cout", 0 0, L_0x557cddd55450;  alias, 1 drivers
S_0x557cdceecda0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd08f480;
 .timescale 0 0;
P_0x557cdd46a810 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdcedf810 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdceecda0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd55c10 .functor OR 1, L_0x557cddd55a30, L_0x557cddd55ba0, C4<0>, C4<0>;
v0x557cdd79c910_0 .net "S", 0 0, L_0x557cddd55aa0;  1 drivers
v0x557cdd79d230_0 .net "a", 0 0, L_0x557cddd55c80;  1 drivers
v0x557cdd793110_0 .net "b", 0 0, L_0x557cddd55db0;  1 drivers
v0x557cdd794f00_0 .net "c_1", 0 0, L_0x557cddd55a30;  1 drivers
v0x557cdd795820_0 .net "c_2", 0 0, L_0x557cddd55ba0;  1 drivers
v0x557cdd796680_0 .net "cin", 0 0, L_0x557cddd55f60;  1 drivers
v0x557cdd797830_0 .net "cout", 0 0, L_0x557cddd55c10;  1 drivers
v0x557cdd798150_0 .net "h_1_out", 0 0, L_0x557cddd559c0;  1 drivers
S_0x557cdcee60b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcedf810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd559c0 .functor XOR 1, L_0x557cddd55c80, L_0x557cddd55db0, C4<0>, C4<0>;
L_0x557cddd55a30 .functor AND 1, L_0x557cddd55c80, L_0x557cddd55db0, C4<1>, C4<1>;
v0x557cdd787c70_0 .net "S", 0 0, L_0x557cddd559c0;  alias, 1 drivers
v0x557cdd790220_0 .net "a", 0 0, L_0x557cddd55c80;  alias, 1 drivers
v0x557cdd790b40_0 .net "b", 0 0, L_0x557cddd55db0;  alias, 1 drivers
v0x557cdd78c6c0_0 .net "cout", 0 0, L_0x557cddd55a30;  alias, 1 drivers
S_0x557cdcec0d50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcedf810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd55aa0 .functor XOR 1, L_0x557cddd559c0, L_0x557cddd55f60, C4<0>, C4<0>;
L_0x557cddd55ba0 .functor AND 1, L_0x557cddd559c0, L_0x557cddd55f60, C4<1>, C4<1>;
v0x557cdd78d8f0_0 .net "S", 0 0, L_0x557cddd55aa0;  alias, 1 drivers
v0x557cdd78e210_0 .net "a", 0 0, L_0x557cddd559c0;  alias, 1 drivers
v0x557cdd78f070_0 .net "b", 0 0, L_0x557cddd55f60;  alias, 1 drivers
v0x557cdd78f260_0 .net "cout", 0 0, L_0x557cddd55ba0;  alias, 1 drivers
S_0x557cdceb09b0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd08f480;
 .timescale 0 0;
P_0x557cdd457030 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdceb01f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdceb09b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd56270 .functor OR 1, L_0x557cddd56090, L_0x557cddd56200, C4<0>, C4<0>;
v0x557cdd771740_0 .net "S", 0 0, L_0x557cddd56100;  1 drivers
v0x557cdd796b60_0 .net "a", 0 0, L_0x557cddd562e0;  1 drivers
v0x557cdd796c00_0 .net "b", 0 0, L_0x557cddd565b0;  1 drivers
v0x557cdd79bc40_0 .net "c_1", 0 0, L_0x557cddd56090;  1 drivers
v0x557cdd79bce0_0 .net "c_2", 0 0, L_0x557cddd56200;  1 drivers
v0x557cdd7993d0_0 .net "cin", 0 0, L_0x557cddd56760;  1 drivers
v0x557cdd799470_0 .net "cout", 0 0, L_0x557cddd56270;  1 drivers
v0x557cdd78f550_0 .net "h_1_out", 0 0, L_0x557cddd55950;  1 drivers
S_0x557cdceceaa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdceb01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd55950 .functor XOR 1, L_0x557cddd562e0, L_0x557cddd565b0, C4<0>, C4<0>;
L_0x557cddd56090 .functor AND 1, L_0x557cddd562e0, L_0x557cddd565b0, C4<1>, C4<1>;
v0x557cdd79a0a0_0 .net "S", 0 0, L_0x557cddd55950;  alias, 1 drivers
v0x557cdd79a9c0_0 .net "a", 0 0, L_0x557cddd562e0;  alias, 1 drivers
v0x557cdd79e060_0 .net "b", 0 0, L_0x557cddd565b0;  alias, 1 drivers
v0x557cdd796870_0 .net "cout", 0 0, L_0x557cddd56090;  alias, 1 drivers
S_0x557cdcec1590 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdceb01f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd56100 .functor XOR 1, L_0x557cddd55950, L_0x557cddd56760, C4<0>, C4<0>;
L_0x557cddd56200 .functor AND 1, L_0x557cddd55950, L_0x557cddd56760, C4<1>, C4<1>;
v0x557cdd771a50_0 .net "S", 0 0, L_0x557cddd56100;  alias, 1 drivers
v0x557cdd755700_0 .net "a", 0 0, L_0x557cddd55950;  alias, 1 drivers
v0x557cdd8b7670_0 .net "b", 0 0, L_0x557cddd56760;  alias, 1 drivers
v0x557cdd6fa520_0 .net "cout", 0 0, L_0x557cddd56200;  alias, 1 drivers
S_0x557cdcec7db0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd08f480;
 .timescale 0 0;
P_0x557cdd443890 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdcebfe80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcec7db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd56a60 .functor OR 1, L_0x557cddd56910, L_0x557cddd569f0, C4<0>, C4<0>;
v0x557cdd783340_0 .net "S", 0 0, L_0x557cddd56980;  1 drivers
v0x557cdd780c40_0 .net "a", 0 0, L_0x557cddd56ad0;  1 drivers
v0x557cdd780ce0_0 .net "b", 0 0, L_0x557cddd56c00;  1 drivers
v0x557cdd779220_0 .net "c_1", 0 0, L_0x557cddd56910;  1 drivers
v0x557cdd7792c0_0 .net "c_2", 0 0, L_0x557cddd569f0;  1 drivers
v0x557cdd77bf90_0 .net "cin", 0 0, L_0x557cddd56800;  1 drivers
v0x557cdd77c030_0 .net "cout", 0 0, L_0x557cddd56a60;  1 drivers
v0x557cdd779530_0 .net "h_1_out", 0 0, L_0x557cddd568a0;  1 drivers
S_0x557cdceb28f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcebfe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd568a0 .functor XOR 1, L_0x557cddd56ad0, L_0x557cddd56c00, C4<0>, C4<0>;
L_0x557cddd56910 .functor AND 1, L_0x557cddd56ad0, L_0x557cddd56c00, C4<1>, C4<1>;
v0x557cdd791f60_0 .net "S", 0 0, L_0x557cddd568a0;  alias, 1 drivers
v0x557cdd78f860_0 .net "a", 0 0, L_0x557cddd56ad0;  alias, 1 drivers
v0x557cdd787f60_0 .net "b", 0 0, L_0x557cddd56c00;  alias, 1 drivers
v0x557cdd788000_0 .net "cout", 0 0, L_0x557cddd56910;  alias, 1 drivers
S_0x557cdceb9190 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcebfe80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd56980 .functor XOR 1, L_0x557cddd568a0, L_0x557cddd56800, C4<0>, C4<0>;
L_0x557cddd569f0 .functor AND 1, L_0x557cddd568a0, L_0x557cddd56800, C4<1>, C4<1>;
v0x557cdd78abb0_0 .net "S", 0 0, L_0x557cddd56980;  alias, 1 drivers
v0x557cdd788270_0 .net "a", 0 0, L_0x557cddd568a0;  alias, 1 drivers
v0x557cdd780930_0 .net "b", 0 0, L_0x557cddd56800;  alias, 1 drivers
v0x557cdd7809d0_0 .net "cout", 0 0, L_0x557cddd569f0;  alias, 1 drivers
S_0x557cdcf23830 .scope module, "S_1" "adder_subtractor_Nbit" 3 192, 3 48 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd430020 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061448e20 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x557cddd0cba0 .functor XOR 4, L_0x7f5061448e20, L_0x557cddca9480, C4<0000>, C4<0000>;
L_0x557cddd0ec80 .functor NOT 1, L_0x557cddd0ee70, C4<0>, C4<0>, C4<0>;
L_0x557cddd0efc0 .functor AND 1, L_0x7f5061441ba8, L_0x557cddd0ec80, C4<1>, C4<1>;
L_0x557cddd0f200 .functor NOT 4, L_0x557cddd0f080, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd0f270 .functor AND 4, L_0x557cddd0ebe0, L_0x557cddd0f200, C4<1111>, C4<1111>;
L_0x557cddd0f330 .functor NOT 4, L_0x557cddd0ebe0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd11570 .functor AND 4, L_0x557cddd114d0, L_0x557cddd118d0, C4<1111>, C4<1111>;
L_0x557cddd11a80 .functor OR 4, L_0x557cddd0f270, L_0x557cddd11570, C4<0000>, C4<0000>;
v0x557cdd6af070_0 .net *"_s0", 3 0, L_0x7f5061448e20;  1 drivers
v0x557cdd6a0430_0 .net *"_s10", 3 0, L_0x557cddd0f200;  1 drivers
L_0x7f5061441bf0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd6a5510_0 .net/2s *"_s18", 2 0, L_0x7f5061441bf0;  1 drivers
L_0x7f5061441c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd6a2ca0_0 .net/2s *"_s23", 0 0, L_0x7f5061441c38;  1 drivers
v0x557cdd693fe0_0 .net *"_s27", 3 0, L_0x557cddd118d0;  1 drivers
v0x557cdd6990c0_0 .net *"_s4", 0 0, L_0x557cddd0ec80;  1 drivers
v0x557cdd696850_0 .net *"_s8", 3 0, L_0x557cddd0f080;  1 drivers
v0x557cdd687d30_0 .net "a", 3 0, L_0x557cddca9350;  alias, 1 drivers
v0x557cdd68ce10_0 .net "a_or_s", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd68ceb0_0 .net "add_1", 3 0, L_0x557cddd0f480;  1 drivers
v0x557cdd68a5a0_0 .net "b", 3 0, L_0x557cddca9480;  alias, 1 drivers
v0x557cdd56dd40_0 .net "cout", 0 0, L_0x557cddd0ee70;  alias, 1 drivers
v0x557cdd56dde0_0 .net "diff_is_negative", 0 0, L_0x557cddd0efc0;  1 drivers
v0x557cdd593160_0 .net "dummy_cout", 0 0, L_0x557cddd11710;  1 drivers
v0x557cdd593200_0 .net "input_b", 3 0, L_0x557cddd0cba0;  1 drivers
v0x557cdd598240_0 .net "inverted_out", 3 0, L_0x557cddd0f330;  1 drivers
v0x557cdd5982e0_0 .net "n_out", 3 0, L_0x557cddd11570;  1 drivers
v0x557cdd58bb50_0 .net "negated_out", 3 0, L_0x557cddd114d0;  1 drivers
v0x557cdd58e560_0 .net "out", 3 0, L_0x557cddd11a80;  alias, 1 drivers
v0x557cdd58be60_0 .net "p_out", 3 0, L_0x557cddd0f270;  1 drivers
v0x557cdd584560_0 .net "t_out", 3 0, L_0x557cddd0ebe0;  1 drivers
L_0x557cddd0f080 .concat [ 1 1 1 1], L_0x557cddd0efc0, L_0x557cddd0efc0, L_0x557cddd0efc0, L_0x557cddd0efc0;
L_0x557cddd0f480 .concat8 [ 1 3 0 0], L_0x7f5061441c38, L_0x7f5061441bf0;
L_0x557cddd11830 .part L_0x557cddd0f480, 3, 1;
L_0x557cddd118d0 .concat [ 1 1 1 1], L_0x557cddd0efc0, L_0x557cddd0efc0, L_0x557cddd0efc0, L_0x557cddd0efc0;
S_0x557cdcf16320 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcf23830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4286d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd66e4f0_0 .net "S", 3 0, L_0x557cddd0ebe0;  alias, 1 drivers
v0x557cdd666bb0_0 .net "a", 3 0, L_0x557cddca9350;  alias, 1 drivers
v0x557cdd6695c0_0 .net "b", 3 0, L_0x557cddd0cba0;  alias, 1 drivers
v0x557cdd666ec0_0 .net "carin", 3 0, L_0x557cddd0ecf0;  1 drivers
v0x557cdd65f4a0_0 .net "cin", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd662210_0 .net "cout", 0 0, L_0x557cddd0ee70;  alias, 1 drivers
L_0x557cddd0d120 .part L_0x557cddca9350, 1, 1;
L_0x557cddd0d270 .part L_0x557cddd0cba0, 1, 1;
L_0x557cddd0d3a0 .part L_0x557cddd0ecf0, 0, 1;
L_0x557cddd0d8f0 .part L_0x557cddca9350, 2, 1;
L_0x557cddd0da20 .part L_0x557cddd0cba0, 2, 1;
L_0x557cddd0dbe0 .part L_0x557cddd0ecf0, 1, 1;
L_0x557cddd0e130 .part L_0x557cddca9350, 3, 1;
L_0x557cddd0e370 .part L_0x557cddd0cba0, 3, 1;
L_0x557cddd0e460 .part L_0x557cddd0ecf0, 2, 1;
L_0x557cddd0e980 .part L_0x557cddca9350, 0, 1;
L_0x557cddd0eab0 .part L_0x557cddd0cba0, 0, 1;
L_0x557cddd0ebe0 .concat8 [ 1 1 1 1], L_0x557cddd0e6d0, L_0x557cddd0ceb0, L_0x557cddd0d5f0, L_0x557cddd0de30;
L_0x557cddd0ecf0 .concat8 [ 1 1 1 1], L_0x557cddd0e8f0, L_0x557cddd0d090, L_0x557cddd0d860, L_0x557cddd0e0a0;
L_0x557cddd0ee70 .part L_0x557cddd0ecf0, 3, 1;
S_0x557cdcf1cb40 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcf16320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0e8f0 .functor OR 1, L_0x557cddd0e640, L_0x557cddd0e860, C4<0>, C4<0>;
v0x557cdd7d2a00_0 .net "S", 0 0, L_0x557cddd0e6d0;  1 drivers
v0x557cdd7e1ca0_0 .net "a", 0 0, L_0x557cddd0e980;  1 drivers
v0x557cdd7e1d40_0 .net "b", 0 0, L_0x557cddd0eab0;  1 drivers
v0x557cdd7dcbc0_0 .net "c_1", 0 0, L_0x557cddd0e640;  1 drivers
v0x557cdd7dcc60_0 .net "c_2", 0 0, L_0x557cddd0e860;  1 drivers
v0x557cdd7d7ae0_0 .net "cin", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd7d7b80_0 .net "cout", 0 0, L_0x557cddd0e8f0;  1 drivers
v0x557cdd7d5270_0 .net "h_1_out", 0 0, L_0x557cddd0e590;  1 drivers
S_0x557cdcf15750 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf1cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0e590 .functor XOR 1, L_0x557cddd0e980, L_0x557cddd0eab0, C4<0>, C4<0>;
L_0x557cddd0e640 .functor AND 1, L_0x557cddd0e980, L_0x557cddd0eab0, C4<1>, C4<1>;
v0x557cdd70a1f0_0 .net "S", 0 0, L_0x557cddd0e590;  alias, 1 drivers
v0x557cdd70a290_0 .net "a", 0 0, L_0x557cddd0e980;  alias, 1 drivers
v0x557cdd70cc00_0 .net "b", 0 0, L_0x557cddd0eab0;  alias, 1 drivers
v0x557cdd70a500_0 .net "cout", 0 0, L_0x557cddd0e640;  alias, 1 drivers
S_0x557cdcf085e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf1cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0e6d0 .functor XOR 1, L_0x557cddd0e590, L_0x7f5061441ba8, C4<0>, C4<0>;
L_0x557cddd0e860 .functor AND 1, L_0x557cddd0e590, L_0x7f5061441ba8, C4<1>, C4<1>;
v0x557cdd702ae0_0 .net "S", 0 0, L_0x557cddd0e6d0;  alias, 1 drivers
v0x557cdd705850_0 .net "a", 0 0, L_0x557cddd0e590;  alias, 1 drivers
v0x557cdd702df0_0 .net "b", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd702e90_0 .net "cout", 0 0, L_0x557cddd0e860;  alias, 1 drivers
S_0x557cdcf0ea60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcf16320;
 .timescale 0 0;
P_0x557cdd064b30 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcf81270 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf0ea60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0d090 .functor OR 1, L_0x557cddd0cdd0, L_0x557cddd0cfb0, C4<0>, C4<0>;
v0x557cdd75fac0_0 .net "S", 0 0, L_0x557cddd0ceb0;  1 drivers
v0x557cdd7624d0_0 .net "a", 0 0, L_0x557cddd0d120;  1 drivers
v0x557cdd762570_0 .net "b", 0 0, L_0x557cddd0d270;  1 drivers
v0x557cdd75fdd0_0 .net "c_1", 0 0, L_0x557cddd0cdd0;  1 drivers
v0x557cdd75fe70_0 .net "c_2", 0 0, L_0x557cddd0cfb0;  1 drivers
v0x557cdd7585f0_0 .net "cin", 0 0, L_0x557cddd0d3a0;  1 drivers
v0x557cdd758690_0 .net "cout", 0 0, L_0x557cddd0d090;  1 drivers
v0x557cdd75b120_0 .net "h_1_out", 0 0, L_0x557cddd0cc80;  1 drivers
S_0x557cdcf69f20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf81270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0cc80 .functor XOR 1, L_0x557cddd0d120, L_0x557cddd0d270, C4<0>, C4<0>;
L_0x557cddd0cdd0 .functor AND 1, L_0x557cddd0d120, L_0x557cddd0d270, C4<1>, C4<1>;
v0x557cdd76dba0_0 .net "S", 0 0, L_0x557cddd0cc80;  alias, 1 drivers
v0x557cdd7705b0_0 .net "a", 0 0, L_0x557cddd0d120;  alias, 1 drivers
v0x557cdd76deb0_0 .net "b", 0 0, L_0x557cddd0d270;  alias, 1 drivers
v0x557cdd76df50_0 .net "cout", 0 0, L_0x557cddd0cdd0;  alias, 1 drivers
S_0x557cdcf75700 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf81270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0ceb0 .functor XOR 1, L_0x557cddd0cc80, L_0x557cddd0d3a0, C4<0>, C4<0>;
L_0x557cddd0cfb0 .functor AND 1, L_0x557cddd0cc80, L_0x557cddd0d3a0, C4<1>, C4<1>;
v0x557cdd7665b0_0 .net "S", 0 0, L_0x557cddd0ceb0;  alias, 1 drivers
v0x557cdd769200_0 .net "a", 0 0, L_0x557cddd0cc80;  alias, 1 drivers
v0x557cdd7668c0_0 .net "b", 0 0, L_0x557cddd0d3a0;  alias, 1 drivers
v0x557cdd766960_0 .net "cout", 0 0, L_0x557cddd0cfb0;  alias, 1 drivers
S_0x557cdcf68a50 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcf16320;
 .timescale 0 0;
P_0x557cdd04bfd0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdcf51b40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf68a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0d860 .functor OR 1, L_0x557cddd0d560, L_0x557cddd0d780, C4<0>, C4<0>;
v0x557cdd7bca20_0 .net "S", 0 0, L_0x557cddd0d5f0;  1 drivers
v0x557cdd7add60_0 .net "a", 0 0, L_0x557cddd0d8f0;  1 drivers
v0x557cdd7ade00_0 .net "b", 0 0, L_0x557cddd0da20;  1 drivers
v0x557cdd7b2e40_0 .net "c_1", 0 0, L_0x557cddd0d560;  1 drivers
v0x557cdd7b2ee0_0 .net "c_2", 0 0, L_0x557cddd0d780;  1 drivers
v0x557cdd7b05d0_0 .net "cin", 0 0, L_0x557cddd0dbe0;  1 drivers
v0x557cdd7b0670_0 .net "cout", 0 0, L_0x557cddd0d860;  1 drivers
v0x557cdd7a1ab0_0 .net "h_1_out", 0 0, L_0x557cddd0d4d0;  1 drivers
S_0x557cdcf5cee0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf51b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0d4d0 .functor XOR 1, L_0x557cddd0d8f0, L_0x557cddd0da20, C4<0>, C4<0>;
L_0x557cddd0d560 .functor AND 1, L_0x557cddd0d8f0, L_0x557cddd0da20, C4<1>, C4<1>;
v0x557cdd758900_0 .net "S", 0 0, L_0x557cddd0d4d0;  alias, 1 drivers
v0x557cdd7c6580_0 .net "a", 0 0, L_0x557cddd0d8f0;  alias, 1 drivers
v0x557cdd7cb660_0 .net "b", 0 0, L_0x557cddd0da20;  alias, 1 drivers
v0x557cdd7cb700_0 .net "cout", 0 0, L_0x557cddd0d560;  alias, 1 drivers
S_0x557cdce7fac0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf51b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0d5f0 .functor XOR 1, L_0x557cddd0d4d0, L_0x557cddd0dbe0, C4<0>, C4<0>;
L_0x557cddd0d780 .functor AND 1, L_0x557cddd0d4d0, L_0x557cddd0dbe0, C4<1>, C4<1>;
v0x557cdd7c8df0_0 .net "S", 0 0, L_0x557cddd0d5f0;  alias, 1 drivers
v0x557cdd7ba1b0_0 .net "a", 0 0, L_0x557cddd0d4d0;  alias, 1 drivers
v0x557cdd7bf290_0 .net "b", 0 0, L_0x557cddd0dbe0;  alias, 1 drivers
v0x557cdd7bf330_0 .net "cout", 0 0, L_0x557cddd0d780;  alias, 1 drivers
S_0x557cdce4d810 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcf16320;
 .timescale 0 0;
P_0x557cdd0189e0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdce3d470 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce4d810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0e0a0 .functor OR 1, L_0x557cddd0dda0, L_0x557cddd0dfc0, C4<0>, C4<0>;
v0x557cdd6757d0_0 .net "S", 0 0, L_0x557cddd0de30;  1 drivers
v0x557cdd6781e0_0 .net "a", 0 0, L_0x557cddd0e130;  1 drivers
v0x557cdd678280_0 .net "b", 0 0, L_0x557cddd0e370;  1 drivers
v0x557cdd675ae0_0 .net "c_1", 0 0, L_0x557cddd0dda0;  1 drivers
v0x557cdd675b80_0 .net "c_2", 0 0, L_0x557cddd0dfc0;  1 drivers
v0x557cdd66e1e0_0 .net "cin", 0 0, L_0x557cddd0e460;  1 drivers
v0x557cdd66e280_0 .net "cout", 0 0, L_0x557cddd0e0a0;  1 drivers
v0x557cdd670e30_0 .net "h_1_out", 0 0, L_0x557cddd0dd10;  1 drivers
S_0x557cdce3ccb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce3d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0dd10 .functor XOR 1, L_0x557cddd0e130, L_0x557cddd0e370, C4<0>, C4<0>;
L_0x557cddd0dda0 .functor AND 1, L_0x557cddd0e130, L_0x557cddd0e370, C4<1>, C4<1>;
v0x557cdd7a6b90_0 .net "S", 0 0, L_0x557cddd0dd10;  alias, 1 drivers
v0x557cdd7a4320_0 .net "a", 0 0, L_0x557cddd0e130;  alias, 1 drivers
v0x557cdd6579c0_0 .net "b", 0 0, L_0x557cddd0e370;  alias, 1 drivers
v0x557cdd657a60_0 .net "cout", 0 0, L_0x557cddd0dda0;  alias, 1 drivers
S_0x557cdce5b560 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce3d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0de30 .functor XOR 1, L_0x557cddd0dd10, L_0x557cddd0e460, C4<0>, C4<0>;
L_0x557cddd0dfc0 .functor AND 1, L_0x557cddd0dd10, L_0x557cddd0e460, C4<1>, C4<1>;
v0x557cdd67cde0_0 .net "S", 0 0, L_0x557cddd0de30;  alias, 1 drivers
v0x557cdd681ec0_0 .net "a", 0 0, L_0x557cddd0dd10;  alias, 1 drivers
v0x557cdd67f650_0 .net "b", 0 0, L_0x557cddd0e460;  alias, 1 drivers
v0x557cdd67f6f0_0 .net "cout", 0 0, L_0x557cddd0dfc0;  alias, 1 drivers
S_0x557cdce4e050 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcf23830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0039c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd646050_0 .net "S", 3 0, L_0x557cddd114d0;  alias, 1 drivers
v0x557cdd63e870_0 .net "a", 3 0, L_0x557cddd0f330;  alias, 1 drivers
v0x557cdd6413a0_0 .net "b", 3 0, L_0x557cddd0f480;  alias, 1 drivers
v0x557cdd63eb80_0 .net "carin", 3 0, L_0x557cddd115e0;  1 drivers
v0x557cdd6ac800_0 .net "cin", 0 0, L_0x557cddd11830;  1 drivers
v0x557cdd6b18e0_0 .net "cout", 0 0, L_0x557cddd11710;  alias, 1 drivers
L_0x557cddd0fab0 .part L_0x557cddd0f330, 1, 1;
L_0x557cddd0fc00 .part L_0x557cddd0f480, 1, 1;
L_0x557cddd0fd30 .part L_0x557cddd115e0, 0, 1;
L_0x557cddd10280 .part L_0x557cddd0f330, 2, 1;
L_0x557cddd10440 .part L_0x557cddd0f480, 2, 1;
L_0x557cddd10600 .part L_0x557cddd115e0, 1, 1;
L_0x557cddd10b00 .part L_0x557cddd0f330, 3, 1;
L_0x557cddd10c30 .part L_0x557cddd0f480, 3, 1;
L_0x557cddd10db0 .part L_0x557cddd115e0, 2, 1;
L_0x557cddd11270 .part L_0x557cddd0f330, 0, 1;
L_0x557cddd113a0 .part L_0x557cddd0f480, 0, 1;
L_0x557cddd114d0 .concat8 [ 1 1 1 1], L_0x557cddd11000, L_0x557cddd0f7b0, L_0x557cddd0ff80, L_0x557cddd10850;
L_0x557cddd115e0 .concat8 [ 1 1 1 1], L_0x557cddd11200, L_0x557cddd0fa20, L_0x557cddd101f0, L_0x557cddd10a70;
L_0x557cddd11710 .part L_0x557cddd115e0, 3, 1;
S_0x557cdce54870 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdce4e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd11200 .functor OR 1, L_0x557cddd10f90, L_0x557cddd11100, C4<0>, C4<0>;
v0x557cdd62c2c0_0 .net "S", 0 0, L_0x557cddd11000;  1 drivers
v0x557cdd6249c0_0 .net "a", 0 0, L_0x557cddd11270;  1 drivers
v0x557cdd624a60_0 .net "b", 0 0, L_0x557cddd113a0;  1 drivers
v0x557cdd627610_0 .net "c_1", 0 0, L_0x557cddd10f90;  1 drivers
v0x557cdd6276b0_0 .net "c_2", 0 0, L_0x557cddd11100;  1 drivers
v0x557cdd624cd0_0 .net "cin", 0 0, L_0x557cddd11830;  alias, 1 drivers
v0x557cdd624d70_0 .net "cout", 0 0, L_0x557cddd11200;  1 drivers
v0x557cdd61d390_0 .net "h_1_out", 0 0, L_0x557cddd10ee0;  1 drivers
S_0x557cdce4c940 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce54870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd10ee0 .functor XOR 1, L_0x557cddd11270, L_0x557cddd113a0, C4<0>, C4<0>;
L_0x557cddd10f90 .functor AND 1, L_0x557cddd11270, L_0x557cddd113a0, C4<1>, C4<1>;
v0x557cdd65f7b0_0 .net "S", 0 0, L_0x557cddd10ee0;  alias, 1 drivers
v0x557cdd6335c0_0 .net "a", 0 0, L_0x557cddd11270;  alias, 1 drivers
v0x557cdd6386a0_0 .net "b", 0 0, L_0x557cddd113a0;  alias, 1 drivers
v0x557cdd638740_0 .net "cout", 0 0, L_0x557cddd10f90;  alias, 1 drivers
S_0x557cdce3f3b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce54870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd11000 .functor XOR 1, L_0x557cddd10ee0, L_0x557cddd11830, C4<0>, C4<0>;
L_0x557cddd11100 .functor AND 1, L_0x557cddd10ee0, L_0x557cddd11830, C4<1>, C4<1>;
v0x557cdd635e30_0 .net "S", 0 0, L_0x557cddd11000;  alias, 1 drivers
v0x557cdd62bfb0_0 .net "a", 0 0, L_0x557cddd10ee0;  alias, 1 drivers
v0x557cdd62e9c0_0 .net "b", 0 0, L_0x557cddd11830;  alias, 1 drivers
v0x557cdd62ea60_0 .net "cout", 0 0, L_0x557cddd11100;  alias, 1 drivers
S_0x557cdce45c50 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdce4e050;
 .timescale 0 0;
P_0x557cdcfe44b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdce03ff0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce45c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0fa20 .functor OR 1, L_0x557cddd0f6d0, L_0x557cddd0f940, C4<0>, C4<0>;
v0x557cdd60b780_0 .net "S", 0 0, L_0x557cddd0f7b0;  1 drivers
v0x557cdd608f10_0 .net "a", 0 0, L_0x557cddd0fab0;  1 drivers
v0x557cdd608fb0_0 .net "b", 0 0, L_0x557cddd0fc00;  1 drivers
v0x557cdd5ff090_0 .net "c_1", 0 0, L_0x557cddd0f6d0;  1 drivers
v0x557cdd5ff130_0 .net "c_2", 0 0, L_0x557cddd0f940;  1 drivers
v0x557cdd601aa0_0 .net "cin", 0 0, L_0x557cddd0fd30;  1 drivers
v0x557cdd601b40_0 .net "cout", 0 0, L_0x557cddd0fa20;  1 drivers
v0x557cdd5ff3a0_0 .net "h_1_out", 0 0, L_0x557cddd0f5c0;  1 drivers
S_0x557cdcdf3ce0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce03ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0f5c0 .functor XOR 1, L_0x557cddd0fab0, L_0x557cddd0fc00, C4<0>, C4<0>;
L_0x557cddd0f6d0 .functor AND 1, L_0x557cddd0fab0, L_0x557cddd0fc00, C4<1>, C4<1>;
v0x557cdd61fda0_0 .net "S", 0 0, L_0x557cddd0f5c0;  alias, 1 drivers
v0x557cdd61d6a0_0 .net "a", 0 0, L_0x557cddd0fab0;  alias, 1 drivers
v0x557cdd615c80_0 .net "b", 0 0, L_0x557cddd0fc00;  alias, 1 drivers
v0x557cdd615d20_0 .net "cout", 0 0, L_0x557cddd0f6d0;  alias, 1 drivers
S_0x557cdcdf3520 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce03ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0f7b0 .functor XOR 1, L_0x557cddd0f5c0, L_0x557cddd0fd30, C4<0>, C4<0>;
L_0x557cddd0f940 .functor AND 1, L_0x557cddd0f5c0, L_0x557cddd0fd30, C4<1>, C4<1>;
v0x557cdd6189f0_0 .net "S", 0 0, L_0x557cddd0f7b0;  alias, 1 drivers
v0x557cdd615f90_0 .net "a", 0 0, L_0x557cddd0f5c0;  alias, 1 drivers
v0x557cdd6066a0_0 .net "b", 0 0, L_0x557cddd0fd30;  alias, 1 drivers
v0x557cdd606740_0 .net "cout", 0 0, L_0x557cddd0f940;  alias, 1 drivers
S_0x557cdce11d40 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdce4e050;
 .timescale 0 0;
P_0x557cdcfce180 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdce04830 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce11d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd101f0 .functor OR 1, L_0x557cddd0fef0, L_0x557cddd10110, C4<0>, C4<0>;
v0x557cdd5e8d60_0 .net "S", 0 0, L_0x557cddd0ff80;  1 drivers
v0x557cdd5ebad0_0 .net "a", 0 0, L_0x557cddd10280;  1 drivers
v0x557cdd5ebb70_0 .net "b", 0 0, L_0x557cddd10440;  1 drivers
v0x557cdd5e9070_0 .net "c_1", 0 0, L_0x557cddd0fef0;  1 drivers
v0x557cdd5e9110_0 .net "c_2", 0 0, L_0x557cddd10110;  1 drivers
v0x557cdd6b8c80_0 .net "cin", 0 0, L_0x557cddd10600;  1 drivers
v0x557cdd6b8d20_0 .net "cout", 0 0, L_0x557cddd101f0;  1 drivers
v0x557cdd6c7f20_0 .net "h_1_out", 0 0, L_0x557cddd0fe60;  1 drivers
S_0x557cdce0b050 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce04830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0fe60 .functor XOR 1, L_0x557cddd10280, L_0x557cddd10440, C4<0>, C4<0>;
L_0x557cddd0fef0 .functor AND 1, L_0x557cddd10280, L_0x557cddd10440, C4<1>, C4<1>;
v0x557cdd5f7aa0_0 .net "S", 0 0, L_0x557cddd0fe60;  alias, 1 drivers
v0x557cdd5fa6f0_0 .net "a", 0 0, L_0x557cddd10280;  alias, 1 drivers
v0x557cdd5f7db0_0 .net "b", 0 0, L_0x557cddd10440;  alias, 1 drivers
v0x557cdd5f7e50_0 .net "cout", 0 0, L_0x557cddd0fef0;  alias, 1 drivers
S_0x557cdce03120 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce04830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0ff80 .functor XOR 1, L_0x557cddd0fe60, L_0x557cddd10600, C4<0>, C4<0>;
L_0x557cddd10110 .functor AND 1, L_0x557cddd0fe60, L_0x557cddd10600, C4<1>, C4<1>;
v0x557cdd5f0470_0 .net "S", 0 0, L_0x557cddd0ff80;  alias, 1 drivers
v0x557cdd5f2e80_0 .net "a", 0 0, L_0x557cddd0fe60;  alias, 1 drivers
v0x557cdd5f0780_0 .net "b", 0 0, L_0x557cddd10600;  alias, 1 drivers
v0x557cdd5f0820_0 .net "cout", 0 0, L_0x557cddd10110;  alias, 1 drivers
S_0x557cdcdf5b90 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdce4e050;
 .timescale 0 0;
P_0x557cdd0a3240 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcdfc430 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcdf5b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd10a70 .functor OR 1, L_0x557cddd107c0, L_0x557cddd10990, C4<0>, C4<0>;
v0x557cdd64c830_0 .net "S", 0 0, L_0x557cddd10850;  1 drivers
v0x557cdd64f480_0 .net "a", 0 0, L_0x557cddd10b00;  1 drivers
v0x557cdd64f520_0 .net "b", 0 0, L_0x557cddd10c30;  1 drivers
v0x557cdd64cb40_0 .net "c_1", 0 0, L_0x557cddd107c0;  1 drivers
v0x557cdd64cbe0_0 .net "c_2", 0 0, L_0x557cddd10990;  1 drivers
v0x557cdd645d40_0 .net "cin", 0 0, L_0x557cddd10db0;  1 drivers
v0x557cdd645de0_0 .net "cout", 0 0, L_0x557cddd10a70;  1 drivers
v0x557cdd648750_0 .net "h_1_out", 0 0, L_0x557cddd10730;  1 drivers
S_0x557cdcdd70d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcdfc430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd10730 .functor XOR 1, L_0x557cddd10b00, L_0x557cddd10c30, C4<0>, C4<0>;
L_0x557cddd107c0 .functor AND 1, L_0x557cddd10b00, L_0x557cddd10c30, C4<1>, C4<1>;
v0x557cdd6c2e40_0 .net "S", 0 0, L_0x557cddd10730;  alias, 1 drivers
v0x557cdd6bdd60_0 .net "a", 0 0, L_0x557cddd10b00;  alias, 1 drivers
v0x557cdd6bb4f0_0 .net "b", 0 0, L_0x557cddd10c30;  alias, 1 drivers
v0x557cdd6bb590_0 .net "cout", 0 0, L_0x557cddd107c0;  alias, 1 drivers
S_0x557cdcdc6d30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcdfc430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd10850 .functor XOR 1, L_0x557cddd10730, L_0x557cddd10db0, C4<0>, C4<0>;
L_0x557cddd10990 .functor AND 1, L_0x557cddd10730, L_0x557cddd10db0, C4<1>, C4<1>;
v0x557cdd653e20_0 .net "S", 0 0, L_0x557cddd10850;  alias, 1 drivers
v0x557cdd656830_0 .net "a", 0 0, L_0x557cddd10730;  alias, 1 drivers
v0x557cdd654130_0 .net "b", 0 0, L_0x557cddd10db0;  alias, 1 drivers
v0x557cdd6541d0_0 .net "cout", 0 0, L_0x557cddd10990;  alias, 1 drivers
S_0x557cdcdc6570 .scope module, "S_2" "adder_subtractor_Nbit" 3 193, 3 48 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd032e60 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061448e68 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x557cddd11af0 .functor XOR 4, L_0x7f5061448e68, L_0x557cddca9770, C4<0000>, C4<0000>;
L_0x557cddd13490 .functor NOT 1, L_0x557cddd13630, C4<0>, C4<0>, C4<0>;
L_0x557cddd137e0 .functor AND 1, L_0x7f5061441ba8, L_0x557cddd13490, C4<1>, C4<1>;
L_0x557cddd13980 .functor NOT 4, L_0x557cddd13850, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd139f0 .functor AND 4, L_0x557cddd133f0, L_0x557cddd13980, C4<1111>, C4<1111>;
L_0x557cddd13a60 .functor NOT 4, L_0x557cddd133f0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd15660 .functor AND 4, L_0x557cddd155c0, L_0x557cddd159c0, C4<1111>, C4<1111>;
L_0x557cddd15b70 .functor OR 4, L_0x557cddd139f0, L_0x557cddd15660, C4<0000>, C4<0000>;
v0x557cdd81d500_0 .net *"_s0", 3 0, L_0x7f5061448e68;  1 drivers
v0x557cdd818420_0 .net *"_s10", 3 0, L_0x557cddd13980;  1 drivers
L_0x7f5061441c80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd815bb0_0 .net/2s *"_s18", 2 0, L_0x7f5061441c80;  1 drivers
L_0x7f5061441cc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd7fd330_0 .net/2s *"_s23", 0 0, L_0x7f5061441cc8;  1 drivers
v0x557cdd80c5d0_0 .net *"_s27", 3 0, L_0x557cddd159c0;  1 drivers
v0x557cdd809d60_0 .net *"_s4", 0 0, L_0x557cddd13490;  1 drivers
v0x557cdd8074f0_0 .net *"_s8", 3 0, L_0x557cddd13850;  1 drivers
v0x557cdd804c80_0 .net "a", 3 0, L_0x557cddca9640;  alias, 1 drivers
v0x557cdd802410_0 .net "a_or_s", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd8024b0_0 .net "add_1", 3 0, L_0x557cddd13b60;  1 drivers
v0x557cdd7e7250_0 .net "b", 3 0, L_0x557cddca9770;  alias, 1 drivers
v0x557cdd7f64f0_0 .net "cout", 0 0, L_0x557cddd13630;  alias, 1 drivers
v0x557cdd7f6590_0 .net "diff_is_negative", 0 0, L_0x557cddd137e0;  1 drivers
v0x557cdd7f3c80_0 .net "dummy_cout", 0 0, L_0x557cddd15800;  1 drivers
v0x557cdd7f3d20_0 .net "input_b", 3 0, L_0x557cddd11af0;  1 drivers
v0x557cdd7f1410_0 .net "inverted_out", 3 0, L_0x557cddd13a60;  1 drivers
v0x557cdd7f14b0_0 .net "n_out", 3 0, L_0x557cddd15660;  1 drivers
v0x557cdd7e9ac0_0 .net "negated_out", 3 0, L_0x557cddd155c0;  1 drivers
v0x557cdd334fc0_0 .net "out", 3 0, L_0x557cddd15b70;  alias, 1 drivers
v0x557cdd3ac1e0_0 .net "p_out", 3 0, L_0x557cddd139f0;  1 drivers
v0x557cdd3d1600_0 .net "t_out", 3 0, L_0x557cddd133f0;  1 drivers
L_0x557cddd13850 .concat [ 1 1 1 1], L_0x557cddd137e0, L_0x557cddd137e0, L_0x557cddd137e0, L_0x557cddd137e0;
L_0x557cddd13b60 .concat8 [ 1 3 0 0], L_0x7f5061441cc8, L_0x7f5061441c80;
L_0x557cddd15920 .part L_0x557cddd13b60, 3, 1;
L_0x557cddd159c0 .concat [ 1 1 1 1], L_0x557cddd137e0, L_0x557cddd137e0, L_0x557cddd137e0, L_0x557cddd137e0;
S_0x557cdcde4e20 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcdc6570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd023c90 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd56cbb0_0 .net "S", 3 0, L_0x557cddd133f0;  alias, 1 drivers
v0x557cdd56a4b0_0 .net "a", 3 0, L_0x557cddca9640;  alias, 1 drivers
v0x557cdd562bb0_0 .net "b", 3 0, L_0x557cddd11af0;  alias, 1 drivers
v0x557cdd565800_0 .net "carin", 3 0, L_0x557cddd13500;  1 drivers
v0x557cdd562ec0_0 .net "cin", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd562f60_0 .net "cout", 0 0, L_0x557cddd13630;  alias, 1 drivers
L_0x557cddd11d90 .part L_0x557cddca9640, 1, 1;
L_0x557cddd11ec0 .part L_0x557cddd11af0, 1, 1;
L_0x557cddd11ff0 .part L_0x557cddd13500, 0, 1;
L_0x557cddd123e0 .part L_0x557cddca9640, 2, 1;
L_0x557cddd12510 .part L_0x557cddd11af0, 2, 1;
L_0x557cddd126d0 .part L_0x557cddd13500, 1, 1;
L_0x557cddd12ac0 .part L_0x557cddca9640, 3, 1;
L_0x557cddd12d00 .part L_0x557cddd11af0, 3, 1;
L_0x557cddd12da0 .part L_0x557cddd13500, 2, 1;
L_0x557cddd13190 .part L_0x557cddca9640, 0, 1;
L_0x557cddd132c0 .part L_0x557cddd11af0, 0, 1;
L_0x557cddd133f0 .concat8 [ 1 1 1 1], L_0x557cddd12fb0, L_0x557cddd11c40, L_0x557cddd12200, L_0x557cddd128e0;
L_0x557cddd13500 .concat8 [ 1 1 1 1], L_0x557cddd13120, L_0x557cddd11d20, L_0x557cddd12370, L_0x557cddd12a50;
L_0x557cddd13630 .part L_0x557cddd13500, 3, 1;
S_0x557cdcdd7910 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcde4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd13120 .functor OR 1, L_0x557cddd12f40, L_0x557cddd130b0, C4<0>, C4<0>;
v0x557cdd578590_0 .net "S", 0 0, L_0x557cddd12fb0;  1 drivers
v0x557cdd575b30_0 .net "a", 0 0, L_0x557cddd13190;  1 drivers
v0x557cdd575bd0_0 .net "b", 0 0, L_0x557cddd132c0;  1 drivers
v0x557cdd549940_0 .net "c_1", 0 0, L_0x557cddd12f40;  1 drivers
v0x557cdd5499e0_0 .net "c_2", 0 0, L_0x557cddd130b0;  1 drivers
v0x557cdd54ea20_0 .net "cin", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd54eac0_0 .net "cout", 0 0, L_0x557cddd13120;  1 drivers
v0x557cdd54c1b0_0 .net "h_1_out", 0 0, L_0x557cddd12ed0;  1 drivers
S_0x557cdcdde130 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcdd7910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd12ed0 .functor XOR 1, L_0x557cddd13190, L_0x557cddd132c0, C4<0>, C4<0>;
L_0x557cddd12f40 .functor AND 1, L_0x557cddd13190, L_0x557cddd132c0, C4<1>, C4<1>;
v0x557cdd5871b0_0 .net "S", 0 0, L_0x557cddd12ed0;  alias, 1 drivers
v0x557cdd584870_0 .net "a", 0 0, L_0x557cddd13190;  alias, 1 drivers
v0x557cdd57cf30_0 .net "b", 0 0, L_0x557cddd132c0;  alias, 1 drivers
v0x557cdd57cfd0_0 .net "cout", 0 0, L_0x557cddd12f40;  alias, 1 drivers
S_0x557cdcdd6200 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcdd7910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd12fb0 .functor XOR 1, L_0x557cddd12ed0, L_0x7f5061441ba8, C4<0>, C4<0>;
L_0x557cddd130b0 .functor AND 1, L_0x557cddd12ed0, L_0x7f5061441ba8, C4<1>, C4<1>;
v0x557cdd57f940_0 .net "S", 0 0, L_0x557cddd12fb0;  alias, 1 drivers
v0x557cdd57d240_0 .net "a", 0 0, L_0x557cddd12ed0;  alias, 1 drivers
v0x557cdd575820_0 .net "b", 0 0, L_0x7f5061441ba8;  alias, 1 drivers
v0x557cdd5758c0_0 .net "cout", 0 0, L_0x557cddd130b0;  alias, 1 drivers
S_0x557cdcdc8c70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcde4e20;
 .timescale 0 0;
P_0x557cdd088180 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcdcf510 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcdc8c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd11d20 .functor OR 1, L_0x557cddd11bd0, L_0x557cddd11cb0, C4<0>, C4<0>;
v0x557cdd533710_0 .net "S", 0 0, L_0x557cddd11c40;  1 drivers
v0x557cdd536120_0 .net "a", 0 0, L_0x557cddd11d90;  1 drivers
v0x557cdd5361c0_0 .net "b", 0 0, L_0x557cddd11ec0;  1 drivers
v0x557cdd533a20_0 .net "c_1", 0 0, L_0x557cddd11bd0;  1 drivers
v0x557cdd533ac0_0 .net "c_2", 0 0, L_0x557cddd11cb0;  1 drivers
v0x557cdd52c000_0 .net "cin", 0 0, L_0x557cddd11ff0;  1 drivers
v0x557cdd52c0a0_0 .net "cout", 0 0, L_0x557cddd11d20;  1 drivers
v0x557cdd52ed70_0 .net "h_1_out", 0 0, L_0x557cddd11b60;  1 drivers
S_0x557cdce39bb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcdcf510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd11b60 .functor XOR 1, L_0x557cddd11d90, L_0x557cddd11ec0, C4<0>, C4<0>;
L_0x557cddd11bd0 .functor AND 1, L_0x557cddd11d90, L_0x557cddd11ec0, C4<1>, C4<1>;
v0x557cdd542330_0 .net "S", 0 0, L_0x557cddd11b60;  alias, 1 drivers
v0x557cdd544d40_0 .net "a", 0 0, L_0x557cddd11d90;  alias, 1 drivers
v0x557cdd542640_0 .net "b", 0 0, L_0x557cddd11ec0;  alias, 1 drivers
v0x557cdd5426e0_0 .net "cout", 0 0, L_0x557cddd11bd0;  alias, 1 drivers
S_0x557cdce2c6a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcdcf510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd11c40 .functor XOR 1, L_0x557cddd11b60, L_0x557cddd11ff0, C4<0>, C4<0>;
L_0x557cddd11cb0 .functor AND 1, L_0x557cddd11b60, L_0x557cddd11ff0, C4<1>, C4<1>;
v0x557cdd53ad40_0 .net "S", 0 0, L_0x557cddd11c40;  alias, 1 drivers
v0x557cdd53d990_0 .net "a", 0 0, L_0x557cddd11b60;  alias, 1 drivers
v0x557cdd53b050_0 .net "b", 0 0, L_0x557cddd11ff0;  alias, 1 drivers
v0x557cdd53b0f0_0 .net "cout", 0 0, L_0x557cddd11cb0;  alias, 1 drivers
S_0x557cdce32ec0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcde4e20;
 .timescale 0 0;
P_0x557cdd06fa80 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdce2bad0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce32ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd12370 .functor OR 1, L_0x557cddd12190, L_0x557cddd12300, C4<0>, C4<0>;
v0x557cdd515720_0 .net "S", 0 0, L_0x557cddd12200;  1 drivers
v0x557cdd50de20_0 .net "a", 0 0, L_0x557cddd123e0;  1 drivers
v0x557cdd50dec0_0 .net "b", 0 0, L_0x557cddd12510;  1 drivers
v0x557cdd510a70_0 .net "c_1", 0 0, L_0x557cddd12190;  1 drivers
v0x557cdd510b10_0 .net "c_2", 0 0, L_0x557cddd12300;  1 drivers
v0x557cdd50e130_0 .net "cin", 0 0, L_0x557cddd126d0;  1 drivers
v0x557cdd50e1d0_0 .net "cout", 0 0, L_0x557cddd12370;  1 drivers
v0x557cdd5067f0_0 .net "h_1_out", 0 0, L_0x557cddd12120;  1 drivers
S_0x557cdce1e960 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce2bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd12120 .functor XOR 1, L_0x557cddd123e0, L_0x557cddd12510, C4<0>, C4<0>;
L_0x557cddd12190 .functor AND 1, L_0x557cddd123e0, L_0x557cddd12510, C4<1>, C4<1>;
v0x557cdd52c310_0 .net "S", 0 0, L_0x557cddd12120;  alias, 1 drivers
v0x557cdd51ca20_0 .net "a", 0 0, L_0x557cddd123e0;  alias, 1 drivers
v0x557cdd521b00_0 .net "b", 0 0, L_0x557cddd12510;  alias, 1 drivers
v0x557cdd521ba0_0 .net "cout", 0 0, L_0x557cddd12190;  alias, 1 drivers
S_0x557cdce24de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce2bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd12200 .functor XOR 1, L_0x557cddd12120, L_0x557cddd126d0, C4<0>, C4<0>;
L_0x557cddd12300 .functor AND 1, L_0x557cddd12120, L_0x557cddd126d0, C4<1>, C4<1>;
v0x557cdd51f290_0 .net "S", 0 0, L_0x557cddd12200;  alias, 1 drivers
v0x557cdd515410_0 .net "a", 0 0, L_0x557cddd12120;  alias, 1 drivers
v0x557cdd517e20_0 .net "b", 0 0, L_0x557cddd126d0;  alias, 1 drivers
v0x557cdd517ec0_0 .net "cout", 0 0, L_0x557cddd12300;  alias, 1 drivers
S_0x557cdce975f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcde4e20;
 .timescale 0 0;
P_0x557cdcf42080 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdce802a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce975f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd12a50 .functor OR 1, L_0x557cddd12870, L_0x557cddd129e0, C4<0>, C4<0>;
v0x557cdd5de2a0_0 .net "S", 0 0, L_0x557cddd128e0;  1 drivers
v0x557cdd5d91c0_0 .net "a", 0 0, L_0x557cddd12ac0;  1 drivers
v0x557cdd5d9260_0 .net "b", 0 0, L_0x557cddd12d00;  1 drivers
v0x557cdd5d40e0_0 .net "c_1", 0 0, L_0x557cddd12870;  1 drivers
v0x557cdd5d4180_0 .net "c_2", 0 0, L_0x557cddd129e0;  1 drivers
v0x557cdd5d1870_0 .net "cin", 0 0, L_0x557cddd12da0;  1 drivers
v0x557cdd5d1910_0 .net "cout", 0 0, L_0x557cddd12a50;  1 drivers
v0x557cdd56a1a0_0 .net "h_1_out", 0 0, L_0x557cddd12800;  1 drivers
S_0x557cdce8ba80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce802a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd12800 .functor XOR 1, L_0x557cddd12ac0, L_0x557cddd12d00, C4<0>, C4<0>;
L_0x557cddd12870 .functor AND 1, L_0x557cddd12ac0, L_0x557cddd12d00, C4<1>, C4<1>;
v0x557cdd509200_0 .net "S", 0 0, L_0x557cddd12800;  alias, 1 drivers
v0x557cdd506b00_0 .net "a", 0 0, L_0x557cddd12ac0;  alias, 1 drivers
v0x557cdd4ff0e0_0 .net "b", 0 0, L_0x557cddd12d00;  alias, 1 drivers
v0x557cdd4ff180_0 .net "cout", 0 0, L_0x557cddd12870;  alias, 1 drivers
S_0x557cdce7edd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce802a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd128e0 .functor XOR 1, L_0x557cddd12800, L_0x557cddd12da0, C4<0>, C4<0>;
L_0x557cddd129e0 .functor AND 1, L_0x557cddd12800, L_0x557cddd12da0, C4<1>, C4<1>;
v0x557cdd501e50_0 .net "S", 0 0, L_0x557cddd128e0;  alias, 1 drivers
v0x557cdd4ff3f0_0 .net "a", 0 0, L_0x557cddd12800;  alias, 1 drivers
v0x557cdd5cf000_0 .net "b", 0 0, L_0x557cddd12da0;  alias, 1 drivers
v0x557cdd5cf0a0_0 .net "cout", 0 0, L_0x557cddd129e0;  alias, 1 drivers
S_0x557cdce67ec0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcdc6570;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcf03e00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd833550_0 .net "S", 3 0, L_0x557cddd155c0;  alias, 1 drivers
v0x557cdd830ce0_0 .net "a", 3 0, L_0x557cddd13a60;  alias, 1 drivers
v0x557cdd82e470_0 .net "b", 3 0, L_0x557cddd13b60;  alias, 1 drivers
v0x557cdd813340_0 .net "carin", 3 0, L_0x557cddd156d0;  1 drivers
v0x557cdd8225e0_0 .net "cin", 0 0, L_0x557cddd15920;  1 drivers
v0x557cdd81fd70_0 .net "cout", 0 0, L_0x557cddd15800;  alias, 1 drivers
L_0x557cddd13ec0 .part L_0x557cddd13a60, 1, 1;
L_0x557cddd13ff0 .part L_0x557cddd13b60, 1, 1;
L_0x557cddd14120 .part L_0x557cddd156d0, 0, 1;
L_0x557cddd14510 .part L_0x557cddd13a60, 2, 1;
L_0x557cddd146d0 .part L_0x557cddd13b60, 2, 1;
L_0x557cddd14890 .part L_0x557cddd156d0, 1, 1;
L_0x557cddd14c80 .part L_0x557cddd13a60, 3, 1;
L_0x557cddd14db0 .part L_0x557cddd13b60, 3, 1;
L_0x557cddd14ee0 .part L_0x557cddd156d0, 2, 1;
L_0x557cddd15360 .part L_0x557cddd13a60, 0, 1;
L_0x557cddd15490 .part L_0x557cddd13b60, 0, 1;
L_0x557cddd155c0 .concat8 [ 1 1 1 1], L_0x557cddd150f0, L_0x557cddd13ce0, L_0x557cddd14330, L_0x557cddd14aa0;
L_0x557cddd156d0 .concat8 [ 1 1 1 1], L_0x557cddd152f0, L_0x557cddd13e50, L_0x557cddd144a0, L_0x557cddd14c10;
L_0x557cddd15800 .part L_0x557cddd156d0, 3, 1;
S_0x557cdce73260 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdce67ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd152f0 .functor OR 1, L_0x557cddd15080, L_0x557cddd151f0, C4<0>, C4<0>;
v0x557cdd5c2b80_0 .net "S", 0 0, L_0x557cddd150f0;  1 drivers
v0x557cdd5c7c60_0 .net "a", 0 0, L_0x557cddd15360;  1 drivers
v0x557cdd5c7d00_0 .net "b", 0 0, L_0x557cddd15490;  1 drivers
v0x557cdd5c53f0_0 .net "c_1", 0 0, L_0x557cddd15080;  1 drivers
v0x557cdd5c5490_0 .net "c_2", 0 0, L_0x557cddd151f0;  1 drivers
v0x557cdd5b67b0_0 .net "cin", 0 0, L_0x557cddd15920;  alias, 1 drivers
v0x557cdd5b6850_0 .net "cout", 0 0, L_0x557cddd152f0;  1 drivers
v0x557cdd5bb890_0 .net "h_1_out", 0 0, L_0x557cddd15010;  1 drivers
S_0x557cdcfc6430 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce73260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd15010 .functor XOR 1, L_0x557cddd15360, L_0x557cddd15490, C4<0>, C4<0>;
L_0x557cddd15080 .functor AND 1, L_0x557cddd15360, L_0x557cddd15490, C4<1>, C4<1>;
v0x557cdd55c0c0_0 .net "S", 0 0, L_0x557cddd15010;  alias, 1 drivers
v0x557cdd55ead0_0 .net "a", 0 0, L_0x557cddd15360;  alias, 1 drivers
v0x557cdd55c3d0_0 .net "b", 0 0, L_0x557cddd15490;  alias, 1 drivers
v0x557cdd55c470_0 .net "cout", 0 0, L_0x557cddd15080;  alias, 1 drivers
S_0x557cdcfaf2c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce73260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd150f0 .functor XOR 1, L_0x557cddd15010, L_0x557cddd15920, C4<0>, C4<0>;
L_0x557cddd151f0 .functor AND 1, L_0x557cddd15010, L_0x557cddd15920, C4<1>, C4<1>;
v0x557cdd554bf0_0 .net "S", 0 0, L_0x557cddd150f0;  alias, 1 drivers
v0x557cdd557720_0 .net "a", 0 0, L_0x557cddd15010;  alias, 1 drivers
v0x557cdd554f00_0 .net "b", 0 0, L_0x557cddd15920;  alias, 1 drivers
v0x557cdd554fa0_0 .net "cout", 0 0, L_0x557cddd151f0;  alias, 1 drivers
S_0x557cdcfba8c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdce67ec0;
 .timescale 0 0;
P_0x557cdcef1270 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcfae750 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfba8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd13e50 .functor OR 1, L_0x557cddd13c70, L_0x557cddd13de0, C4<0>, C4<0>;
v0x557cdd5a0920_0 .net "S", 0 0, L_0x557cddd13ce0;  1 drivers
v0x557cdd85d920_0 .net "a", 0 0, L_0x557cddd13ec0;  1 drivers
v0x557cdd85d9c0_0 .net "b", 0 0, L_0x557cddd13ff0;  1 drivers
v0x557cdd85b0b0_0 .net "c_1", 0 0, L_0x557cddd13c70;  1 drivers
v0x557cdd85b150_0 .net "c_2", 0 0, L_0x557cddd13de0;  1 drivers
v0x557cdd858840_0 .net "cin", 0 0, L_0x557cddd14120;  1 drivers
v0x557cdd8588e0_0 .net "cout", 0 0, L_0x557cddd13e50;  1 drivers
v0x557cdd850ef0_0 .net "h_1_out", 0 0, L_0x557cddd13c00;  1 drivers
S_0x557cdcf97740 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfae750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd13c00 .functor XOR 1, L_0x557cddd13ec0, L_0x557cddd13ff0, C4<0>, C4<0>;
L_0x557cddd13c70 .functor AND 1, L_0x557cddd13ec0, L_0x557cddd13ff0, C4<1>, C4<1>;
v0x557cdd5b9020_0 .net "S", 0 0, L_0x557cddd13c00;  alias, 1 drivers
v0x557cdd5aa360_0 .net "a", 0 0, L_0x557cddd13ec0;  alias, 1 drivers
v0x557cdd5af440_0 .net "b", 0 0, L_0x557cddd13ff0;  alias, 1 drivers
v0x557cdd5af4e0_0 .net "cout", 0 0, L_0x557cddd13c70;  alias, 1 drivers
S_0x557cdcfa2be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfae750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd13ce0 .functor XOR 1, L_0x557cddd13c00, L_0x557cddd14120, C4<0>, C4<0>;
L_0x557cddd13de0 .functor AND 1, L_0x557cddd13c00, L_0x557cddd14120, C4<1>, C4<1>;
v0x557cdd5acbd0_0 .net "S", 0 0, L_0x557cddd13ce0;  alias, 1 drivers
v0x557cdd59e0b0_0 .net "a", 0 0, L_0x557cddd13c00;  alias, 1 drivers
v0x557cdd5a3190_0 .net "b", 0 0, L_0x557cddd14120;  alias, 1 drivers
v0x557cdd5a3230_0 .net "cout", 0 0, L_0x557cddd13de0;  alias, 1 drivers
S_0x557cdd107bc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdce67ec0;
 .timescale 0 0;
P_0x557cdced4670 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd0dced0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd107bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd144a0 .functor OR 1, L_0x557cddd142c0, L_0x557cddd14430, C4<0>, C4<0>;
v0x557cdd862a00_0 .net "S", 0 0, L_0x557cddd14330;  1 drivers
v0x557cdd6f19c0_0 .net "a", 0 0, L_0x557cddd14510;  1 drivers
v0x557cdd6f1a60_0 .net "b", 0 0, L_0x557cddd146d0;  1 drivers
v0x557cdd6f6aa0_0 .net "c_1", 0 0, L_0x557cddd142c0;  1 drivers
v0x557cdd6f6b40_0 .net "c_2", 0 0, L_0x557cddd14430;  1 drivers
v0x557cdd6f4230_0 .net "cin", 0 0, L_0x557cddd14890;  1 drivers
v0x557cdd6f42d0_0 .net "cout", 0 0, L_0x557cddd144a0;  1 drivers
v0x557cdd6e55f0_0 .net "h_1_out", 0 0, L_0x557cddd14250;  1 drivers
S_0x557cdd0f2120 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0dced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd14250 .functor XOR 1, L_0x557cddd14510, L_0x557cddd146d0, C4<0>, C4<0>;
L_0x557cddd142c0 .functor AND 1, L_0x557cddd14510, L_0x557cddd146d0, C4<1>, C4<1>;
v0x557cdd83f3e0_0 .net "S", 0 0, L_0x557cddd14250;  alias, 1 drivers
v0x557cdd84e680_0 .net "a", 0 0, L_0x557cddd14510;  alias, 1 drivers
v0x557cdd84be10_0 .net "b", 0 0, L_0x557cddd146d0;  alias, 1 drivers
v0x557cdd84beb0_0 .net "cout", 0 0, L_0x557cddd142c0;  alias, 1 drivers
S_0x557cdd0dbb60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0dced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd14330 .functor XOR 1, L_0x557cddd14250, L_0x557cddd14890, C4<0>, C4<0>;
L_0x557cddd14430 .functor AND 1, L_0x557cddd14250, L_0x557cddd14890, C4<1>, C4<1>;
v0x557cdd8495a0_0 .net "S", 0 0, L_0x557cddd14330;  alias, 1 drivers
v0x557cdd8444c0_0 .net "a", 0 0, L_0x557cddd14250;  alias, 1 drivers
v0x557cdd841c50_0 .net "b", 0 0, L_0x557cddd14890;  alias, 1 drivers
v0x557cdd841cf0_0 .net "cout", 0 0, L_0x557cddd14430;  alias, 1 drivers
S_0x557cdd0b12e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdce67ec0;
 .timescale 0 0;
P_0x557cdcebbb10 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd0c60c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0b12e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd14c10 .functor OR 1, L_0x557cddd14a30, L_0x557cddd14ba0, C4<0>, C4<0>;
v0x557cdd6d28d0_0 .net "S", 0 0, L_0x557cddd14aa0;  1 drivers
v0x557cdd6d0060_0 .net "a", 0 0, L_0x557cddd14c80;  1 drivers
v0x557cdd6d0100_0 .net "b", 0 0, L_0x557cddd14db0;  1 drivers
v0x557cdd829390_0 .net "c_1", 0 0, L_0x557cddd14a30;  1 drivers
v0x557cdd829430_0 .net "c_2", 0 0, L_0x557cddd14ba0;  1 drivers
v0x557cdd838630_0 .net "cin", 0 0, L_0x557cddd14ee0;  1 drivers
v0x557cdd8386d0_0 .net "cout", 0 0, L_0x557cddd14c10;  1 drivers
v0x557cdd835dc0_0 .net "h_1_out", 0 0, L_0x557cddd149c0;  1 drivers
S_0x557cdd4f5890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0c60c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd149c0 .functor XOR 1, L_0x557cddd14c80, L_0x557cddd14db0, C4<0>, C4<0>;
L_0x557cddd14a30 .functor AND 1, L_0x557cddd14c80, L_0x557cddd14db0, C4<1>, C4<1>;
v0x557cdd6ea6d0_0 .net "S", 0 0, L_0x557cddd149c0;  alias, 1 drivers
v0x557cdd6e7e60_0 .net "a", 0 0, L_0x557cddd14c80;  alias, 1 drivers
v0x557cdd6d9ce0_0 .net "b", 0 0, L_0x557cddd14db0;  alias, 1 drivers
v0x557cdd6d9d80_0 .net "cout", 0 0, L_0x557cddd14a30;  alias, 1 drivers
S_0x557cdd4cad80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0c60c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd14aa0 .functor XOR 1, L_0x557cddd149c0, L_0x557cddd14ee0, C4<0>, C4<0>;
L_0x557cddd14ba0 .functor AND 1, L_0x557cddd149c0, L_0x557cddd14ee0, C4<1>, C4<1>;
v0x557cdd6dedc0_0 .net "S", 0 0, L_0x557cddd14aa0;  alias, 1 drivers
v0x557cdd6dc550_0 .net "a", 0 0, L_0x557cddd149c0;  alias, 1 drivers
v0x557cdd6cd7f0_0 .net "b", 0 0, L_0x557cddd14ee0;  alias, 1 drivers
v0x557cdd6cd890_0 .net "cout", 0 0, L_0x557cddd14ba0;  alias, 1 drivers
S_0x557cdd4dfdf0 .scope module, "dut" "rca_Nbit" 3 216, 3 26 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcf8bd30 .param/l "N" 0 3 26, +C4<00000000000000000000000000010000>;
v0x557cdd18f690_0 .net "S", 15 0, L_0x557cddd5fd50;  alias, 1 drivers
v0x557cdd1921c0_0 .net "a", 15 0, L_0x557cddd57d80;  alias, 1 drivers
v0x557cdd18f9a0_0 .net "b", 15 0, L_0x557cddd57f00;  alias, 1 drivers
v0x557cdd1fd620_0 .net "carin", 15 0, L_0x557cddd60010;  1 drivers
L_0x7f5061442cd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd202700_0 .net "cin", 0 0, L_0x7f5061442cd0;  1 drivers
v0x557cdd1ffe90_0 .net "cout", 0 0, L_0x557cddd60760;  alias, 1 drivers
L_0x557cddd581d0 .part L_0x557cddd57d80, 1, 1;
L_0x557cddd58300 .part L_0x557cddd57f00, 1, 1;
L_0x557cddd58430 .part L_0x557cddd60010, 0, 1;
L_0x557cddd58820 .part L_0x557cddd57d80, 2, 1;
L_0x557cddd589e0 .part L_0x557cddd57f00, 2, 1;
L_0x557cddd58ba0 .part L_0x557cddd60010, 1, 1;
L_0x557cddd58f90 .part L_0x557cddd57d80, 3, 1;
L_0x557cddd590c0 .part L_0x557cddd57f00, 3, 1;
L_0x557cddd591f0 .part L_0x557cddd60010, 2, 1;
L_0x557cddd595e0 .part L_0x557cddd57d80, 4, 1;
L_0x557cddd59710 .part L_0x557cddd57f00, 4, 1;
L_0x557cddd59840 .part L_0x557cddd60010, 3, 1;
L_0x557cddd59d30 .part L_0x557cddd57d80, 5, 1;
L_0x557cddd59e60 .part L_0x557cddd57f00, 5, 1;
L_0x557cddd59f90 .part L_0x557cddd60010, 4, 1;
L_0x557cddd5a400 .part L_0x557cddd57d80, 6, 1;
L_0x557cddd5a5c0 .part L_0x557cddd57f00, 6, 1;
L_0x557cddd5a770 .part L_0x557cddd60010, 5, 1;
L_0x557cddd5ab80 .part L_0x557cddd57d80, 7, 1;
L_0x557cddd5acb0 .part L_0x557cddd57f00, 7, 1;
L_0x557cddd5a810 .part L_0x557cddd60010, 6, 1;
L_0x557cddd5b280 .part L_0x557cddd57d80, 8, 1;
L_0x557cddd5ade0 .part L_0x557cddd57f00, 8, 1;
L_0x557cddd5b500 .part L_0x557cddd60010, 7, 1;
L_0x557cddd5ba70 .part L_0x557cddd57d80, 9, 1;
L_0x557cddd5bba0 .part L_0x557cddd57f00, 9, 1;
L_0x557cddd5b740 .part L_0x557cddd60010, 8, 1;
L_0x557cddd5c1a0 .part L_0x557cddd57d80, 10, 1;
L_0x557cddd5c3c0 .part L_0x557cddd57f00, 10, 1;
L_0x557cddd5c4f0 .part L_0x557cddd60010, 9, 1;
L_0x557cddd5ca80 .part L_0x557cddd57d80, 11, 1;
L_0x557cddd5cbb0 .part L_0x557cddd57f00, 11, 1;
L_0x557cddd5cdf0 .part L_0x557cddd60010, 10, 1;
L_0x557cddd5d280 .part L_0x557cddd57d80, 12, 1;
L_0x557cddd5d4d0 .part L_0x557cddd57f00, 12, 1;
L_0x557cddd5d600 .part L_0x557cddd60010, 11, 1;
L_0x557cddd5dae0 .part L_0x557cddd57d80, 13, 1;
L_0x557cddd5dc10 .part L_0x557cddd57f00, 13, 1;
L_0x557cddd5de80 .part L_0x557cddd60010, 12, 1;
L_0x557cddd5e310 .part L_0x557cddd57d80, 14, 1;
L_0x557cddd5e7a0 .part L_0x557cddd57f00, 14, 1;
L_0x557cddd5eae0 .part L_0x557cddd60010, 13, 1;
L_0x557cddd5f0d0 .part L_0x557cddd57d80, 15, 1;
L_0x557cddd5f200 .part L_0x557cddd57f00, 15, 1;
L_0x557cddd5f4a0 .part L_0x557cddd60010, 14, 1;
L_0x557cddd5f970 .part L_0x557cddd57d80, 0, 1;
L_0x557cddd5fc20 .part L_0x557cddd57f00, 0, 1;
LS_0x557cddd5fd50_0_0 .concat8 [ 1 1 1 1], L_0x557cddd5f6b0, L_0x557cddd58080, L_0x557cddd58640, L_0x557cddd58db0;
LS_0x557cddd5fd50_0_4 .concat8 [ 1 1 1 1], L_0x557cddd59400, L_0x557cddd59b50, L_0x557cddd5a180, L_0x557cddd5a990;
LS_0x557cddd5fd50_0_8 .concat8 [ 1 1 1 1], L_0x557cddd5b000, L_0x557cddd5b880, L_0x557cddd5bf20, L_0x557cddd5c800;
LS_0x557cddd5fd50_0_12 .concat8 [ 1 1 1 1], L_0x557cddd5d000, L_0x557cddd5d860, L_0x557cddd5e090, L_0x557cddd5ee50;
L_0x557cddd5fd50 .concat8 [ 4 4 4 4], LS_0x557cddd5fd50_0_0, LS_0x557cddd5fd50_0_4, LS_0x557cddd5fd50_0_8, LS_0x557cddd5fd50_0_12;
LS_0x557cddd60010_0_0 .concat8 [ 1 1 1 1], L_0x557cddd5f900, L_0x557cddd58160, L_0x557cddd587b0, L_0x557cddd58f20;
LS_0x557cddd60010_0_4 .concat8 [ 1 1 1 1], L_0x557cddd59570, L_0x557cddd59cc0, L_0x557cddd5a390, L_0x557cddd5ab10;
LS_0x557cddd60010_0_8 .concat8 [ 1 1 1 1], L_0x557cddd5b210, L_0x557cddd5ba00, L_0x557cddd5c130, L_0x557cddd5ca10;
LS_0x557cddd60010_0_12 .concat8 [ 1 1 1 1], L_0x557cddd5d210, L_0x557cddd5da70, L_0x557cddd5e2a0, L_0x557cddd5f060;
L_0x557cddd60010 .concat8 [ 4 4 4 4], LS_0x557cddd60010_0_0, LS_0x557cddd60010_0_4, LS_0x557cddd60010_0_8, LS_0x557cddd60010_0_12;
L_0x557cddd60760 .part L_0x557cddd60010, 15, 1;
S_0x557cdd4ca370 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5f900 .functor OR 1, L_0x557cddd5f640, L_0x557cddd5f800, C4<0>, C4<0>;
v0x557cdd3c5650_0 .net "S", 0 0, L_0x557cddd5f6b0;  1 drivers
v0x557cdd3c2d10_0 .net "a", 0 0, L_0x557cddd5f970;  1 drivers
v0x557cdd3c2db0_0 .net "b", 0 0, L_0x557cddd5fc20;  1 drivers
v0x557cdd3bb3d0_0 .net "c_1", 0 0, L_0x557cddd5f640;  1 drivers
v0x557cdd3bb470_0 .net "c_2", 0 0, L_0x557cddd5f800;  1 drivers
v0x557cdd3bdde0_0 .net "cin", 0 0, L_0x7f5061442cd0;  alias, 1 drivers
v0x557cdd3bde80_0 .net "cout", 0 0, L_0x557cddd5f900;  1 drivers
v0x557cdd3bb6e0_0 .net "h_1_out", 0 0, L_0x557cddd5f5d0;  1 drivers
S_0x557cdd4b48d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4ca370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5f5d0 .functor XOR 1, L_0x557cddd5f970, L_0x557cddd5fc20, C4<0>, C4<0>;
L_0x557cddd5f640 .functor AND 1, L_0x557cddd5f970, L_0x557cddd5fc20, C4<1>, C4<1>;
v0x557cdd3d66e0_0 .net "S", 0 0, L_0x557cddd5f5d0;  alias, 1 drivers
v0x557cdd3d3e70_0 .net "a", 0 0, L_0x557cddd5f970;  alias, 1 drivers
v0x557cdd3c9ff0_0 .net "b", 0 0, L_0x557cddd5fc20;  alias, 1 drivers
v0x557cdd3ca090_0 .net "cout", 0 0, L_0x557cddd5f640;  alias, 1 drivers
S_0x557cdd8b7d90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4ca370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5f6b0 .functor XOR 1, L_0x557cddd5f5d0, L_0x7f5061442cd0, C4<0>, C4<0>;
L_0x557cddd5f800 .functor AND 1, L_0x557cddd5f5d0, L_0x7f5061442cd0, C4<1>, C4<1>;
v0x557cdd3cca00_0 .net "S", 0 0, L_0x557cddd5f6b0;  alias, 1 drivers
v0x557cdd3ca300_0 .net "a", 0 0, L_0x557cddd5f5d0;  alias, 1 drivers
v0x557cdd3c2a00_0 .net "b", 0 0, L_0x7f5061442cd0;  alias, 1 drivers
v0x557cdd3c2aa0_0 .net "cout", 0 0, L_0x557cddd5f800;  alias, 1 drivers
S_0x557cdd4c9c30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdcf17ed0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd7df430 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4c9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd58160 .functor OR 1, L_0x557cddd58010, L_0x557cddd580f0, C4<0>, C4<0>;
v0x557cdd3807d0_0 .net "S", 0 0, L_0x557cddd58080;  1 drivers
v0x557cdd3831e0_0 .net "a", 0 0, L_0x557cddd581d0;  1 drivers
v0x557cdd383280_0 .net "b", 0 0, L_0x557cddd58300;  1 drivers
v0x557cdd380ae0_0 .net "c_1", 0 0, L_0x557cddd58010;  1 drivers
v0x557cdd380b80_0 .net "c_2", 0 0, L_0x557cddd580f0;  1 drivers
v0x557cdd3791e0_0 .net "cin", 0 0, L_0x557cddd58430;  1 drivers
v0x557cdd379280_0 .net "cout", 0 0, L_0x557cddd58160;  1 drivers
v0x557cdd37be30_0 .net "h_1_out", 0 0, L_0x557cddd57fa0;  1 drivers
S_0x557cdd7e19b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7df430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd57fa0 .functor XOR 1, L_0x557cddd581d0, L_0x557cddd58300, C4<0>, C4<0>;
L_0x557cddd58010 .functor AND 1, L_0x557cddd581d0, L_0x557cddd58300, C4<1>, C4<1>;
v0x557cdd3b3cc0_0 .net "S", 0 0, L_0x557cddd57fa0;  alias, 1 drivers
v0x557cdd3b6a30_0 .net "a", 0 0, L_0x557cddd581d0;  alias, 1 drivers
v0x557cdd3b3fd0_0 .net "b", 0 0, L_0x557cddd58300;  alias, 1 drivers
v0x557cdd3b4070_0 .net "cout", 0 0, L_0x557cddd58010;  alias, 1 drivers
S_0x557cdd6c56b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7df430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd58080 .functor XOR 1, L_0x557cddd57fa0, L_0x557cddd58430, C4<0>, C4<0>;
L_0x557cddd580f0 .functor AND 1, L_0x557cddd57fa0, L_0x557cddd58430, C4<1>, C4<1>;
v0x557cdd387de0_0 .net "S", 0 0, L_0x557cddd58080;  alias, 1 drivers
v0x557cdd38cec0_0 .net "a", 0 0, L_0x557cddd57fa0;  alias, 1 drivers
v0x557cdd38a650_0 .net "b", 0 0, L_0x557cddd58430;  alias, 1 drivers
v0x557cdd38a6f0_0 .net "cout", 0 0, L_0x557cddd580f0;  alias, 1 drivers
S_0x557cdd6c7c30 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdcf7d040 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd5dba30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6c7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd587b0 .functor OR 1, L_0x557cddd585d0, L_0x557cddd58740, C4<0>, C4<0>;
v0x557cdd36a7b0_0 .net "S", 0 0, L_0x557cddd58640;  1 drivers
v0x557cdd35aec0_0 .net "a", 0 0, L_0x557cddd58820;  1 drivers
v0x557cdd35af60_0 .net "b", 0 0, L_0x557cddd589e0;  1 drivers
v0x557cdd35ffa0_0 .net "c_1", 0 0, L_0x557cddd585d0;  1 drivers
v0x557cdd360040_0 .net "c_2", 0 0, L_0x557cddd58740;  1 drivers
v0x557cdd35d730_0 .net "cin", 0 0, L_0x557cddd58ba0;  1 drivers
v0x557cdd35d7d0_0 .net "cout", 0 0, L_0x557cddd587b0;  1 drivers
v0x557cdd3538b0_0 .net "h_1_out", 0 0, L_0x557cddd58560;  1 drivers
S_0x557cdd5ddfb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5dba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd58560 .functor XOR 1, L_0x557cddd58820, L_0x557cddd589e0, C4<0>, C4<0>;
L_0x557cddd585d0 .functor AND 1, L_0x557cddd58820, L_0x557cddd589e0, C4<1>, C4<1>;
v0x557cdd3794f0_0 .net "S", 0 0, L_0x557cddd58560;  alias, 1 drivers
v0x557cdd371bb0_0 .net "a", 0 0, L_0x557cddd58820;  alias, 1 drivers
v0x557cdd3745c0_0 .net "b", 0 0, L_0x557cddd589e0;  alias, 1 drivers
v0x557cdd374660_0 .net "cout", 0 0, L_0x557cddd585d0;  alias, 1 drivers
S_0x557cdd84e390 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5dba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd58640 .functor XOR 1, L_0x557cddd58560, L_0x557cddd58ba0, C4<0>, C4<0>;
L_0x557cddd58740 .functor AND 1, L_0x557cddd58560, L_0x557cddd58ba0, C4<1>, C4<1>;
v0x557cdd371ec0_0 .net "S", 0 0, L_0x557cddd58640;  alias, 1 drivers
v0x557cdd36a4a0_0 .net "a", 0 0, L_0x557cddd58560;  alias, 1 drivers
v0x557cdd36d210_0 .net "b", 0 0, L_0x557cddd58ba0;  alias, 1 drivers
v0x557cdd36d2b0_0 .net "cout", 0 0, L_0x557cddd58740;  alias, 1 drivers
S_0x557cdd838340 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdcf64820 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd8222f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd838340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd58f20 .functor OR 1, L_0x557cddd58d40, L_0x557cddd58eb0, C4<0>, C4<0>;
v0x557cdd3476a0_0 .net "S", 0 0, L_0x557cddd58db0;  1 drivers
v0x557cdd344fa0_0 .net "a", 0 0, L_0x557cddd58f90;  1 drivers
v0x557cdd345040_0 .net "b", 0 0, L_0x557cddd590c0;  1 drivers
v0x557cdd33d580_0 .net "c_1", 0 0, L_0x557cddd58d40;  1 drivers
v0x557cdd33d620_0 .net "c_2", 0 0, L_0x557cddd58eb0;  1 drivers
v0x557cdd3402f0_0 .net "cin", 0 0, L_0x557cddd591f0;  1 drivers
v0x557cdd340390_0 .net "cout", 0 0, L_0x557cddd58f20;  1 drivers
v0x557cdd33d890_0 .net "h_1_out", 0 0, L_0x557cddd58cd0;  1 drivers
S_0x557cdd80c2e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8222f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd58cd0 .functor XOR 1, L_0x557cddd58f90, L_0x557cddd590c0, C4<0>, C4<0>;
L_0x557cddd58d40 .functor AND 1, L_0x557cddd58f90, L_0x557cddd590c0, C4<1>, C4<1>;
v0x557cdd3562c0_0 .net "S", 0 0, L_0x557cddd58cd0;  alias, 1 drivers
v0x557cdd353bc0_0 .net "a", 0 0, L_0x557cddd58f90;  alias, 1 drivers
v0x557cdd34c2c0_0 .net "b", 0 0, L_0x557cddd590c0;  alias, 1 drivers
v0x557cdd34c360_0 .net "cout", 0 0, L_0x557cddd58d40;  alias, 1 drivers
S_0x557cdd7f6200 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8222f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd58db0 .functor XOR 1, L_0x557cddd58cd0, L_0x557cddd591f0, C4<0>, C4<0>;
L_0x557cddd58eb0 .functor AND 1, L_0x557cddd58cd0, L_0x557cddd591f0, C4<1>, C4<1>;
v0x557cdd34ef10_0 .net "S", 0 0, L_0x557cddd58db0;  alias, 1 drivers
v0x557cdd34c5d0_0 .net "a", 0 0, L_0x557cddd58cd0;  alias, 1 drivers
v0x557cdd344c90_0 .net "b", 0 0, L_0x557cddd591f0;  alias, 1 drivers
v0x557cdd344d30_0 .net "cout", 0 0, L_0x557cddd58eb0;  alias, 1 drivers
S_0x557cdd48b990 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce61130 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd419ed0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd48b990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd59570 .functor OR 1, L_0x557cddd59390, L_0x557cddd59500, C4<0>, C4<0>;
v0x557cdd3ab050_0 .net "S", 0 0, L_0x557cddd59400;  1 drivers
v0x557cdd3a8950_0 .net "a", 0 0, L_0x557cddd595e0;  1 drivers
v0x557cdd3a89f0_0 .net "b", 0 0, L_0x557cddd59710;  1 drivers
v0x557cdd3a1050_0 .net "c_1", 0 0, L_0x557cddd59390;  1 drivers
v0x557cdd3a10f0_0 .net "c_2", 0 0, L_0x557cddd59500;  1 drivers
v0x557cdd3a3ca0_0 .net "cin", 0 0, L_0x557cddd59840;  1 drivers
v0x557cdd3a3d40_0 .net "cout", 0 0, L_0x557cddd59570;  1 drivers
v0x557cdd3a1360_0 .net "h_1_out", 0 0, L_0x557cddd59320;  1 drivers
S_0x557cdd41c450 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd419ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd59320 .functor XOR 1, L_0x557cddd595e0, L_0x557cddd59710, C4<0>, C4<0>;
L_0x557cddd59390 .functor AND 1, L_0x557cddd595e0, L_0x557cddd59710, C4<1>, C4<1>;
v0x557cdd40d4a0_0 .net "S", 0 0, L_0x557cddd59320;  alias, 1 drivers
v0x557cdd41c740_0 .net "a", 0 0, L_0x557cddd595e0;  alias, 1 drivers
v0x557cdd417660_0 .net "b", 0 0, L_0x557cddd59710;  alias, 1 drivers
v0x557cdd417700_0 .net "cout", 0 0, L_0x557cddd59390;  alias, 1 drivers
S_0x557cdd300150 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd419ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd59400 .functor XOR 1, L_0x557cddd59320, L_0x557cddd59840, C4<0>, C4<0>;
L_0x557cddd59500 .functor AND 1, L_0x557cddd59320, L_0x557cddd59840, C4<1>, C4<1>;
v0x557cdd412580_0 .net "S", 0 0, L_0x557cddd59400;  alias, 1 drivers
v0x557cdd40fd10_0 .net "a", 0 0, L_0x557cddd59320;  alias, 1 drivers
v0x557cdd3a8640_0 .net "b", 0 0, L_0x557cddd59840;  alias, 1 drivers
v0x557cdd3a86e0_0 .net "cout", 0 0, L_0x557cddd59500;  alias, 1 drivers
S_0x557cdd3026d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce485d0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd2164d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3026d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd59cc0 .functor OR 1, L_0x557cddd59ae0, L_0x557cddd59c50, C4<0>, C4<0>;
v0x557cdd406100_0 .net "S", 0 0, L_0x557cddd59b50;  1 drivers
v0x557cdd403890_0 .net "a", 0 0, L_0x557cddd59d30;  1 drivers
v0x557cdd3f4c50_0 .net "b", 0 0, L_0x557cddd59e60;  1 drivers
v0x557cdd3f9d30_0 .net "c_1", 0 0, L_0x557cddd59ae0;  1 drivers
v0x557cdd3f74c0_0 .net "c_2", 0 0, L_0x557cddd59c50;  1 drivers
v0x557cdd3f7560_0 .net "cin", 0 0, L_0x557cddd59f90;  1 drivers
v0x557cdd3e8800_0 .net "cout", 0 0, L_0x557cddd59cc0;  1 drivers
v0x557cdd3e88a0_0 .net "h_1_out", 0 0, L_0x557cddd59a70;  1 drivers
S_0x557cdd218a50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2164d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd59a70 .functor XOR 1, L_0x557cddd59d30, L_0x557cddd59e60, C4<0>, C4<0>;
L_0x557cddd59ae0 .functor AND 1, L_0x557cddd59d30, L_0x557cddd59e60, C4<1>, C4<1>;
v0x557cdd39a560_0 .net "S", 0 0, L_0x557cddd59a70;  alias, 1 drivers
v0x557cdd39cf70_0 .net "a", 0 0, L_0x557cddd59d30;  alias, 1 drivers
v0x557cdd39a870_0 .net "b", 0 0, L_0x557cddd59e60;  alias, 1 drivers
v0x557cdd39a910_0 .net "cout", 0 0, L_0x557cddd59ae0;  alias, 1 drivers
S_0x557cdd488e30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2164d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd59b50 .functor XOR 1, L_0x557cddd59a70, L_0x557cddd59f90, C4<0>, C4<0>;
L_0x557cddd59c50 .functor AND 1, L_0x557cddd59a70, L_0x557cddd59f90, C4<1>, C4<1>;
v0x557cdd393090_0 .net "S", 0 0, L_0x557cddd59b50;  alias, 1 drivers
v0x557cdd395bc0_0 .net "a", 0 0, L_0x557cddd59a70;  alias, 1 drivers
v0x557cdd3933a0_0 .net "b", 0 0, L_0x557cddd59f90;  alias, 1 drivers
v0x557cdd401020_0 .net "cout", 0 0, L_0x557cddd59c50;  alias, 1 drivers
S_0x557cdd472de0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce0d9d0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd45cd90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd472de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5a390 .functor OR 1, L_0x557cddd5a0c0, L_0x557cddd5a2d0, C4<0>, C4<0>;
v0x557cdd2bc960_0 .net "S", 0 0, L_0x557cddd5a180;  1 drivers
v0x557cdd2ba0f0_0 .net "a", 0 0, L_0x557cddd5a400;  1 drivers
v0x557cdd2b0270_0 .net "b", 0 0, L_0x557cddd5a5c0;  1 drivers
v0x557cdd2b2c80_0 .net "c_1", 0 0, L_0x557cddd5a0c0;  1 drivers
v0x557cdd2b0580_0 .net "c_2", 0 0, L_0x557cddd5a2d0;  1 drivers
v0x557cdd2a8c80_0 .net "cin", 0 0, L_0x557cddd5a770;  1 drivers
v0x557cdd2ab8d0_0 .net "cout", 0 0, L_0x557cddd5a390;  1 drivers
v0x557cdd2ab970_0 .net "h_1_out", 0 0, L_0x557cddd59a00;  1 drivers
S_0x557cdd446d80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd45cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd59a00 .functor XOR 1, L_0x557cddd5a400, L_0x557cddd5a5c0, C4<0>, C4<0>;
L_0x557cddd5a0c0 .functor AND 1, L_0x557cddd5a400, L_0x557cddd5a5c0, C4<1>, C4<1>;
v0x557cdd3ed8e0_0 .net "S", 0 0, L_0x557cddd59a00;  alias, 1 drivers
v0x557cdd3eb070_0 .net "a", 0 0, L_0x557cddd5a400;  alias, 1 drivers
v0x557cdd3dc550_0 .net "b", 0 0, L_0x557cddd5a5c0;  alias, 1 drivers
v0x557cdd3e1630_0 .net "cout", 0 0, L_0x557cddd5a0c0;  alias, 1 drivers
S_0x557cdd430ca0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd45cd90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5a180 .functor XOR 1, L_0x557cddd59a00, L_0x557cddd5a770, C4<0>, C4<0>;
L_0x557cddd5a2d0 .functor AND 1, L_0x557cddd59a00, L_0x557cddd5a770, C4<1>, C4<1>;
v0x557cdd3dedc0_0 .net "S", 0 0, L_0x557cddd5a180;  alias, 1 drivers
v0x557cdd3dee60_0 .net "a", 0 0, L_0x557cddd59a00;  alias, 1 drivers
v0x557cdd292460_0 .net "b", 0 0, L_0x557cddd5a770;  alias, 1 drivers
v0x557cdd2b7880_0 .net "cout", 0 0, L_0x557cddd5a2d0;  alias, 1 drivers
S_0x557cdd11d5c0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdcdf76a0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd0abb00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd11d5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5ab10 .functor OR 1, L_0x557cddd5a920, L_0x557cddd5aa50, C4<0>, C4<0>;
v0x557cdd26e060_0 .net "S", 0 0, L_0x557cddd5a990;  1 drivers
v0x557cdd273140_0 .net "a", 0 0, L_0x557cddd5ab80;  1 drivers
v0x557cdd2708d0_0 .net "b", 0 0, L_0x557cddd5acb0;  1 drivers
v0x557cdd266a50_0 .net "c_1", 0 0, L_0x557cddd5a920;  1 drivers
v0x557cdd269460_0 .net "c_2", 0 0, L_0x557cddd5aa50;  1 drivers
v0x557cdd266d60_0 .net "cin", 0 0, L_0x557cddd5a810;  1 drivers
v0x557cdd25f460_0 .net "cout", 0 0, L_0x557cddd5ab10;  1 drivers
v0x557cdd25f500_0 .net "h_1_out", 0 0, L_0x557cddd5a8b0;  1 drivers
S_0x557cdd0ae080 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5a8b0 .functor XOR 1, L_0x557cddd5ab80, L_0x557cddd5acb0, C4<0>, C4<0>;
L_0x557cddd5a920 .functor AND 1, L_0x557cddd5ab80, L_0x557cddd5acb0, C4<1>, C4<1>;
v0x557cdd2a8f90_0 .net "S", 0 0, L_0x557cddd5a8b0;  alias, 1 drivers
v0x557cdd2a1650_0 .net "a", 0 0, L_0x557cddd5ab80;  alias, 1 drivers
v0x557cdd2a4060_0 .net "b", 0 0, L_0x557cddd5acb0;  alias, 1 drivers
v0x557cdd2a1960_0 .net "cout", 0 0, L_0x557cddd5a920;  alias, 1 drivers
S_0x557cdcf91d80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0abb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5a990 .functor XOR 1, L_0x557cddd5a8b0, L_0x557cddd5a810, C4<0>, C4<0>;
L_0x557cddd5aa50 .functor AND 1, L_0x557cddd5a8b0, L_0x557cddd5a810, C4<1>, C4<1>;
v0x557cdd299f40_0 .net "S", 0 0, L_0x557cddd5a990;  alias, 1 drivers
v0x557cdd299fe0_0 .net "a", 0 0, L_0x557cddd5a8b0;  alias, 1 drivers
v0x557cdd29ccb0_0 .net "b", 0 0, L_0x557cddd5a810;  alias, 1 drivers
v0x557cdd29a250_0 .net "cout", 0 0, L_0x557cddd5aa50;  alias, 1 drivers
S_0x557cdcf94300 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdcde1cc0 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cdcea8100 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf94300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5b210 .functor OR 1, L_0x557cddd5af90, L_0x557cddd5b150, C4<0>, C4<0>;
v0x557cdd250a30_0 .net "S", 0 0, L_0x557cddd5b000;  1 drivers
v0x557cdd241140_0 .net "a", 0 0, L_0x557cddd5b280;  1 drivers
v0x557cdd246220_0 .net "b", 0 0, L_0x557cddd5ade0;  1 drivers
v0x557cdd2439b0_0 .net "c_1", 0 0, L_0x557cddd5af90;  1 drivers
v0x557cdd239b30_0 .net "c_2", 0 0, L_0x557cddd5b150;  1 drivers
v0x557cdd23c540_0 .net "cin", 0 0, L_0x557cddd5b500;  1 drivers
v0x557cdd239e40_0 .net "cout", 0 0, L_0x557cddd5b210;  1 drivers
v0x557cdd239ee0_0 .net "h_1_out", 0 0, L_0x557cddd5af20;  1 drivers
S_0x557cdceaa680 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcea8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5af20 .functor XOR 1, L_0x557cddd5b280, L_0x557cddd5ade0, C4<0>, C4<0>;
L_0x557cddd5af90 .functor AND 1, L_0x557cddd5b280, L_0x557cddd5ade0, C4<1>, C4<1>;
v0x557cdd2620b0_0 .net "S", 0 0, L_0x557cddd5af20;  alias, 1 drivers
v0x557cdd25f770_0 .net "a", 0 0, L_0x557cddd5b280;  alias, 1 drivers
v0x557cdd257e30_0 .net "b", 0 0, L_0x557cddd5ade0;  alias, 1 drivers
v0x557cdd25a840_0 .net "cout", 0 0, L_0x557cddd5af90;  alias, 1 drivers
S_0x557cdd11aa60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcea8100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5b000 .functor XOR 1, L_0x557cddd5af20, L_0x557cddd5b500, C4<0>, C4<0>;
L_0x557cddd5b150 .functor AND 1, L_0x557cddd5af20, L_0x557cddd5b500, C4<1>, C4<1>;
v0x557cdd258140_0 .net "S", 0 0, L_0x557cddd5b000;  alias, 1 drivers
v0x557cdd2581e0_0 .net "a", 0 0, L_0x557cddd5af20;  alias, 1 drivers
v0x557cdd250720_0 .net "b", 0 0, L_0x557cddd5b500;  alias, 1 drivers
v0x557cdd253490_0 .net "cout", 0 0, L_0x557cddd5b150;  alias, 1 drivers
S_0x557cdd104a10 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdcdcb990 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cdd0ee9c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd104a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5ba00 .functor OR 1, L_0x557cddd5b810, L_0x557cddd5b940, C4<0>, C4<0>;
v0x557cdd226570_0 .net "S", 0 0, L_0x557cddd5b880;  1 drivers
v0x557cdd223b10_0 .net "a", 0 0, L_0x557cddd5ba70;  1 drivers
v0x557cdd2f3720_0 .net "b", 0 0, L_0x557cddd5bba0;  1 drivers
v0x557cdd3029c0_0 .net "c_1", 0 0, L_0x557cddd5b810;  1 drivers
v0x557cdd2fd8e0_0 .net "c_2", 0 0, L_0x557cddd5b940;  1 drivers
v0x557cdd2f8800_0 .net "cin", 0 0, L_0x557cddd5b740;  1 drivers
v0x557cdd2f5f90_0 .net "cout", 0 0, L_0x557cddd5ba00;  1 drivers
v0x557cdd2f6030_0 .net "h_1_out", 0 0, L_0x557cddd5b3b0;  1 drivers
S_0x557cdd0d89b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0ee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5b3b0 .functor XOR 1, L_0x557cddd5ba70, L_0x557cddd5bba0, C4<0>, C4<0>;
L_0x557cddd5b810 .functor AND 1, L_0x557cddd5ba70, L_0x557cddd5bba0, C4<1>, C4<1>;
v0x557cdd232540_0 .net "S", 0 0, L_0x557cddd5b3b0;  alias, 1 drivers
v0x557cdd235190_0 .net "a", 0 0, L_0x557cddd5ba70;  alias, 1 drivers
v0x557cdd232850_0 .net "b", 0 0, L_0x557cddd5bba0;  alias, 1 drivers
v0x557cdd22af10_0 .net "cout", 0 0, L_0x557cddd5b810;  alias, 1 drivers
S_0x557cdd0c28d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0ee9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5b880 .functor XOR 1, L_0x557cddd5b3b0, L_0x557cddd5b740, C4<0>, C4<0>;
L_0x557cddd5b940 .functor AND 1, L_0x557cddd5b3b0, L_0x557cddd5b740, C4<1>, C4<1>;
v0x557cdd22d920_0 .net "S", 0 0, L_0x557cddd5b880;  alias, 1 drivers
v0x557cdd22d9c0_0 .net "a", 0 0, L_0x557cddd5b3b0;  alias, 1 drivers
v0x557cdd22b220_0 .net "b", 0 0, L_0x557cddd5b740;  alias, 1 drivers
v0x557cdd223800_0 .net "cout", 0 0, L_0x557cddd5b940;  alias, 1 drivers
S_0x557cdd91c770 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce9cfd0 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cdd4f26e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd91c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5c130 .functor OR 1, L_0x557cddd5beb0, L_0x557cddd5c070, C4<0>, C4<0>;
v0x557cdd2831f0_0 .net "S", 0 0, L_0x557cddd5bf20;  1 drivers
v0x557cdd280af0_0 .net "a", 0 0, L_0x557cddd5c1a0;  1 drivers
v0x557cdd279310_0 .net "b", 0 0, L_0x557cddd5c3c0;  1 drivers
v0x557cdd27be40_0 .net "c_1", 0 0, L_0x557cddd5beb0;  1 drivers
v0x557cdd279620_0 .net "c_2", 0 0, L_0x557cddd5c070;  1 drivers
v0x557cdd2e72a0_0 .net "cin", 0 0, L_0x557cddd5c4f0;  1 drivers
v0x557cdd2ec380_0 .net "cout", 0 0, L_0x557cddd5c130;  1 drivers
v0x557cdd2ec420_0 .net "h_1_out", 0 0, L_0x557cddd5be40;  1 drivers
S_0x557cdd4dc690 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4f26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5be40 .functor XOR 1, L_0x557cddd5c1a0, L_0x557cddd5c3c0, C4<0>, C4<0>;
L_0x557cddd5beb0 .functor AND 1, L_0x557cddd5c1a0, L_0x557cddd5c3c0, C4<1>, C4<1>;
v0x557cdd28e8c0_0 .net "S", 0 0, L_0x557cddd5be40;  alias, 1 drivers
v0x557cdd2912d0_0 .net "a", 0 0, L_0x557cddd5c1a0;  alias, 1 drivers
v0x557cdd28ebd0_0 .net "b", 0 0, L_0x557cddd5c3c0;  alias, 1 drivers
v0x557cdd2872d0_0 .net "cout", 0 0, L_0x557cddd5beb0;  alias, 1 drivers
S_0x557cdd4c71c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4f26e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5bf20 .functor XOR 1, L_0x557cddd5be40, L_0x557cddd5c4f0, C4<0>, C4<0>;
L_0x557cddd5c070 .functor AND 1, L_0x557cddd5be40, L_0x557cddd5c4f0, C4<1>, C4<1>;
v0x557cdd289f20_0 .net "S", 0 0, L_0x557cddd5bf20;  alias, 1 drivers
v0x557cdd289fc0_0 .net "a", 0 0, L_0x557cddd5be40;  alias, 1 drivers
v0x557cdd2875e0_0 .net "b", 0 0, L_0x557cddd5c4f0;  alias, 1 drivers
v0x557cdd2807e0_0 .net "cout", 0 0, L_0x557cddd5c070;  alias, 1 drivers
S_0x557cdd4b10e0 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce27760 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cdd8f2e00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4b10e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5ca10 .functor OR 1, L_0x557cddd5c790, L_0x557cddd5c950, C4<0>, C4<0>;
v0x557cdd2c27d0_0 .net "S", 0 0, L_0x557cddd5c800;  1 drivers
v0x557cdd2c78b0_0 .net "a", 0 0, L_0x557cddd5ca80;  1 drivers
v0x557cdd2c5040_0 .net "b", 0 0, L_0x557cddd5cbb0;  1 drivers
v0x557cdd1a87e0_0 .net "c_1", 0 0, L_0x557cddd5c790;  1 drivers
v0x557cdd1cdc00_0 .net "c_2", 0 0, L_0x557cddd5c950;  1 drivers
v0x557cdd1d2ce0_0 .net "cin", 0 0, L_0x557cddd5cdf0;  1 drivers
v0x557cdd1d0470_0 .net "cout", 0 0, L_0x557cddd5ca10;  1 drivers
v0x557cdd1d0510_0 .net "h_1_out", 0 0, L_0x557cddd5c720;  1 drivers
S_0x557cdd8c95a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8f2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5c720 .functor XOR 1, L_0x557cddd5ca80, L_0x557cddd5cbb0, C4<0>, C4<0>;
L_0x557cddd5c790 .functor AND 1, L_0x557cddd5ca80, L_0x557cddd5cbb0, C4<1>, C4<1>;
v0x557cdd2e9b10_0 .net "S", 0 0, L_0x557cddd5c720;  alias, 1 drivers
v0x557cdd2daed0_0 .net "a", 0 0, L_0x557cddd5ca80;  alias, 1 drivers
v0x557cdd2dffb0_0 .net "b", 0 0, L_0x557cddd5cbb0;  alias, 1 drivers
v0x557cdd2dd740_0 .net "cout", 0 0, L_0x557cddd5c790;  alias, 1 drivers
S_0x557cdd89fcd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8f2e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5c800 .functor XOR 1, L_0x557cddd5c720, L_0x557cddd5cdf0, C4<0>, C4<0>;
L_0x557cddd5c950 .functor AND 1, L_0x557cddd5c720, L_0x557cddd5cdf0, C4<1>, C4<1>;
v0x557cdd2cea80_0 .net "S", 0 0, L_0x557cddd5c800;  alias, 1 drivers
v0x557cdd2ceb20_0 .net "a", 0 0, L_0x557cddd5c720;  alias, 1 drivers
v0x557cdd2d3b60_0 .net "b", 0 0, L_0x557cddd5cdf0;  alias, 1 drivers
v0x557cdd2d12f0_0 .net "cout", 0 0, L_0x557cddd5c950;  alias, 1 drivers
S_0x557cdd876430 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce8e220 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cdd79b060 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd876430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5d210 .functor OR 1, L_0x557cddd5cf90, L_0x557cddd5d150, C4<0>, C4<0>;
v0x557cdd1ba3e0_0 .net "S", 0 0, L_0x557cddd5d000;  1 drivers
v0x557cdd1b7ce0_0 .net "a", 0 0, L_0x557cddd5d280;  1 drivers
v0x557cdd1b02c0_0 .net "b", 0 0, L_0x557cddd5d4d0;  1 drivers
v0x557cdd1b3030_0 .net "c_1", 0 0, L_0x557cddd5cf90;  1 drivers
v0x557cdd1b05d0_0 .net "c_2", 0 0, L_0x557cddd5d150;  1 drivers
v0x557cdd1843e0_0 .net "cin", 0 0, L_0x557cddd5d600;  1 drivers
v0x557cdd1894c0_0 .net "cout", 0 0, L_0x557cddd5d210;  1 drivers
v0x557cdd189560_0 .net "h_1_out", 0 0, L_0x557cddd5cf20;  1 drivers
S_0x557cdd7987f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd79b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5cf20 .functor XOR 1, L_0x557cddd5d280, L_0x557cddd5d4d0, C4<0>, C4<0>;
L_0x557cddd5cf90 .functor AND 1, L_0x557cddd5d280, L_0x557cddd5d4d0, C4<1>, C4<1>;
v0x557cdd1c65f0_0 .net "S", 0 0, L_0x557cddd5cf20;  alias, 1 drivers
v0x557cdd1c9000_0 .net "a", 0 0, L_0x557cddd5d280;  alias, 1 drivers
v0x557cdd1c6900_0 .net "b", 0 0, L_0x557cddd5d4d0;  alias, 1 drivers
v0x557cdd1bf000_0 .net "cout", 0 0, L_0x557cddd5cf90;  alias, 1 drivers
S_0x557cdd751840 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd79b060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5d000 .functor XOR 1, L_0x557cddd5cf20, L_0x557cddd5d600, C4<0>, C4<0>;
L_0x557cddd5d150 .functor AND 1, L_0x557cddd5cf20, L_0x557cddd5d600, C4<1>, C4<1>;
v0x557cdd1c1c50_0 .net "S", 0 0, L_0x557cddd5d000;  alias, 1 drivers
v0x557cdd1c1cf0_0 .net "a", 0 0, L_0x557cddd5cf20;  alias, 1 drivers
v0x557cdd1bf310_0 .net "b", 0 0, L_0x557cddd5d600;  alias, 1 drivers
v0x557cdd1b79d0_0 .net "cout", 0 0, L_0x557cddd5d150;  alias, 1 drivers
S_0x557cdd74efd0 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce84780 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cdd724920 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd74efd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5da70 .functor OR 1, L_0x557cddd5d460, L_0x557cddd5d9b0, C4<0>, C4<0>;
v0x557cdd16e1b0_0 .net "S", 0 0, L_0x557cddd5d860;  1 drivers
v0x557cdd170bc0_0 .net "a", 0 0, L_0x557cddd5dae0;  1 drivers
v0x557cdd16e4c0_0 .net "b", 0 0, L_0x557cddd5dc10;  1 drivers
v0x557cdd166aa0_0 .net "c_1", 0 0, L_0x557cddd5d460;  1 drivers
v0x557cdd169810_0 .net "c_2", 0 0, L_0x557cddd5d9b0;  1 drivers
v0x557cdd166db0_0 .net "cin", 0 0, L_0x557cddd5de80;  1 drivers
v0x557cdd1574c0_0 .net "cout", 0 0, L_0x557cddd5da70;  1 drivers
v0x557cdd157560_0 .net "h_1_out", 0 0, L_0x557cddd5d3b0;  1 drivers
S_0x557cdd7220b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd724920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5d3b0 .functor XOR 1, L_0x557cddd5dae0, L_0x557cddd5dc10, C4<0>, C4<0>;
L_0x557cddd5d460 .functor AND 1, L_0x557cddd5dae0, L_0x557cddd5dc10, C4<1>, C4<1>;
v0x557cdd186c50_0 .net "S", 0 0, L_0x557cddd5d3b0;  alias, 1 drivers
v0x557cdd17cdd0_0 .net "a", 0 0, L_0x557cddd5dae0;  alias, 1 drivers
v0x557cdd17f7e0_0 .net "b", 0 0, L_0x557cddd5dc10;  alias, 1 drivers
v0x557cdd17d0e0_0 .net "cout", 0 0, L_0x557cddd5d460;  alias, 1 drivers
S_0x557cdd7e10c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd724920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5d860 .functor XOR 1, L_0x557cddd5d3b0, L_0x557cddd5de80, C4<0>, C4<0>;
L_0x557cddd5d9b0 .functor AND 1, L_0x557cddd5d3b0, L_0x557cddd5de80, C4<1>, C4<1>;
v0x557cdd1757e0_0 .net "S", 0 0, L_0x557cddd5d860;  alias, 1 drivers
v0x557cdd175880_0 .net "a", 0 0, L_0x557cddd5d3b0;  alias, 1 drivers
v0x557cdd178430_0 .net "b", 0 0, L_0x557cddd5de80;  alias, 1 drivers
v0x557cdd175af0_0 .net "cout", 0 0, L_0x557cddd5d9b0;  alias, 1 drivers
S_0x557cdd7de850 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce7aba0 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cdd7dbfe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7de850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5e2a0 .functor OR 1, L_0x557cddd5e020, L_0x557cddd5e1e0, C4<0>, C4<0>;
v0x557cdd148bd0_0 .net "S", 0 0, L_0x557cddd5e090;  1 drivers
v0x557cdd141290_0 .net "a", 0 0, L_0x557cddd5e310;  1 drivers
v0x557cdd143ca0_0 .net "b", 0 0, L_0x557cddd5e7a0;  1 drivers
v0x557cdd1415a0_0 .net "c_1", 0 0, L_0x557cddd5e020;  1 drivers
v0x557cdd139b80_0 .net "c_2", 0 0, L_0x557cddd5e1e0;  1 drivers
v0x557cdd13c8f0_0 .net "cin", 0 0, L_0x557cddd5eae0;  1 drivers
v0x557cdd139e90_0 .net "cout", 0 0, L_0x557cddd5e2a0;  1 drivers
v0x557cdd139f30_0 .net "h_1_out", 0 0, L_0x557cddd5dfb0;  1 drivers
S_0x557cdd7d9770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7dbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5dfb0 .functor XOR 1, L_0x557cddd5e310, L_0x557cddd5e7a0, C4<0>, C4<0>;
L_0x557cddd5e020 .functor AND 1, L_0x557cddd5e310, L_0x557cddd5e7a0, C4<1>, C4<1>;
v0x557cdd15c5a0_0 .net "S", 0 0, L_0x557cddd5dfb0;  alias, 1 drivers
v0x557cdd159d30_0 .net "a", 0 0, L_0x557cddd5e310;  alias, 1 drivers
v0x557cdd14feb0_0 .net "b", 0 0, L_0x557cddd5e7a0;  alias, 1 drivers
v0x557cdd1528c0_0 .net "cout", 0 0, L_0x557cddd5e020;  alias, 1 drivers
S_0x557cdd7d6f00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7dbfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5e090 .functor XOR 1, L_0x557cddd5dfb0, L_0x557cddd5eae0, C4<0>, C4<0>;
L_0x557cddd5e1e0 .functor AND 1, L_0x557cddd5dfb0, L_0x557cddd5eae0, C4<1>, C4<1>;
v0x557cdd1501c0_0 .net "S", 0 0, L_0x557cddd5e090;  alias, 1 drivers
v0x557cdd150260_0 .net "a", 0 0, L_0x557cddd5dfb0;  alias, 1 drivers
v0x557cdd1488c0_0 .net "b", 0 0, L_0x557cddd5eae0;  alias, 1 drivers
v0x557cdd14b510_0 .net "cout", 0 0, L_0x557cddd5e1e0;  alias, 1 drivers
S_0x557cdd7d4690 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cdd4dfdf0;
 .timescale 0 0;
P_0x557cdce75a00 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cdd7caa80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7d4690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd5f060 .functor OR 1, L_0x557cddd5ede0, L_0x557cddd5efa0, C4<0>, C4<0>;
v0x557cdd1a4f50_0 .net "S", 0 0, L_0x557cddd5ee50;  1 drivers
v0x557cdd19d650_0 .net "a", 0 0, L_0x557cddd5f0d0;  1 drivers
v0x557cdd1a02a0_0 .net "b", 0 0, L_0x557cddd5f200;  1 drivers
v0x557cdd19d960_0 .net "c_1", 0 0, L_0x557cddd5ede0;  1 drivers
v0x557cdd196b60_0 .net "c_2", 0 0, L_0x557cddd5efa0;  1 drivers
v0x557cdd199570_0 .net "cin", 0 0, L_0x557cddd5f4a0;  1 drivers
v0x557cdd196e70_0 .net "cout", 0 0, L_0x557cddd5f060;  1 drivers
v0x557cdd196f10_0 .net "h_1_out", 0 0, L_0x557cddd5ed70;  1 drivers
S_0x557cdd7c8210 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7caa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5ed70 .functor XOR 1, L_0x557cddd5f0d0, L_0x557cddd5f200, C4<0>, C4<0>;
L_0x557cddd5ede0 .functor AND 1, L_0x557cddd5f0d0, L_0x557cddd5f200, C4<1>, C4<1>;
v0x557cdd209aa0_0 .net "S", 0 0, L_0x557cddd5ed70;  alias, 1 drivers
v0x557cdd218d40_0 .net "a", 0 0, L_0x557cddd5f0d0;  alias, 1 drivers
v0x557cdd213c60_0 .net "b", 0 0, L_0x557cddd5f200;  alias, 1 drivers
v0x557cdd20eb80_0 .net "cout", 0 0, L_0x557cddd5ede0;  alias, 1 drivers
S_0x557cdd7be6b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7caa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd5ee50 .functor XOR 1, L_0x557cddd5ed70, L_0x557cddd5f4a0, C4<0>, C4<0>;
L_0x557cddd5efa0 .functor AND 1, L_0x557cddd5ed70, L_0x557cddd5f4a0, C4<1>, C4<1>;
v0x557cdd20c310_0 .net "S", 0 0, L_0x557cddd5ee50;  alias, 1 drivers
v0x557cdd20c3b0_0 .net "a", 0 0, L_0x557cddd5ed70;  alias, 1 drivers
v0x557cdd1a4c40_0 .net "b", 0 0, L_0x557cddd5f4a0;  alias, 1 drivers
v0x557cdd1a7650_0 .net "cout", 0 0, L_0x557cddd5efa0;  alias, 1 drivers
S_0x557cdd7bbe40 .scope module, "dut1" "karatsuba_4" 3 186, 3 132 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cddca9ae0 .functor BUFZ 4, L_0x557cddca9480, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddca9dd0 .functor BUFZ 4, L_0x557cddca9770, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcd2c60 .functor NOT 1, L_0x557cddcbf3b0, C4<0>, C4<0>, C4<0>;
L_0x557cddcd2cd0 .functor NOT 1, L_0x557cddcc2410, C4<0>, C4<0>, C4<0>;
L_0x557cddcd2d40 .functor XOR 1, L_0x557cddcd2c60, L_0x557cddcd2cd0, C4<0>, C4<0>;
L_0x557cddcd7140 .functor BUFZ 4, L_0x557cddcb3a30, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcd72f0 .functor BUFZ 4, L_0x557cddcbde00, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcd73b0 .functor BUFZ 4, L_0x557cddcd6fe0, C4<0000>, C4<0000>, C4<0000>;
v0x557cdd6b8390_0 .net "X", 3 0, L_0x557cddca9480;  alias, 1 drivers
v0x557cdd6b7fe0_0 .net "Xe", 1 0, L_0x557cddca9a40;  1 drivers
v0x557cdd6b7460_0 .net "Xn", 1 0, L_0x557cddca9910;  1 drivers
v0x557cdd6b7500_0 .net "Y", 3 0, L_0x557cddca9770;  alias, 1 drivers
v0x557cdd6b6b80_0 .net "Ye", 1 0, L_0x557cddca9d30;  1 drivers
v0x557cdd6c9030_0 .net "Yn", 1 0, L_0x557cddca9c00;  1 drivers
v0x557cdd6c90f0_0 .net "Z", 7 0, L_0x557cddcdb320;  alias, 1 drivers
v0x557cdd6c86b0_0 .net *"_s14", 0 0, L_0x557cddcd2c60;  1 drivers
v0x557cdd6c8770_0 .net *"_s16", 0 0, L_0x557cddcd2cd0;  1 drivers
v0x557cdd6c8210_0 .net *"_s23", 3 0, L_0x557cddcd7140;  1 drivers
v0x557cdd657540_0 .net *"_s28", 3 0, L_0x557cddcd72f0;  1 drivers
L_0x7f5061440d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd656d10_0 .net/2s *"_s31", 1 0, L_0x7f5061440d08;  1 drivers
v0x557cdd6508a0_0 .net *"_s36", 3 0, L_0x557cddcd73b0;  1 drivers
v0x557cdd653530_0 .net *"_s4", 3 0, L_0x557cddca9ae0;  1 drivers
L_0x7f5061440d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd653180_0 .net/2s *"_s40", 1 0, L_0x7f5061440d50;  1 drivers
v0x557cdd652600_0 .net *"_s9", 3 0, L_0x557cddca9dd0;  1 drivers
L_0x7f5061440840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd651c80_0 .net "add", 0 0, L_0x7f5061440840;  1 drivers
v0x557cdd651d20_0 .net "big_z0_z2", 7 0, L_0x557cddcd71b0;  1 drivers
v0x557cdd654f30_0 .net "big_z1", 7 0, L_0x557cddcd7470;  1 drivers
v0x557cdd654fd0_0 .net "cout_z1", 0 0, L_0x557cddcd4aa0;  1 drivers
v0x557cdd6545b0_0 .net "cout_z1_1", 0 0, L_0x557cddcd0630;  1 drivers
v0x557cdd654650_0 .net "dummy_cout", 0 0, L_0x557cddcdb8c0;  1 drivers
v0x557cdd64bf40_0 .net "signX", 0 0, L_0x557cddcbf3b0;  1 drivers
v0x557cdd64bb90_0 .net "signY", 0 0, L_0x557cddcc2410;  1 drivers
v0x557cdd64b010_0 .net "sign_z3", 0 0, L_0x557cddcd2d40;  1 drivers
L_0x7f50614406d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd64b0b0_0 .net "sub", 0 0, L_0x7f50614406d8;  1 drivers
v0x557cdd64a1f0_0 .net "z0", 3 0, L_0x557cddcb3a30;  1 drivers
v0x557cdd64a290_0 .net "z1", 3 0, L_0x557cddcd6fe0;  1 drivers
v0x557cdd64d940_0 .net "z1_1", 3 0, L_0x557cddcd2bf0;  1 drivers
v0x557cdd64d9e0_0 .net "z2", 3 0, L_0x557cddcbde00;  1 drivers
v0x557cdd64cfc0_0 .net "z3", 3 0, L_0x557cddcce3e0;  1 drivers
v0x557cdd64d060_0 .net "z3_1", 1 0, L_0x557cddcc1080;  1 drivers
v0x557cdd649460_0 .net "z3_2", 1 0, L_0x557cddcc40e0;  1 drivers
L_0x557cddca9910 .part L_0x557cddca9ae0, 2, 2;
L_0x557cddca9a40 .part L_0x557cddca9ae0, 0, 2;
L_0x557cddca9c00 .part L_0x557cddca9dd0, 2, 2;
L_0x557cddca9d30 .part L_0x557cddca9dd0, 0, 2;
L_0x557cddcd71b0 .concat8 [ 4 4 0 0], L_0x557cddcd7140, L_0x557cddcd72f0;
L_0x557cddcd7470 .concat8 [ 2 4 2 0], L_0x7f5061440d08, L_0x557cddcd73b0, L_0x7f5061440d50;
S_0x557cdd7b2260 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce69750 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061448c28 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cddcce510 .functor XOR 4, L_0x7f5061448c28, L_0x557cddcbde00, C4<0000>, C4<0000>;
L_0x557cddcd0490 .functor NOT 1, L_0x557cddcd0630, C4<0>, C4<0>, C4<0>;
L_0x557cddcd07e0 .functor AND 1, L_0x7f5061440840, L_0x557cddcd0490, C4<1>, C4<1>;
L_0x557cddcd0a00 .functor NOT 4, L_0x557cddcd0960, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcd0a70 .functor AND 4, L_0x557cddcd03f0, L_0x557cddcd0a00, C4<1111>, C4<1111>;
L_0x557cddcd0ae0 .functor NOT 4, L_0x557cddcd03f0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcd26e0 .functor AND 4, L_0x557cddcd2640, L_0x557cddcd2a40, C4<1111>, C4<1111>;
L_0x557cddcd2bf0 .functor OR 4, L_0x557cddcd0a70, L_0x557cddcd26e0, C4<0000>, C4<0000>;
v0x557cdd086880_0 .net *"_s0", 3 0, L_0x7f5061448c28;  1 drivers
v0x557cdd08b960_0 .net *"_s10", 3 0, L_0x557cddcd0a00;  1 drivers
L_0x7f5061440be8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd0890f0_0 .net/2s *"_s18", 2 0, L_0x7f5061440be8;  1 drivers
L_0x7f5061440c30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd07a430_0 .net/2s *"_s23", 0 0, L_0x7f5061440c30;  1 drivers
v0x557cdd07f510_0 .net *"_s27", 3 0, L_0x557cddcd2a40;  1 drivers
v0x557cdd07cca0_0 .net *"_s4", 0 0, L_0x557cddcd0490;  1 drivers
v0x557cdd06e180_0 .net *"_s8", 3 0, L_0x557cddcd0960;  1 drivers
v0x557cdd073260_0 .net "a", 3 0, L_0x557cddcb3a30;  alias, 1 drivers
v0x557cdd0709f0_0 .net "a_or_s", 0 0, L_0x7f5061440840;  alias, 1 drivers
v0x557cdd070a90_0 .net "add_1", 3 0, L_0x557cddcd0be0;  1 drivers
v0x557cdcf24090_0 .net "b", 3 0, L_0x557cddcbde00;  alias, 1 drivers
v0x557cdcf494b0_0 .net "cout", 0 0, L_0x557cddcd0630;  alias, 1 drivers
v0x557cdcf4e590_0 .net "diff_is_negative", 0 0, L_0x557cddcd07e0;  1 drivers
v0x557cdcf4e630_0 .net "dummy_cout", 0 0, L_0x557cddcd2880;  1 drivers
v0x557cdcf4bd20_0 .net "input_b", 3 0, L_0x557cddcce510;  1 drivers
v0x557cdcf41ea0_0 .net "inverted_out", 3 0, L_0x557cddcd0ae0;  1 drivers
v0x557cdcf448b0_0 .net "n_out", 3 0, L_0x557cddcd26e0;  1 drivers
v0x557cdcf44950_0 .net "negated_out", 3 0, L_0x557cddcd2640;  1 drivers
v0x557cdcf3a8b0_0 .net "out", 3 0, L_0x557cddcd2bf0;  alias, 1 drivers
v0x557cdcf3a950_0 .net "p_out", 3 0, L_0x557cddcd0a70;  1 drivers
v0x557cdcf3d500_0 .net "t_out", 3 0, L_0x557cddcd03f0;  1 drivers
L_0x557cddcd0960 .concat [ 1 1 1 1], L_0x557cddcd07e0, L_0x557cddcd07e0, L_0x557cddcd07e0, L_0x557cddcd07e0;
L_0x557cddcd0be0 .concat8 [ 1 3 0 0], L_0x7f5061440c30, L_0x7f5061440be8;
L_0x557cddcd29a0 .part L_0x557cddcd0be0, 3, 1;
L_0x557cddcd2a40 .concat [ 1 1 1 1], L_0x557cddcd07e0, L_0x557cddcd07e0, L_0x557cddcd07e0, L_0x557cddcd07e0;
S_0x557cdd7af9f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd7b2260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd12b8f0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd424560_0 .net "S", 3 0, L_0x557cddcd03f0;  alias, 1 drivers
v0x557cdcfc6bf0_0 .net "a", 3 0, L_0x557cddcb3a30;  alias, 1 drivers
v0x557cdd03de10_0 .net "b", 3 0, L_0x557cddcce510;  alias, 1 drivers
v0x557cdd063230_0 .net "carin", 3 0, L_0x557cddcd0500;  1 drivers
v0x557cdd068310_0 .net "cin", 0 0, L_0x7f5061440840;  alias, 1 drivers
v0x557cdd065aa0_0 .net "cout", 0 0, L_0x557cddcd0630;  alias, 1 drivers
L_0x557cddcced70 .part L_0x557cddcb3a30, 1, 1;
L_0x557cddcceec0 .part L_0x557cddcce510, 1, 1;
L_0x557cddcceff0 .part L_0x557cddcd0500, 0, 1;
L_0x557cddccf3e0 .part L_0x557cddcb3a30, 2, 1;
L_0x557cddccf510 .part L_0x557cddcce510, 2, 1;
L_0x557cddccf6d0 .part L_0x557cddcd0500, 1, 1;
L_0x557cddccfac0 .part L_0x557cddcb3a30, 3, 1;
L_0x557cddccfd00 .part L_0x557cddcce510, 3, 1;
L_0x557cddccfda0 .part L_0x557cddcd0500, 2, 1;
L_0x557cddcd0190 .part L_0x557cddcb3a30, 0, 1;
L_0x557cddcd02c0 .part L_0x557cddcce510, 0, 1;
L_0x557cddcd03f0 .concat8 [ 1 1 1 1], L_0x557cddccffb0, L_0x557cddccea70, L_0x557cddccf200, L_0x557cddccf8e0;
L_0x557cddcd0500 .concat8 [ 1 1 1 1], L_0x557cddcd0120, L_0x557cddccece0, L_0x557cddccf370, L_0x557cddccfa50;
L_0x557cddcd0630 .part L_0x557cddcd0500, 3, 1;
S_0x557cdd7a5fb0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd7af9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd0120 .functor OR 1, L_0x557cddccff40, L_0x557cddcd00b0, C4<0>, C4<0>;
v0x557cdd1ddc30_0 .net "S", 0 0, L_0x557cddccffb0;  1 drivers
v0x557cdd1db3c0_0 .net "a", 0 0, L_0x557cddcd0190;  1 drivers
v0x557cdd49ac30_0 .net "b", 0 0, L_0x557cddcd02c0;  1 drivers
v0x557cdd4983c0_0 .net "c_1", 0 0, L_0x557cddccff40;  1 drivers
v0x557cdd495b50_0 .net "c_2", 0 0, L_0x557cddcd00b0;  1 drivers
v0x557cdd4932e0_0 .net "cin", 0 0, L_0x7f5061440840;  alias, 1 drivers
v0x557cdd479e80_0 .net "cout", 0 0, L_0x557cddcd0120;  1 drivers
v0x557cdd479f20_0 .net "h_1_out", 0 0, L_0x557cddccfed0;  1 drivers
S_0x557cdd7a3740 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7a5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccfed0 .functor XOR 1, L_0x557cddcd0190, L_0x557cddcd02c0, C4<0>, C4<0>;
L_0x557cddccff40 .functor AND 1, L_0x557cddcd0190, L_0x557cddcd02c0, C4<1>, C4<1>;
v0x557cdd1f1250_0 .net "S", 0 0, L_0x557cddccfed0;  alias, 1 drivers
v0x557cdd1f6330_0 .net "a", 0 0, L_0x557cddcd0190;  alias, 1 drivers
v0x557cdd1f3ac0_0 .net "b", 0 0, L_0x557cddcd02c0;  alias, 1 drivers
v0x557cdd1e4e00_0 .net "cout", 0 0, L_0x557cddccff40;  alias, 1 drivers
S_0x557cdd6812e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7a5fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccffb0 .functor XOR 1, L_0x557cddccfed0, L_0x7f5061440840, C4<0>, C4<0>;
L_0x557cddcd00b0 .functor AND 1, L_0x557cddccfed0, L_0x7f5061440840, C4<1>, C4<1>;
v0x557cdd1e9ee0_0 .net "S", 0 0, L_0x557cddccffb0;  alias, 1 drivers
v0x557cdd1e9f80_0 .net "a", 0 0, L_0x557cddccfed0;  alias, 1 drivers
v0x557cdd1e7670_0 .net "b", 0 0, L_0x7f5061440840;  alias, 1 drivers
v0x557cdd1d8b50_0 .net "cout", 0 0, L_0x557cddcd00b0;  alias, 1 drivers
S_0x557cdd67ea70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd7af9f0;
 .timescale 0 0;
P_0x557cdd126810 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd637ac0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd67ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddccece0 .functor OR 1, L_0x557cddcce990, L_0x557cddccec00, C4<0>, C4<0>;
v0x557cdd32c460_0 .net "S", 0 0, L_0x557cddccea70;  1 drivers
v0x557cdd331540_0 .net "a", 0 0, L_0x557cddcced70;  1 drivers
v0x557cdd32ecd0_0 .net "b", 0 0, L_0x557cddcceec0;  1 drivers
v0x557cdd320090_0 .net "c_1", 0 0, L_0x557cddcce990;  1 drivers
v0x557cdd325170_0 .net "c_2", 0 0, L_0x557cddccec00;  1 drivers
v0x557cdd322900_0 .net "cin", 0 0, L_0x557cddcceff0;  1 drivers
v0x557cdd314780_0 .net "cout", 0 0, L_0x557cddccece0;  1 drivers
v0x557cdd314820_0 .net "h_1_out", 0 0, L_0x557cddcce840;  1 drivers
S_0x557cdd635250 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd637ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcce840 .functor XOR 1, L_0x557cddcced70, L_0x557cddcceec0, C4<0>, C4<0>;
L_0x557cddcce990 .functor AND 1, L_0x557cddcced70, L_0x557cddcceec0, C4<1>, C4<1>;
v0x557cdd489120_0 .net "S", 0 0, L_0x557cddcce840;  alias, 1 drivers
v0x557cdd4868b0_0 .net "a", 0 0, L_0x557cddcced70;  alias, 1 drivers
v0x557cdd484040_0 .net "b", 0 0, L_0x557cddcceec0;  alias, 1 drivers
v0x557cdd4817d0_0 .net "cout", 0 0, L_0x557cddcce990;  alias, 1 drivers
S_0x557cdd60aba0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd637ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccea70 .functor XOR 1, L_0x557cddcce840, L_0x557cddcceff0, C4<0>, C4<0>;
L_0x557cddccec00 .functor AND 1, L_0x557cddcce840, L_0x557cddcceff0, C4<1>, C4<1>;
v0x557cdd47ef60_0 .net "S", 0 0, L_0x557cddccea70;  alias, 1 drivers
v0x557cdd47f000_0 .net "a", 0 0, L_0x557cddcce840;  alias, 1 drivers
v0x557cdd47c6f0_0 .net "b", 0 0, L_0x557cddcceff0;  alias, 1 drivers
v0x557cdd49d4a0_0 .net "cout", 0 0, L_0x557cddccec00;  alias, 1 drivers
S_0x557cdd608330 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd7af9f0;
 .timescale 0 0;
P_0x557cdd121730 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd6c7340 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd608330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddccf370 .functor OR 1, L_0x557cddccf190, L_0x557cddccf300, C4<0>, C4<0>;
v0x557cdd470860_0 .net "S", 0 0, L_0x557cddccf200;  1 drivers
v0x557cdd46dff0_0 .net "a", 0 0, L_0x557cddccf3e0;  1 drivers
v0x557cdd46b780_0 .net "b", 0 0, L_0x557cddccf510;  1 drivers
v0x557cdd468f10_0 .net "c_1", 0 0, L_0x557cddccf190;  1 drivers
v0x557cdd44dde0_0 .net "c_2", 0 0, L_0x557cddccf300;  1 drivers
v0x557cdd45d080_0 .net "cin", 0 0, L_0x557cddccf6d0;  1 drivers
v0x557cdd45a810_0 .net "cout", 0 0, L_0x557cddccf370;  1 drivers
v0x557cdd45a8b0_0 .net "h_1_out", 0 0, L_0x557cddccf120;  1 drivers
S_0x557cdd6c4ad0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6c7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccf120 .functor XOR 1, L_0x557cddccf3e0, L_0x557cddccf510, C4<0>, C4<0>;
L_0x557cddccf190 .functor AND 1, L_0x557cddccf3e0, L_0x557cddccf510, C4<1>, C4<1>;
v0x557cdd319860_0 .net "S", 0 0, L_0x557cddccf120;  alias, 1 drivers
v0x557cdd316ff0_0 .net "a", 0 0, L_0x557cddccf3e0;  alias, 1 drivers
v0x557cdd308290_0 .net "b", 0 0, L_0x557cddccf510;  alias, 1 drivers
v0x557cdd30d370_0 .net "cout", 0 0, L_0x557cddccf190;  alias, 1 drivers
S_0x557cdd6c2260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6c7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccf200 .functor XOR 1, L_0x557cddccf120, L_0x557cddccf6d0, C4<0>, C4<0>;
L_0x557cddccf300 .functor AND 1, L_0x557cddccf120, L_0x557cddccf6d0, C4<1>, C4<1>;
v0x557cdd30ab00_0 .net "S", 0 0, L_0x557cddccf200;  alias, 1 drivers
v0x557cdd30aba0_0 .net "a", 0 0, L_0x557cddccf120;  alias, 1 drivers
v0x557cdd463e30_0 .net "b", 0 0, L_0x557cddccf6d0;  alias, 1 drivers
v0x557cdd4730d0_0 .net "cout", 0 0, L_0x557cddccf300;  alias, 1 drivers
S_0x557cdd6bf9f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd7af9f0;
 .timescale 0 0;
P_0x557cdd11c650 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd6bd180 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6bf9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddccfa50 .functor OR 1, L_0x557cddccf870, L_0x557cddccf9e0, C4<0>, C4<0>;
v0x557cdd43f720_0 .net "S", 0 0, L_0x557cddccf8e0;  1 drivers
v0x557cdd43ceb0_0 .net "a", 0 0, L_0x557cddccfac0;  1 drivers
v0x557cdd421cf0_0 .net "b", 0 0, L_0x557cddccfd00;  1 drivers
v0x557cdd430f90_0 .net "c_1", 0 0, L_0x557cddccf870;  1 drivers
v0x557cdd42e720_0 .net "c_2", 0 0, L_0x557cddccf9e0;  1 drivers
v0x557cdd42beb0_0 .net "cin", 0 0, L_0x557cddccfda0;  1 drivers
v0x557cdd426dd0_0 .net "cout", 0 0, L_0x557cddccfa50;  1 drivers
v0x557cdd426e70_0 .net "h_1_out", 0 0, L_0x557cddccf800;  1 drivers
S_0x557cdd6ba910 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6bd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccf800 .functor XOR 1, L_0x557cddccfac0, L_0x557cddccfd00, C4<0>, C4<0>;
L_0x557cddccf870 .functor AND 1, L_0x557cddccfac0, L_0x557cddccfd00, C4<1>, C4<1>;
v0x557cdd457fa0_0 .net "S", 0 0, L_0x557cddccf800;  alias, 1 drivers
v0x557cdd452ec0_0 .net "a", 0 0, L_0x557cddccfac0;  alias, 1 drivers
v0x557cdd450650_0 .net "b", 0 0, L_0x557cddccfd00;  alias, 1 drivers
v0x557cdd437dd0_0 .net "cout", 0 0, L_0x557cddccf870;  alias, 1 drivers
S_0x557cdd6b0d00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6bd180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccf8e0 .functor XOR 1, L_0x557cddccf800, L_0x557cddccfda0, C4<0>, C4<0>;
L_0x557cddccf9e0 .functor AND 1, L_0x557cddccf800, L_0x557cddccfda0, C4<1>, C4<1>;
v0x557cdd447070_0 .net "S", 0 0, L_0x557cddccf8e0;  alias, 1 drivers
v0x557cdd447110_0 .net "a", 0 0, L_0x557cddccf800;  alias, 1 drivers
v0x557cdd444800_0 .net "b", 0 0, L_0x557cddccfda0;  alias, 1 drivers
v0x557cdd441f90_0 .net "cout", 0 0, L_0x557cddccf9e0;  alias, 1 drivers
S_0x557cdd6ae490 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd7b2260;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6ae610 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd024cc0_0 .net "S", 3 0, L_0x557cddcd2640;  alias, 1 drivers
v0x557cdd0277f0_0 .net "a", 3 0, L_0x557cddcd0ae0;  alias, 1 drivers
v0x557cdd024fd0_0 .net "b", 3 0, L_0x557cddcd0be0;  alias, 1 drivers
v0x557cdd092c50_0 .net "carin", 3 0, L_0x557cddcd2750;  1 drivers
v0x557cdd097d30_0 .net "cin", 0 0, L_0x557cddcd29a0;  1 drivers
v0x557cdd0954c0_0 .net "cout", 0 0, L_0x557cddcd2880;  alias, 1 drivers
L_0x557cddcd0f40 .part L_0x557cddcd0ae0, 1, 1;
L_0x557cddcd1070 .part L_0x557cddcd0be0, 1, 1;
L_0x557cddcd11a0 .part L_0x557cddcd2750, 0, 1;
L_0x557cddcd1590 .part L_0x557cddcd0ae0, 2, 1;
L_0x557cddcd1750 .part L_0x557cddcd0be0, 2, 1;
L_0x557cddcd1910 .part L_0x557cddcd2750, 1, 1;
L_0x557cddcd1d00 .part L_0x557cddcd0ae0, 3, 1;
L_0x557cddcd1e30 .part L_0x557cddcd0be0, 3, 1;
L_0x557cddcd1f60 .part L_0x557cddcd2750, 2, 1;
L_0x557cddcd23e0 .part L_0x557cddcd0ae0, 0, 1;
L_0x557cddcd2510 .part L_0x557cddcd0be0, 0, 1;
L_0x557cddcd2640 .concat8 [ 1 1 1 1], L_0x557cddcd2170, L_0x557cddcd0d60, L_0x557cddcd13b0, L_0x557cddcd1b20;
L_0x557cddcd2750 .concat8 [ 1 1 1 1], L_0x557cddcd2370, L_0x557cddcd0ed0, L_0x557cddcd1520, L_0x557cddcd1c90;
L_0x557cddcd2880 .part L_0x557cddcd2750, 3, 1;
S_0x557cdd6a4930 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd6ae490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd2370 .functor OR 1, L_0x557cddcd2100, L_0x557cddcd2270, C4<0>, C4<0>;
v0x557cdd04fa10_0 .net "S", 0 0, L_0x557cddcd2170;  1 drivers
v0x557cdd04d310_0 .net "a", 0 0, L_0x557cddcd23e0;  1 drivers
v0x557cdd0458f0_0 .net "b", 0 0, L_0x557cddcd2510;  1 drivers
v0x557cdd048660_0 .net "c_1", 0 0, L_0x557cddcd2100;  1 drivers
v0x557cdd045c00_0 .net "c_2", 0 0, L_0x557cddcd2270;  1 drivers
v0x557cdd019a10_0 .net "cin", 0 0, L_0x557cddcd29a0;  alias, 1 drivers
v0x557cdd01eaf0_0 .net "cout", 0 0, L_0x557cddcd2370;  1 drivers
v0x557cdd01eb90_0 .net "h_1_out", 0 0, L_0x557cddcd2090;  1 drivers
S_0x557cdd6a20c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6a4930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd2090 .functor XOR 1, L_0x557cddcd23e0, L_0x557cddcd2510, C4<0>, C4<0>;
L_0x557cddcd2100 .functor AND 1, L_0x557cddcd23e0, L_0x557cddcd2510, C4<1>, C4<1>;
v0x557cdd05bc20_0 .net "S", 0 0, L_0x557cddcd2090;  alias, 1 drivers
v0x557cdd05e630_0 .net "a", 0 0, L_0x557cddcd23e0;  alias, 1 drivers
v0x557cdd05bf30_0 .net "b", 0 0, L_0x557cddcd2510;  alias, 1 drivers
v0x557cdd054630_0 .net "cout", 0 0, L_0x557cddcd2100;  alias, 1 drivers
S_0x557cdd6984e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6a4930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd2170 .functor XOR 1, L_0x557cddcd2090, L_0x557cddcd29a0, C4<0>, C4<0>;
L_0x557cddcd2270 .functor AND 1, L_0x557cddcd2090, L_0x557cddcd29a0, C4<1>, C4<1>;
v0x557cdd057280_0 .net "S", 0 0, L_0x557cddcd2170;  alias, 1 drivers
v0x557cdd057320_0 .net "a", 0 0, L_0x557cddcd2090;  alias, 1 drivers
v0x557cdd054940_0 .net "b", 0 0, L_0x557cddcd29a0;  alias, 1 drivers
v0x557cdd04d000_0 .net "cout", 0 0, L_0x557cddcd2270;  alias, 1 drivers
S_0x557cdd695c70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd6ae490;
 .timescale 0 0;
P_0x557cdd114d00 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd68c230 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd695c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd0ed0 .functor OR 1, L_0x557cddcd0cf0, L_0x557cddcd0e60, C4<0>, C4<0>;
v0x557cdd0037e0_0 .net "S", 0 0, L_0x557cddcd0d60;  1 drivers
v0x557cdd0061f0_0 .net "a", 0 0, L_0x557cddcd0f40;  1 drivers
v0x557cdd003af0_0 .net "b", 0 0, L_0x557cddcd1070;  1 drivers
v0x557cdcffc0d0_0 .net "c_1", 0 0, L_0x557cddcd0cf0;  1 drivers
v0x557cdcffee40_0 .net "c_2", 0 0, L_0x557cddcd0e60;  1 drivers
v0x557cdcffc3e0_0 .net "cin", 0 0, L_0x557cddcd11a0;  1 drivers
v0x557cdcfecaf0_0 .net "cout", 0 0, L_0x557cddcd0ed0;  1 drivers
v0x557cdcfecb90_0 .net "h_1_out", 0 0, L_0x557cddcd0c80;  1 drivers
S_0x557cdd6899c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd68c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd0c80 .functor XOR 1, L_0x557cddcd0f40, L_0x557cddcd1070, C4<0>, C4<0>;
L_0x557cddcd0cf0 .functor AND 1, L_0x557cddcd0f40, L_0x557cddcd1070, C4<1>, C4<1>;
v0x557cdd01c280_0 .net "S", 0 0, L_0x557cddcd0c80;  alias, 1 drivers
v0x557cdd012400_0 .net "a", 0 0, L_0x557cddcd0f40;  alias, 1 drivers
v0x557cdd014e10_0 .net "b", 0 0, L_0x557cddcd1070;  alias, 1 drivers
v0x557cdd012710_0 .net "cout", 0 0, L_0x557cddcd0cf0;  alias, 1 drivers
S_0x557cdd597660 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd68c230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd0d60 .functor XOR 1, L_0x557cddcd0c80, L_0x557cddcd11a0, C4<0>, C4<0>;
L_0x557cddcd0e60 .functor AND 1, L_0x557cddcd0c80, L_0x557cddcd11a0, C4<1>, C4<1>;
v0x557cdd00ae10_0 .net "S", 0 0, L_0x557cddcd0d60;  alias, 1 drivers
v0x557cdd00aeb0_0 .net "a", 0 0, L_0x557cddcd0c80;  alias, 1 drivers
v0x557cdd00da60_0 .net "b", 0 0, L_0x557cddcd11a0;  alias, 1 drivers
v0x557cdd00b120_0 .net "cout", 0 0, L_0x557cddcd0e60;  alias, 1 drivers
S_0x557cdd594df0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd6ae490;
 .timescale 0 0;
P_0x557cdd10fc20 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd54de40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd594df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd1520 .functor OR 1, L_0x557cddcd1340, L_0x557cddcd14b0, C4<0>, C4<0>;
v0x557cdcfde200_0 .net "S", 0 0, L_0x557cddcd13b0;  1 drivers
v0x557cdcfd68c0_0 .net "a", 0 0, L_0x557cddcd1590;  1 drivers
v0x557cdcfd92d0_0 .net "b", 0 0, L_0x557cddcd1750;  1 drivers
v0x557cdcfd6bd0_0 .net "c_1", 0 0, L_0x557cddcd1340;  1 drivers
v0x557cdcfcf1b0_0 .net "c_2", 0 0, L_0x557cddcd14b0;  1 drivers
v0x557cdcfd1f20_0 .net "cin", 0 0, L_0x557cddcd1910;  1 drivers
v0x557cdcfcf4c0_0 .net "cout", 0 0, L_0x557cddcd1520;  1 drivers
v0x557cdcfcf560_0 .net "h_1_out", 0 0, L_0x557cddcd12d0;  1 drivers
S_0x557cdd54b5d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd54de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd12d0 .functor XOR 1, L_0x557cddcd1590, L_0x557cddcd1750, C4<0>, C4<0>;
L_0x557cddcd1340 .functor AND 1, L_0x557cddcd1590, L_0x557cddcd1750, C4<1>, C4<1>;
v0x557cdcff1bd0_0 .net "S", 0 0, L_0x557cddcd12d0;  alias, 1 drivers
v0x557cdcfef360_0 .net "a", 0 0, L_0x557cddcd1590;  alias, 1 drivers
v0x557cdcfe54e0_0 .net "b", 0 0, L_0x557cddcd1750;  alias, 1 drivers
v0x557cdcfe7ef0_0 .net "cout", 0 0, L_0x557cddcd1340;  alias, 1 drivers
S_0x557cdd520f20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd54de40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd13b0 .functor XOR 1, L_0x557cddcd12d0, L_0x557cddcd1910, C4<0>, C4<0>;
L_0x557cddcd14b0 .functor AND 1, L_0x557cddcd12d0, L_0x557cddcd1910, C4<1>, C4<1>;
v0x557cdcfe57f0_0 .net "S", 0 0, L_0x557cddcd13b0;  alias, 1 drivers
v0x557cdcfe5890_0 .net "a", 0 0, L_0x557cddcd12d0;  alias, 1 drivers
v0x557cdcfddef0_0 .net "b", 0 0, L_0x557cddcd1910;  alias, 1 drivers
v0x557cdcfe0b40_0 .net "cout", 0 0, L_0x557cddcd14b0;  alias, 1 drivers
S_0x557cdd51e6b0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd6ae490;
 .timescale 0 0;
P_0x557cdd10aa80 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd5dd6c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd51e6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd1c90 .functor OR 1, L_0x557cddcd1ab0, L_0x557cddcd1c20, C4<0>, C4<0>;
v0x557cdd03a580_0 .net "S", 0 0, L_0x557cddcd1b20;  1 drivers
v0x557cdd032c80_0 .net "a", 0 0, L_0x557cddcd1d00;  1 drivers
v0x557cdd0358d0_0 .net "b", 0 0, L_0x557cddcd1e30;  1 drivers
v0x557cdd032f90_0 .net "c_1", 0 0, L_0x557cddcd1ab0;  1 drivers
v0x557cdd02c190_0 .net "c_2", 0 0, L_0x557cddcd1c20;  1 drivers
v0x557cdd02eba0_0 .net "cin", 0 0, L_0x557cddcd1f60;  1 drivers
v0x557cdd02c4a0_0 .net "cout", 0 0, L_0x557cddcd1c90;  1 drivers
v0x557cdd02c540_0 .net "h_1_out", 0 0, L_0x557cddcd1a40;  1 drivers
S_0x557cdd5dae50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd1a40 .functor XOR 1, L_0x557cddcd1d00, L_0x557cddcd1e30, C4<0>, C4<0>;
L_0x557cddcd1ab0 .functor AND 1, L_0x557cddcd1d00, L_0x557cddcd1e30, C4<1>, C4<1>;
v0x557cdd09f0d0_0 .net "S", 0 0, L_0x557cddcd1a40;  alias, 1 drivers
v0x557cdd0ae370_0 .net "a", 0 0, L_0x557cddcd1d00;  alias, 1 drivers
v0x557cdd0a9290_0 .net "b", 0 0, L_0x557cddcd1e30;  alias, 1 drivers
v0x557cdd0a41b0_0 .net "cout", 0 0, L_0x557cddcd1ab0;  alias, 1 drivers
S_0x557cdd5d85e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5dd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd1b20 .functor XOR 1, L_0x557cddcd1a40, L_0x557cddcd1f60, C4<0>, C4<0>;
L_0x557cddcd1c20 .functor AND 1, L_0x557cddcd1a40, L_0x557cddcd1f60, C4<1>, C4<1>;
v0x557cdd0a1940_0 .net "S", 0 0, L_0x557cddcd1b20;  alias, 1 drivers
v0x557cdd0a19e0_0 .net "a", 0 0, L_0x557cddcd1a40;  alias, 1 drivers
v0x557cdd03a270_0 .net "b", 0 0, L_0x557cddcd1f60;  alias, 1 drivers
v0x557cdd03cc80_0 .net "cout", 0 0, L_0x557cddcd1c20;  alias, 1 drivers
S_0x557cdd5d5d70 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcf3d5f0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cddcd2f60 .functor XOR 4, L_0x557cddcd2db0, L_0x557cddcce3e0, C4<0000>, C4<0000>;
L_0x557cddcd4900 .functor NOT 1, L_0x557cddcd4aa0, C4<0>, C4<0>, C4<0>;
L_0x557cddcd4c50 .functor AND 1, L_0x557cddcd2d40, L_0x557cddcd4900, C4<1>, C4<1>;
L_0x557cddcd4df0 .functor NOT 4, L_0x557cddcd4cc0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcd4e60 .functor AND 4, L_0x557cddcd4860, L_0x557cddcd4df0, C4<1111>, C4<1111>;
L_0x557cddcd4ed0 .functor NOT 4, L_0x557cddcd4860, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcd6ad0 .functor AND 4, L_0x557cddcd6a30, L_0x557cddcd6e30, C4<1111>, C4<1111>;
L_0x557cddcd6fe0 .functor OR 4, L_0x557cddcd4e60, L_0x557cddcd6ad0, C4<0000>, C4<0000>;
v0x557cdce2b1a0_0 .net *"_s0", 3 0, L_0x557cddcd2db0;  1 drivers
v0x557cdce28aa0_0 .net *"_s10", 3 0, L_0x557cddcd4df0;  1 drivers
L_0x7f5061440c78 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdce212c0_0 .net/2s *"_s18", 2 0, L_0x7f5061440c78;  1 drivers
L_0x7f5061440cc0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdce23df0_0 .net/2s *"_s23", 0 0, L_0x7f5061440cc0;  1 drivers
v0x557cdce215d0_0 .net *"_s27", 3 0, L_0x557cddcd6e30;  1 drivers
v0x557cdce8f250_0 .net *"_s4", 0 0, L_0x557cddcd4900;  1 drivers
v0x557cdce94330_0 .net *"_s8", 3 0, L_0x557cddcd4cc0;  1 drivers
v0x557cdce91ac0_0 .net "a", 3 0, L_0x557cddcd2bf0;  alias, 1 drivers
v0x557cdce82e80_0 .net "a_or_s", 0 0, L_0x557cddcd2d40;  alias, 1 drivers
v0x557cdce82f20_0 .net "add_1", 3 0, L_0x557cddcd4fd0;  1 drivers
v0x557cdce87f60_0 .net "b", 3 0, L_0x557cddcce3e0;  alias, 1 drivers
v0x557cdce856f0_0 .net "cout", 0 0, L_0x557cddcd4aa0;  alias, 1 drivers
v0x557cdce85790_0 .net "diff_is_negative", 0 0, L_0x557cddcd4c50;  1 drivers
v0x557cdce76a30_0 .net "dummy_cout", 0 0, L_0x557cddcd6c70;  1 drivers
v0x557cdce7bb10_0 .net "input_b", 3 0, L_0x557cddcd2f60;  1 drivers
v0x557cdce792a0_0 .net "inverted_out", 3 0, L_0x557cddcd4ed0;  1 drivers
v0x557cdce6a780_0 .net "n_out", 3 0, L_0x557cddcd6ad0;  1 drivers
v0x557cdce6a820_0 .net "negated_out", 3 0, L_0x557cddcd6a30;  1 drivers
v0x557cdce6cff0_0 .net "out", 3 0, L_0x557cddcd6fe0;  alias, 1 drivers
v0x557cdce6d090_0 .net "p_out", 3 0, L_0x557cddcd4e60;  1 drivers
v0x557cdd12c860_0 .net "t_out", 3 0, L_0x557cddcd4860;  1 drivers
L_0x557cddcd2db0 .concat [ 1 1 1 1], L_0x557cddcd2d40, L_0x557cddcd2d40, L_0x557cddcd2d40, L_0x557cddcd2d40;
L_0x557cddcd4cc0 .concat [ 1 1 1 1], L_0x557cddcd4c50, L_0x557cddcd4c50, L_0x557cddcd4c50, L_0x557cddcd4c50;
L_0x557cddcd4fd0 .concat8 [ 1 3 0 0], L_0x7f5061440cc0, L_0x7f5061440c78;
L_0x557cddcd6d90 .part L_0x557cddcd4fd0, 3, 1;
L_0x557cddcd6e30 .concat [ 1 1 1 1], L_0x557cddcd4c50, L_0x557cddcd4c50, L_0x557cddcd4c50, L_0x557cddcd4c50;
S_0x557cdd5d3500 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd5d5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcfbd060 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdcf7b740_0 .net "S", 3 0, L_0x557cddcd4860;  alias, 1 drivers
v0x557cdcf6cb00_0 .net "a", 3 0, L_0x557cddcd2bf0;  alias, 1 drivers
v0x557cdcf71be0_0 .net "b", 3 0, L_0x557cddcd2f60;  alias, 1 drivers
v0x557cdcf6f370_0 .net "carin", 3 0, L_0x557cddcd4970;  1 drivers
v0x557cdcf606b0_0 .net "cin", 0 0, L_0x557cddcd2d40;  alias, 1 drivers
v0x557cdcf65790_0 .net "cout", 0 0, L_0x557cddcd4aa0;  alias, 1 drivers
L_0x557cddcd3200 .part L_0x557cddcd2bf0, 1, 1;
L_0x557cddcd3330 .part L_0x557cddcd2f60, 1, 1;
L_0x557cddcd3460 .part L_0x557cddcd4970, 0, 1;
L_0x557cddcd3850 .part L_0x557cddcd2bf0, 2, 1;
L_0x557cddcd3980 .part L_0x557cddcd2f60, 2, 1;
L_0x557cddcd3b40 .part L_0x557cddcd4970, 1, 1;
L_0x557cddcd3f30 .part L_0x557cddcd2bf0, 3, 1;
L_0x557cddcd4060 .part L_0x557cddcd2f60, 3, 1;
L_0x557cddcd4190 .part L_0x557cddcd4970, 2, 1;
L_0x557cddcd4580 .part L_0x557cddcd2bf0, 0, 1;
L_0x557cddcd47c0 .part L_0x557cddcd2f60, 0, 1;
L_0x557cddcd4860 .concat8 [ 1 1 1 1], L_0x557cddcd43a0, L_0x557cddcd30b0, L_0x557cddcd3670, L_0x557cddcd3d50;
L_0x557cddcd4970 .concat8 [ 1 1 1 1], L_0x557cddcd4510, L_0x557cddcd3190, L_0x557cddcd37e0, L_0x557cddcd3ec0;
L_0x557cddcd4aa0 .part L_0x557cddcd4970, 3, 1;
S_0x557cdd5d0c90 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd5d3500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd4510 .functor OR 1, L_0x557cddcd4330, L_0x557cddcd44a0, C4<0>, C4<0>;
v0x557cdceffc90_0 .net "S", 0 0, L_0x557cddcd43a0;  1 drivers
v0x557cdcf04d70_0 .net "a", 0 0, L_0x557cddcd4580;  1 drivers
v0x557cdcf02500_0 .net "b", 0 0, L_0x557cddcd47c0;  1 drivers
v0x557cdcef8680_0 .net "c_1", 0 0, L_0x557cddcd4330;  1 drivers
v0x557cdcefb090_0 .net "c_2", 0 0, L_0x557cddcd44a0;  1 drivers
v0x557cdcef8990_0 .net "cin", 0 0, L_0x557cddcd2d40;  alias, 1 drivers
v0x557cdcef1090_0 .net "cout", 0 0, L_0x557cddcd4510;  1 drivers
v0x557cdcef1130_0 .net "h_1_out", 0 0, L_0x557cddcd42c0;  1 drivers
S_0x557cdd5c7080 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5d0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd42c0 .functor XOR 1, L_0x557cddcd4580, L_0x557cddcd47c0, C4<0>, C4<0>;
L_0x557cddcd4330 .functor AND 1, L_0x557cddcd4580, L_0x557cddcd47c0, C4<1>, C4<1>;
v0x557cdcf3abc0_0 .net "S", 0 0, L_0x557cddcd42c0;  alias, 1 drivers
v0x557cdcf33280_0 .net "a", 0 0, L_0x557cddcd4580;  alias, 1 drivers
v0x557cdcf35c90_0 .net "b", 0 0, L_0x557cddcd47c0;  alias, 1 drivers
v0x557cdcf33590_0 .net "cout", 0 0, L_0x557cddcd4330;  alias, 1 drivers
S_0x557cdd5c4810 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5d0c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd43a0 .functor XOR 1, L_0x557cddcd42c0, L_0x557cddcd2d40, C4<0>, C4<0>;
L_0x557cddcd44a0 .functor AND 1, L_0x557cddcd42c0, L_0x557cddcd2d40, C4<1>, C4<1>;
v0x557cdcf2bb70_0 .net "S", 0 0, L_0x557cddcd43a0;  alias, 1 drivers
v0x557cdcf2bc10_0 .net "a", 0 0, L_0x557cddcd42c0;  alias, 1 drivers
v0x557cdcf2e8e0_0 .net "b", 0 0, L_0x557cddcd2d40;  alias, 1 drivers
v0x557cdcf2be80_0 .net "cout", 0 0, L_0x557cddcd44a0;  alias, 1 drivers
S_0x557cdd5bacb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd5d3500;
 .timescale 0 0;
P_0x557cdcfb35c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd5b8440 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5bacb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd3190 .functor OR 1, L_0x557cddcd3040, L_0x557cddcd3120, C4<0>, C4<0>;
v0x557cdcee2660_0 .net "S", 0 0, L_0x557cddcd30b0;  1 drivers
v0x557cdced2d70_0 .net "a", 0 0, L_0x557cddcd3200;  1 drivers
v0x557cdced7e50_0 .net "b", 0 0, L_0x557cddcd3330;  1 drivers
v0x557cdced55e0_0 .net "c_1", 0 0, L_0x557cddcd3040;  1 drivers
v0x557cdcecb760_0 .net "c_2", 0 0, L_0x557cddcd3120;  1 drivers
v0x557cdcece170_0 .net "cin", 0 0, L_0x557cddcd3460;  1 drivers
v0x557cdcecba70_0 .net "cout", 0 0, L_0x557cddcd3190;  1 drivers
v0x557cdcecbb10_0 .net "h_1_out", 0 0, L_0x557cddcd2fd0;  1 drivers
S_0x557cdd5ae860 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5b8440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd2fd0 .functor XOR 1, L_0x557cddcd3200, L_0x557cddcd3330, C4<0>, C4<0>;
L_0x557cddcd3040 .functor AND 1, L_0x557cddcd3200, L_0x557cddcd3330, C4<1>, C4<1>;
v0x557cdcef3ce0_0 .net "S", 0 0, L_0x557cddcd2fd0;  alias, 1 drivers
v0x557cdcef13a0_0 .net "a", 0 0, L_0x557cddcd3200;  alias, 1 drivers
v0x557cdcee9a60_0 .net "b", 0 0, L_0x557cddcd3330;  alias, 1 drivers
v0x557cdceec470_0 .net "cout", 0 0, L_0x557cddcd3040;  alias, 1 drivers
S_0x557cdd5abff0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5b8440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd30b0 .functor XOR 1, L_0x557cddcd2fd0, L_0x557cddcd3460, C4<0>, C4<0>;
L_0x557cddcd3120 .functor AND 1, L_0x557cddcd2fd0, L_0x557cddcd3460, C4<1>, C4<1>;
v0x557cdcee9d70_0 .net "S", 0 0, L_0x557cddcd30b0;  alias, 1 drivers
v0x557cdcee9e10_0 .net "a", 0 0, L_0x557cddcd2fd0;  alias, 1 drivers
v0x557cdcee2350_0 .net "b", 0 0, L_0x557cddcd3460;  alias, 1 drivers
v0x557cdcee50c0_0 .net "cout", 0 0, L_0x557cddcd3120;  alias, 1 drivers
S_0x557cdd5a25b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd5d3500;
 .timescale 0 0;
P_0x557cdcfaa520 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd59fd40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5a25b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd37e0 .functor OR 1, L_0x557cddcd3600, L_0x557cddcd3770, C4<0>, C4<0>;
v0x557cdceb81a0_0 .net "S", 0 0, L_0x557cddcd3670;  1 drivers
v0x557cdceb5740_0 .net "a", 0 0, L_0x557cddcd3850;  1 drivers
v0x557cdcf85350_0 .net "b", 0 0, L_0x557cddcd3980;  1 drivers
v0x557cdcf945f0_0 .net "c_1", 0 0, L_0x557cddcd3600;  1 drivers
v0x557cdcf8f510_0 .net "c_2", 0 0, L_0x557cddcd3770;  1 drivers
v0x557cdcf8a430_0 .net "cin", 0 0, L_0x557cddcd3b40;  1 drivers
v0x557cdcf87bc0_0 .net "cout", 0 0, L_0x557cddcd37e0;  1 drivers
v0x557cdcf87c60_0 .net "h_1_out", 0 0, L_0x557cddcd3590;  1 drivers
S_0x557cdd861e20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd59fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd3590 .functor XOR 1, L_0x557cddcd3850, L_0x557cddcd3980, C4<0>, C4<0>;
L_0x557cddcd3600 .functor AND 1, L_0x557cddcd3850, L_0x557cddcd3980, C4<1>, C4<1>;
v0x557cdcec4170_0 .net "S", 0 0, L_0x557cddcd3590;  alias, 1 drivers
v0x557cdcec6dc0_0 .net "a", 0 0, L_0x557cddcd3850;  alias, 1 drivers
v0x557cdcec4480_0 .net "b", 0 0, L_0x557cddcd3980;  alias, 1 drivers
v0x557cdcebcb40_0 .net "cout", 0 0, L_0x557cddcd3600;  alias, 1 drivers
S_0x557cdd85f5b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd59fd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd3670 .functor XOR 1, L_0x557cddcd3590, L_0x557cddcd3b40, C4<0>, C4<0>;
L_0x557cddcd3770 .functor AND 1, L_0x557cddcd3590, L_0x557cddcd3b40, C4<1>, C4<1>;
v0x557cdcebf550_0 .net "S", 0 0, L_0x557cddcd3670;  alias, 1 drivers
v0x557cdcebf5f0_0 .net "a", 0 0, L_0x557cddcd3590;  alias, 1 drivers
v0x557cdcebce50_0 .net "b", 0 0, L_0x557cddcd3b40;  alias, 1 drivers
v0x557cdceb5430_0 .net "cout", 0 0, L_0x557cddcd3770;  alias, 1 drivers
S_0x557cdd85cd40 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd5d3500;
 .timescale 0 0;
P_0x557cdcfa5380 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd85a4d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd85cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd3ec0 .functor OR 1, L_0x557cddcd3ce0, L_0x557cddcd3e50, C4<0>, C4<0>;
v0x557cdcf14e20_0 .net "S", 0 0, L_0x557cddcd3d50;  1 drivers
v0x557cdcf12720_0 .net "a", 0 0, L_0x557cddcd3f30;  1 drivers
v0x557cdcf0af40_0 .net "b", 0 0, L_0x557cddcd4060;  1 drivers
v0x557cdcf0da70_0 .net "c_1", 0 0, L_0x557cddcd3ce0;  1 drivers
v0x557cdcf0b250_0 .net "c_2", 0 0, L_0x557cddcd3e50;  1 drivers
v0x557cdcf78ed0_0 .net "cin", 0 0, L_0x557cddcd4190;  1 drivers
v0x557cdcf7dfb0_0 .net "cout", 0 0, L_0x557cddcd3ec0;  1 drivers
v0x557cdcf7e050_0 .net "h_1_out", 0 0, L_0x557cddcd3c70;  1 drivers
S_0x557cdd857c60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd85a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd3c70 .functor XOR 1, L_0x557cddcd3f30, L_0x557cddcd4060, C4<0>, C4<0>;
L_0x557cddcd3ce0 .functor AND 1, L_0x557cddcd3f30, L_0x557cddcd4060, C4<1>, C4<1>;
v0x557cdcf204f0_0 .net "S", 0 0, L_0x557cddcd3c70;  alias, 1 drivers
v0x557cdcf22f00_0 .net "a", 0 0, L_0x557cddcd3f30;  alias, 1 drivers
v0x557cdcf20800_0 .net "b", 0 0, L_0x557cddcd4060;  alias, 1 drivers
v0x557cdcf18f00_0 .net "cout", 0 0, L_0x557cddcd3ce0;  alias, 1 drivers
S_0x557cdd8553f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd85a4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd3d50 .functor XOR 1, L_0x557cddcd3c70, L_0x557cddcd4190, C4<0>, C4<0>;
L_0x557cddcd3e50 .functor AND 1, L_0x557cddcd3c70, L_0x557cddcd4190, C4<1>, C4<1>;
v0x557cdcf1bb50_0 .net "S", 0 0, L_0x557cddcd3d50;  alias, 1 drivers
v0x557cdcf1bbf0_0 .net "a", 0 0, L_0x557cddcd3c70;  alias, 1 drivers
v0x557cdcf19210_0 .net "b", 0 0, L_0x557cddcd4190;  alias, 1 drivers
v0x557cdcf12410_0 .net "cout", 0 0, L_0x557cddcd3e50;  alias, 1 drivers
S_0x557cdd852b80 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd5d5d70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd852d00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdce39280_0 .net "S", 3 0, L_0x557cddcd6a30;  alias, 1 drivers
v0x557cdce36b80_0 .net "a", 3 0, L_0x557cddcd4ed0;  alias, 1 drivers
v0x557cdce2f280_0 .net "b", 3 0, L_0x557cddcd4fd0;  alias, 1 drivers
v0x557cdce31ed0_0 .net "carin", 3 0, L_0x557cddcd6b40;  1 drivers
v0x557cdce2f590_0 .net "cin", 0 0, L_0x557cddcd6d90;  1 drivers
v0x557cdce28790_0 .net "cout", 0 0, L_0x557cddcd6c70;  alias, 1 drivers
L_0x557cddcd5330 .part L_0x557cddcd4ed0, 1, 1;
L_0x557cddcd5460 .part L_0x557cddcd4fd0, 1, 1;
L_0x557cddcd5590 .part L_0x557cddcd6b40, 0, 1;
L_0x557cddcd5980 .part L_0x557cddcd4ed0, 2, 1;
L_0x557cddcd5b40 .part L_0x557cddcd4fd0, 2, 1;
L_0x557cddcd5d00 .part L_0x557cddcd6b40, 1, 1;
L_0x557cddcd60f0 .part L_0x557cddcd4ed0, 3, 1;
L_0x557cddcd6220 .part L_0x557cddcd4fd0, 3, 1;
L_0x557cddcd6350 .part L_0x557cddcd6b40, 2, 1;
L_0x557cddcd67d0 .part L_0x557cddcd4ed0, 0, 1;
L_0x557cddcd6900 .part L_0x557cddcd4fd0, 0, 1;
L_0x557cddcd6a30 .concat8 [ 1 1 1 1], L_0x557cddcd6560, L_0x557cddcd5150, L_0x557cddcd57a0, L_0x557cddcd5f10;
L_0x557cddcd6b40 .concat8 [ 1 1 1 1], L_0x557cddcd6760, L_0x557cddcd52c0, L_0x557cddcd5910, L_0x557cddcd6080;
L_0x557cddcd6c70 .part L_0x557cddcd6b40, 3, 1;
S_0x557cdd850310 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd852b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd6760 .functor OR 1, L_0x557cddcd64f0, L_0x557cddcd6660, C4<0>, C4<0>;
v0x557cdce620a0_0 .net "S", 0 0, L_0x557cddcd6560;  1 drivers
v0x557cdce58220_0 .net "a", 0 0, L_0x557cddcd67d0;  1 drivers
v0x557cdce5ac30_0 .net "b", 0 0, L_0x557cddcd6900;  1 drivers
v0x557cdce58530_0 .net "c_1", 0 0, L_0x557cddcd64f0;  1 drivers
v0x557cdce50c30_0 .net "c_2", 0 0, L_0x557cddcd6660;  1 drivers
v0x557cdce53880_0 .net "cin", 0 0, L_0x557cddcd6d90;  alias, 1 drivers
v0x557cdce50f40_0 .net "cout", 0 0, L_0x557cddcd6760;  1 drivers
v0x557cdce50fe0_0 .net "h_1_out", 0 0, L_0x557cddcd6480;  1 drivers
S_0x557cdd84daa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd850310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd6480 .functor XOR 1, L_0x557cddcd67d0, L_0x557cddcd6900, C4<0>, C4<0>;
L_0x557cddcd64f0 .functor AND 1, L_0x557cddcd67d0, L_0x557cddcd6900, C4<1>, C4<1>;
v0x557cdcf62f20_0 .net "S", 0 0, L_0x557cddcd6480;  alias, 1 drivers
v0x557cdcf54400_0 .net "a", 0 0, L_0x557cddcd67d0;  alias, 1 drivers
v0x557cdcf594e0_0 .net "b", 0 0, L_0x557cddcd6900;  alias, 1 drivers
v0x557cdcf56c70_0 .net "cout", 0 0, L_0x557cddcd64f0;  alias, 1 drivers
S_0x557cdd84b230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd850310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd6560 .functor XOR 1, L_0x557cddcd6480, L_0x557cddcd6d90, C4<0>, C4<0>;
L_0x557cddcd6660 .functor AND 1, L_0x557cddcd6480, L_0x557cddcd6d90, C4<1>, C4<1>;
v0x557cdce3a410_0 .net "S", 0 0, L_0x557cddcd6560;  alias, 1 drivers
v0x557cdce3a4b0_0 .net "a", 0 0, L_0x557cddcd6480;  alias, 1 drivers
v0x557cdce5f830_0 .net "b", 0 0, L_0x557cddcd6d90;  alias, 1 drivers
v0x557cdce64910_0 .net "cout", 0 0, L_0x557cddcd6660;  alias, 1 drivers
S_0x557cdd8489c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd852b80;
 .timescale 0 0;
P_0x557cdcf98e90 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd846150 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd8489c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd52c0 .functor OR 1, L_0x557cddcd50e0, L_0x557cddcd5250, C4<0>, C4<0>;
v0x557cdce1b0f0_0 .net "S", 0 0, L_0x557cddcd5150;  1 drivers
v0x557cdce18880_0 .net "a", 0 0, L_0x557cddcd5330;  1 drivers
v0x557cdce0ea00_0 .net "b", 0 0, L_0x557cddcd5460;  1 drivers
v0x557cdce11410_0 .net "c_1", 0 0, L_0x557cddcd50e0;  1 drivers
v0x557cdce0ed10_0 .net "c_2", 0 0, L_0x557cddcd5250;  1 drivers
v0x557cdce07410_0 .net "cin", 0 0, L_0x557cddcd5590;  1 drivers
v0x557cdce0a060_0 .net "cout", 0 0, L_0x557cddcd52c0;  1 drivers
v0x557cdce0a100_0 .net "h_1_out", 0 0, L_0x557cddcd5070;  1 drivers
S_0x557cdd8438e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd846150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd5070 .functor XOR 1, L_0x557cddcd5330, L_0x557cddcd5460, C4<0>, C4<0>;
L_0x557cddcd50e0 .functor AND 1, L_0x557cddcd5330, L_0x557cddcd5460, C4<1>, C4<1>;
v0x557cdce49600_0 .net "S", 0 0, L_0x557cddcd5070;  alias, 1 drivers
v0x557cdce4c010_0 .net "a", 0 0, L_0x557cddcd5330;  alias, 1 drivers
v0x557cdce49910_0 .net "b", 0 0, L_0x557cddcd5460;  alias, 1 drivers
v0x557cdce41ef0_0 .net "cout", 0 0, L_0x557cddcd50e0;  alias, 1 drivers
S_0x557cdd841070 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd846150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd5150 .functor XOR 1, L_0x557cddcd5070, L_0x557cddcd5590, C4<0>, C4<0>;
L_0x557cddcd5250 .functor AND 1, L_0x557cddcd5070, L_0x557cddcd5590, C4<1>, C4<1>;
v0x557cdce44c60_0 .net "S", 0 0, L_0x557cddcd5150;  alias, 1 drivers
v0x557cdce44d00_0 .net "a", 0 0, L_0x557cddcd5070;  alias, 1 drivers
v0x557cdce42200_0 .net "b", 0 0, L_0x557cddcd5590;  alias, 1 drivers
v0x557cdce16010_0 .net "cout", 0 0, L_0x557cddcd5250;  alias, 1 drivers
S_0x557cdd6f5ec0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd852b80;
 .timescale 0 0;
P_0x557cdd103d90 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd6f3650 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd5910 .functor OR 1, L_0x557cddcd5730, L_0x557cddcd58a0, C4<0>, C4<0>;
v0x557cdcde90f0_0 .net "S", 0 0, L_0x557cddcd57a0;  1 drivers
v0x557cdcdee1d0_0 .net "a", 0 0, L_0x557cddcd5980;  1 drivers
v0x557cdcdeb960_0 .net "b", 0 0, L_0x557cddcd5b40;  1 drivers
v0x557cdcde1ae0_0 .net "c_1", 0 0, L_0x557cddcd5730;  1 drivers
v0x557cdcde44f0_0 .net "c_2", 0 0, L_0x557cddcd58a0;  1 drivers
v0x557cdcde1df0_0 .net "cin", 0 0, L_0x557cddcd5d00;  1 drivers
v0x557cdcdda4f0_0 .net "cout", 0 0, L_0x557cddcd5910;  1 drivers
v0x557cdcdda590_0 .net "h_1_out", 0 0, L_0x557cddcd56c0;  1 drivers
S_0x557cdd6e9af0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6f3650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd56c0 .functor XOR 1, L_0x557cddcd5980, L_0x557cddcd5b40, C4<0>, C4<0>;
L_0x557cddcd5730 .functor AND 1, L_0x557cddcd5980, L_0x557cddcd5b40, C4<1>, C4<1>;
v0x557cdce07720_0 .net "S", 0 0, L_0x557cddcd56c0;  alias, 1 drivers
v0x557cdcdffde0_0 .net "a", 0 0, L_0x557cddcd5980;  alias, 1 drivers
v0x557cdce027f0_0 .net "b", 0 0, L_0x557cddcd5b40;  alias, 1 drivers
v0x557cdce000f0_0 .net "cout", 0 0, L_0x557cddcd5730;  alias, 1 drivers
S_0x557cdd6e7280 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6f3650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd57a0 .functor XOR 1, L_0x557cddcd56c0, L_0x557cddcd5d00, C4<0>, C4<0>;
L_0x557cddcd58a0 .functor AND 1, L_0x557cddcd56c0, L_0x557cddcd5d00, C4<1>, C4<1>;
v0x557cdcdf86d0_0 .net "S", 0 0, L_0x557cddcd57a0;  alias, 1 drivers
v0x557cdcdf8770_0 .net "a", 0 0, L_0x557cddcd56c0;  alias, 1 drivers
v0x557cdcdfb440_0 .net "b", 0 0, L_0x557cddcd5d00;  alias, 1 drivers
v0x557cdcdf89e0_0 .net "cout", 0 0, L_0x557cddcd58a0;  alias, 1 drivers
S_0x557cdd6de1e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd852b80;
 .timescale 0 0;
P_0x557cdd0fecb0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd6db970 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6de1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd6080 .functor OR 1, L_0x557cddcd5ea0, L_0x557cddcd6010, C4<0>, C4<0>;
v0x557cdcdcbac0_0 .net "S", 0 0, L_0x557cddcd5f10;  1 drivers
v0x557cdce9b6d0_0 .net "a", 0 0, L_0x557cddcd60f0;  1 drivers
v0x557cdceaa970_0 .net "b", 0 0, L_0x557cddcd6220;  1 drivers
v0x557cdcea5890_0 .net "c_1", 0 0, L_0x557cddcd5ea0;  1 drivers
v0x557cdcea07b0_0 .net "c_2", 0 0, L_0x557cddcd6010;  1 drivers
v0x557cdce9df40_0 .net "cin", 0 0, L_0x557cddcd6350;  1 drivers
v0x557cdce36870_0 .net "cout", 0 0, L_0x557cddcd6080;  1 drivers
v0x557cdce36910_0 .net "h_1_out", 0 0, L_0x557cddcd5e30;  1 drivers
S_0x557cdd6d1cf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6db970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd5e30 .functor XOR 1, L_0x557cddcd60f0, L_0x557cddcd6220, C4<0>, C4<0>;
L_0x557cddcd5ea0 .functor AND 1, L_0x557cddcd60f0, L_0x557cddcd6220, C4<1>, C4<1>;
v0x557cdcddd140_0 .net "S", 0 0, L_0x557cddcd5e30;  alias, 1 drivers
v0x557cdcdda800_0 .net "a", 0 0, L_0x557cddcd60f0;  alias, 1 drivers
v0x557cdcdd2ec0_0 .net "b", 0 0, L_0x557cddcd6220;  alias, 1 drivers
v0x557cdcdd58d0_0 .net "cout", 0 0, L_0x557cddcd5ea0;  alias, 1 drivers
S_0x557cdd6cf480 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6db970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd5f10 .functor XOR 1, L_0x557cddcd5e30, L_0x557cddcd6350, C4<0>, C4<0>;
L_0x557cddcd6010 .functor AND 1, L_0x557cddcd5e30, L_0x557cddcd6350, C4<1>, C4<1>;
v0x557cdcdd31d0_0 .net "S", 0 0, L_0x557cddcd5f10;  alias, 1 drivers
v0x557cdcdd3270_0 .net "a", 0 0, L_0x557cddcd5e30;  alias, 1 drivers
v0x557cdcdcb7b0_0 .net "b", 0 0, L_0x557cddcd6350;  alias, 1 drivers
v0x557cdcdce520_0 .net "cout", 0 0, L_0x557cddcd6010;  alias, 1 drivers
S_0x557cdd837a50 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd12c950 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448b50 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddcbdf30 .functor XOR 2, L_0x7f5061448b50, L_0x557cddca9a40, C4<00>, C4<00>;
L_0x557cddcbf4a0 .functor NOT 1, L_0x557cddcbf3b0, C4<0>, C4<0>, C4<0>;
L_0x557cddcbf5c0 .functor AND 1, L_0x7f50614406d8, L_0x557cddcbf4a0, C4<1>, C4<1>;
L_0x557cddcbf720 .functor NOT 2, L_0x557cddcbf630, C4<00>, C4<00>, C4<00>;
L_0x557cddcbf800 .functor AND 2, L_0x557cddcbf200, L_0x557cddcbf720, C4<11>, C4<11>;
L_0x557cddcbf8c0 .functor NOT 2, L_0x557cddcbf200, C4<00>, C4<00>, C4<00>;
L_0x557cddcc1010 .functor AND 2, L_0x557cddcc0bd0, L_0x557cddcc0ec0, C4<11>, C4<11>;
L_0x557cddcc1080 .functor OR 2, L_0x557cddcbf800, L_0x557cddcc1010, C4<00>, C4<00>;
v0x557cdd945190_0 .net *"_s0", 1 0, L_0x7f5061448b50;  1 drivers
v0x557cdd942920_0 .net *"_s10", 1 0, L_0x557cddcbf720;  1 drivers
L_0x7f5061440720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9400b0_0 .net/2s *"_s18", 0 0, L_0x7f5061440720;  1 drivers
L_0x7f5061440768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd93d840_0 .net/2s *"_s23", 0 0, L_0x7f5061440768;  1 drivers
v0x557cdd93afd0_0 .net *"_s27", 1 0, L_0x557cddcc0ec0;  1 drivers
v0x557cdd938760_0 .net *"_s4", 0 0, L_0x557cddcbf4a0;  1 drivers
v0x557cdd910030_0 .net *"_s8", 1 0, L_0x557cddcbf630;  1 drivers
v0x557cdd935ef0_0 .net "a", 1 0, L_0x557cddca9910;  alias, 1 drivers
v0x557cdd933680_0 .net "a_or_s", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdd933720_0 .net "add_1", 1 0, L_0x557cddcbfa10;  1 drivers
v0x557cdd930de0_0 .net "b", 1 0, L_0x557cddca9a40;  alias, 1 drivers
v0x557cdd4e3730_0 .net "cout", 0 0, L_0x557cddcbf3b0;  alias, 1 drivers
v0x557cdd4f29d0_0 .net "diff_is_negative", 0 0, L_0x557cddcbf5c0;  1 drivers
v0x557cdd4f2a70_0 .net "dummy_cout", 0 0, L_0x557cddcc0d30;  1 drivers
v0x557cdd4f0160_0 .net "input_b", 1 0, L_0x557cddcbdf30;  1 drivers
v0x557cdd4ed8f0_0 .net "inverted_out", 1 0, L_0x557cddcbf8c0;  1 drivers
v0x557cdd4eb080_0 .net "n_out", 1 0, L_0x557cddcc1010;  1 drivers
v0x557cdd4eb120_0 .net "negated_out", 1 0, L_0x557cddcc0bd0;  1 drivers
v0x557cdd4cd6e0_0 .net "out", 1 0, L_0x557cddcc1080;  alias, 1 drivers
v0x557cdd4cd780_0 .net "p_out", 1 0, L_0x557cddcbf800;  1 drivers
v0x557cdd4dc980_0 .net "t_out", 1 0, L_0x557cddcbf200;  1 drivers
L_0x557cddcbf630 .concat [ 1 1 0 0], L_0x557cddcbf5c0, L_0x557cddcbf5c0;
L_0x557cddcbfa10 .concat8 [ 1 1 0 0], L_0x7f5061440768, L_0x7f5061440720;
L_0x557cddcc0e20 .part L_0x557cddcbfa10, 1, 1;
L_0x557cddcc0ec0 .concat [ 1 1 0 0], L_0x557cddcbf5c0, L_0x557cddcbf5c0;
S_0x557cdd8351e0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd837a50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0f9bd0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd0fab40_0 .net "S", 1 0, L_0x557cddcbf200;  alias, 1 drivers
v0x557cdd0dfa10_0 .net "a", 1 0, L_0x557cddca9910;  alias, 1 drivers
v0x557cdd0eecb0_0 .net "b", 1 0, L_0x557cddcbdf30;  alias, 1 drivers
v0x557cdd0ec440_0 .net "carin", 1 0, L_0x557cddcbf2a0;  1 drivers
v0x557cdd0e9bd0_0 .net "cin", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdd0e4af0_0 .net "cout", 0 0, L_0x557cddcbf3b0;  alias, 1 drivers
L_0x557cddcbe790 .part L_0x557cddca9910, 1, 1;
L_0x557cddcbe8e0 .part L_0x557cddcbdf30, 1, 1;
L_0x557cddcbea10 .part L_0x557cddcbf2a0, 0, 1;
L_0x557cddcbef10 .part L_0x557cddca9910, 0, 1;
L_0x557cddcbf040 .part L_0x557cddcbdf30, 0, 1;
L_0x557cddcbf200 .concat8 [ 1 1 0 0], L_0x557cddcbec60, L_0x557cddcbe490;
L_0x557cddcbf2a0 .concat8 [ 1 1 0 0], L_0x557cddcbee80, L_0x557cddcbe700;
L_0x557cddcbf3b0 .part L_0x557cddcbf2a0, 1, 1;
S_0x557cdd832970 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd8351e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbee80 .functor OR 1, L_0x557cddcbebd0, L_0x557cddcbedf0, C4<0>, C4<0>;
v0x557cdd113400_0 .net "S", 0 0, L_0x557cddcbec60;  1 drivers
v0x557cdd110b90_0 .net "a", 0 0, L_0x557cddcbef10;  1 drivers
v0x557cdd10e320_0 .net "b", 0 0, L_0x557cddcbf040;  1 drivers
v0x557cdd12f0d0_0 .net "c_1", 0 0, L_0x557cddcbebd0;  1 drivers
v0x557cdcfbe090_0 .net "c_2", 0 0, L_0x557cddcbedf0;  1 drivers
v0x557cdcfc3170_0 .net "cin", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdcfc0900_0 .net "cout", 0 0, L_0x557cddcbee80;  1 drivers
v0x557cdcfc09a0_0 .net "h_1_out", 0 0, L_0x557cddcbeb40;  1 drivers
S_0x557cdd830100 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd832970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbeb40 .functor XOR 1, L_0x557cddcbef10, L_0x557cddcbf040, C4<0>, C4<0>;
L_0x557cddcbebd0 .functor AND 1, L_0x557cddcbef10, L_0x557cddcbf040, C4<1>, C4<1>;
v0x557cdd129ff0_0 .net "S", 0 0, L_0x557cddcbeb40;  alias, 1 drivers
v0x557cdd127780_0 .net "a", 0 0, L_0x557cddcbef10;  alias, 1 drivers
v0x557cdd124f10_0 .net "b", 0 0, L_0x557cddcbf040;  alias, 1 drivers
v0x557cdd10bab0_0 .net "cout", 0 0, L_0x557cddcbebd0;  alias, 1 drivers
S_0x557cdd82d890 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd832970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbec60 .functor XOR 1, L_0x557cddcbeb40, L_0x7f50614406d8, C4<0>, C4<0>;
L_0x557cddcbedf0 .functor AND 1, L_0x557cddcbeb40, L_0x7f50614406d8, C4<1>, C4<1>;
v0x557cdd11ad50_0 .net "S", 0 0, L_0x557cddcbec60;  alias, 1 drivers
v0x557cdd11adf0_0 .net "a", 0 0, L_0x557cddcbeb40;  alias, 1 drivers
v0x557cdd1184e0_0 .net "b", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdd115c70_0 .net "cout", 0 0, L_0x557cddcbedf0;  alias, 1 drivers
S_0x557cdd82b020 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd8351e0;
 .timescale 0 0;
P_0x557cdd0f4a30 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd821a00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd82b020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbe700 .functor OR 1, L_0x557cddcbe3b0, L_0x557cddcbe620, C4<0>, C4<0>;
v0x557cdcf9efa0_0 .net "S", 0 0, L_0x557cddcbe490;  1 drivers
v0x557cdcf9c730_0 .net "a", 0 0, L_0x557cddcbe790;  1 drivers
v0x557cdd0f5a60_0 .net "b", 0 0, L_0x557cddcbe8e0;  1 drivers
v0x557cdd104d00_0 .net "c_1", 0 0, L_0x557cddcbe3b0;  1 drivers
v0x557cdd102490_0 .net "c_2", 0 0, L_0x557cddcbe620;  1 drivers
v0x557cdd0ffc20_0 .net "cin", 0 0, L_0x557cddcbea10;  1 drivers
v0x557cdd0fd3b0_0 .net "cout", 0 0, L_0x557cddcbe700;  1 drivers
v0x557cdd0fd450_0 .net "h_1_out", 0 0, L_0x557cddcbe260;  1 drivers
S_0x557cdd81f190 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd821a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbe260 .functor XOR 1, L_0x557cddcbe790, L_0x557cddcbe8e0, C4<0>, C4<0>;
L_0x557cddcbe3b0 .functor AND 1, L_0x557cddcbe790, L_0x557cddcbe8e0, C4<1>, C4<1>;
v0x557cdcfb1cc0_0 .net "S", 0 0, L_0x557cddcbe260;  alias, 1 drivers
v0x557cdcfb6da0_0 .net "a", 0 0, L_0x557cddcbe790;  alias, 1 drivers
v0x557cdcfb4530_0 .net "b", 0 0, L_0x557cddcbe8e0;  alias, 1 drivers
v0x557cdcfa63b0_0 .net "cout", 0 0, L_0x557cddcbe3b0;  alias, 1 drivers
S_0x557cdd81c920 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd821a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbe490 .functor XOR 1, L_0x557cddcbe260, L_0x557cddcbea10, C4<0>, C4<0>;
L_0x557cddcbe620 .functor AND 1, L_0x557cddcbe260, L_0x557cddcbea10, C4<1>, C4<1>;
v0x557cdcfab490_0 .net "S", 0 0, L_0x557cddcbe490;  alias, 1 drivers
v0x557cdcfab530_0 .net "a", 0 0, L_0x557cddcbe260;  alias, 1 drivers
v0x557cdcfa8c20_0 .net "b", 0 0, L_0x557cddcbea10;  alias, 1 drivers
v0x557cdcf99ec0_0 .net "cout", 0 0, L_0x557cddcbe620;  alias, 1 drivers
S_0x557cdd81a0b0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd837a50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd81a230 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd951bc0_0 .net "S", 1 0, L_0x557cddcc0bd0;  alias, 1 drivers
v0x557cdd9128a0_0 .net "a", 1 0, L_0x557cddcbf8c0;  alias, 1 drivers
v0x557cdd94f350_0 .net "b", 1 0, L_0x557cddcbfa10;  alias, 1 drivers
v0x557cdd94cae0_0 .net "carin", 1 0, L_0x557cddcc0c70;  1 drivers
v0x557cdd94a270_0 .net "cin", 0 0, L_0x557cddcc0e20;  1 drivers
v0x557cdd947a00_0 .net "cout", 0 0, L_0x557cddcc0d30;  alias, 1 drivers
L_0x557cddcc0040 .part L_0x557cddcbf8c0, 1, 1;
L_0x557cddcc0190 .part L_0x557cddcbfa10, 1, 1;
L_0x557cddcc02c0 .part L_0x557cddcc0c70, 0, 1;
L_0x557cddcc0850 .part L_0x557cddcbf8c0, 0, 1;
L_0x557cddcc0a10 .part L_0x557cddcbfa10, 0, 1;
L_0x557cddcc0bd0 .concat8 [ 1 1 0 0], L_0x557cddcc0510, L_0x557cddcbfd40;
L_0x557cddcc0c70 .concat8 [ 1 1 0 0], L_0x557cddcc07c0, L_0x557cddcbffb0;
L_0x557cddcc0d30 .part L_0x557cddcc0c70, 1, 1;
S_0x557cdd817840 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd81a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc07c0 .functor OR 1, L_0x557cddcc0480, L_0x557cddcc06a0, C4<0>, C4<0>;
v0x557cdd0b3920_0 .net "S", 0 0, L_0x557cddcc0510;  1 drivers
v0x557cdd0c2bc0_0 .net "a", 0 0, L_0x557cddcc0850;  1 drivers
v0x557cdd0c0350_0 .net "b", 0 0, L_0x557cddcc0a10;  1 drivers
v0x557cdd0bdae0_0 .net "c_1", 0 0, L_0x557cddcc0480;  1 drivers
v0x557cdd0b8a00_0 .net "c_2", 0 0, L_0x557cddcc06a0;  1 drivers
v0x557cdd0b6190_0 .net "cin", 0 0, L_0x557cddcc0e20;  alias, 1 drivers
v0x557cdd92e570_0 .net "cout", 0 0, L_0x557cddcc07c0;  1 drivers
v0x557cdd92e610_0 .net "h_1_out", 0 0, L_0x557cddcc03f0;  1 drivers
S_0x557cdd814fd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd817840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc03f0 .functor XOR 1, L_0x557cddcc0850, L_0x557cddcc0a10, C4<0>, C4<0>;
L_0x557cddcc0480 .functor AND 1, L_0x557cddcc0850, L_0x557cddcc0a10, C4<1>, C4<1>;
v0x557cdd0e2280_0 .net "S", 0 0, L_0x557cddcc03f0;  alias, 1 drivers
v0x557cdd0c9a00_0 .net "a", 0 0, L_0x557cddcc0850;  alias, 1 drivers
v0x557cdd0d8ca0_0 .net "b", 0 0, L_0x557cddcc0a10;  alias, 1 drivers
v0x557cdd0d6430_0 .net "cout", 0 0, L_0x557cddcc0480;  alias, 1 drivers
S_0x557cdd80b9f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd817840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc0510 .functor XOR 1, L_0x557cddcc03f0, L_0x557cddcc0e20, C4<0>, C4<0>;
L_0x557cddcc06a0 .functor AND 1, L_0x557cddcc03f0, L_0x557cddcc0e20, C4<1>, C4<1>;
v0x557cdd0d3bc0_0 .net "S", 0 0, L_0x557cddcc0510;  alias, 1 drivers
v0x557cdd0d3c60_0 .net "a", 0 0, L_0x557cddcc03f0;  alias, 1 drivers
v0x557cdd0d1350_0 .net "b", 0 0, L_0x557cddcc0e20;  alias, 1 drivers
v0x557cdd0ceae0_0 .net "cout", 0 0, L_0x557cddcc06a0;  alias, 1 drivers
S_0x557cdd809180 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd81a0b0;
 .timescale 0 0;
P_0x557cdd0e8c60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd806910 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd809180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbffb0 .functor OR 1, L_0x557cddcbfc60, L_0x557cddcbfed0, C4<0>, C4<0>;
v0x557cdd91ca60_0 .net "S", 0 0, L_0x557cddcbfd40;  1 drivers
v0x557cdd91a1f0_0 .net "a", 0 0, L_0x557cddcc0040;  1 drivers
v0x557cdd917980_0 .net "b", 0 0, L_0x557cddcc0190;  1 drivers
v0x557cdd915110_0 .net "c_1", 0 0, L_0x557cddcbfc60;  1 drivers
v0x557cdd959510_0 .net "c_2", 0 0, L_0x557cddcbfed0;  1 drivers
v0x557cdd956ca0_0 .net "cin", 0 0, L_0x557cddcc02c0;  1 drivers
v0x557cdd954430_0 .net "cout", 0 0, L_0x557cddcbffb0;  1 drivers
v0x557cdd9544d0_0 .net "h_1_out", 0 0, L_0x557cddcbfb50;  1 drivers
S_0x557cdd8040a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd806910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbfb50 .functor XOR 1, L_0x557cddcc0040, L_0x557cddcc0190, C4<0>, C4<0>;
L_0x557cddcbfc60 .functor AND 1, L_0x557cddcc0040, L_0x557cddcc0190, C4<1>, C4<1>;
v0x557cdd92bd00_0 .net "S", 0 0, L_0x557cddcbfb50;  alias, 1 drivers
v0x557cdd929490_0 .net "a", 0 0, L_0x557cddcc0040;  alias, 1 drivers
v0x557cdd926c20_0 .net "b", 0 0, L_0x557cddcc0190;  alias, 1 drivers
v0x557cdd9243b0_0 .net "cout", 0 0, L_0x557cddcbfc60;  alias, 1 drivers
S_0x557cdd801830 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd806910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbfd40 .functor XOR 1, L_0x557cddcbfb50, L_0x557cddcc02c0, C4<0>, C4<0>;
L_0x557cddcbfed0 .functor AND 1, L_0x557cddcbfb50, L_0x557cddcc02c0, C4<1>, C4<1>;
v0x557cdd921b40_0 .net "S", 0 0, L_0x557cddcbfd40;  alias, 1 drivers
v0x557cdd921be0_0 .net "a", 0 0, L_0x557cddcbfb50;  alias, 1 drivers
v0x557cdd91f2d0_0 .net "b", 0 0, L_0x557cddcc02c0;  alias, 1 drivers
v0x557cdd90d7c0_0 .net "cout", 0 0, L_0x557cddcbfed0;  alias, 1 drivers
S_0x557cdd7fefc0 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4dca70 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448b98 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddcc11e0 .functor XOR 2, L_0x7f5061448b98, L_0x557cddca9d30, C4<00>, C4<00>;
L_0x557cddcc2500 .functor NOT 1, L_0x557cddcc2410, C4<0>, C4<0>, C4<0>;
L_0x557cddcc2620 .functor AND 1, L_0x7f50614406d8, L_0x557cddcc2500, C4<1>, C4<1>;
L_0x557cddcc2780 .functor NOT 2, L_0x557cddcc2690, C4<00>, C4<00>, C4<00>;
L_0x557cddcc2860 .functor AND 2, L_0x557cddcc2260, L_0x557cddcc2780, C4<11>, C4<11>;
L_0x557cddcc2920 .functor NOT 2, L_0x557cddcc2260, C4<00>, C4<00>, C4<00>;
L_0x557cddcc4070 .functor AND 2, L_0x557cddcc3c30, L_0x557cddcc3f20, C4<11>, C4<11>;
L_0x557cddcc40e0 .functor OR 2, L_0x557cddcc2860, L_0x557cddcc4070, C4<00>, C4<00>;
v0x557cdd7990e0_0 .net *"_s0", 1 0, L_0x7f5061448b98;  1 drivers
v0x557cdd752130_0 .net *"_s10", 1 0, L_0x557cddcc2780;  1 drivers
L_0x7f50614407b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd74f8c0_0 .net/2s *"_s18", 0 0, L_0x7f50614407b0;  1 drivers
L_0x7f50614407f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd725210_0 .net/2s *"_s23", 0 0, L_0x7f50614407f8;  1 drivers
v0x557cdd7229a0_0 .net *"_s27", 1 0, L_0x557cddcc3f20;  1 drivers
v0x557cdd7df140_0 .net *"_s4", 0 0, L_0x557cddcc2500;  1 drivers
v0x557cdd7dc8d0_0 .net *"_s8", 1 0, L_0x557cddcc2690;  1 drivers
v0x557cdd7da060_0 .net "a", 1 0, L_0x557cddca9c00;  alias, 1 drivers
v0x557cdd7d77f0_0 .net "a_or_s", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdd7d7890_0 .net "add_1", 1 0, L_0x557cddcc2a70;  1 drivers
v0x557cdd7d4f80_0 .net "b", 1 0, L_0x557cddca9d30;  alias, 1 drivers
v0x557cdd7cb370_0 .net "cout", 0 0, L_0x557cddcc2410;  alias, 1 drivers
v0x557cdd7c8b00_0 .net "diff_is_negative", 0 0, L_0x557cddcc2620;  1 drivers
v0x557cdd7c8ba0_0 .net "dummy_cout", 0 0, L_0x557cddcc3d90;  1 drivers
v0x557cdd7befa0_0 .net "input_b", 1 0, L_0x557cddcc11e0;  1 drivers
v0x557cdd7bc730_0 .net "inverted_out", 1 0, L_0x557cddcc2920;  1 drivers
v0x557cdd7b2b50_0 .net "n_out", 1 0, L_0x557cddcc4070;  1 drivers
v0x557cdd7b2bf0_0 .net "negated_out", 1 0, L_0x557cddcc3c30;  1 drivers
v0x557cdd7a68a0_0 .net "out", 1 0, L_0x557cddcc40e0;  alias, 1 drivers
v0x557cdd7a4030_0 .net "p_out", 1 0, L_0x557cddcc2860;  1 drivers
v0x557cdd681bd0_0 .net "t_out", 1 0, L_0x557cddcc2260;  1 drivers
L_0x557cddcc2690 .concat [ 1 1 0 0], L_0x557cddcc2620, L_0x557cddcc2620;
L_0x557cddcc2a70 .concat8 [ 1 1 0 0], L_0x7f50614407f8, L_0x7f50614407b0;
L_0x557cddcc3e80 .part L_0x557cddcc2a70, 1, 1;
L_0x557cddcc3f20 .concat [ 1 1 0 0], L_0x557cddcc2620, L_0x557cddcc2620;
S_0x557cdd7f5910 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd7fefc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0e3b80 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd907470_0 .net "S", 1 0, L_0x557cddcc2260;  alias, 1 drivers
v0x557cdd8db3a0_0 .net "a", 1 0, L_0x557cddca9c00;  alias, 1 drivers
v0x557cdd8d8b30_0 .net "b", 1 0, L_0x557cddcc11e0;  alias, 1 drivers
v0x557cdd8d62c0_0 .net "carin", 1 0, L_0x557cddcc2300;  1 drivers
v0x557cdd8d3a50_0 .net "cin", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdd8d3af0_0 .net "cout", 0 0, L_0x557cddcc2410;  alias, 1 drivers
L_0x557cddcc17f0 .part L_0x557cddca9c00, 1, 1;
L_0x557cddcc1940 .part L_0x557cddcc11e0, 1, 1;
L_0x557cddcc1a70 .part L_0x557cddcc2300, 0, 1;
L_0x557cddcc1f70 .part L_0x557cddca9c00, 0, 1;
L_0x557cddcc20a0 .part L_0x557cddcc11e0, 0, 1;
L_0x557cddcc2260 .concat8 [ 1 1 0 0], L_0x557cddcc1cc0, L_0x557cddcc14f0;
L_0x557cddcc2300 .concat8 [ 1 1 0 0], L_0x557cddcc1ee0, L_0x557cddcc1760;
L_0x557cddcc2410 .part L_0x557cddcc2300, 1, 1;
S_0x557cdd7f30a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd7f5910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc1ee0 .functor OR 1, L_0x557cddcc1c30, L_0x557cddcc1e50, C4<0>, C4<0>;
v0x557cdd4c23d0_0 .net "S", 0 0, L_0x557cddcc1cc0;  1 drivers
v0x557cdd4bfb60_0 .net "a", 0 0, L_0x557cddcc1f70;  1 drivers
v0x557cdd4bd2f0_0 .net "b", 0 0, L_0x557cddcc20a0;  1 drivers
v0x557cdd4a22c0_0 .net "c_1", 0 0, L_0x557cddcc1c30;  1 drivers
v0x557cdd4b13d0_0 .net "c_2", 0 0, L_0x557cddcc1e50;  1 drivers
v0x557cdd4b1470_0 .net "cin", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdd4aeb60_0 .net "cout", 0 0, L_0x557cddcc1ee0;  1 drivers
v0x557cdd4aec00_0 .net "h_1_out", 0 0, L_0x557cddcc1ba0;  1 drivers
S_0x557cdd7f0830 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7f30a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc1ba0 .functor XOR 1, L_0x557cddcc1f70, L_0x557cddcc20a0, C4<0>, C4<0>;
L_0x557cddcc1c30 .functor AND 1, L_0x557cddcc1f70, L_0x557cddcc20a0, C4<1>, C4<1>;
v0x557cdd4da110_0 .net "S", 0 0, L_0x557cddcc1ba0;  alias, 1 drivers
v0x557cdd4d78a0_0 .net "a", 0 0, L_0x557cddcc1f70;  alias, 1 drivers
v0x557cdd4d27c0_0 .net "b", 0 0, L_0x557cddcc20a0;  alias, 1 drivers
v0x557cdd4cff50_0 .net "cout", 0 0, L_0x557cddcc1c30;  alias, 1 drivers
S_0x557cdd7edfc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7f30a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc1cc0 .functor XOR 1, L_0x557cddcc1ba0, L_0x7f50614406d8, C4<0>, C4<0>;
L_0x557cddcc1e50 .functor AND 1, L_0x557cddcc1ba0, L_0x7f50614406d8, C4<1>, C4<1>;
v0x557cdd4b8210_0 .net "S", 0 0, L_0x557cddcc1cc0;  alias, 1 drivers
v0x557cdd4b82b0_0 .net "a", 0 0, L_0x557cddcc1ba0;  alias, 1 drivers
v0x557cdd4c74b0_0 .net "b", 0 0, L_0x7f50614406d8;  alias, 1 drivers
v0x557cdd4c4c40_0 .net "cout", 0 0, L_0x557cddcc1e50;  alias, 1 drivers
S_0x557cdd7eb750 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd7f5910;
 .timescale 0 0;
P_0x557cdd0de9e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd7e8ee0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7eb750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc1760 .functor OR 1, L_0x557cddcc1410, L_0x557cddcc1680, C4<0>, C4<0>;
v0x557cdd8faa40_0 .net "S", 0 0, L_0x557cddcc14f0;  1 drivers
v0x557cdd8f81d0_0 .net "a", 0 0, L_0x557cddcc17f0;  1 drivers
v0x557cdd8f5960_0 .net "b", 0 0, L_0x557cddcc1940;  1 drivers
v0x557cdd8f30f0_0 .net "c_1", 0 0, L_0x557cddcc1410;  1 drivers
v0x557cdd8eb7a0_0 .net "c_2", 0 0, L_0x557cddcc1680;  1 drivers
v0x557cdd8e8f30_0 .net "cin", 0 0, L_0x557cddcc1a70;  1 drivers
v0x557cdd8e66c0_0 .net "cout", 0 0, L_0x557cddcc1760;  1 drivers
v0x557cdd8e6760_0 .net "h_1_out", 0 0, L_0x557cddcc12c0;  1 drivers
S_0x557cdd3d5b00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7e8ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc12c0 .functor XOR 1, L_0x557cddcc17f0, L_0x557cddcc1940, C4<0>, C4<0>;
L_0x557cddcc1410 .functor AND 1, L_0x557cddcc17f0, L_0x557cddcc1940, C4<1>, C4<1>;
v0x557cdd4ac2f0_0 .net "S", 0 0, L_0x557cddcc12c0;  alias, 1 drivers
v0x557cdd4a7210_0 .net "a", 0 0, L_0x557cddcc17f0;  alias, 1 drivers
v0x557cdd4a49a0_0 .net "b", 0 0, L_0x557cddcc1940;  alias, 1 drivers
v0x557cdd904c00_0 .net "cout", 0 0, L_0x557cddcc1410;  alias, 1 drivers
S_0x557cdd3d3290 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7e8ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc14f0 .functor XOR 1, L_0x557cddcc12c0, L_0x557cddcc1a70, C4<0>, C4<0>;
L_0x557cddcc1680 .functor AND 1, L_0x557cddcc12c0, L_0x557cddcc1a70, C4<1>, C4<1>;
v0x557cdd902390_0 .net "S", 0 0, L_0x557cddcc14f0;  alias, 1 drivers
v0x557cdd902430_0 .net "a", 0 0, L_0x557cddcc12c0;  alias, 1 drivers
v0x557cdd8ffb20_0 .net "b", 0 0, L_0x557cddcc1a70;  alias, 1 drivers
v0x557cdd8fd2b0_0 .net "cout", 0 0, L_0x557cddcc1680;  alias, 1 drivers
S_0x557cdd38c2e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd7fefc0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0d54c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd873eb0_0 .net "S", 1 0, L_0x557cddcc3c30;  alias, 1 drivers
v0x557cdd871640_0 .net "a", 1 0, L_0x557cddcc2920;  alias, 1 drivers
v0x557cdd86c560_0 .net "b", 1 0, L_0x557cddcc2a70;  alias, 1 drivers
v0x557cdd869cf0_0 .net "carin", 1 0, L_0x557cddcc3cd0;  1 drivers
v0x557cdd88aaa0_0 .net "cin", 0 0, L_0x557cddcc3e80;  1 drivers
v0x557cdd79b950_0 .net "cout", 0 0, L_0x557cddcc3d90;  alias, 1 drivers
L_0x557cddcc30a0 .part L_0x557cddcc2920, 1, 1;
L_0x557cddcc31f0 .part L_0x557cddcc2a70, 1, 1;
L_0x557cddcc3320 .part L_0x557cddcc3cd0, 0, 1;
L_0x557cddcc38b0 .part L_0x557cddcc2920, 0, 1;
L_0x557cddcc3a70 .part L_0x557cddcc2a70, 0, 1;
L_0x557cddcc3c30 .concat8 [ 1 1 0 0], L_0x557cddcc3570, L_0x557cddcc2da0;
L_0x557cddcc3cd0 .concat8 [ 1 1 0 0], L_0x557cddcc3820, L_0x557cddcc3010;
L_0x557cddcc3d90 .part L_0x557cddcc3cd0, 1, 1;
S_0x557cdd389a70 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd38c2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc3820 .functor OR 1, L_0x557cddcc34e0, L_0x557cddcc3700, C4<0>, C4<0>;
v0x557cdd8bce60_0 .net "S", 0 0, L_0x557cddcc3570;  1 drivers
v0x557cdd8ddc10_0 .net "a", 0 0, L_0x557cddcc38b0;  1 drivers
v0x557cdd8af260_0 .net "b", 0 0, L_0x557cddcc3a70;  1 drivers
v0x557cdd8ac9f0_0 .net "c_1", 0 0, L_0x557cddcc34e0;  1 drivers
v0x557cdd8aa180_0 .net "c_2", 0 0, L_0x557cddcc3700;  1 drivers
v0x557cdd8a7910_0 .net "cin", 0 0, L_0x557cddcc3e80;  alias, 1 drivers
v0x557cdd8a50a0_0 .net "cout", 0 0, L_0x557cddcc3820;  1 drivers
v0x557cdd8a5140_0 .net "h_1_out", 0 0, L_0x557cddcc3450;  1 drivers
S_0x557cdd35f3c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd389a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc3450 .functor XOR 1, L_0x557cddcc38b0, L_0x557cddcc3a70, C4<0>, C4<0>;
L_0x557cddcc34e0 .functor AND 1, L_0x557cddcc38b0, L_0x557cddcc3a70, C4<1>, C4<1>;
v0x557cdd8ce970_0 .net "S", 0 0, L_0x557cddcc3450;  alias, 1 drivers
v0x557cdd8cc100_0 .net "a", 0 0, L_0x557cddcc38b0;  alias, 1 drivers
v0x557cdd8ba5f0_0 .net "b", 0 0, L_0x557cddcc3a70;  alias, 1 drivers
v0x557cdd8c9890_0 .net "cout", 0 0, L_0x557cddcc34e0;  alias, 1 drivers
S_0x557cdd35cb50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd389a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc3570 .functor XOR 1, L_0x557cddcc3450, L_0x557cddcc3e80, C4<0>, C4<0>;
L_0x557cddcc3700 .functor AND 1, L_0x557cddcc3450, L_0x557cddcc3e80, C4<1>, C4<1>;
v0x557cdd8c7020_0 .net "S", 0 0, L_0x557cddcc3570;  alias, 1 drivers
v0x557cdd8c70c0_0 .net "a", 0 0, L_0x557cddcc3450;  alias, 1 drivers
v0x557cdd8c47b0_0 .net "b", 0 0, L_0x557cddcc3e80;  alias, 1 drivers
v0x557cdd8bf6d0_0 .net "cout", 0 0, L_0x557cddcc3700;  alias, 1 drivers
S_0x557cdd41bb60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd38c2e0;
 .timescale 0 0;
P_0x557cdd0d03e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd4192f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd41bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc3010 .functor OR 1, L_0x557cddcc2cc0, L_0x557cddcc2f30, C4<0>, C4<0>;
v0x557cdd8859c0_0 .net "S", 0 0, L_0x557cddcc2da0;  1 drivers
v0x557cdd883150_0 .net "a", 0 0, L_0x557cddcc30a0;  1 drivers
v0x557cdd8808e0_0 .net "b", 0 0, L_0x557cddcc31f0;  1 drivers
v0x557cdd87b800_0 .net "c_1", 0 0, L_0x557cddcc2cc0;  1 drivers
v0x557cdd878f90_0 .net "c_2", 0 0, L_0x557cddcc2f30;  1 drivers
v0x557cdd867610_0 .net "cin", 0 0, L_0x557cddcc3320;  1 drivers
v0x557cdd876720_0 .net "cout", 0 0, L_0x557cddcc3010;  1 drivers
v0x557cdd8767c0_0 .net "h_1_out", 0 0, L_0x557cddcc2bb0;  1 drivers
S_0x557cdd416a80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4192f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc2bb0 .functor XOR 1, L_0x557cddcc30a0, L_0x557cddcc31f0, C4<0>, C4<0>;
L_0x557cddcc2cc0 .functor AND 1, L_0x557cddcc30a0, L_0x557cddcc31f0, C4<1>, C4<1>;
v0x557cdd8a2830_0 .net "S", 0 0, L_0x557cddcc2bb0;  alias, 1 drivers
v0x557cdd89ffc0_0 .net "a", 0 0, L_0x557cddcc30a0;  alias, 1 drivers
v0x557cdd898670_0 .net "b", 0 0, L_0x557cddcc31f0;  alias, 1 drivers
v0x557cdd895e00_0 .net "cout", 0 0, L_0x557cddcc2cc0;  alias, 1 drivers
S_0x557cdd414210 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4192f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc2da0 .functor XOR 1, L_0x557cddcc2bb0, L_0x557cddcc3320, C4<0>, C4<0>;
L_0x557cddcc2f30 .functor AND 1, L_0x557cddcc2bb0, L_0x557cddcc3320, C4<1>, C4<1>;
v0x557cdd893590_0 .net "S", 0 0, L_0x557cddcc2da0;  alias, 1 drivers
v0x557cdd893630_0 .net "a", 0 0, L_0x557cddcc2bb0;  alias, 1 drivers
v0x557cdd8b4340_0 .net "b", 0 0, L_0x557cddcc3320;  alias, 1 drivers
v0x557cdd888230_0 .net "cout", 0 0, L_0x557cddcc2f30;  alias, 1 drivers
S_0x557cdd4119a0 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0cb300 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd2dd450_0 .net "S", 7 0, L_0x557cddcdb320;  alias, 1 drivers
v0x557cdd2d3870_0 .net "a", 7 0, L_0x557cddcd71b0;  alias, 1 drivers
v0x557cdd2d1000_0 .net "b", 7 0, L_0x557cddcd7470;  alias, 1 drivers
v0x557cdd2c75c0_0 .net "carin", 7 0, L_0x557cddcdb490;  1 drivers
L_0x7f5061440d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd2c4d50_0 .net "cin", 0 0, L_0x7f5061440d98;  1 drivers
v0x557cdd1d29f0_0 .net "cout", 0 0, L_0x557cddcdb8c0;  alias, 1 drivers
L_0x557cddcd7a60 .part L_0x557cddcd71b0, 1, 1;
L_0x557cddcd7b90 .part L_0x557cddcd7470, 1, 1;
L_0x557cddcd7cc0 .part L_0x557cddcdb490, 0, 1;
L_0x557cddcd81a0 .part L_0x557cddcd71b0, 2, 1;
L_0x557cddcd8360 .part L_0x557cddcd7470, 2, 1;
L_0x557cddcd8520 .part L_0x557cddcdb490, 1, 1;
L_0x557cddcd89b0 .part L_0x557cddcd71b0, 3, 1;
L_0x557cddcd8ae0 .part L_0x557cddcd7470, 3, 1;
L_0x557cddcd8c60 .part L_0x557cddcdb490, 2, 1;
L_0x557cddcd9140 .part L_0x557cddcd71b0, 4, 1;
L_0x557cddcd9270 .part L_0x557cddcd7470, 4, 1;
L_0x557cddcd93a0 .part L_0x557cddcdb490, 3, 1;
L_0x557cddcd98e0 .part L_0x557cddcd71b0, 5, 1;
L_0x557cddcd9a10 .part L_0x557cddcd7470, 5, 1;
L_0x557cddcd9bc0 .part L_0x557cddcdb490, 4, 1;
L_0x557cddcda030 .part L_0x557cddcd71b0, 6, 1;
L_0x557cddcda300 .part L_0x557cddcd7470, 6, 1;
L_0x557cddcda4b0 .part L_0x557cddcdb490, 5, 1;
L_0x557cddcda910 .part L_0x557cddcd71b0, 7, 1;
L_0x557cddcdaa40 .part L_0x557cddcd7470, 7, 1;
L_0x557cddcda550 .part L_0x557cddcdb490, 6, 1;
L_0x557cddcdb0a0 .part L_0x557cddcd71b0, 0, 1;
L_0x557cddcdab70 .part L_0x557cddcd7470, 0, 1;
LS_0x557cddcdb320_0_0 .concat8 [ 1 1 1 1], L_0x557cddcdad90, L_0x557cddcd7820, L_0x557cddcd7ed0, L_0x557cddcd8730;
LS_0x557cddcdb320_0_4 .concat8 [ 1 1 1 1], L_0x557cddcd8e70, L_0x557cddcd96b0, L_0x557cddcd9d60, L_0x557cddcda6d0;
L_0x557cddcdb320 .concat8 [ 4 4 0 0], LS_0x557cddcdb320_0_0, LS_0x557cddcdb320_0_4;
LS_0x557cddcdb490_0_0 .concat8 [ 1 1 1 1], L_0x557cddcdb030, L_0x557cddcd79f0, L_0x557cddcd8130, L_0x557cddcd8940;
LS_0x557cddcdb490_0_4 .concat8 [ 1 1 1 1], L_0x557cddcd90d0, L_0x557cddcd9870, L_0x557cddcd9fc0, L_0x557cddcda8a0;
L_0x557cddcdb490 .concat8 [ 4 4 0 0], LS_0x557cddcdb490_0_0, LS_0x557cddcdb490_0_4;
L_0x557cddcdb8c0 .part L_0x557cddcdb490, 7, 1;
S_0x557cdd40f130 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd4119a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcdb030 .functor OR 1, L_0x557cddcdad20, L_0x557cddcdaee0, C4<0>, C4<0>;
v0x557cdd6bda70_0 .net "S", 0 0, L_0x557cddcdad90;  1 drivers
v0x557cdd6bb200_0 .net "a", 0 0, L_0x557cddcdb0a0;  1 drivers
v0x557cdd6b15f0_0 .net "b", 0 0, L_0x557cddcdab70;  1 drivers
v0x557cdd6aed80_0 .net "c_1", 0 0, L_0x557cddcdad20;  1 drivers
v0x557cdd6a5220_0 .net "c_2", 0 0, L_0x557cddcdaee0;  1 drivers
v0x557cdd6a52c0_0 .net "cin", 0 0, L_0x7f5061440d98;  alias, 1 drivers
v0x557cdd6a29b0_0 .net "cout", 0 0, L_0x557cddcdb030;  1 drivers
v0x557cdd6a2a50_0 .net "h_1_out", 0 0, L_0x557cddcdacb0;  1 drivers
S_0x557cdd405520 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd40f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdacb0 .functor XOR 1, L_0x557cddcdb0a0, L_0x557cddcdab70, C4<0>, C4<0>;
L_0x557cddcdad20 .functor AND 1, L_0x557cddcdb0a0, L_0x557cddcdab70, C4<1>, C4<1>;
v0x557cdd67f360_0 .net "S", 0 0, L_0x557cddcdacb0;  alias, 1 drivers
v0x557cdd6383b0_0 .net "a", 0 0, L_0x557cddcdb0a0;  alias, 1 drivers
v0x557cdd635b40_0 .net "b", 0 0, L_0x557cddcdab70;  alias, 1 drivers
v0x557cdd60b490_0 .net "cout", 0 0, L_0x557cddcdad20;  alias, 1 drivers
S_0x557cdd402cb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd40f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdad90 .functor XOR 1, L_0x557cddcdacb0, L_0x7f5061440d98, C4<0>, C4<0>;
L_0x557cddcdaee0 .functor AND 1, L_0x557cddcdacb0, L_0x7f5061440d98, C4<1>, C4<1>;
v0x557cdd608c20_0 .net "S", 0 0, L_0x557cddcdad90;  alias, 1 drivers
v0x557cdd6c53c0_0 .net "a", 0 0, L_0x557cddcdacb0;  alias, 1 drivers
v0x557cdd6c2b50_0 .net "b", 0 0, L_0x7f5061440d98;  alias, 1 drivers
v0x557cdd6c02e0_0 .net "cout", 0 0, L_0x557cddcdaee0;  alias, 1 drivers
S_0x557cdd3f9150 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd4119a0;
 .timescale 0 0;
P_0x557cdd0bf3e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd3f68e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3f9150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd79f0 .functor OR 1, L_0x557cddcd7760, L_0x557cddcd7930, C4<0>, C4<0>;
v0x557cdd521810_0 .net "S", 0 0, L_0x557cddcd7820;  1 drivers
v0x557cdd51efa0_0 .net "a", 0 0, L_0x557cddcd7a60;  1 drivers
v0x557cdd5db740_0 .net "b", 0 0, L_0x557cddcd7b90;  1 drivers
v0x557cdd5d8ed0_0 .net "c_1", 0 0, L_0x557cddcd7760;  1 drivers
v0x557cdd5d6660_0 .net "c_2", 0 0, L_0x557cddcd7930;  1 drivers
v0x557cdd5d6700_0 .net "cin", 0 0, L_0x557cddcd7cc0;  1 drivers
v0x557cdd5d3df0_0 .net "cout", 0 0, L_0x557cddcd79f0;  1 drivers
v0x557cdd5d3e90_0 .net "h_1_out", 0 0, L_0x557cddcd7650;  1 drivers
S_0x557cdd3ecd00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3f68e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd7650 .functor XOR 1, L_0x557cddcd7a60, L_0x557cddcd7b90, C4<0>, C4<0>;
L_0x557cddcd7760 .functor AND 1, L_0x557cddcd7a60, L_0x557cddcd7b90, C4<1>, C4<1>;
v0x557cdd698dd0_0 .net "S", 0 0, L_0x557cddcd7650;  alias, 1 drivers
v0x557cdd696560_0 .net "a", 0 0, L_0x557cddcd7a60;  alias, 1 drivers
v0x557cdd68cb20_0 .net "b", 0 0, L_0x557cddcd7b90;  alias, 1 drivers
v0x557cdd68a2b0_0 .net "cout", 0 0, L_0x557cddcd7760;  alias, 1 drivers
S_0x557cdd3ea490 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3f68e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd7820 .functor XOR 1, L_0x557cddcd7650, L_0x557cddcd7cc0, C4<0>, C4<0>;
L_0x557cddcd7930 .functor AND 1, L_0x557cddcd7650, L_0x557cddcd7cc0, C4<1>, C4<1>;
v0x557cdd597f50_0 .net "S", 0 0, L_0x557cddcd7820;  alias, 1 drivers
v0x557cdd5956e0_0 .net "a", 0 0, L_0x557cddcd7650;  alias, 1 drivers
v0x557cdd54e730_0 .net "b", 0 0, L_0x557cddcd7cc0;  alias, 1 drivers
v0x557cdd54bec0_0 .net "cout", 0 0, L_0x557cddcd7930;  alias, 1 drivers
S_0x557cdd3e0a50 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd4119a0;
 .timescale 0 0;
P_0x557cdd0b7a90 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd3de1e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3e0a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd8130 .functor OR 1, L_0x557cddcd7e60, L_0x557cddcd8070, C4<0>, C4<0>;
v0x557cdd5a0630_0 .net "S", 0 0, L_0x557cddcd7ed0;  1 drivers
v0x557cdd85fea0_0 .net "a", 0 0, L_0x557cddcd81a0;  1 drivers
v0x557cdd85d630_0 .net "b", 0 0, L_0x557cddcd8360;  1 drivers
v0x557cdd85adc0_0 .net "c_1", 0 0, L_0x557cddcd7e60;  1 drivers
v0x557cdd858550_0 .net "c_2", 0 0, L_0x557cddcd8070;  1 drivers
v0x557cdd8585f0_0 .net "cin", 0 0, L_0x557cddcd8520;  1 drivers
v0x557cdd855ce0_0 .net "cout", 0 0, L_0x557cddcd8130;  1 drivers
v0x557cdd855d80_0 .net "h_1_out", 0 0, L_0x557cddcd7df0;  1 drivers
S_0x557cdd2bbd80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3de1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd7df0 .functor XOR 1, L_0x557cddcd81a0, L_0x557cddcd8360, C4<0>, C4<0>;
L_0x557cddcd7e60 .functor AND 1, L_0x557cddcd81a0, L_0x557cddcd8360, C4<1>, C4<1>;
v0x557cdd5d1580_0 .net "S", 0 0, L_0x557cddcd7df0;  alias, 1 drivers
v0x557cdd5c7970_0 .net "a", 0 0, L_0x557cddcd81a0;  alias, 1 drivers
v0x557cdd5c5100_0 .net "b", 0 0, L_0x557cddcd8360;  alias, 1 drivers
v0x557cdd5bb5a0_0 .net "cout", 0 0, L_0x557cddcd7e60;  alias, 1 drivers
S_0x557cdd2b9510 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3de1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd7ed0 .functor XOR 1, L_0x557cddcd7df0, L_0x557cddcd8520, C4<0>, C4<0>;
L_0x557cddcd8070 .functor AND 1, L_0x557cddcd7df0, L_0x557cddcd8520, C4<1>, C4<1>;
v0x557cdd5b8d30_0 .net "S", 0 0, L_0x557cddcd7ed0;  alias, 1 drivers
v0x557cdd5af150_0 .net "a", 0 0, L_0x557cddcd7df0;  alias, 1 drivers
v0x557cdd5ac8e0_0 .net "b", 0 0, L_0x557cddcd8520;  alias, 1 drivers
v0x557cdd5a2ea0_0 .net "cout", 0 0, L_0x557cddcd8070;  alias, 1 drivers
S_0x557cdd272560 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd4119a0;
 .timescale 0 0;
P_0x557cdd0b1de0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd26fcf0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd272560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd8940 .functor OR 1, L_0x557cddcd86c0, L_0x557cddcd8880, C4<0>, C4<0>;
v0x557cdd6f3f40_0 .net "S", 0 0, L_0x557cddcd8730;  1 drivers
v0x557cdd6ea3e0_0 .net "a", 0 0, L_0x557cddcd89b0;  1 drivers
v0x557cdd6e7b70_0 .net "b", 0 0, L_0x557cddcd8ae0;  1 drivers
v0x557cdd6dead0_0 .net "c_1", 0 0, L_0x557cddcd86c0;  1 drivers
v0x557cdd6dc260_0 .net "c_2", 0 0, L_0x557cddcd8880;  1 drivers
v0x557cdd6dc300_0 .net "cin", 0 0, L_0x557cddcd8c60;  1 drivers
v0x557cdd6d25e0_0 .net "cout", 0 0, L_0x557cddcd8940;  1 drivers
v0x557cdd6d2680_0 .net "h_1_out", 0 0, L_0x557cddcd8650;  1 drivers
S_0x557cdd245640 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd26fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd8650 .functor XOR 1, L_0x557cddcd89b0, L_0x557cddcd8ae0, C4<0>, C4<0>;
L_0x557cddcd86c0 .functor AND 1, L_0x557cddcd89b0, L_0x557cddcd8ae0, C4<1>, C4<1>;
v0x557cdd853470_0 .net "S", 0 0, L_0x557cddcd8650;  alias, 1 drivers
v0x557cdd84bb20_0 .net "a", 0 0, L_0x557cddcd89b0;  alias, 1 drivers
v0x557cdd8492b0_0 .net "b", 0 0, L_0x557cddcd8ae0;  alias, 1 drivers
v0x557cdd846a40_0 .net "cout", 0 0, L_0x557cddcd86c0;  alias, 1 drivers
S_0x557cdd242dd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd26fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd8730 .functor XOR 1, L_0x557cddcd8650, L_0x557cddcd8c60, C4<0>, C4<0>;
L_0x557cddcd8880 .functor AND 1, L_0x557cddcd8650, L_0x557cddcd8c60, C4<1>, C4<1>;
v0x557cdd8441d0_0 .net "S", 0 0, L_0x557cddcd8730;  alias, 1 drivers
v0x557cdd862710_0 .net "a", 0 0, L_0x557cddcd8650;  alias, 1 drivers
v0x557cdd841960_0 .net "b", 0 0, L_0x557cddcd8c60;  alias, 1 drivers
v0x557cdd6f67b0_0 .net "cout", 0 0, L_0x557cddcd8880;  alias, 1 drivers
S_0x557cdd301de0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd4119a0;
 .timescale 0 0;
P_0x557cdd92ad90 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd2ff570 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd301de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd90d0 .functor OR 1, L_0x557cddcd8e00, L_0x557cddcd9010, C4<0>, C4<0>;
v0x557cdd81d210_0 .net "S", 0 0, L_0x557cddcd8e70;  1 drivers
v0x557cdd81a9a0_0 .net "a", 0 0, L_0x557cddcd9140;  1 drivers
v0x557cdd818130_0 .net "b", 0 0, L_0x557cddcd9270;  1 drivers
v0x557cdd8158c0_0 .net "c_1", 0 0, L_0x557cddcd8e00;  1 drivers
v0x557cdd80e780_0 .net "c_2", 0 0, L_0x557cddcd9010;  1 drivers
v0x557cdd80e820_0 .net "cin", 0 0, L_0x557cddcd93a0;  1 drivers
v0x557cdd809a70_0 .net "cout", 0 0, L_0x557cddcd90d0;  1 drivers
v0x557cdd809b10_0 .net "h_1_out", 0 0, L_0x557cddcd8d90;  1 drivers
S_0x557cdd2fcd00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2ff570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd8d90 .functor XOR 1, L_0x557cddcd9140, L_0x557cddcd9270, C4<0>, C4<0>;
L_0x557cddcd8e00 .functor AND 1, L_0x557cddcd9140, L_0x557cddcd9270, C4<1>, C4<1>;
v0x557cdd6cfd70_0 .net "S", 0 0, L_0x557cddcd8d90;  alias, 1 drivers
v0x557cdd83a7e0_0 .net "a", 0 0, L_0x557cddcd9140;  alias, 1 drivers
v0x557cdd835ad0_0 .net "b", 0 0, L_0x557cddcd9270;  alias, 1 drivers
v0x557cdd833260_0 .net "cout", 0 0, L_0x557cddcd8e00;  alias, 1 drivers
S_0x557cdd2fa490 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2ff570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd8e70 .functor XOR 1, L_0x557cddcd8d90, L_0x557cddcd93a0, C4<0>, C4<0>;
L_0x557cddcd9010 .functor AND 1, L_0x557cddcd8d90, L_0x557cddcd93a0, C4<1>, C4<1>;
v0x557cdd8309f0_0 .net "S", 0 0, L_0x557cddcd8e70;  alias, 1 drivers
v0x557cdd82e180_0 .net "a", 0 0, L_0x557cddcd8d90;  alias, 1 drivers
v0x557cdd82b910_0 .net "b", 0 0, L_0x557cddcd93a0;  alias, 1 drivers
v0x557cdd81fa80_0 .net "cout", 0 0, L_0x557cddcd9010;  alias, 1 drivers
S_0x557cdd2f7c20 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd4119a0;
 .timescale 0 0;
P_0x557cdd923440 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd2f53b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2f7c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd9870 .functor OR 1, L_0x557cddcd9640, L_0x557cddcd97b0, C4<0>, C4<0>;
v0x557cdd7e97d0_0 .net "S", 0 0, L_0x557cddcd96b0;  1 drivers
v0x557cdd3d63f0_0 .net "a", 0 0, L_0x557cddcd98e0;  1 drivers
v0x557cdd3d3b80_0 .net "b", 0 0, L_0x557cddcd9a10;  1 drivers
v0x557cdd38cbd0_0 .net "c_1", 0 0, L_0x557cddcd9640;  1 drivers
v0x557cdd38a360_0 .net "c_2", 0 0, L_0x557cddcd97b0;  1 drivers
v0x557cdd38a400_0 .net "cin", 0 0, L_0x557cddcd9bc0;  1 drivers
v0x557cdd35fcb0_0 .net "cout", 0 0, L_0x557cddcd9870;  1 drivers
v0x557cdd35fd50_0 .net "h_1_out", 0 0, L_0x557cddcd95d0;  1 drivers
S_0x557cdd2eb7a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2f53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd95d0 .functor XOR 1, L_0x557cddcd98e0, L_0x557cddcd9a10, C4<0>, C4<0>;
L_0x557cddcd9640 .functor AND 1, L_0x557cddcd98e0, L_0x557cddcd9a10, C4<1>, C4<1>;
v0x557cdd807200_0 .net "S", 0 0, L_0x557cddcd95d0;  alias, 1 drivers
v0x557cdd804990_0 .net "a", 0 0, L_0x557cddcd98e0;  alias, 1 drivers
v0x557cdd802120_0 .net "b", 0 0, L_0x557cddcd9a10;  alias, 1 drivers
v0x557cdd7ff8b0_0 .net "cout", 0 0, L_0x557cddcd9640;  alias, 1 drivers
S_0x557cdd2e8f30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2f53b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd96b0 .functor XOR 1, L_0x557cddcd95d0, L_0x557cddcd9bc0, C4<0>, C4<0>;
L_0x557cddcd97b0 .functor AND 1, L_0x557cddcd95d0, L_0x557cddcd9bc0, C4<1>, C4<1>;
v0x557cdd7f3990_0 .net "S", 0 0, L_0x557cddcd96b0;  alias, 1 drivers
v0x557cdd7f1120_0 .net "a", 0 0, L_0x557cddcd95d0;  alias, 1 drivers
v0x557cdd7ee8b0_0 .net "b", 0 0, L_0x557cddcd9bc0;  alias, 1 drivers
v0x557cdd7ec040_0 .net "cout", 0 0, L_0x557cddcd97b0;  alias, 1 drivers
S_0x557cdd2df3d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd4119a0;
 .timescale 0 0;
P_0x557cdd91baf0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd2dcb60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2df3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcd9fc0 .functor OR 1, L_0x557cddcd9cf0, L_0x557cddcd9f00, C4<0>, C4<0>;
v0x557cdd3f9a40_0 .net "S", 0 0, L_0x557cddcd9d60;  1 drivers
v0x557cdd3f71d0_0 .net "a", 0 0, L_0x557cddcda030;  1 drivers
v0x557cdd3ed5f0_0 .net "b", 0 0, L_0x557cddcda300;  1 drivers
v0x557cdd3ead80_0 .net "c_1", 0 0, L_0x557cddcd9cf0;  1 drivers
v0x557cdd3e1340_0 .net "c_2", 0 0, L_0x557cddcd9f00;  1 drivers
v0x557cdd3e13e0_0 .net "cin", 0 0, L_0x557cddcda4b0;  1 drivers
v0x557cdd3dead0_0 .net "cout", 0 0, L_0x557cddcd9fc0;  1 drivers
v0x557cdd3deb70_0 .net "h_1_out", 0 0, L_0x557cddcd9560;  1 drivers
S_0x557cdd2d2f80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2dcb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd9560 .functor XOR 1, L_0x557cddcda030, L_0x557cddcda300, C4<0>, C4<0>;
L_0x557cddcd9cf0 .functor AND 1, L_0x557cddcda030, L_0x557cddcda300, C4<1>, C4<1>;
v0x557cdd35d440_0 .net "S", 0 0, L_0x557cddcd9560;  alias, 1 drivers
v0x557cdd419be0_0 .net "a", 0 0, L_0x557cddcda030;  alias, 1 drivers
v0x557cdd417370_0 .net "b", 0 0, L_0x557cddcda300;  alias, 1 drivers
v0x557cdd414b00_0 .net "cout", 0 0, L_0x557cddcd9cf0;  alias, 1 drivers
S_0x557cdd2d0710 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2dcb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcd9d60 .functor XOR 1, L_0x557cddcd9560, L_0x557cddcda4b0, C4<0>, C4<0>;
L_0x557cddcd9f00 .functor AND 1, L_0x557cddcd9560, L_0x557cddcda4b0, C4<1>, C4<1>;
v0x557cdd412290_0 .net "S", 0 0, L_0x557cddcd9d60;  alias, 1 drivers
v0x557cdd40fa20_0 .net "a", 0 0, L_0x557cddcd9560;  alias, 1 drivers
v0x557cdd405e10_0 .net "b", 0 0, L_0x557cddcda4b0;  alias, 1 drivers
v0x557cdd4035a0_0 .net "cout", 0 0, L_0x557cddcd9f00;  alias, 1 drivers
S_0x557cdd2c6cd0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd4119a0;
 .timescale 0 0;
P_0x557cdd9141a0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd2c4460 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2c6cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcda8a0 .functor OR 1, L_0x557cddcda660, L_0x557cddcda7e0, C4<0>, C4<0>;
v0x557cdd2fad80_0 .net "S", 0 0, L_0x557cddcda6d0;  1 drivers
v0x557cdd2f8510_0 .net "a", 0 0, L_0x557cddcda910;  1 drivers
v0x557cdd2f5ca0_0 .net "b", 0 0, L_0x557cddcdaa40;  1 drivers
v0x557cdd2ec090_0 .net "c_1", 0 0, L_0x557cddcda660;  1 drivers
v0x557cdd2e9820_0 .net "c_2", 0 0, L_0x557cddcda7e0;  1 drivers
v0x557cdd2e98c0_0 .net "cin", 0 0, L_0x557cddcda550;  1 drivers
v0x557cdd2dfcc0_0 .net "cout", 0 0, L_0x557cddcda8a0;  1 drivers
v0x557cdd2dfd60_0 .net "h_1_out", 0 0, L_0x557cddcda5f0;  1 drivers
S_0x557cdd1d2100 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2c4460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcda5f0 .functor XOR 1, L_0x557cddcda910, L_0x557cddcdaa40, C4<0>, C4<0>;
L_0x557cddcda660 .functor AND 1, L_0x557cddcda910, L_0x557cddcdaa40, C4<1>, C4<1>;
v0x557cdd2bc670_0 .net "S", 0 0, L_0x557cddcda5f0;  alias, 1 drivers
v0x557cdd2b9e00_0 .net "a", 0 0, L_0x557cddcda910;  alias, 1 drivers
v0x557cdd272e50_0 .net "b", 0 0, L_0x557cddcdaa40;  alias, 1 drivers
v0x557cdd2705e0_0 .net "cout", 0 0, L_0x557cddcda660;  alias, 1 drivers
S_0x557cdd1cf890 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2c4460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcda6d0 .functor XOR 1, L_0x557cddcda5f0, L_0x557cddcda550, C4<0>, C4<0>;
L_0x557cddcda7e0 .functor AND 1, L_0x557cddcda5f0, L_0x557cddcda550, C4<1>, C4<1>;
v0x557cdd245f30_0 .net "S", 0 0, L_0x557cddcda6d0;  alias, 1 drivers
v0x557cdd2436c0_0 .net "a", 0 0, L_0x557cddcda5f0;  alias, 1 drivers
v0x557cdd2ffe60_0 .net "b", 0 0, L_0x557cddcda550;  alias, 1 drivers
v0x557cdd2fd5f0_0 .net "cout", 0 0, L_0x557cddcda7e0;  alias, 1 drivers
S_0x557cdd1888e0 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddcaa010 .functor BUFZ 2, L_0x557cddca9a40, C4<00>, C4<00>, C4<00>;
L_0x557cddcaa250 .functor BUFZ 2, L_0x557cddca9d30, C4<00>, C4<00>, C4<00>;
L_0x557cddcaa350 .functor AND 1, L_0x557cddca9f70, L_0x557cddcaa1b0, C4<1>, C4<1>;
L_0x557cddcaa500 .functor AND 1, L_0x557cddca9ed0, L_0x557cddcaa110, C4<1>, C4<1>;
L_0x557cddcaa770 .functor NOT 1, L_0x557cddca9ed0, C4<0>, C4<0>, C4<0>;
L_0x557cddcaa7e0 .functor AND 1, L_0x557cddcaa770, L_0x557cddca9f70, C4<1>, C4<1>;
L_0x557cddcaa8e0 .functor NOT 1, L_0x557cddcaa110, C4<0>, C4<0>, C4<0>;
L_0x557cddcaa950 .functor AND 1, L_0x557cddcaa8e0, L_0x557cddcaa1b0, C4<1>, C4<1>;
L_0x557cddcaaa60 .functor XOR 1, L_0x557cddca9ed0, L_0x557cddca9f70, C4<0>, C4<0>;
L_0x557cddcaabf0 .functor XOR 1, L_0x557cddcaa110, L_0x557cddcaa1b0, C4<0>, C4<0>;
L_0x557cddcaad80 .functor AND 1, L_0x557cddcaaa60, L_0x557cddcaabf0, C4<1>, C4<1>;
L_0x557cddcae0a0 .functor NOT 1, L_0x557cddcaa7e0, C4<0>, C4<0>, C4<0>;
L_0x557cddcae180 .functor NOT 1, L_0x557cddcaa950, C4<0>, C4<0>, C4<0>;
L_0x557cddcae1f0 .functor XOR 1, L_0x557cddcae0a0, L_0x557cddcae180, C4<0>, C4<0>;
L_0x557cddcb12f0 .functor BUFZ 2, L_0x557cddcaa410, C4<00>, C4<00>, C4<00>;
L_0x557cddcb1510 .functor BUFZ 2, L_0x557cddcaa5a0, C4<00>, C4<00>, C4<00>;
L_0x557cddcb16f0 .functor BUFZ 2, L_0x557cddcb1140, C4<00>, C4<00>, C4<00>;
v0x557cdd871350_0 .net "X", 1 0, L_0x557cddca9a40;  alias, 1 drivers
v0x557cdd86eae0_0 .net "Xe", 0 0, L_0x557cddca9f70;  1 drivers
v0x557cdd86eb80_0 .net "Xn", 0 0, L_0x557cddca9ed0;  1 drivers
v0x557cdd86c270_0 .net "Y", 1 0, L_0x557cddca9d30;  alias, 1 drivers
v0x557cdd88a7b0_0 .net "Ye", 0 0, L_0x557cddcaa1b0;  1 drivers
v0x557cdd869a00_0 .net "Yn", 0 0, L_0x557cddcaa110;  1 drivers
v0x557cdd79ecd0_0 .net "Z", 3 0, L_0x557cddcb3a30;  alias, 1 drivers
v0x557cdd79ed90_0 .net *"_s12", 0 0, L_0x557cddcaa350;  1 drivers
L_0x7f5061440018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd775420_0 .net/2s *"_s17", 0 0, L_0x7f5061440018;  1 drivers
v0x557cdd775060_0 .net *"_s21", 0 0, L_0x557cddcaa500;  1 drivers
L_0x7f5061440060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd774c20_0 .net/2s *"_s26", 0 0, L_0x7f5061440060;  1 drivers
v0x557cdd79ea10_0 .net *"_s30", 0 0, L_0x557cddcaa770;  1 drivers
v0x557cdd79e3f0_0 .net *"_s34", 0 0, L_0x557cddcaa8e0;  1 drivers
v0x557cdd79b3e0_0 .net *"_s4", 1 0, L_0x557cddcaa010;  1 drivers
v0x557cdd79a4e0_0 .net *"_s46", 0 0, L_0x557cddcaad80;  1 drivers
L_0x7f5061440138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd799b60_0 .net/2s *"_s51", 0 0, L_0x7f5061440138;  1 drivers
v0x557cdd7996c0_0 .net *"_s53", 0 0, L_0x557cddcae0a0;  1 drivers
v0x557cdd799760_0 .net *"_s55", 0 0, L_0x557cddcae180;  1 drivers
v0x557cdd797c70_0 .net *"_s62", 1 0, L_0x557cddcb12f0;  1 drivers
v0x557cdd797d30_0 .net *"_s67", 1 0, L_0x557cddcb1510;  1 drivers
L_0x7f50614402a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd7972f0_0 .net/2s *"_s70", 0 0, L_0x7f50614402a0;  1 drivers
v0x557cdd796e50_0 .net *"_s75", 1 0, L_0x557cddcb16f0;  1 drivers
L_0x7f50614402e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd796270_0 .net/2s *"_s79", 0 0, L_0x7f50614402e8;  1 drivers
v0x557cdd795ec0_0 .net *"_s9", 1 0, L_0x557cddcaa250;  1 drivers
L_0x7f50614400f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd795340_0 .net "add", 0 0, L_0x7f50614400f0;  1 drivers
v0x557cdd7953e0_0 .net "big_z0_z2", 3 0, L_0x557cddcb1380;  1 drivers
v0x557cdd794a60_0 .net "big_z1", 3 0, L_0x557cddcb1760;  1 drivers
v0x557cdd79cd50_0 .net "cout_z1", 0 0, L_0x557cddcaf460;  1 drivers
v0x557cdd79cdf0_0 .net "cout_z1_1", 0 0, L_0x557cddcac220;  1 drivers
v0x557cdd79c3d0_0 .net "dummy_cout", 0 0, L_0x557cddcb3c70;  1 drivers
v0x557cdd79c470_0 .net "signX", 0 0, L_0x557cddcaa7e0;  1 drivers
v0x557cdd79bf30_0 .net "signY", 0 0, L_0x557cddcaa950;  1 drivers
v0x557cdd79bfd0_0 .net "sign_z3", 0 0, L_0x557cddcae1f0;  1 drivers
L_0x7f50614400a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd792c70_0 .net "sub", 0 0, L_0x7f50614400a8;  1 drivers
v0x557cdd792d10_0 .net "z0", 1 0, L_0x557cddcaa410;  1 drivers
v0x557cdd792440_0 .net "z1", 1 0, L_0x557cddcb1140;  1 drivers
v0x557cdd7924e0_0 .net "z1_1", 1 0, L_0x557cddcadfa0;  1 drivers
v0x557cdd78bfd0_0 .net "z2", 1 0, L_0x557cddcaa5a0;  1 drivers
v0x557cdd78c070_0 .net "z3", 1 0, L_0x557cddcaadf0;  1 drivers
v0x557cdd78ec60_0 .net "z3_1", 0 0, L_0x557cddcaaa60;  1 drivers
v0x557cdd78ed00_0 .net "z3_2", 0 0, L_0x557cddcaabf0;  1 drivers
L_0x557cddca9ed0 .part L_0x557cddcaa010, 1, 1;
L_0x557cddca9f70 .part L_0x557cddcaa010, 0, 1;
L_0x557cddcaa110 .part L_0x557cddcaa250, 1, 1;
L_0x557cddcaa1b0 .part L_0x557cddcaa250, 0, 1;
L_0x557cddcaa410 .concat8 [ 1 1 0 0], L_0x557cddcaa350, L_0x7f5061440018;
L_0x557cddcaa5a0 .concat8 [ 1 1 0 0], L_0x557cddcaa500, L_0x7f5061440060;
L_0x557cddcaadf0 .concat8 [ 1 1 0 0], L_0x557cddcaad80, L_0x7f5061440138;
L_0x557cddcb1380 .concat8 [ 2 2 0 0], L_0x557cddcb12f0, L_0x557cddcb1510;
L_0x557cddcb1760 .concat8 [ 1 2 1 0], L_0x7f50614402a0, L_0x557cddcb16f0, L_0x7f50614402e8;
S_0x557cdd186070 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd1888e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4f1a60 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddcaaf80 .functor XOR 2, L_0x7f5061448ac0, L_0x557cddcaa5a0, C4<00>, C4<00>;
L_0x557cddcac310 .functor NOT 1, L_0x557cddcac220, C4<0>, C4<0>, C4<0>;
L_0x557cddcac430 .functor AND 1, L_0x7f50614400f0, L_0x557cddcac310, C4<1>, C4<1>;
L_0x557cddcac5e0 .functor NOT 2, L_0x557cddcac4f0, C4<00>, C4<00>, C4<00>;
L_0x557cddcac6c0 .functor AND 2, L_0x557cddcac070, L_0x557cddcac5e0, C4<11>, C4<11>;
L_0x557cddcac780 .functor NOT 2, L_0x557cddcac070, C4<00>, C4<00>, C4<00>;
L_0x557cddcadf30 .functor AND 2, L_0x557cddcadaa0, L_0x557cddcadde0, C4<11>, C4<11>;
L_0x557cddcadfa0 .functor OR 2, L_0x557cddcac6c0, L_0x557cddcadf30, C4<00>, C4<00>;
v0x557cdd0a3ec0_0 .net *"_s0", 1 0, L_0x7f5061448ac0;  1 drivers
v0x557cdd0a1650_0 .net *"_s10", 1 0, L_0x557cddcac5e0;  1 drivers
L_0x7f5061440180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd097a40_0 .net/2s *"_s18", 0 0, L_0x7f5061440180;  1 drivers
L_0x7f50614401c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd0951d0_0 .net/2s *"_s23", 0 0, L_0x7f50614401c8;  1 drivers
v0x557cdd08b670_0 .net *"_s27", 1 0, L_0x557cddcadde0;  1 drivers
v0x557cdd088e00_0 .net *"_s4", 0 0, L_0x557cddcac310;  1 drivers
v0x557cdd07f220_0 .net *"_s8", 1 0, L_0x557cddcac4f0;  1 drivers
v0x557cdd07c9b0_0 .net "a", 1 0, L_0x557cddcaa410;  alias, 1 drivers
v0x557cdd072f70_0 .net "a_or_s", 0 0, L_0x7f50614400f0;  alias, 1 drivers
v0x557cdd073010_0 .net "add_1", 1 0, L_0x557cddcac840;  1 drivers
v0x557cdd070700_0 .net "b", 1 0, L_0x557cddcaa5a0;  alias, 1 drivers
v0x557cdcf4e2a0_0 .net "cout", 0 0, L_0x557cddcac220;  alias, 1 drivers
v0x557cdcf4ba30_0 .net "diff_is_negative", 0 0, L_0x557cddcac430;  1 drivers
v0x557cdcf4bad0_0 .net "dummy_cout", 0 0, L_0x557cddcadc00;  1 drivers
v0x557cdcf04a80_0 .net "input_b", 1 0, L_0x557cddcaaf80;  1 drivers
v0x557cdcf02210_0 .net "inverted_out", 1 0, L_0x557cddcac780;  1 drivers
v0x557cdced7b60_0 .net "n_out", 1 0, L_0x557cddcadf30;  1 drivers
v0x557cdced7c00_0 .net "negated_out", 1 0, L_0x557cddcadaa0;  1 drivers
v0x557cdcf91a90_0 .net "out", 1 0, L_0x557cddcadfa0;  alias, 1 drivers
v0x557cdcf8f220_0 .net "p_out", 1 0, L_0x557cddcac6c0;  1 drivers
v0x557cdcf8c9b0_0 .net "t_out", 1 0, L_0x557cddcac070;  1 drivers
L_0x557cddcac4f0 .concat [ 1 1 0 0], L_0x557cddcac430, L_0x557cddcac430;
L_0x557cddcac840 .concat8 [ 1 1 0 0], L_0x7f50614401c8, L_0x7f5061440180;
L_0x557cddcadd40 .part L_0x557cddcac840, 1, 1;
L_0x557cddcadde0 .concat [ 1 1 0 0], L_0x557cddcac430, L_0x557cddcac430;
S_0x557cdd15b9c0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd186070;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4ec980 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd47c400_0 .net "S", 1 0, L_0x557cddcac070;  alias, 1 drivers
v0x557cdd331250_0 .net "a", 1 0, L_0x557cddcaa410;  alias, 1 drivers
v0x557cdd32e9e0_0 .net "b", 1 0, L_0x557cddcaaf80;  alias, 1 drivers
v0x557cdd324e80_0 .net "carin", 1 0, L_0x557cddcac110;  1 drivers
v0x557cdd322610_0 .net "cin", 0 0, L_0x7f50614400f0;  alias, 1 drivers
v0x557cdd319570_0 .net "cout", 0 0, L_0x557cddcac220;  alias, 1 drivers
L_0x557cddcab520 .part L_0x557cddcaa410, 1, 1;
L_0x557cddcab700 .part L_0x557cddcaaf80, 1, 1;
L_0x557cddcab830 .part L_0x557cddcac110, 0, 1;
L_0x557cddcabd80 .part L_0x557cddcaa410, 0, 1;
L_0x557cddcabeb0 .part L_0x557cddcaaf80, 0, 1;
L_0x557cddcac070 .concat8 [ 1 1 0 0], L_0x557cddcaba80, L_0x557cddcab210;
L_0x557cddcac110 .concat8 [ 1 1 0 0], L_0x557cddcabcf0, L_0x557cddcab490;
L_0x557cddcac220 .part L_0x557cddcac110, 1, 1;
S_0x557cdd159150 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd15b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcabcf0 .functor OR 1, L_0x557cddcab9f0, L_0x557cddcabc10, C4<0>, C4<0>;
v0x557cdd20e890_0 .net "S", 0 0, L_0x557cddcaba80;  1 drivers
v0x557cdd20c020_0 .net "a", 0 0, L_0x557cddcabd80;  1 drivers
v0x557cdd202410_0 .net "b", 0 0, L_0x557cddcabeb0;  1 drivers
v0x557cdd1ffba0_0 .net "c_1", 0 0, L_0x557cddcab9f0;  1 drivers
v0x557cdd1f6040_0 .net "c_2", 0 0, L_0x557cddcabc10;  1 drivers
v0x557cdd1f60e0_0 .net "cin", 0 0, L_0x7f50614400f0;  alias, 1 drivers
v0x557cdd1f37d0_0 .net "cout", 0 0, L_0x557cddcabcf0;  1 drivers
v0x557cdd1f3870_0 .net "h_1_out", 0 0, L_0x557cddcab960;  1 drivers
S_0x557cdd218160 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd159150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcab960 .functor XOR 1, L_0x557cddcabd80, L_0x557cddcabeb0, C4<0>, C4<0>;
L_0x557cddcab9f0 .functor AND 1, L_0x557cddcabd80, L_0x557cddcabeb0, C4<1>, C4<1>;
v0x557cdd1d0180_0 .net "S", 0 0, L_0x557cddcab960;  alias, 1 drivers
v0x557cdd1891d0_0 .net "a", 0 0, L_0x557cddcabd80;  alias, 1 drivers
v0x557cdd186960_0 .net "b", 0 0, L_0x557cddcabeb0;  alias, 1 drivers
v0x557cdd15c2b0_0 .net "cout", 0 0, L_0x557cddcab9f0;  alias, 1 drivers
S_0x557cdd2158f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd159150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcaba80 .functor XOR 1, L_0x557cddcab960, L_0x7f50614400f0, C4<0>, C4<0>;
L_0x557cddcabc10 .functor AND 1, L_0x557cddcab960, L_0x7f50614400f0, C4<1>, C4<1>;
v0x557cdd159a40_0 .net "S", 0 0, L_0x557cddcaba80;  alias, 1 drivers
v0x557cdd2161e0_0 .net "a", 0 0, L_0x557cddcab960;  alias, 1 drivers
v0x557cdd213970_0 .net "b", 0 0, L_0x7f50614400f0;  alias, 1 drivers
v0x557cdd211100_0 .net "cout", 0 0, L_0x557cddcabc10;  alias, 1 drivers
S_0x557cdd213080 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd15b9c0;
 .timescale 0 0;
P_0x557cdd4e5030 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd210810 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd213080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcab490 .functor OR 1, L_0x557cddcab150, L_0x557cddcab3b0, C4<0>, C4<0>;
v0x557cdd48df10_0 .net "S", 0 0, L_0x557cddcab210;  1 drivers
v0x557cdd48b6a0_0 .net "a", 0 0, L_0x557cddcab520;  1 drivers
v0x557cdd4865c0_0 .net "b", 0 0, L_0x557cddcab700;  1 drivers
v0x557cdd483d50_0 .net "c_1", 0 0, L_0x557cddcab150;  1 drivers
v0x557cdd4814e0_0 .net "c_2", 0 0, L_0x557cddcab3b0;  1 drivers
v0x557cdd481580_0 .net "cin", 0 0, L_0x557cddcab830;  1 drivers
v0x557cdd47ec70_0 .net "cout", 0 0, L_0x557cddcab490;  1 drivers
v0x557cdd47ed10_0 .net "h_1_out", 0 0, L_0x557cddcab040;  1 drivers
S_0x557cdd20dfa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd210810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcab040 .functor XOR 1, L_0x557cddcab520, L_0x557cddcab700, C4<0>, C4<0>;
L_0x557cddcab150 .functor AND 1, L_0x557cddcab520, L_0x557cddcab700, C4<1>, C4<1>;
v0x557cdd1e9bf0_0 .net "S", 0 0, L_0x557cddcab040;  alias, 1 drivers
v0x557cdd1e7380_0 .net "a", 0 0, L_0x557cddcab520;  alias, 1 drivers
v0x557cdd1dd940_0 .net "b", 0 0, L_0x557cddcab700;  alias, 1 drivers
v0x557cdd1db0d0_0 .net "cout", 0 0, L_0x557cddcab150;  alias, 1 drivers
S_0x557cdd20b730 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd210810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcab210 .functor XOR 1, L_0x557cddcab040, L_0x557cddcab830, C4<0>, C4<0>;
L_0x557cddcab3b0 .functor AND 1, L_0x557cddcab040, L_0x557cddcab830, C4<1>, C4<1>;
v0x557cdd4980d0_0 .net "S", 0 0, L_0x557cddcab210;  alias, 1 drivers
v0x557cdd495860_0 .net "a", 0 0, L_0x557cddcab040;  alias, 1 drivers
v0x557cdd492ff0_0 .net "b", 0 0, L_0x557cddcab830;  alias, 1 drivers
v0x557cdd490780_0 .net "cout", 0 0, L_0x557cddcab3b0;  alias, 1 drivers
S_0x557cdd201b20 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd186070;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4d6930 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd01bf90_0 .net "S", 1 0, L_0x557cddcadaa0;  alias, 1 drivers
v0x557cdcff18e0_0 .net "a", 1 0, L_0x557cddcac780;  alias, 1 drivers
v0x557cdcfef070_0 .net "b", 1 0, L_0x557cddcac840;  alias, 1 drivers
v0x557cdd0ab810_0 .net "carin", 1 0, L_0x557cddcadb40;  1 drivers
v0x557cdd0a8fa0_0 .net "cin", 0 0, L_0x557cddcadd40;  1 drivers
v0x557cdd0a6730_0 .net "cout", 0 0, L_0x557cddcadc00;  alias, 1 drivers
L_0x557cddcacec0 .part L_0x557cddcac780, 1, 1;
L_0x557cddcad010 .part L_0x557cddcac840, 1, 1;
L_0x557cddcad140 .part L_0x557cddcadb40, 0, 1;
L_0x557cddcad720 .part L_0x557cddcac780, 0, 1;
L_0x557cddcad8e0 .part L_0x557cddcac840, 0, 1;
L_0x557cddcadaa0 .concat8 [ 1 1 0 0], L_0x557cddcad390, L_0x557cddcacb70;
L_0x557cddcadb40 .concat8 [ 1 1 0 0], L_0x557cddcad690, L_0x557cddcace30;
L_0x557cddcadc00 .part L_0x557cddcadb40, 1, 1;
S_0x557cdd1ff2b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd201b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcad690 .functor OR 1, L_0x557cddcad300, L_0x557cddcad520, C4<0>, C4<0>;
v0x557cdd4663b0_0 .net "S", 0 0, L_0x557cddcad390;  1 drivers
v0x557cdd45a520_0 .net "a", 0 0, L_0x557cddcad720;  1 drivers
v0x557cdd457cb0_0 .net "b", 0 0, L_0x557cddcad8e0;  1 drivers
v0x557cdd455440_0 .net "c_1", 0 0, L_0x557cddcad300;  1 drivers
v0x557cdd452bd0_0 .net "c_2", 0 0, L_0x557cddcad520;  1 drivers
v0x557cdd452c70_0 .net "cin", 0 0, L_0x557cddcadd40;  alias, 1 drivers
v0x557cdd450360_0 .net "cout", 0 0, L_0x557cddcad690;  1 drivers
v0x557cdd450400_0 .net "h_1_out", 0 0, L_0x557cddcad270;  1 drivers
S_0x557cdd1f5750 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1ff2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcad270 .functor XOR 1, L_0x557cddcad720, L_0x557cddcad8e0, C4<0>, C4<0>;
L_0x557cddcad300 .functor AND 1, L_0x557cddcad720, L_0x557cddcad8e0, C4<1>, C4<1>;
v0x557cdd316d00_0 .net "S", 0 0, L_0x557cddcad270;  alias, 1 drivers
v0x557cdd30d080_0 .net "a", 0 0, L_0x557cddcad720;  alias, 1 drivers
v0x557cdd30a810_0 .net "b", 0 0, L_0x557cddcad8e0;  alias, 1 drivers
v0x557cdd475280_0 .net "cout", 0 0, L_0x557cddcad300;  alias, 1 drivers
S_0x557cdd1f2ee0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1ff2b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcad390 .functor XOR 1, L_0x557cddcad270, L_0x557cddcadd40, C4<0>, C4<0>;
L_0x557cddcad520 .functor AND 1, L_0x557cddcad270, L_0x557cddcadd40, C4<1>, C4<1>;
v0x557cdd470570_0 .net "S", 0 0, L_0x557cddcad390;  alias, 1 drivers
v0x557cdd46dd00_0 .net "a", 0 0, L_0x557cddcad270;  alias, 1 drivers
v0x557cdd46b490_0 .net "b", 0 0, L_0x557cddcadd40;  alias, 1 drivers
v0x557cdd468c20_0 .net "cout", 0 0, L_0x557cddcad520;  alias, 1 drivers
S_0x557cdd1e9300 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd201b20;
 .timescale 0 0;
P_0x557cdd4cefe0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd1e6a90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1e9300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcace30 .functor OR 1, L_0x557cddcaca90, L_0x557cddcacd50, C4<0>, C4<0>;
v0x557cdd429350_0 .net "S", 0 0, L_0x557cddcacb70;  1 drivers
v0x557cdd426ae0_0 .net "a", 0 0, L_0x557cddcacec0;  1 drivers
v0x557cdd424270_0 .net "b", 0 0, L_0x557cddcad010;  1 drivers
v0x557cdd068020_0 .net "c_1", 0 0, L_0x557cddcaca90;  1 drivers
v0x557cdd0657b0_0 .net "c_2", 0 0, L_0x557cddcacd50;  1 drivers
v0x557cdd065850_0 .net "cin", 0 0, L_0x557cddcad140;  1 drivers
v0x557cdd01e800_0 .net "cout", 0 0, L_0x557cddcace30;  1 drivers
v0x557cdd01e8a0_0 .net "h_1_out", 0 0, L_0x557cddcac980;  1 drivers
S_0x557cdd1dd050 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1e6a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcac980 .functor XOR 1, L_0x557cddcacec0, L_0x557cddcad010, C4<0>, C4<0>;
L_0x557cddcaca90 .functor AND 1, L_0x557cddcacec0, L_0x557cddcad010, C4<1>, C4<1>;
v0x557cdd449220_0 .net "S", 0 0, L_0x557cddcac980;  alias, 1 drivers
v0x557cdd444510_0 .net "a", 0 0, L_0x557cddcacec0;  alias, 1 drivers
v0x557cdd441ca0_0 .net "b", 0 0, L_0x557cddcad010;  alias, 1 drivers
v0x557cdd43f430_0 .net "cout", 0 0, L_0x557cddcaca90;  alias, 1 drivers
S_0x557cdd1da7e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1e6a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcacb70 .functor XOR 1, L_0x557cddcac980, L_0x557cddcad140, C4<0>, C4<0>;
L_0x557cddcacd50 .functor AND 1, L_0x557cddcac980, L_0x557cddcad140, C4<1>, C4<1>;
v0x557cdd43cbc0_0 .net "S", 0 0, L_0x557cddcacb70;  alias, 1 drivers
v0x557cdd43a350_0 .net "a", 0 0, L_0x557cddcac980;  alias, 1 drivers
v0x557cdd42e430_0 .net "b", 0 0, L_0x557cddcad140;  alias, 1 drivers
v0x557cdd42bbc0_0 .net "cout", 0 0, L_0x557cddcacd50;  alias, 1 drivers
S_0x557cdd49c8c0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd1888e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd49ca40 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddcae110 .functor XOR 2, L_0x557cddcae2e0, L_0x557cddcaadf0, C4<00>, C4<00>;
L_0x557cddcaf550 .functor NOT 1, L_0x557cddcaf460, C4<0>, C4<0>, C4<0>;
L_0x557cddcaf650 .functor AND 1, L_0x557cddcae1f0, L_0x557cddcaf550, C4<1>, C4<1>;
L_0x557cddcaf7b0 .functor NOT 2, L_0x557cddcaf6c0, C4<00>, C4<00>, C4<00>;
L_0x557cddcaf870 .functor AND 2, L_0x557cddcaf280, L_0x557cddcaf7b0, C4<11>, C4<11>;
L_0x557cddcaf930 .functor NOT 2, L_0x557cddcaf280, C4<00>, C4<00>, C4<00>;
L_0x557cddcb10d0 .functor AND 2, L_0x557cddcb0c60, L_0x557cddcb0fa0, C4<11>, C4<11>;
L_0x557cddcb1140 .functor OR 2, L_0x557cddcaf870, L_0x557cddcb10d0, C4<00>, C4<00>;
v0x557cdd0bd7f0_0 .net *"_s0", 1 0, L_0x557cddcae2e0;  1 drivers
v0x557cdd0baf80_0 .net *"_s10", 1 0, L_0x557cddcaf7b0;  1 drivers
L_0x7f5061440210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd0b8710_0 .net/2s *"_s18", 0 0, L_0x7f5061440210;  1 drivers
L_0x7f5061440258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd0b5ea0_0 .net/2s *"_s23", 0 0, L_0x7f5061440258;  1 drivers
v0x557cdd92e280_0 .net *"_s27", 1 0, L_0x557cddcb0fa0;  1 drivers
v0x557cdd92ba10_0 .net *"_s4", 0 0, L_0x557cddcaf550;  1 drivers
v0x557cdd9291a0_0 .net *"_s8", 1 0, L_0x557cddcaf6c0;  1 drivers
v0x557cdd926930_0 .net "a", 1 0, L_0x557cddcadfa0;  alias, 1 drivers
v0x557cdd9240c0_0 .net "a_or_s", 0 0, L_0x557cddcae1f0;  alias, 1 drivers
v0x557cdd924160_0 .net "add_1", 1 0, L_0x557cddcafa80;  1 drivers
v0x557cdd921850_0 .net "b", 1 0, L_0x557cddcaadf0;  alias, 1 drivers
v0x557cdd9218f0_0 .net "cout", 0 0, L_0x557cddcaf460;  alias, 1 drivers
v0x557cdd91efe0_0 .net "diff_is_negative", 0 0, L_0x557cddcaf650;  1 drivers
v0x557cdd91f080_0 .net "dummy_cout", 0 0, L_0x557cddcb0dc0;  1 drivers
v0x557cdd919f00_0 .net "input_b", 1 0, L_0x557cddcae110;  1 drivers
v0x557cdd917690_0 .net "inverted_out", 1 0, L_0x557cddcaf930;  1 drivers
v0x557cdd914e20_0 .net "n_out", 1 0, L_0x557cddcb10d0;  1 drivers
v0x557cdd914ec0_0 .net "negated_out", 1 0, L_0x557cddcb0c60;  1 drivers
v0x557cdd930af0_0 .net "out", 1 0, L_0x557cddcb1140;  alias, 1 drivers
v0x557cdd90fd40_0 .net "p_out", 1 0, L_0x557cddcaf870;  1 drivers
v0x557cdd4f4b80_0 .net "t_out", 1 0, L_0x557cddcaf280;  1 drivers
L_0x557cddcae2e0 .concat [ 1 1 0 0], L_0x557cddcae1f0, L_0x557cddcae1f0;
L_0x557cddcaf6c0 .concat [ 1 1 0 0], L_0x557cddcaf650, L_0x557cddcaf650;
L_0x557cddcafa80 .concat8 [ 1 1 0 0], L_0x7f5061440258, L_0x7f5061440210;
L_0x557cddcb0f00 .part L_0x557cddcafa80, 1, 1;
L_0x557cddcb0fa0 .concat [ 1 1 0 0], L_0x557cddcaf650, L_0x557cddcaf650;
S_0x557cdd49a050 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd49c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4bebf0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdce6cd00_0 .net "S", 1 0, L_0x557cddcaf280;  alias, 1 drivers
v0x557cdd12c570_0 .net "a", 1 0, L_0x557cddcadfa0;  alias, 1 drivers
v0x557cdd129d00_0 .net "b", 1 0, L_0x557cddcae110;  alias, 1 drivers
v0x557cdd127490_0 .net "carin", 1 0, L_0x557cddcaf320;  1 drivers
v0x557cdd124c20_0 .net "cin", 0 0, L_0x557cddcae1f0;  alias, 1 drivers
v0x557cdd1223b0_0 .net "cout", 0 0, L_0x557cddcaf460;  alias, 1 drivers
L_0x557cddcae780 .part L_0x557cddcadfa0, 1, 1;
L_0x557cddcae8b0 .part L_0x557cddcae110, 1, 1;
L_0x557cddcae9e0 .part L_0x557cddcaf320, 0, 1;
L_0x557cddcaf020 .part L_0x557cddcadfa0, 0, 1;
L_0x557cddcaf0c0 .part L_0x557cddcae110, 0, 1;
L_0x557cddcaf280 .concat8 [ 1 1 0 0], L_0x557cddcaec90, L_0x557cddcae4b0;
L_0x557cddcaf320 .concat8 [ 1 1 0 0], L_0x557cddcaefb0, L_0x557cddcae710;
L_0x557cddcaf460 .part L_0x557cddcaf320, 1, 1;
S_0x557cdd4977e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd49a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcaefb0 .functor OR 1, L_0x557cddcaebd0, L_0x557cddcaeef0, C4<0>, C4<0>;
v0x557cdcf591f0_0 .net "S", 0 0, L_0x557cddcaec90;  1 drivers
v0x557cdcf56980_0 .net "a", 0 0, L_0x557cddcaf020;  1 drivers
v0x557cdce64620_0 .net "b", 0 0, L_0x557cddcaf0c0;  1 drivers
v0x557cdce61db0_0 .net "c_1", 0 0, L_0x557cddcaebd0;  1 drivers
v0x557cdce1ae00_0 .net "c_2", 0 0, L_0x557cddcaeef0;  1 drivers
v0x557cdce1aea0_0 .net "cin", 0 0, L_0x557cddcae1f0;  alias, 1 drivers
v0x557cdce18590_0 .net "cout", 0 0, L_0x557cddcaefb0;  1 drivers
v0x557cdce18630_0 .net "h_1_out", 0 0, L_0x557cddcaeb10;  1 drivers
S_0x557cdd494f70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4977e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcaeb10 .functor XOR 1, L_0x557cddcaf020, L_0x557cddcaf0c0, C4<0>, C4<0>;
L_0x557cddcaebd0 .functor AND 1, L_0x557cddcaf020, L_0x557cddcaf0c0, C4<1>, C4<1>;
v0x557cdcf8a140_0 .net "S", 0 0, L_0x557cddcaeb10;  alias, 1 drivers
v0x557cdcf878d0_0 .net "a", 0 0, L_0x557cddcaf020;  alias, 1 drivers
v0x557cdcf7dcc0_0 .net "b", 0 0, L_0x557cddcaf0c0;  alias, 1 drivers
v0x557cdcf7b450_0 .net "cout", 0 0, L_0x557cddcaebd0;  alias, 1 drivers
S_0x557cdd492700 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4977e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcaec90 .functor XOR 1, L_0x557cddcaeb10, L_0x557cddcae1f0, C4<0>, C4<0>;
L_0x557cddcaeef0 .functor AND 1, L_0x557cddcaeb10, L_0x557cddcae1f0, C4<1>, C4<1>;
v0x557cdcf718f0_0 .net "S", 0 0, L_0x557cddcaec90;  alias, 1 drivers
v0x557cdcf6f080_0 .net "a", 0 0, L_0x557cddcaeb10;  alias, 1 drivers
v0x557cdcf654a0_0 .net "b", 0 0, L_0x557cddcae1f0;  alias, 1 drivers
v0x557cdcf62c30_0 .net "cout", 0 0, L_0x557cddcaeef0;  alias, 1 drivers
S_0x557cdd48fe90 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd49a050;
 .timescale 0 0;
P_0x557cdd4b71e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd48d620 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd48fe90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcae710 .functor OR 1, L_0x557cddcae3f0, L_0x557cddcae650, C4<0>, C4<0>;
v0x557cdce917d0_0 .net "S", 0 0, L_0x557cddcae4b0;  1 drivers
v0x557cdce87c70_0 .net "a", 0 0, L_0x557cddcae780;  1 drivers
v0x557cdce85400_0 .net "b", 0 0, L_0x557cddcae8b0;  1 drivers
v0x557cdce7b820_0 .net "c_1", 0 0, L_0x557cddcae3f0;  1 drivers
v0x557cdce78fb0_0 .net "c_2", 0 0, L_0x557cddcae650;  1 drivers
v0x557cdce79050_0 .net "cin", 0 0, L_0x557cddcae9e0;  1 drivers
v0x557cdce6f570_0 .net "cout", 0 0, L_0x557cddcae710;  1 drivers
v0x557cdce6f610_0 .net "h_1_out", 0 0, L_0x557cddcae380;  1 drivers
S_0x557cdd48adb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd48d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcae380 .functor XOR 1, L_0x557cddcae780, L_0x557cddcae8b0, C4<0>, C4<0>;
L_0x557cddcae3f0 .functor AND 1, L_0x557cddcae780, L_0x557cddcae8b0, C4<1>, C4<1>;
v0x557cdcdedee0_0 .net "S", 0 0, L_0x557cddcae380;  alias, 1 drivers
v0x557cdcdeb670_0 .net "a", 0 0, L_0x557cddcae780;  alias, 1 drivers
v0x557cdcea7e10_0 .net "b", 0 0, L_0x557cddcae8b0;  alias, 1 drivers
v0x557cdcea55a0_0 .net "cout", 0 0, L_0x557cddcae3f0;  alias, 1 drivers
S_0x557cdd488540 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd48d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcae4b0 .functor XOR 1, L_0x557cddcae380, L_0x557cddcae9e0, C4<0>, C4<0>;
L_0x557cddcae650 .functor AND 1, L_0x557cddcae380, L_0x557cddcae9e0, C4<1>, C4<1>;
v0x557cdcea2d30_0 .net "S", 0 0, L_0x557cddcae4b0;  alias, 1 drivers
v0x557cdcea04c0_0 .net "a", 0 0, L_0x557cddcae380;  alias, 1 drivers
v0x557cdce9dc50_0 .net "b", 0 0, L_0x557cddcae9e0;  alias, 1 drivers
v0x557cdce94040_0 .net "cout", 0 0, L_0x557cddcae650;  alias, 1 drivers
S_0x557cdd485cd0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd49c8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4a8b10 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd0d6140_0 .net "S", 1 0, L_0x557cddcb0c60;  alias, 1 drivers
v0x557cdd0d38d0_0 .net "a", 1 0, L_0x557cddcaf930;  alias, 1 drivers
v0x557cdd0d1060_0 .net "b", 1 0, L_0x557cddcafa80;  alias, 1 drivers
v0x557cdd0ce7f0_0 .net "carin", 1 0, L_0x557cddcb0d00;  1 drivers
v0x557cdd0cbf80_0 .net "cin", 0 0, L_0x557cddcb0f00;  1 drivers
v0x557cdd0c0060_0 .net "cout", 0 0, L_0x557cddcb0dc0;  alias, 1 drivers
L_0x557cddcb00a0 .part L_0x557cddcaf930, 1, 1;
L_0x557cddcb01d0 .part L_0x557cddcafa80, 1, 1;
L_0x557cddcb0300 .part L_0x557cddcb0d00, 0, 1;
L_0x557cddcb08e0 .part L_0x557cddcaf930, 0, 1;
L_0x557cddcb0aa0 .part L_0x557cddcafa80, 0, 1;
L_0x557cddcb0c60 .concat8 [ 1 1 0 0], L_0x557cddcb0550, L_0x557cddcafdd0;
L_0x557cddcb0d00 .concat8 [ 1 1 0 0], L_0x557cddcb0850, L_0x557cddcb0030;
L_0x557cddcb0dc0 .part L_0x557cddcb0d00, 1, 1;
S_0x557cdd483460 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd485cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb0850 .functor OR 1, L_0x557cddcb04c0, L_0x557cddcb06e0, C4<0>, C4<0>;
v0x557cdcfc2e80_0 .net "S", 0 0, L_0x557cddcb0550;  1 drivers
v0x557cdcfc0610_0 .net "a", 0 0, L_0x557cddcb08e0;  1 drivers
v0x557cdcfb6ab0_0 .net "b", 0 0, L_0x557cddcb0aa0;  1 drivers
v0x557cdcfb4240_0 .net "c_1", 0 0, L_0x557cddcb04c0;  1 drivers
v0x557cdcfab1a0_0 .net "c_2", 0 0, L_0x557cddcb06e0;  1 drivers
v0x557cdcfab240_0 .net "cin", 0 0, L_0x557cddcb0f00;  alias, 1 drivers
v0x557cdcfa8930_0 .net "cout", 0 0, L_0x557cddcb0850;  1 drivers
v0x557cdcfa89d0_0 .net "h_1_out", 0 0, L_0x557cddcb0430;  1 drivers
S_0x557cdd480bf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd483460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb0430 .functor XOR 1, L_0x557cddcb08e0, L_0x557cddcb0aa0, C4<0>, C4<0>;
L_0x557cddcb04c0 .functor AND 1, L_0x557cddcb08e0, L_0x557cddcb0aa0, C4<1>, C4<1>;
v0x557cdd11fb40_0 .net "S", 0 0, L_0x557cddcb0430;  alias, 1 drivers
v0x557cdd11d2d0_0 .net "a", 0 0, L_0x557cddcb08e0;  alias, 1 drivers
v0x557cdd1181f0_0 .net "b", 0 0, L_0x557cddcb0aa0;  alias, 1 drivers
v0x557cdd115980_0 .net "cout", 0 0, L_0x557cddcb04c0;  alias, 1 drivers
S_0x557cdd47e380 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd483460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb0550 .functor XOR 1, L_0x557cddcb0430, L_0x557cddcb0f00, C4<0>, C4<0>;
L_0x557cddcb06e0 .functor AND 1, L_0x557cddcb0430, L_0x557cddcb0f00, C4<1>, C4<1>;
v0x557cdd113110_0 .net "S", 0 0, L_0x557cddcb0550;  alias, 1 drivers
v0x557cdd1108a0_0 .net "a", 0 0, L_0x557cddcb0430;  alias, 1 drivers
v0x557cdd12ede0_0 .net "b", 0 0, L_0x557cddcb0f00;  alias, 1 drivers
v0x557cdd10e030_0 .net "cout", 0 0, L_0x557cddcb06e0;  alias, 1 drivers
S_0x557cdd47bb10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd485cd0;
 .timescale 0 0;
P_0x557cdd4a2cf0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd330960 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd47bb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb0030 .functor OR 1, L_0x557cddcafd10, L_0x557cddcaff70, C4<0>, C4<0>;
v0x557cdd0ec150_0 .net "S", 0 0, L_0x557cddcafdd0;  1 drivers
v0x557cdd0e98e0_0 .net "a", 0 0, L_0x557cddcb00a0;  1 drivers
v0x557cdd0e7070_0 .net "b", 0 0, L_0x557cddcb01d0;  1 drivers
v0x557cdd0e4800_0 .net "c_1", 0 0, L_0x557cddcafd10;  1 drivers
v0x557cdd0e1f90_0 .net "c_2", 0 0, L_0x557cddcaff70;  1 drivers
v0x557cdd0e2030_0 .net "cin", 0 0, L_0x557cddcb0300;  1 drivers
v0x557cdd0dae50_0 .net "cout", 0 0, L_0x557cddcb0030;  1 drivers
v0x557cdd0daef0_0 .net "h_1_out", 0 0, L_0x557cddcafc50;  1 drivers
S_0x557cdd32e0f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd330960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcafc50 .functor XOR 1, L_0x557cddcb00a0, L_0x557cddcb01d0, C4<0>, C4<0>;
L_0x557cddcafd10 .functor AND 1, L_0x557cddcb00a0, L_0x557cddcb01d0, C4<1>, C4<1>;
v0x557cdcf9ecb0_0 .net "S", 0 0, L_0x557cddcafc50;  alias, 1 drivers
v0x557cdcf9c440_0 .net "a", 0 0, L_0x557cddcb00a0;  alias, 1 drivers
v0x557cdd106eb0_0 .net "b", 0 0, L_0x557cddcb01d0;  alias, 1 drivers
v0x557cdd1021a0_0 .net "cout", 0 0, L_0x557cddcafd10;  alias, 1 drivers
S_0x557cdd324590 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd330960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcafdd0 .functor XOR 1, L_0x557cddcafc50, L_0x557cddcb0300, C4<0>, C4<0>;
L_0x557cddcaff70 .functor AND 1, L_0x557cddcafc50, L_0x557cddcb0300, C4<1>, C4<1>;
v0x557cdd0ff930_0 .net "S", 0 0, L_0x557cddcafdd0;  alias, 1 drivers
v0x557cdd0fd0c0_0 .net "a", 0 0, L_0x557cddcafc50;  alias, 1 drivers
v0x557cdd0fa850_0 .net "b", 0 0, L_0x557cddcb0300;  alias, 1 drivers
v0x557cdd0f7fe0_0 .net "cout", 0 0, L_0x557cddcaff70;  alias, 1 drivers
S_0x557cdd321d20 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd1888e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd321ea0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd8856d0_0 .net "S", 3 0, L_0x557cddcb3a30;  alias, 1 drivers
v0x557cdd882e60_0 .net "a", 3 0, L_0x557cddcb1380;  alias, 1 drivers
v0x557cdd8805f0_0 .net "b", 3 0, L_0x557cddcb1760;  alias, 1 drivers
v0x557cdd87dd80_0 .net "carin", 3 0, L_0x557cddcb3b40;  1 drivers
L_0x7f5061440330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd87b510_0 .net "cin", 0 0, L_0x7f5061440330;  1 drivers
v0x557cdd873bc0_0 .net "cout", 0 0, L_0x557cddcb3c70;  alias, 1 drivers
L_0x557cddcb1e30 .part L_0x557cddcb1380, 1, 1;
L_0x557cddcb1f80 .part L_0x557cddcb1760, 1, 1;
L_0x557cddcb20b0 .part L_0x557cddcb3b40, 0, 1;
L_0x557cddcb2650 .part L_0x557cddcb1380, 2, 1;
L_0x557cddcb2810 .part L_0x557cddcb1760, 2, 1;
L_0x557cddcb29d0 .part L_0x557cddcb3b40, 1, 1;
L_0x557cddcb2f20 .part L_0x557cddcb1380, 3, 1;
L_0x557cddcb3050 .part L_0x557cddcb1760, 3, 1;
L_0x557cddcb31d0 .part L_0x557cddcb3b40, 2, 1;
L_0x557cddcb37d0 .part L_0x557cddcb1380, 0, 1;
L_0x557cddcb3900 .part L_0x557cddcb1760, 0, 1;
L_0x557cddcb3a30 .concat8 [ 1 1 1 1], L_0x557cddcb3440, L_0x557cddcb1ae0, L_0x557cddcb2300, L_0x557cddcb2c20;
L_0x557cddcb3b40 .concat8 [ 1 1 1 1], L_0x557cddcb3740, L_0x557cddcb1da0, L_0x557cddcb25c0, L_0x557cddcb2e90;
L_0x557cddcb3c70 .part L_0x557cddcb3b40, 3, 1;
S_0x557cdd318c80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd321d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb3740 .functor OR 1, L_0x557cddcb33b0, L_0x557cddcb35d0, C4<0>, C4<0>;
v0x557cdd4d24d0_0 .net "S", 0 0, L_0x557cddcb3440;  1 drivers
v0x557cdd4cfc60_0 .net "a", 0 0, L_0x557cddcb37d0;  1 drivers
v0x557cdd4c9660_0 .net "b", 0 0, L_0x557cddcb3900;  1 drivers
v0x557cdd4c4950_0 .net "c_1", 0 0, L_0x557cddcb33b0;  1 drivers
v0x557cdd4c20e0_0 .net "c_2", 0 0, L_0x557cddcb35d0;  1 drivers
v0x557cdd4c2180_0 .net "cin", 0 0, L_0x7f5061440330;  alias, 1 drivers
v0x557cdd4bf870_0 .net "cout", 0 0, L_0x557cddcb3740;  1 drivers
v0x557cdd4bf910_0 .net "h_1_out", 0 0, L_0x557cddcb3300;  1 drivers
S_0x557cdd316410 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd318c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb3300 .functor XOR 1, L_0x557cddcb37d0, L_0x557cddcb3900, C4<0>, C4<0>;
L_0x557cddcb33b0 .functor AND 1, L_0x557cddcb37d0, L_0x557cddcb3900, C4<1>, C4<1>;
v0x557cdd4efe70_0 .net "S", 0 0, L_0x557cddcb3300;  alias, 1 drivers
v0x557cdd4ed600_0 .net "a", 0 0, L_0x557cddcb37d0;  alias, 1 drivers
v0x557cdd4ead90_0 .net "b", 0 0, L_0x557cddcb3900;  alias, 1 drivers
v0x557cdd4e8520_0 .net "cout", 0 0, L_0x557cddcb33b0;  alias, 1 drivers
S_0x557cdd30c790 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd318c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb3440 .functor XOR 1, L_0x557cddcb3300, L_0x7f5061440330, C4<0>, C4<0>;
L_0x557cddcb35d0 .functor AND 1, L_0x557cddcb3300, L_0x7f5061440330, C4<1>, C4<1>;
v0x557cdd4e5cb0_0 .net "S", 0 0, L_0x557cddcb3440;  alias, 1 drivers
v0x557cdd4d9e20_0 .net "a", 0 0, L_0x557cddcb3300;  alias, 1 drivers
v0x557cdd4d75b0_0 .net "b", 0 0, L_0x7f5061440330;  alias, 1 drivers
v0x557cdd4d4d40_0 .net "cout", 0 0, L_0x557cddcb35d0;  alias, 1 drivers
S_0x557cdd309f20 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd321d20;
 .timescale 0 0;
P_0x557cdd901420 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd4724f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd309f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb1da0 .functor OR 1, L_0x557cddcb1a00, L_0x557cddcb1cc0, C4<0>, C4<0>;
v0x557cdd8fa750_0 .net "S", 0 0, L_0x557cddcb1ae0;  1 drivers
v0x557cdd8f7ee0_0 .net "a", 0 0, L_0x557cddcb1e30;  1 drivers
v0x557cdd8f5670_0 .net "b", 0 0, L_0x557cddcb1f80;  1 drivers
v0x557cdd8f0590_0 .net "c_1", 0 0, L_0x557cddcb1a00;  1 drivers
v0x557cdd8edd20_0 .net "c_2", 0 0, L_0x557cddcb1cc0;  1 drivers
v0x557cdd8eddc0_0 .net "cin", 0 0, L_0x557cddcb20b0;  1 drivers
v0x557cdd8eb4b0_0 .net "cout", 0 0, L_0x557cddcb1da0;  1 drivers
v0x557cdd8eb550_0 .net "h_1_out", 0 0, L_0x557cddcb18f0;  1 drivers
S_0x557cdd46fc80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4724f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb18f0 .functor XOR 1, L_0x557cddcb1e30, L_0x557cddcb1f80, C4<0>, C4<0>;
L_0x557cddcb1a00 .functor AND 1, L_0x557cddcb1e30, L_0x557cddcb1f80, C4<1>, C4<1>;
v0x557cdd4bd000_0 .net "S", 0 0, L_0x557cddcb18f0;  alias, 1 drivers
v0x557cdd4ba790_0 .net "a", 0 0, L_0x557cddcb1e30;  alias, 1 drivers
v0x557cdd4ae870_0 .net "b", 0 0, L_0x557cddcb1f80;  alias, 1 drivers
v0x557cdd4ac000_0 .net "cout", 0 0, L_0x557cddcb1a00;  alias, 1 drivers
S_0x557cdd46d410 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4724f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb1ae0 .functor XOR 1, L_0x557cddcb18f0, L_0x557cddcb20b0, C4<0>, C4<0>;
L_0x557cddcb1cc0 .functor AND 1, L_0x557cddcb18f0, L_0x557cddcb20b0, C4<1>, C4<1>;
v0x557cdd4a9790_0 .net "S", 0 0, L_0x557cddcb1ae0;  alias, 1 drivers
v0x557cdd4a6f20_0 .net "a", 0 0, L_0x557cddcb18f0;  alias, 1 drivers
v0x557cdd4a46b0_0 .net "b", 0 0, L_0x557cddcb20b0;  alias, 1 drivers
v0x557cdd8ff830_0 .net "cout", 0 0, L_0x557cddcb1cc0;  alias, 1 drivers
S_0x557cdd46aba0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd321d20;
 .timescale 0 0;
P_0x557cdd8f9ad0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd468330 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd46aba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb25c0 .functor OR 1, L_0x557cddcb2270, L_0x557cddcb24e0, C4<0>, C4<0>;
v0x557cdd8d0ef0_0 .net "S", 0 0, L_0x557cddcb2300;  1 drivers
v0x557cdd8ce680_0 .net "a", 0 0, L_0x557cddcb2650;  1 drivers
v0x557cdd8c6d30_0 .net "b", 0 0, L_0x557cddcb2810;  1 drivers
v0x557cdd8c44c0_0 .net "c_1", 0 0, L_0x557cddcb2270;  1 drivers
v0x557cdd8c1c50_0 .net "c_2", 0 0, L_0x557cddcb24e0;  1 drivers
v0x557cdd8c1cf0_0 .net "cin", 0 0, L_0x557cddcb29d0;  1 drivers
v0x557cdd8bf3e0_0 .net "cout", 0 0, L_0x557cddcb25c0;  1 drivers
v0x557cdd8bf480_0 .net "h_1_out", 0 0, L_0x557cddcb21e0;  1 drivers
S_0x557cdd465ac0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd468330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb21e0 .functor XOR 1, L_0x557cddcb2650, L_0x557cddcb2810, C4<0>, C4<0>;
L_0x557cddcb2270 .functor AND 1, L_0x557cddcb2650, L_0x557cddcb2810, C4<1>, C4<1>;
v0x557cdd8e8c40_0 .net "S", 0 0, L_0x557cddcb21e0;  alias, 1 drivers
v0x557cdd909620_0 .net "a", 0 0, L_0x557cddcb2650;  alias, 1 drivers
v0x557cdd907180_0 .net "b", 0 0, L_0x557cddcb2810;  alias, 1 drivers
v0x557cdd8e63d0_0 .net "cout", 0 0, L_0x557cddcb2270;  alias, 1 drivers
S_0x557cdd45c4a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd468330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb2300 .functor XOR 1, L_0x557cddcb21e0, L_0x557cddcb29d0, C4<0>, C4<0>;
L_0x557cddcb24e0 .functor AND 1, L_0x557cddcb21e0, L_0x557cddcb29d0, C4<1>, C4<1>;
v0x557cdd8db0b0_0 .net "S", 0 0, L_0x557cddcb2300;  alias, 1 drivers
v0x557cdd8d8840_0 .net "a", 0 0, L_0x557cddcb21e0;  alias, 1 drivers
v0x557cdd8d5fd0_0 .net "b", 0 0, L_0x557cddcb29d0;  alias, 1 drivers
v0x557cdd8d3760_0 .net "cout", 0 0, L_0x557cddcb24e0;  alias, 1 drivers
S_0x557cdd459c30 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd321d20;
 .timescale 0 0;
P_0x557cdd8f2180 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd4573c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd459c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb2e90 .functor OR 1, L_0x557cddcb2b90, L_0x557cddcb2db0, C4<0>, C4<0>;
v0x557cdd898380_0 .net "S", 0 0, L_0x557cddcb2c20;  1 drivers
v0x557cdd895b10_0 .net "a", 0 0, L_0x557cddcb2f20;  1 drivers
v0x557cdd8b64f0_0 .net "b", 0 0, L_0x557cddcb3050;  1 drivers
v0x557cdd8b4050_0 .net "c_1", 0 0, L_0x557cddcb2b90;  1 drivers
v0x557cdd8932a0_0 .net "c_2", 0 0, L_0x557cddcb2db0;  1 drivers
v0x557cdd893340_0 .net "cin", 0 0, L_0x557cddcb31d0;  1 drivers
v0x557cdd887f40_0 .net "cout", 0 0, L_0x557cddcb2e90;  1 drivers
v0x557cdd887fe0_0 .net "h_1_out", 0 0, L_0x557cddcb2b00;  1 drivers
S_0x557cdd454b50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4573c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb2b00 .functor XOR 1, L_0x557cddcb2f20, L_0x557cddcb3050, C4<0>, C4<0>;
L_0x557cddcb2b90 .functor AND 1, L_0x557cddcb2f20, L_0x557cddcb3050, C4<1>, C4<1>;
v0x557cdd8dd920_0 .net "S", 0 0, L_0x557cddcb2b00;  alias, 1 drivers
v0x557cdd8bcb70_0 .net "a", 0 0, L_0x557cddcb2f20;  alias, 1 drivers
v0x557cdd8ac700_0 .net "b", 0 0, L_0x557cddcb3050;  alias, 1 drivers
v0x557cdd8a7620_0 .net "cout", 0 0, L_0x557cddcb2b90;  alias, 1 drivers
S_0x557cdd4522e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4573c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb2c20 .functor XOR 1, L_0x557cddcb2b00, L_0x557cddcb31d0, C4<0>, C4<0>;
L_0x557cddcb2db0 .functor AND 1, L_0x557cddcb2b00, L_0x557cddcb31d0, C4<1>, C4<1>;
v0x557cdd8a4db0_0 .net "S", 0 0, L_0x557cddcb2c20;  alias, 1 drivers
v0x557cdd8a2540_0 .net "a", 0 0, L_0x557cddcb2b00;  alias, 1 drivers
v0x557cdd89d460_0 .net "b", 0 0, L_0x557cddcb31d0;  alias, 1 drivers
v0x557cdd89abf0_0 .net "cout", 0 0, L_0x557cddcb2db0;  alias, 1 drivers
S_0x557cdd44fa70 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddcb3ad0 .functor BUFZ 2, L_0x557cddca9910, C4<00>, C4<00>, C4<00>;
L_0x557cddcb4100 .functor BUFZ 2, L_0x557cddca9c00, C4<00>, C4<00>, C4<00>;
L_0x557cddcb4170 .functor AND 1, L_0x557cddcb3e80, L_0x557cddcb4010, C4<1>, C4<1>;
L_0x557cddcb43c0 .functor AND 1, L_0x557cddcb3de0, L_0x557cddcb3f70, C4<1>, C4<1>;
L_0x557cddcb4660 .functor NOT 1, L_0x557cddcb3de0, C4<0>, C4<0>, C4<0>;
L_0x557cddcb46d0 .functor AND 1, L_0x557cddcb4660, L_0x557cddcb3e80, C4<1>, C4<1>;
L_0x557cddcb4790 .functor NOT 1, L_0x557cddcb3f70, C4<0>, C4<0>, C4<0>;
L_0x557cddcb4800 .functor AND 1, L_0x557cddcb4790, L_0x557cddcb4010, C4<1>, C4<1>;
L_0x557cddcb4910 .functor XOR 1, L_0x557cddcb3de0, L_0x557cddcb3e80, C4<0>, C4<0>;
L_0x557cddcb4aa0 .functor XOR 1, L_0x557cddcb3f70, L_0x557cddcb4010, C4<0>, C4<0>;
L_0x557cddcb4c30 .functor AND 1, L_0x557cddcb4910, L_0x557cddcb4aa0, C4<1>, C4<1>;
L_0x557cddcb8030 .functor NOT 1, L_0x557cddcb46d0, C4<0>, C4<0>, C4<0>;
L_0x557cddcb8160 .functor NOT 1, L_0x557cddcb4800, C4<0>, C4<0>, C4<0>;
L_0x557cddcb8240 .functor XOR 1, L_0x557cddcb8030, L_0x557cddcb8160, C4<0>, C4<0>;
L_0x557cddcbb710 .functor BUFZ 2, L_0x557cddcb4280, C4<00>, C4<00>, C4<00>;
L_0x557cddcbb930 .functor BUFZ 2, L_0x557cddcb44d0, C4<00>, C4<00>, C4<00>;
L_0x557cddcbbb10 .functor BUFZ 2, L_0x557cddcbb560, C4<00>, C4<00>, C4<00>;
v0x557cdd7ce4e0_0 .net "X", 1 0, L_0x557cddca9910;  alias, 1 drivers
v0x557cdd7c3140_0 .net "Xe", 0 0, L_0x557cddcb3e80;  1 drivers
v0x557cdd7c3200_0 .net "Xn", 0 0, L_0x557cddcb3de0;  1 drivers
v0x557cdd7ce0d0_0 .net "Y", 1 0, L_0x557cddca9c00;  alias, 1 drivers
v0x557cdd7cdb40_0 .net "Ye", 0 0, L_0x557cddcb4010;  1 drivers
v0x557cdd7cdc00_0 .net "Yn", 0 0, L_0x557cddcb3f70;  1 drivers
v0x557cdd7cae00_0 .net "Z", 3 0, L_0x557cddcbde00;  alias, 1 drivers
v0x557cdd7c9f00_0 .net *"_s12", 0 0, L_0x557cddcb4170;  1 drivers
L_0x7f5061440378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd7c9580_0 .net/2s *"_s17", 0 0, L_0x7f5061440378;  1 drivers
v0x557cdd7c90e0_0 .net *"_s21", 0 0, L_0x557cddcb43c0;  1 drivers
L_0x7f50614403c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd7c8590_0 .net/2s *"_s26", 0 0, L_0x7f50614403c0;  1 drivers
v0x557cdd7c7690_0 .net *"_s30", 0 0, L_0x557cddcb4660;  1 drivers
v0x557cdd7c6d10_0 .net *"_s34", 0 0, L_0x557cddcb4790;  1 drivers
v0x557cdd7c6870_0 .net *"_s4", 1 0, L_0x557cddcb3ad0;  1 drivers
v0x557cdd7c5c90_0 .net *"_s46", 0 0, L_0x557cddcb4c30;  1 drivers
L_0x7f5061440498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd7c58e0_0 .net/2s *"_s51", 0 0, L_0x7f5061440498;  1 drivers
v0x557cdd7c4d60_0 .net *"_s53", 0 0, L_0x557cddcb8030;  1 drivers
v0x557cdd7c4e00_0 .net *"_s55", 0 0, L_0x557cddcb8160;  1 drivers
v0x557cdd7cc770_0 .net *"_s62", 1 0, L_0x557cddcbb710;  1 drivers
v0x557cdd7cc830_0 .net *"_s67", 1 0, L_0x557cddcbb930;  1 drivers
L_0x7f5061440600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd7cbdf0_0 .net/2s *"_s70", 0 0, L_0x7f5061440600;  1 drivers
v0x557cdd7cb950_0 .net *"_s75", 1 0, L_0x557cddcbbb10;  1 drivers
L_0x7f5061440648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd7c1f40_0 .net/2s *"_s79", 0 0, L_0x7f5061440648;  1 drivers
v0x557cdd7c1920_0 .net *"_s9", 1 0, L_0x557cddcb4100;  1 drivers
L_0x7f5061440450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd7bea30_0 .net "add", 0 0, L_0x7f5061440450;  1 drivers
v0x557cdd7bead0_0 .net "big_z0_z2", 3 0, L_0x557cddcbb7a0;  1 drivers
v0x557cdd7bdb30_0 .net "big_z1", 3 0, L_0x557cddcbbb80;  1 drivers
v0x557cdd7bdbd0_0 .net "cout_z1", 0 0, L_0x557cddcb97e0;  1 drivers
v0x557cdd7bd1b0_0 .net "cout_z1_1", 0 0, L_0x557cddcb6050;  1 drivers
v0x557cdd7bd250_0 .net "dummy_cout", 0 0, L_0x557cddcbe0d0;  1 drivers
v0x557cdd7bcd10_0 .net "signX", 0 0, L_0x557cddcb46d0;  1 drivers
v0x557cdd7bcdb0_0 .net "signY", 0 0, L_0x557cddcb4800;  1 drivers
v0x557cdd7bc1c0_0 .net "sign_z3", 0 0, L_0x557cddcb8240;  1 drivers
L_0x7f5061440408 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd7bc260_0 .net "sub", 0 0, L_0x7f5061440408;  1 drivers
v0x557cdd7bb2c0_0 .net "z0", 1 0, L_0x557cddcb4280;  1 drivers
v0x557cdd7ba940_0 .net "z1", 1 0, L_0x557cddcbb560;  1 drivers
v0x557cdd7ba9e0_0 .net "z1_1", 1 0, L_0x557cddcb7e90;  1 drivers
v0x557cdd7ba4a0_0 .net "z2", 1 0, L_0x557cddcb44d0;  1 drivers
v0x557cdd7ba540_0 .net "z3", 1 0, L_0x557cddcb4ca0;  1 drivers
v0x557cdd7b98c0_0 .net "z3_1", 0 0, L_0x557cddcb4910;  1 drivers
v0x557cdd7b9960_0 .net "z3_2", 0 0, L_0x557cddcb4aa0;  1 drivers
L_0x557cddcb3de0 .part L_0x557cddcb3ad0, 1, 1;
L_0x557cddcb3e80 .part L_0x557cddcb3ad0, 0, 1;
L_0x557cddcb3f70 .part L_0x557cddcb4100, 1, 1;
L_0x557cddcb4010 .part L_0x557cddcb4100, 0, 1;
L_0x557cddcb4280 .concat8 [ 1 1 0 0], L_0x557cddcb4170, L_0x7f5061440378;
L_0x557cddcb44d0 .concat8 [ 1 1 0 0], L_0x557cddcb43c0, L_0x7f50614403c0;
L_0x557cddcb4ca0 .concat8 [ 1 1 0 0], L_0x557cddcb4c30, L_0x7f5061440498;
L_0x557cddcbb7a0 .concat8 [ 2 2 0 0], L_0x557cddcbb710, L_0x557cddcbb930;
L_0x557cddcbbb80 .concat8 [ 1 2 1 0], L_0x7f5061440600, L_0x557cddcbbb10, L_0x7f5061440648;
S_0x557cdd446490 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd44fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8e2450 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddcb4e50 .functor XOR 2, L_0x7f5061448b08, L_0x557cddcb44d0, C4<00>, C4<00>;
L_0x557cddcb6140 .functor NOT 1, L_0x557cddcb6050, C4<0>, C4<0>, C4<0>;
L_0x557cddcb6260 .functor AND 1, L_0x7f5061440450, L_0x557cddcb6140, C4<1>, C4<1>;
L_0x557cddcb64d0 .functor NOT 2, L_0x557cddcb63e0, C4<00>, C4<00>, C4<00>;
L_0x557cddcb65b0 .functor AND 2, L_0x557cddcb5ea0, L_0x557cddcb64d0, C4<11>, C4<11>;
L_0x557cddcb6670 .functor NOT 2, L_0x557cddcb5ea0, C4<00>, C4<00>, C4<00>;
L_0x557cddcb7e20 .functor AND 2, L_0x557cddcb7990, L_0x557cddcb7cd0, C4<11>, C4<11>;
L_0x557cddcb7e90 .functor OR 2, L_0x557cddcb65b0, L_0x557cddcb7e20, C4<00>, C4<00>;
v0x557cdd73de50_0 .net *"_s0", 1 0, L_0x7f5061448b08;  1 drivers
v0x557cdd73daa0_0 .net *"_s10", 1 0, L_0x557cddcb64d0;  1 drivers
L_0x7f50614404e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd73cf20_0 .net/2s *"_s18", 0 0, L_0x7f50614404e0;  1 drivers
L_0x7f5061440528 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd73c5a0_0 .net/2s *"_s23", 0 0, L_0x7f5061440528;  1 drivers
v0x557cdd73c100_0 .net *"_s27", 1 0, L_0x557cddcb7cd0;  1 drivers
v0x557cdd73f850_0 .net *"_s4", 0 0, L_0x557cddcb6140;  1 drivers
v0x557cdd73eed0_0 .net *"_s8", 1 0, L_0x557cddcb63e0;  1 drivers
v0x557cdd73a830_0 .net "a", 1 0, L_0x557cddcb4280;  alias, 1 drivers
v0x557cdd73a8f0_0 .net "a_or_s", 0 0, L_0x7f5061440450;  alias, 1 drivers
v0x557cdd73a000_0 .net "add_1", 1 0, L_0x557cddcb6730;  1 drivers
v0x557cdd73a0a0_0 .net "b", 1 0, L_0x557cddcb44d0;  alias, 1 drivers
v0x557cdd733b90_0 .net "cout", 0 0, L_0x557cddcb6050;  alias, 1 drivers
v0x557cdd736820_0 .net "diff_is_negative", 0 0, L_0x557cddcb6260;  1 drivers
v0x557cdd7368c0_0 .net "dummy_cout", 0 0, L_0x557cddcb7af0;  1 drivers
v0x557cdd736470_0 .net "input_b", 1 0, L_0x557cddcb4e50;  1 drivers
v0x557cdd7358f0_0 .net "inverted_out", 1 0, L_0x557cddcb6670;  1 drivers
v0x557cdd734f70_0 .net "n_out", 1 0, L_0x557cddcb7e20;  1 drivers
v0x557cdd735010_0 .net "negated_out", 1 0, L_0x557cddcb7990;  1 drivers
v0x557cdd738220_0 .net "out", 1 0, L_0x557cddcb7e90;  alias, 1 drivers
v0x557cdd7382e0_0 .net "p_out", 1 0, L_0x557cddcb65b0;  1 drivers
v0x557cdd7378a0_0 .net "t_out", 1 0, L_0x557cddcb5ea0;  1 drivers
L_0x557cddcb63e0 .concat [ 1 1 0 0], L_0x557cddcb6260, L_0x557cddcb6260;
L_0x557cddcb6730 .concat8 [ 1 1 0 0], L_0x7f5061440528, L_0x7f50614404e0;
L_0x557cddcb7c30 .part L_0x557cddcb6730, 1, 1;
L_0x557cddcb7cd0 .concat [ 1 1 0 0], L_0x557cddcb6260, L_0x557cddcb6260;
S_0x557cdd443c20 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd446490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8da430 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd777080_0 .net "S", 1 0, L_0x557cddcb5ea0;  alias, 1 drivers
v0x557cdd777140_0 .net "a", 1 0, L_0x557cddcb4280;  alias, 1 drivers
v0x557cdd776be0_0 .net "b", 1 0, L_0x557cddcb4e50;  alias, 1 drivers
v0x557cdd77a330_0 .net "carin", 1 0, L_0x557cddcb5f40;  1 drivers
v0x557cdd7799b0_0 .net "cin", 0 0, L_0x7f5061440450;  alias, 1 drivers
v0x557cdd7554b0_0 .net "cout", 0 0, L_0x557cddcb6050;  alias, 1 drivers
L_0x557cddcb53a0 .part L_0x557cddcb4280, 1, 1;
L_0x557cddcb5580 .part L_0x557cddcb4e50, 1, 1;
L_0x557cddcb56b0 .part L_0x557cddcb5f40, 0, 1;
L_0x557cddcb5bb0 .part L_0x557cddcb4280, 0, 1;
L_0x557cddcb5ce0 .part L_0x557cddcb4e50, 0, 1;
L_0x557cddcb5ea0 .concat8 [ 1 1 0 0], L_0x557cddcb5900, L_0x557cddcb50e0;
L_0x557cddcb5f40 .concat8 [ 1 1 0 0], L_0x557cddcb5b20, L_0x557cddcb5310;
L_0x557cddcb6050 .part L_0x557cddcb5f40, 1, 1;
S_0x557cdd4413b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd443c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb5b20 .functor OR 1, L_0x557cddcb5870, L_0x557cddcb5a40, C4<0>, C4<0>;
v0x557cdd7872c0_0 .net "S", 0 0, L_0x557cddcb5900;  1 drivers
v0x557cdd786740_0 .net "a", 0 0, L_0x557cddcb5bb0;  1 drivers
v0x557cdd785dc0_0 .net "b", 0 0, L_0x557cddcb5ce0;  1 drivers
v0x557cdd785920_0 .net "c_1", 0 0, L_0x557cddcb5870;  1 drivers
v0x557cdd789070_0 .net "c_2", 0 0, L_0x557cddcb5a40;  1 drivers
v0x557cdd789110_0 .net "cin", 0 0, L_0x7f5061440450;  alias, 1 drivers
v0x557cdd7886f0_0 .net "cout", 0 0, L_0x557cddcb5b20;  1 drivers
v0x557cdd788790_0 .net "h_1_out", 0 0, L_0x557cddcb57e0;  1 drivers
S_0x557cdd43eb40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4413b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb57e0 .functor XOR 1, L_0x557cddcb5bb0, L_0x557cddcb5ce0, C4<0>, C4<0>;
L_0x557cddcb5870 .functor AND 1, L_0x557cddcb5bb0, L_0x557cddcb5ce0, C4<1>, C4<1>;
v0x557cdd78e8b0_0 .net "S", 0 0, L_0x557cddcb57e0;  alias, 1 drivers
v0x557cdd78dd30_0 .net "a", 0 0, L_0x557cddcb5bb0;  alias, 1 drivers
v0x557cdd78ddf0_0 .net "b", 0 0, L_0x557cddcb5ce0;  alias, 1 drivers
v0x557cdd78d3b0_0 .net "cout", 0 0, L_0x557cddcb5870;  alias, 1 drivers
S_0x557cdd43c2d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4413b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb5900 .functor XOR 1, L_0x557cddcb57e0, L_0x7f5061440450, C4<0>, C4<0>;
L_0x557cddcb5a40 .functor AND 1, L_0x557cddcb57e0, L_0x7f5061440450, C4<1>, C4<1>;
v0x557cdd790660_0 .net "S", 0 0, L_0x557cddcb5900;  alias, 1 drivers
v0x557cdd790720_0 .net "a", 0 0, L_0x557cddcb57e0;  alias, 1 drivers
v0x557cdd78fce0_0 .net "b", 0 0, L_0x7f5061440450;  alias, 1 drivers
v0x557cdd787670_0 .net "cout", 0 0, L_0x557cddcb5a40;  alias, 1 drivers
S_0x557cdd439a60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd443c20;
 .timescale 0 0;
P_0x557cdd8d2ae0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd4303b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd439a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb5310 .functor OR 1, L_0x557cddcb5020, L_0x557cddcb5230, C4<0>, C4<0>;
v0x557cdd77e790_0 .net "S", 0 0, L_0x557cddcb50e0;  1 drivers
v0x557cdd77e850_0 .net "a", 0 0, L_0x557cddcb53a0;  1 drivers
v0x557cdd781a40_0 .net "b", 0 0, L_0x557cddcb5580;  1 drivers
v0x557cdd7810c0_0 .net "c_1", 0 0, L_0x557cddcb5020;  1 drivers
v0x557cdd778930_0 .net "c_2", 0 0, L_0x557cddcb5230;  1 drivers
v0x557cdd778580_0 .net "cin", 0 0, L_0x557cddcb56b0;  1 drivers
v0x557cdd777a00_0 .net "cout", 0 0, L_0x557cddcb5310;  1 drivers
v0x557cdd777aa0_0 .net "h_1_out", 0 0, L_0x557cddcb4f10;  1 drivers
S_0x557cdd42db40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4303b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb4f10 .functor XOR 1, L_0x557cddcb53a0, L_0x557cddcb5580, C4<0>, C4<0>;
L_0x557cddcb5020 .functor AND 1, L_0x557cddcb53a0, L_0x557cddcb5580, C4<1>, C4<1>;
v0x557cdd784050_0 .net "S", 0 0, L_0x557cddcb4f10;  alias, 1 drivers
v0x557cdd784110_0 .net "a", 0 0, L_0x557cddcb53a0;  alias, 1 drivers
v0x557cdd783820_0 .net "b", 0 0, L_0x557cddcb5580;  alias, 1 drivers
v0x557cdd77d3b0_0 .net "cout", 0 0, L_0x557cddcb5020;  alias, 1 drivers
S_0x557cdd42b2d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4303b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb50e0 .functor XOR 1, L_0x557cddcb4f10, L_0x557cddcb56b0, C4<0>, C4<0>;
L_0x557cddcb5230 .functor AND 1, L_0x557cddcb4f10, L_0x557cddcb56b0, C4<1>, C4<1>;
v0x557cdd780040_0 .net "S", 0 0, L_0x557cddcb50e0;  alias, 1 drivers
v0x557cdd7800e0_0 .net "a", 0 0, L_0x557cddcb4f10;  alias, 1 drivers
v0x557cdd77fc90_0 .net "b", 0 0, L_0x557cddcb56b0;  alias, 1 drivers
v0x557cdd77f110_0 .net "cout", 0 0, L_0x557cddcb5230;  alias, 1 drivers
S_0x557cdd428a60 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd446490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8c9a50 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd745090_0 .net "S", 1 0, L_0x557cddcb7990;  alias, 1 drivers
v0x557cdd745150_0 .net "a", 1 0, L_0x557cddcb6670;  alias, 1 drivers
v0x557cdd744510_0 .net "b", 1 0, L_0x557cddcb6730;  alias, 1 drivers
v0x557cdd743b90_0 .net "carin", 1 0, L_0x557cddcb7a30;  1 drivers
v0x557cdd746e40_0 .net "cin", 0 0, L_0x557cddcb7c30;  1 drivers
v0x557cdd7464c0_0 .net "cout", 0 0, L_0x557cddcb7af0;  alias, 1 drivers
L_0x557cddcb6db0 .part L_0x557cddcb6670, 1, 1;
L_0x557cddcb6f00 .part L_0x557cddcb6730, 1, 1;
L_0x557cddcb7030 .part L_0x557cddcb7a30, 0, 1;
L_0x557cddcb7610 .part L_0x557cddcb6670, 0, 1;
L_0x557cddcb77d0 .part L_0x557cddcb6730, 0, 1;
L_0x557cddcb7990 .concat8 [ 1 1 0 0], L_0x557cddcb7280, L_0x557cddcb6a60;
L_0x557cddcb7a30 .concat8 [ 1 1 0 0], L_0x557cddcb7580, L_0x557cddcb6d20;
L_0x557cddcb7af0 .part L_0x557cddcb7a30, 1, 1;
S_0x557cdd4261f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd428a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb7580 .functor OR 1, L_0x557cddcb71f0, L_0x557cddcb7410, C4<0>, C4<0>;
v0x557cdd750cc0_0 .net "S", 0 0, L_0x557cddcb7280;  1 drivers
v0x557cdd750340_0 .net "a", 0 0, L_0x557cddcb7610;  1 drivers
v0x557cdd74fea0_0 .net "b", 0 0, L_0x557cddcb77d0;  1 drivers
v0x557cdd74f350_0 .net "c_1", 0 0, L_0x557cddcb71f0;  1 drivers
v0x557cdd74e450_0 .net "c_2", 0 0, L_0x557cddcb7410;  1 drivers
v0x557cdd74e4f0_0 .net "cin", 0 0, L_0x557cddcb7c30;  alias, 1 drivers
v0x557cdd74dad0_0 .net "cout", 0 0, L_0x557cddcb7580;  1 drivers
v0x557cdd74db70_0 .net "h_1_out", 0 0, L_0x557cddcb7160;  1 drivers
S_0x557cdd423980 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4261f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb7160 .functor XOR 1, L_0x557cddcb7610, L_0x557cddcb77d0, C4<0>, C4<0>;
L_0x557cddcb71f0 .functor AND 1, L_0x557cddcb7610, L_0x557cddcb77d0, C4<1>, C4<1>;
v0x557cdd72bc90_0 .net "S", 0 0, L_0x557cddcb7160;  alias, 1 drivers
v0x557cdd72b8d0_0 .net "a", 0 0, L_0x557cddcb7610;  alias, 1 drivers
v0x557cdd72b990_0 .net "b", 0 0, L_0x557cddcb77d0;  alias, 1 drivers
v0x557cdd72b490_0 .net "cout", 0 0, L_0x557cddcb71f0;  alias, 1 drivers
S_0x557cdd067730 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4261f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb7280 .functor XOR 1, L_0x557cddcb7160, L_0x557cddcb7c30, C4<0>, C4<0>;
L_0x557cddcb7410 .functor AND 1, L_0x557cddcb7160, L_0x557cddcb7c30, C4<1>, C4<1>;
v0x557cdd7551f0_0 .net "S", 0 0, L_0x557cddcb7280;  alias, 1 drivers
v0x557cdd7552b0_0 .net "a", 0 0, L_0x557cddcb7160;  alias, 1 drivers
v0x557cdd754bd0_0 .net "b", 0 0, L_0x557cddcb7c30;  alias, 1 drivers
v0x557cdd751bc0_0 .net "cout", 0 0, L_0x557cddcb7410;  alias, 1 drivers
S_0x557cdd064ec0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd428a60;
 .timescale 0 0;
P_0x557cdd8c3840 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd01df10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd064ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb6d20 .functor OR 1, L_0x557cddcb6980, L_0x557cddcb6c40, C4<0>, C4<0>;
v0x557cdd752bb0_0 .net "S", 0 0, L_0x557cddcb6a60;  1 drivers
v0x557cdd752c70_0 .net "a", 0 0, L_0x557cddcb6db0;  1 drivers
v0x557cdd752710_0 .net "b", 0 0, L_0x557cddcb6f00;  1 drivers
v0x557cdd749450_0 .net "c_1", 0 0, L_0x557cddcb6980;  1 drivers
v0x557cdd748c20_0 .net "c_2", 0 0, L_0x557cddcb6c40;  1 drivers
v0x557cdd7427b0_0 .net "cin", 0 0, L_0x557cddcb7030;  1 drivers
v0x557cdd745440_0 .net "cout", 0 0, L_0x557cddcb6d20;  1 drivers
v0x557cdd7454e0_0 .net "h_1_out", 0 0, L_0x557cddcb6870;  1 drivers
S_0x557cdd01b6a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd01df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb6870 .functor XOR 1, L_0x557cddcb6db0, L_0x557cddcb6f00, C4<0>, C4<0>;
L_0x557cddcb6980 .functor AND 1, L_0x557cddcb6db0, L_0x557cddcb6f00, C4<1>, C4<1>;
v0x557cdd74d630_0 .net "S", 0 0, L_0x557cddcb6870;  alias, 1 drivers
v0x557cdd74d6f0_0 .net "a", 0 0, L_0x557cddcb6db0;  alias, 1 drivers
v0x557cdd74ca50_0 .net "b", 0 0, L_0x557cddcb6f00;  alias, 1 drivers
v0x557cdd74c6a0_0 .net "cout", 0 0, L_0x557cddcb6980;  alias, 1 drivers
S_0x557cdcff0ff0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd01df10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb6a60 .functor XOR 1, L_0x557cddcb6870, L_0x557cddcb7030, C4<0>, C4<0>;
L_0x557cddcb6c40 .functor AND 1, L_0x557cddcb6870, L_0x557cddcb7030, C4<1>, C4<1>;
v0x557cdd74bb20_0 .net "S", 0 0, L_0x557cddcb6a60;  alias, 1 drivers
v0x557cdd74bbc0_0 .net "a", 0 0, L_0x557cddcb6870;  alias, 1 drivers
v0x557cdd74b240_0 .net "b", 0 0, L_0x557cddcb7030;  alias, 1 drivers
v0x557cdd753530_0 .net "cout", 0 0, L_0x557cddcb6c40;  alias, 1 drivers
S_0x557cdcfee780 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd44fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8b9580 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddcb80f0 .functor XOR 2, L_0x557cddcb83d0, L_0x557cddcb4ca0, C4<00>, C4<00>;
L_0x557cddcb98d0 .functor NOT 1, L_0x557cddcb97e0, C4<0>, C4<0>, C4<0>;
L_0x557cddcb99f0 .functor AND 1, L_0x557cddcb8240, L_0x557cddcb98d0, C4<1>, C4<1>;
L_0x557cddcb9b50 .functor NOT 2, L_0x557cddcb9a60, C4<00>, C4<00>, C4<00>;
L_0x557cddcb9c10 .functor AND 2, L_0x557cddcb9630, L_0x557cddcb9b50, C4<11>, C4<11>;
L_0x557cddcb9cd0 .functor NOT 2, L_0x557cddcb9630, C4<00>, C4<00>, C4<00>;
L_0x557cddcbb4f0 .functor AND 2, L_0x557cddcbb080, L_0x557cddcbb3c0, C4<11>, C4<11>;
L_0x557cddcbb560 .functor OR 2, L_0x557cddcb9c10, L_0x557cddcbb4f0, C4<00>, C4<00>;
v0x557cdd7004a0_0 .net *"_s0", 1 0, L_0x557cddcb83d0;  1 drivers
v0x557cdd703bf0_0 .net *"_s10", 1 0, L_0x557cddcb9b50;  1 drivers
L_0x7f5061440570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd703270_0 .net/2s *"_s18", 0 0, L_0x7f5061440570;  1 drivers
L_0x7f50614405b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd7e43d0_0 .net/2s *"_s23", 0 0, L_0x7f50614405b8;  1 drivers
v0x557cdd7da350_0 .net *"_s27", 1 0, L_0x557cddcbb3c0;  1 drivers
v0x557cdd7e1440_0 .net *"_s4", 0 0, L_0x557cddcb98d0;  1 drivers
v0x557cdd7e0540_0 .net *"_s8", 1 0, L_0x557cddcb9a60;  1 drivers
v0x557cdd7dfbc0_0 .net "a", 1 0, L_0x557cddcb7e90;  alias, 1 drivers
v0x557cdd7df720_0 .net "a_or_s", 0 0, L_0x557cddcb8240;  alias, 1 drivers
v0x557cdd7df7c0_0 .net "add_1", 1 0, L_0x557cddcb9e20;  1 drivers
v0x557cdd7debd0_0 .net "b", 1 0, L_0x557cddcb4ca0;  alias, 1 drivers
v0x557cdd7dec90_0 .net "cout", 0 0, L_0x557cddcb97e0;  alias, 1 drivers
v0x557cdd7ddcd0_0 .net "diff_is_negative", 0 0, L_0x557cddcb99f0;  1 drivers
v0x557cdd7ddd70_0 .net "dummy_cout", 0 0, L_0x557cddcbb1e0;  1 drivers
v0x557cdd7dd350_0 .net "input_b", 1 0, L_0x557cddcb80f0;  1 drivers
v0x557cdd7dceb0_0 .net "inverted_out", 1 0, L_0x557cddcb9cd0;  1 drivers
v0x557cdd7dc360_0 .net "n_out", 1 0, L_0x557cddcbb4f0;  1 drivers
v0x557cdd7dc400_0 .net "negated_out", 1 0, L_0x557cddcbb080;  1 drivers
v0x557cdd7daae0_0 .net "out", 1 0, L_0x557cddcbb560;  alias, 1 drivers
v0x557cdd7daba0_0 .net "p_out", 1 0, L_0x557cddcb9c10;  1 drivers
v0x557cdd7da640_0 .net "t_out", 1 0, L_0x557cddcb9630;  1 drivers
L_0x557cddcb83d0 .concat [ 1 1 0 0], L_0x557cddcb8240, L_0x557cddcb8240;
L_0x557cddcb9a60 .concat [ 1 1 0 0], L_0x557cddcb99f0, L_0x557cddcb99f0;
L_0x557cddcb9e20 .concat8 [ 1 1 0 0], L_0x7f50614405b8, L_0x7f5061440570;
L_0x557cddcbb320 .part L_0x557cddcb9e20, 1, 1;
L_0x557cddcbb3c0 .concat [ 1 1 0 0], L_0x557cddcb99f0, L_0x557cddcb99f0;
S_0x557cdd0ad790 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcfee780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8b33d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd71e320_0 .net "S", 1 0, L_0x557cddcb9630;  alias, 1 drivers
v0x557cdd71e3e0_0 .net "a", 1 0, L_0x557cddcb7e90;  alias, 1 drivers
v0x557cdd726610_0 .net "b", 1 0, L_0x557cddcb80f0;  alias, 1 drivers
v0x557cdd725c90_0 .net "carin", 1 0, L_0x557cddcb96d0;  1 drivers
v0x557cdd725d50_0 .net "cin", 0 0, L_0x557cddcb8240;  alias, 1 drivers
v0x557cdd7257f0_0 .net "cout", 0 0, L_0x557cddcb97e0;  alias, 1 drivers
L_0x557cddcb8af0 .part L_0x557cddcb7e90, 1, 1;
L_0x557cddcb8c40 .part L_0x557cddcb80f0, 1, 1;
L_0x557cddcb8d70 .part L_0x557cddcb96d0, 0, 1;
L_0x557cddcb93d0 .part L_0x557cddcb7e90, 0, 1;
L_0x557cddcb9470 .part L_0x557cddcb80f0, 0, 1;
L_0x557cddcb9630 .concat8 [ 1 1 0 0], L_0x557cddcb8fc0, L_0x557cddcb87a0;
L_0x557cddcb96d0 .concat8 [ 1 1 0 0], L_0x557cddcb9340, L_0x557cddcb8a60;
L_0x557cddcb97e0 .part L_0x557cddcb96d0, 1, 1;
S_0x557cdd0aaf20 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd0ad790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb9340 .functor OR 1, L_0x557cddcb8f30, L_0x557cddcb9260, C4<0>, C4<0>;
v0x557cdd730190_0 .net "S", 0 0, L_0x557cddcb8fc0;  1 drivers
v0x557cdd728590_0 .net "a", 0 0, L_0x557cddcb93d0;  1 drivers
v0x557cdd6fece0_0 .net "b", 0 0, L_0x557cddcb9470;  1 drivers
v0x557cdd6fe920_0 .net "c_1", 0 0, L_0x557cddcb8f30;  1 drivers
v0x557cdd6fe4e0_0 .net "c_2", 0 0, L_0x557cddcb9260;  1 drivers
v0x557cdd6fe580_0 .net "cin", 0 0, L_0x557cddcb8240;  alias, 1 drivers
v0x557cdd7282d0_0 .net "cout", 0 0, L_0x557cddcb9340;  1 drivers
v0x557cdd728370_0 .net "h_1_out", 0 0, L_0x557cddcb8ea0;  1 drivers
S_0x557cdd0a86b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb8ea0 .functor XOR 1, L_0x557cddcb93d0, L_0x557cddcb9470, C4<0>, C4<0>;
L_0x557cddcb8f30 .functor AND 1, L_0x557cddcb93d0, L_0x557cddcb9470, C4<1>, C4<1>;
v0x557cdd72f110_0 .net "S", 0 0, L_0x557cddcb8ea0;  alias, 1 drivers
v0x557cdd72ed60_0 .net "a", 0 0, L_0x557cddcb93d0;  alias, 1 drivers
v0x557cdd72ee20_0 .net "b", 0 0, L_0x557cddcb9470;  alias, 1 drivers
v0x557cdd72e1e0_0 .net "cout", 0 0, L_0x557cddcb8f30;  alias, 1 drivers
S_0x557cdd0a5e40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0aaf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb8fc0 .functor XOR 1, L_0x557cddcb8ea0, L_0x557cddcb8240, C4<0>, C4<0>;
L_0x557cddcb9260 .functor AND 1, L_0x557cddcb8ea0, L_0x557cddcb8240, C4<1>, C4<1>;
v0x557cdd72d860_0 .net "S", 0 0, L_0x557cddcb8fc0;  alias, 1 drivers
v0x557cdd72d920_0 .net "a", 0 0, L_0x557cddcb8ea0;  alias, 1 drivers
v0x557cdd72d3c0_0 .net "b", 0 0, L_0x557cddcb8240;  alias, 1 drivers
v0x557cdd730b10_0 .net "cout", 0 0, L_0x557cddcb9260;  alias, 1 drivers
S_0x557cdd0a35d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd0ad790;
 .timescale 0 0;
P_0x557cdd8aba80 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd0a0d60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0a35d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcb8a60 .functor OR 1, L_0x557cddcb86c0, L_0x557cddcb8980, C4<0>, C4<0>;
v0x557cdd721530_0 .net "S", 0 0, L_0x557cddcb87a0;  1 drivers
v0x557cdd7215f0_0 .net "a", 0 0, L_0x557cddcb8af0;  1 drivers
v0x557cdd720bb0_0 .net "b", 0 0, L_0x557cddcb8c40;  1 drivers
v0x557cdd720710_0 .net "c_1", 0 0, L_0x557cddcb86c0;  1 drivers
v0x557cdd71fb30_0 .net "c_2", 0 0, L_0x557cddcb8980;  1 drivers
v0x557cdd71f780_0 .net "cin", 0 0, L_0x557cddcb8d70;  1 drivers
v0x557cdd71ec00_0 .net "cout", 0 0, L_0x557cddcb8a60;  1 drivers
v0x557cdd71eca0_0 .net "h_1_out", 0 0, L_0x557cddcb8570;  1 drivers
S_0x557cdd097150 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0a0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb8570 .functor XOR 1, L_0x557cddcb8af0, L_0x557cddcb8c40, C4<0>, C4<0>;
L_0x557cddcb86c0 .functor AND 1, L_0x557cddcb8af0, L_0x557cddcb8c40, C4<1>, C4<1>;
v0x557cdd727cb0_0 .net "S", 0 0, L_0x557cddcb8570;  alias, 1 drivers
v0x557cdd727d70_0 .net "a", 0 0, L_0x557cddcb8af0;  alias, 1 drivers
v0x557cdd724ca0_0 .net "b", 0 0, L_0x557cddcb8c40;  alias, 1 drivers
v0x557cdd723da0_0 .net "cout", 0 0, L_0x557cddcb86c0;  alias, 1 drivers
S_0x557cdd0948e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0a0d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb87a0 .functor XOR 1, L_0x557cddcb8570, L_0x557cddcb8d70, C4<0>, C4<0>;
L_0x557cddcb8980 .functor AND 1, L_0x557cddcb8570, L_0x557cddcb8d70, C4<1>, C4<1>;
v0x557cdd723420_0 .net "S", 0 0, L_0x557cddcb87a0;  alias, 1 drivers
v0x557cdd7234c0_0 .net "a", 0 0, L_0x557cddcb8570;  alias, 1 drivers
v0x557cdd722f80_0 .net "b", 0 0, L_0x557cddcb8d70;  alias, 1 drivers
v0x557cdd722430_0 .net "cout", 0 0, L_0x557cddcb8980;  alias, 1 drivers
S_0x557cdd08ad80 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcfee780;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd89f050 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd70a980_0 .net "S", 1 0, L_0x557cddcbb080;  alias, 1 drivers
v0x557cdd70aa40_0 .net "a", 1 0, L_0x557cddcb9cd0;  alias, 1 drivers
v0x557cdd7021f0_0 .net "b", 1 0, L_0x557cddcb9e20;  alias, 1 drivers
v0x557cdd701e40_0 .net "carin", 1 0, L_0x557cddcbb120;  1 drivers
v0x557cdd7012c0_0 .net "cin", 0 0, L_0x557cddcbb320;  1 drivers
v0x557cdd700940_0 .net "cout", 0 0, L_0x557cddcbb1e0;  alias, 1 drivers
L_0x557cddcba4a0 .part L_0x557cddcb9cd0, 1, 1;
L_0x557cddcba5f0 .part L_0x557cddcb9e20, 1, 1;
L_0x557cddcba720 .part L_0x557cddcbb120, 0, 1;
L_0x557cddcbad00 .part L_0x557cddcb9cd0, 0, 1;
L_0x557cddcbaec0 .part L_0x557cddcb9e20, 0, 1;
L_0x557cddcbb080 .concat8 [ 1 1 0 0], L_0x557cddcba970, L_0x557cddcba150;
L_0x557cddcbb120 .concat8 [ 1 1 0 0], L_0x557cddcbac70, L_0x557cddcba410;
L_0x557cddcbb1e0 .part L_0x557cddcbb120, 1, 1;
S_0x557cdd088510 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd08ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbac70 .functor OR 1, L_0x557cddcba8e0, L_0x557cddcbab00, C4<0>, C4<0>;
v0x557cdd716c70_0 .net "S", 0 0, L_0x557cddcba970;  1 drivers
v0x557cdd719f20_0 .net "a", 0 0, L_0x557cddcbad00;  1 drivers
v0x557cdd7195a0_0 .net "b", 0 0, L_0x557cddcbaec0;  1 drivers
v0x557cdd710f30_0 .net "c_1", 0 0, L_0x557cddcba8e0;  1 drivers
v0x557cdd710b80_0 .net "c_2", 0 0, L_0x557cddcbab00;  1 drivers
v0x557cdd710c20_0 .net "cin", 0 0, L_0x557cddcbb320;  alias, 1 drivers
v0x557cdd710000_0 .net "cout", 0 0, L_0x557cddcbac70;  1 drivers
v0x557cdd7100a0_0 .net "h_1_out", 0 0, L_0x557cddcba850;  1 drivers
S_0x557cdd07e930 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd088510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcba850 .functor XOR 1, L_0x557cddcbad00, L_0x557cddcbaec0, C4<0>, C4<0>;
L_0x557cddcba8e0 .functor AND 1, L_0x557cddcbad00, L_0x557cddcbaec0, C4<1>, C4<1>;
v0x557cdd71c530_0 .net "S", 0 0, L_0x557cddcba850;  alias, 1 drivers
v0x557cdd71bd00_0 .net "a", 0 0, L_0x557cddcbad00;  alias, 1 drivers
v0x557cdd71bdc0_0 .net "b", 0 0, L_0x557cddcbaec0;  alias, 1 drivers
v0x557cdd715890_0 .net "cout", 0 0, L_0x557cddcba8e0;  alias, 1 drivers
S_0x557cdd07c0c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd088510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcba970 .functor XOR 1, L_0x557cddcba850, L_0x557cddcbb320, C4<0>, C4<0>;
L_0x557cddcbab00 .functor AND 1, L_0x557cddcba850, L_0x557cddcbb320, C4<1>, C4<1>;
v0x557cdd718520_0 .net "S", 0 0, L_0x557cddcba970;  alias, 1 drivers
v0x557cdd7185e0_0 .net "a", 0 0, L_0x557cddcba850;  alias, 1 drivers
v0x557cdd718170_0 .net "b", 0 0, L_0x557cddcbb320;  alias, 1 drivers
v0x557cdd7175f0_0 .net "cout", 0 0, L_0x557cddcbab00;  alias, 1 drivers
S_0x557cdd072680 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd08ad80;
 .timescale 0 0;
P_0x557cdd897700 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd06fe10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd072680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcba410 .functor OR 1, L_0x557cddcba070, L_0x557cddcba330, C4<0>, C4<0>;
v0x557cdd706c70_0 .net "S", 0 0, L_0x557cddcba150;  1 drivers
v0x557cdd706d30_0 .net "a", 0 0, L_0x557cddcba4a0;  1 drivers
v0x557cdd709900_0 .net "b", 0 0, L_0x557cddcba5f0;  1 drivers
v0x557cdd709550_0 .net "c_1", 0 0, L_0x557cddcba070;  1 drivers
v0x557cdd7089d0_0 .net "c_2", 0 0, L_0x557cddcba330;  1 drivers
v0x557cdd708050_0 .net "cin", 0 0, L_0x557cddcba720;  1 drivers
v0x557cdd70b300_0 .net "cout", 0 0, L_0x557cddcba410;  1 drivers
v0x557cdd70b3a0_0 .net "h_1_out", 0 0, L_0x557cddcb9f60;  1 drivers
S_0x557cdcf4d9b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd06fe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcb9f60 .functor XOR 1, L_0x557cddcba4a0, L_0x557cddcba5f0, C4<0>, C4<0>;
L_0x557cddcba070 .functor AND 1, L_0x557cddcba4a0, L_0x557cddcba5f0, C4<1>, C4<1>;
v0x557cdd70f680_0 .net "S", 0 0, L_0x557cddcb9f60;  alias, 1 drivers
v0x557cdd70f740_0 .net "a", 0 0, L_0x557cddcba4a0;  alias, 1 drivers
v0x557cdd70f1e0_0 .net "b", 0 0, L_0x557cddcba5f0;  alias, 1 drivers
v0x557cdd712930_0 .net "cout", 0 0, L_0x557cddcba070;  alias, 1 drivers
S_0x557cdcf4b140 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd06fe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcba150 .functor XOR 1, L_0x557cddcb9f60, L_0x557cddcba720, C4<0>, C4<0>;
L_0x557cddcba330 .functor AND 1, L_0x557cddcb9f60, L_0x557cddcba720, C4<1>, C4<1>;
v0x557cdd711fb0_0 .net "S", 0 0, L_0x557cddcba150;  alias, 1 drivers
v0x557cdd712050_0 .net "a", 0 0, L_0x557cddcb9f60;  alias, 1 drivers
v0x557cdd70d910_0 .net "b", 0 0, L_0x557cddcba720;  alias, 1 drivers
v0x557cdd70d0e0_0 .net "cout", 0 0, L_0x557cddcba330;  alias, 1 drivers
S_0x557cdcf04190 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd44fa70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7dfcd0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd756590_0 .net "S", 3 0, L_0x557cddcbde00;  alias, 1 drivers
v0x557cdd756190_0 .net "a", 3 0, L_0x557cddcbb7a0;  alias, 1 drivers
v0x557cdd756230_0 .net "b", 3 0, L_0x557cddcbbb80;  alias, 1 drivers
v0x557cdd759700_0 .net "carin", 3 0, L_0x557cddcbdfa0;  1 drivers
L_0x7f5061440690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd758d80_0 .net "cin", 0 0, L_0x7f5061440690;  1 drivers
v0x557cdd7ced00_0 .net "cout", 0 0, L_0x557cddcbe0d0;  alias, 1 drivers
L_0x557cddcbc250 .part L_0x557cddcbb7a0, 1, 1;
L_0x557cddcbc3a0 .part L_0x557cddcbbb80, 1, 1;
L_0x557cddcbc4d0 .part L_0x557cddcbdfa0, 0, 1;
L_0x557cddcbca70 .part L_0x557cddcbb7a0, 2, 1;
L_0x557cddcbcc30 .part L_0x557cddcbbb80, 2, 1;
L_0x557cddcbcdf0 .part L_0x557cddcbdfa0, 1, 1;
L_0x557cddcbd340 .part L_0x557cddcbb7a0, 3, 1;
L_0x557cddcbd470 .part L_0x557cddcbbb80, 3, 1;
L_0x557cddcbd5f0 .part L_0x557cddcbdfa0, 2, 1;
L_0x557cddcbdba0 .part L_0x557cddcbb7a0, 0, 1;
L_0x557cddcbdcd0 .part L_0x557cddcbbb80, 0, 1;
L_0x557cddcbde00 .concat8 [ 1 1 1 1], L_0x557cddcbd860, L_0x557cddcbbf00, L_0x557cddcbc720, L_0x557cddcbd040;
L_0x557cddcbdfa0 .concat8 [ 1 1 1 1], L_0x557cddcbdb10, L_0x557cddcbc1c0, L_0x557cddcbc9e0, L_0x557cddcbd2b0;
L_0x557cddcbe0d0 .part L_0x557cddcbdfa0, 3, 1;
S_0x557cdcf01920 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcf04190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbdb10 .functor OR 1, L_0x557cddcbd7d0, L_0x557cddcbd9f0, C4<0>, C4<0>;
v0x557cdd7d5a00_0 .net "S", 0 0, L_0x557cddcbd860;  1 drivers
v0x557cdd7d5ac0_0 .net "a", 0 0, L_0x557cddcbdba0;  1 drivers
v0x557cdd7d5560_0 .net "b", 0 0, L_0x557cddcbdcd0;  1 drivers
v0x557cdd7d4a10_0 .net "c_1", 0 0, L_0x557cddcbd7d0;  1 drivers
v0x557cdd7d3b10_0 .net "c_2", 0 0, L_0x557cddcbd9f0;  1 drivers
v0x557cdd7d3bb0_0 .net "cin", 0 0, L_0x7f5061440690;  alias, 1 drivers
v0x557cdd7d3190_0 .net "cout", 0 0, L_0x557cddcbdb10;  1 drivers
v0x557cdd7d3230_0 .net "h_1_out", 0 0, L_0x557cddcbd720;  1 drivers
S_0x557cdced7270 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf01920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbd720 .functor XOR 1, L_0x557cddcbdba0, L_0x557cddcbdcd0, C4<0>, C4<0>;
L_0x557cddcbd7d0 .functor AND 1, L_0x557cddcbdba0, L_0x557cddcbdcd0, C4<1>, C4<1>;
v0x557cdd7d9af0_0 .net "S", 0 0, L_0x557cddcbd720;  alias, 1 drivers
v0x557cdd7d8bf0_0 .net "a", 0 0, L_0x557cddcbdba0;  alias, 1 drivers
v0x557cdd7d8cb0_0 .net "b", 0 0, L_0x557cddcbdcd0;  alias, 1 drivers
v0x557cdd7d8270_0 .net "cout", 0 0, L_0x557cddcbd7d0;  alias, 1 drivers
S_0x557cdced4a00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf01920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbd860 .functor XOR 1, L_0x557cddcbd720, L_0x7f5061440690, C4<0>, C4<0>;
L_0x557cddcbd9f0 .functor AND 1, L_0x557cddcbd720, L_0x7f5061440690, C4<1>, C4<1>;
v0x557cdd7d7dd0_0 .net "S", 0 0, L_0x557cddcbd860;  alias, 1 drivers
v0x557cdd7d7e90_0 .net "a", 0 0, L_0x557cddcbd720;  alias, 1 drivers
v0x557cdd7d7280_0 .net "b", 0 0, L_0x7f5061440690;  alias, 1 drivers
v0x557cdd7d6380_0 .net "cout", 0 0, L_0x557cddcbd9f0;  alias, 1 drivers
S_0x557cdcf93a10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcf04190;
 .timescale 0 0;
P_0x557cdd889b30 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcf911a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf93a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbc1c0 .functor OR 1, L_0x557cddcbbe20, L_0x557cddcbc0e0, C4<0>, C4<0>;
v0x557cdd7e2430_0 .net "S", 0 0, L_0x557cddcbbf00;  1 drivers
v0x557cdd7e24f0_0 .net "a", 0 0, L_0x557cddcbc250;  1 drivers
v0x557cdd7e1f90_0 .net "b", 0 0, L_0x557cddcbc3a0;  1 drivers
v0x557cdd7712c0_0 .net "c_1", 0 0, L_0x557cddcbbe20;  1 drivers
v0x557cdd770a90_0 .net "c_2", 0 0, L_0x557cddcbc0e0;  1 drivers
v0x557cdd76a620_0 .net "cin", 0 0, L_0x557cddcbc4d0;  1 drivers
v0x557cdd76d2b0_0 .net "cout", 0 0, L_0x557cddcbc1c0;  1 drivers
v0x557cdd76d350_0 .net "h_1_out", 0 0, L_0x557cddcbbd10;  1 drivers
S_0x557cdcf8e930 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf911a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbbd10 .functor XOR 1, L_0x557cddcbc250, L_0x557cddcbc3a0, C4<0>, C4<0>;
L_0x557cddcbbe20 .functor AND 1, L_0x557cddcbc250, L_0x557cddcbc3a0, C4<1>, C4<1>;
v0x557cdd7d2cf0_0 .net "S", 0 0, L_0x557cddcbbd10;  alias, 1 drivers
v0x557cdd7d2db0_0 .net "a", 0 0, L_0x557cddcbc250;  alias, 1 drivers
v0x557cdd7d2110_0 .net "b", 0 0, L_0x557cddcbc3a0;  alias, 1 drivers
v0x557cdd7d1d60_0 .net "cout", 0 0, L_0x557cddcbbe20;  alias, 1 drivers
S_0x557cdcf8c0c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf911a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbbf00 .functor XOR 1, L_0x557cddcbbd10, L_0x557cddcbc4d0, C4<0>, C4<0>;
L_0x557cddcbc0e0 .functor AND 1, L_0x557cddcbbd10, L_0x557cddcbc4d0, C4<1>, C4<1>;
v0x557cdd7d11e0_0 .net "S", 0 0, L_0x557cddcbbf00;  alias, 1 drivers
v0x557cdd7d1280_0 .net "a", 0 0, L_0x557cddcbbd10;  alias, 1 drivers
v0x557cdd7d0900_0 .net "b", 0 0, L_0x557cddcbc4d0;  alias, 1 drivers
v0x557cdd7e2db0_0 .net "cout", 0 0, L_0x557cddcbc0e0;  alias, 1 drivers
S_0x557cdcf89850 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcf04190;
 .timescale 0 0;
P_0x557cdd8821e0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdcf86fe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf89850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbc9e0 .functor OR 1, L_0x557cddcbc690, L_0x557cddcbc900, C4<0>, C4<0>;
v0x557cdd765910_0 .net "S", 0 0, L_0x557cddcbc720;  1 drivers
v0x557cdd7659d0_0 .net "a", 0 0, L_0x557cddcbca70;  1 drivers
v0x557cdd764d90_0 .net "b", 0 0, L_0x557cddcbcc30;  1 drivers
v0x557cdd764410_0 .net "c_1", 0 0, L_0x557cddcbc690;  1 drivers
v0x557cdd763f70_0 .net "c_2", 0 0, L_0x557cddcbc900;  1 drivers
v0x557cdd7676c0_0 .net "cin", 0 0, L_0x557cddcbcdf0;  1 drivers
v0x557cdd766d40_0 .net "cout", 0 0, L_0x557cddcbc9e0;  1 drivers
v0x557cdd766de0_0 .net "h_1_out", 0 0, L_0x557cddcbc600;  1 drivers
S_0x557cdcf7d3d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf86fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbc600 .functor XOR 1, L_0x557cddcbca70, L_0x557cddcbcc30, C4<0>, C4<0>;
L_0x557cddcbc690 .functor AND 1, L_0x557cddcbca70, L_0x557cddcbcc30, C4<1>, C4<1>;
v0x557cdd76cf00_0 .net "S", 0 0, L_0x557cddcbc600;  alias, 1 drivers
v0x557cdd76cfc0_0 .net "a", 0 0, L_0x557cddcbca70;  alias, 1 drivers
v0x557cdd76c380_0 .net "b", 0 0, L_0x557cddcbcc30;  alias, 1 drivers
v0x557cdd76ba00_0 .net "cout", 0 0, L_0x557cddcbc690;  alias, 1 drivers
S_0x557cdcf7ab60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf86fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbc720 .functor XOR 1, L_0x557cddcbc600, L_0x557cddcbcdf0, C4<0>, C4<0>;
L_0x557cddcbc900 .functor AND 1, L_0x557cddcbc600, L_0x557cddcbcdf0, C4<1>, C4<1>;
v0x557cdd76ecb0_0 .net "S", 0 0, L_0x557cddcbc720;  alias, 1 drivers
v0x557cdd76ed50_0 .net "a", 0 0, L_0x557cddcbc600;  alias, 1 drivers
v0x557cdd76e330_0 .net "b", 0 0, L_0x557cddcbcdf0;  alias, 1 drivers
v0x557cdd765cc0_0 .net "cout", 0 0, L_0x557cddcbc900;  alias, 1 drivers
S_0x557cdcf71000 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcf04190;
 .timescale 0 0;
P_0x557cdd87a890 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcf6e790 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf71000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcbd2b0 .functor OR 1, L_0x557cddcbcfb0, L_0x557cddcbd1d0, C4<0>, C4<0>;
v0x557cdd75d920_0 .net "S", 0 0, L_0x557cddcbd040;  1 drivers
v0x557cdd760bd0_0 .net "a", 0 0, L_0x557cddcbd340;  1 drivers
v0x557cdd760250_0 .net "b", 0 0, L_0x557cddcbd470;  1 drivers
v0x557cdd757d00_0 .net "c_1", 0 0, L_0x557cddcbcfb0;  1 drivers
v0x557cdd757950_0 .net "c_2", 0 0, L_0x557cddcbd1d0;  1 drivers
v0x557cdd7579f0_0 .net "cin", 0 0, L_0x557cddcbd5f0;  1 drivers
v0x557cdd756dd0_0 .net "cout", 0 0, L_0x557cddcbd2b0;  1 drivers
v0x557cdd756e70_0 .net "h_1_out", 0 0, L_0x557cddcbcf20;  1 drivers
S_0x557cdcf64bb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf6e790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbcf20 .functor XOR 1, L_0x557cddcbd340, L_0x557cddcbd470, C4<0>, C4<0>;
L_0x557cddcbcfb0 .functor AND 1, L_0x557cddcbd340, L_0x557cddcbd470, C4<1>, C4<1>;
v0x557cdd7631e0_0 .net "S", 0 0, L_0x557cddcbcf20;  alias, 1 drivers
v0x557cdd7629b0_0 .net "a", 0 0, L_0x557cddcbd340;  alias, 1 drivers
v0x557cdd762a70_0 .net "b", 0 0, L_0x557cddcbd470;  alias, 1 drivers
v0x557cdd75c540_0 .net "cout", 0 0, L_0x557cddcbcfb0;  alias, 1 drivers
S_0x557cdcf62340 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf6e790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcbd040 .functor XOR 1, L_0x557cddcbcf20, L_0x557cddcbd5f0, C4<0>, C4<0>;
L_0x557cddcbd1d0 .functor AND 1, L_0x557cddcbcf20, L_0x557cddcbd5f0, C4<1>, C4<1>;
v0x557cdd75f1d0_0 .net "S", 0 0, L_0x557cddcbd040;  alias, 1 drivers
v0x557cdd75f290_0 .net "a", 0 0, L_0x557cddcbcf20;  alias, 1 drivers
v0x557cdd75ee20_0 .net "b", 0 0, L_0x557cddcbd5f0;  alias, 1 drivers
v0x557cdd75e2a0_0 .net "cout", 0 0, L_0x557cddcbd1d0;  alias, 1 drivers
S_0x557cdcf58900 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cdd7bbe40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddcc43d0 .functor BUFZ 2, L_0x557cddcc1080, C4<00>, C4<00>, C4<00>;
L_0x557cddcc4610 .functor BUFZ 2, L_0x557cddcc40e0, C4<00>, C4<00>, C4<00>;
L_0x557cddcc4710 .functor AND 1, L_0x557cddcc42e0, L_0x557cddcc4570, C4<1>, C4<1>;
L_0x557cddcc4910 .functor AND 1, L_0x557cddcc4240, L_0x557cddcc44d0, C4<1>, C4<1>;
L_0x557cddcc4dc0 .functor NOT 1, L_0x557cddcc4240, C4<0>, C4<0>, C4<0>;
L_0x557cddcc4e30 .functor AND 1, L_0x557cddcc4dc0, L_0x557cddcc42e0, C4<1>, C4<1>;
L_0x557cddcc4ef0 .functor NOT 1, L_0x557cddcc44d0, C4<0>, C4<0>, C4<0>;
L_0x557cddcc4f60 .functor AND 1, L_0x557cddcc4ef0, L_0x557cddcc4570, C4<1>, C4<1>;
L_0x557cddcc5070 .functor XOR 1, L_0x557cddcc4240, L_0x557cddcc42e0, C4<0>, C4<0>;
L_0x557cddcc5200 .functor XOR 1, L_0x557cddcc44d0, L_0x557cddcc4570, C4<0>, C4<0>;
L_0x557cddcc5390 .functor AND 1, L_0x557cddcc5070, L_0x557cddcc5200, C4<1>, C4<1>;
L_0x557cddcc8610 .functor NOT 1, L_0x557cddcc4e30, C4<0>, C4<0>, C4<0>;
L_0x557cddcc8740 .functor NOT 1, L_0x557cddcc4f60, C4<0>, C4<0>, C4<0>;
L_0x557cddcc8820 .functor XOR 1, L_0x557cddcc8610, L_0x557cddcc8740, C4<0>, C4<0>;
L_0x557cddccbcf0 .functor BUFZ 2, L_0x557cddcc47d0, C4<00>, C4<00>, C4<00>;
L_0x557cddccbf10 .functor BUFZ 2, L_0x557cddcc4a20, C4<00>, C4<00>, C4<00>;
L_0x557cddccc0f0 .functor BUFZ 2, L_0x557cddccbb40, C4<00>, C4<00>, C4<00>;
v0x557cdd5e6bc0_0 .net "X", 1 0, L_0x557cddcc1080;  alias, 1 drivers
v0x557cdd5e6720_0 .net "Xe", 0 0, L_0x557cddcc42e0;  1 drivers
v0x557cdd5e67c0_0 .net "Xn", 0 0, L_0x557cddcc4240;  1 drivers
v0x557cdd5e9e70_0 .net "Y", 1 0, L_0x557cddcc40e0;  alias, 1 drivers
v0x557cdd5e94f0_0 .net "Ye", 0 0, L_0x557cddcc4570;  1 drivers
v0x557cdd5e9590_0 .net "Yn", 0 0, L_0x557cddcc44d0;  1 drivers
v0x557cdd6ca650_0 .net "Z", 3 0, L_0x557cddcce3e0;  alias, 1 drivers
v0x557cdd6c05d0_0 .net *"_s12", 0 0, L_0x557cddcc4710;  1 drivers
L_0x7f5061440888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd6c76c0_0 .net/2s *"_s17", 0 0, L_0x7f5061440888;  1 drivers
v0x557cdd6c67c0_0 .net *"_s21", 0 0, L_0x557cddcc4910;  1 drivers
L_0x7f50614408d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd6c5e40_0 .net/2s *"_s26", 0 0, L_0x7f50614408d0;  1 drivers
v0x557cdd6c59a0_0 .net *"_s30", 0 0, L_0x557cddcc4dc0;  1 drivers
v0x557cdd6c4e50_0 .net *"_s34", 0 0, L_0x557cddcc4ef0;  1 drivers
v0x557cdd6c3f50_0 .net *"_s4", 1 0, L_0x557cddcc43d0;  1 drivers
v0x557cdd6c35d0_0 .net *"_s46", 0 0, L_0x557cddcc5390;  1 drivers
L_0x7f50614409a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd6c3130_0 .net/2s *"_s51", 0 0, L_0x7f50614409a8;  1 drivers
v0x557cdd6c25e0_0 .net *"_s53", 0 0, L_0x557cddcc8610;  1 drivers
v0x557cdd6c2680_0 .net *"_s55", 0 0, L_0x557cddcc8740;  1 drivers
v0x557cdd6c0d60_0 .net *"_s62", 1 0, L_0x557cddccbcf0;  1 drivers
v0x557cdd6c0e20_0 .net *"_s67", 1 0, L_0x557cddccbf10;  1 drivers
L_0x7f5061440b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd6c08c0_0 .net/2s *"_s70", 0 0, L_0x7f5061440b10;  1 drivers
v0x557cdd6bfd70_0 .net *"_s75", 1 0, L_0x557cddccc0f0;  1 drivers
L_0x7f5061440b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd6bee70_0 .net/2s *"_s79", 0 0, L_0x7f5061440b58;  1 drivers
v0x557cdd6be4f0_0 .net *"_s9", 1 0, L_0x557cddcc4610;  1 drivers
L_0x7f5061440960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd6be050_0 .net "add", 0 0, L_0x7f5061440960;  1 drivers
v0x557cdd6be0f0_0 .net "big_z0_z2", 3 0, L_0x557cddccbd80;  1 drivers
v0x557cdd6bd500_0 .net "big_z1", 3 0, L_0x557cddccc160;  1 drivers
v0x557cdd6bc600_0 .net "cout_z1", 0 0, L_0x557cddcc9dc0;  1 drivers
v0x557cdd6bc6a0_0 .net "cout_z1_1", 0 0, L_0x557cddcc6740;  1 drivers
v0x557cdd6bbc80_0 .net "dummy_cout", 0 0, L_0x557cddcce6b0;  1 drivers
v0x557cdd6bbd20_0 .net "signX", 0 0, L_0x557cddcc4e30;  1 drivers
v0x557cdd6bb7e0_0 .net "signY", 0 0, L_0x557cddcc4f60;  1 drivers
v0x557cdd6bb880_0 .net "sign_z3", 0 0, L_0x557cddcc8820;  1 drivers
L_0x7f5061440918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd6bac90_0 .net "sub", 0 0, L_0x7f5061440918;  1 drivers
v0x557cdd6bad30_0 .net "z0", 1 0, L_0x557cddcc47d0;  1 drivers
v0x557cdd6b9d90_0 .net "z1", 1 0, L_0x557cddccbb40;  1 drivers
v0x557cdd6b9e30_0 .net "z1_1", 1 0, L_0x557cddcc8470;  1 drivers
v0x557cdd6b9410_0 .net "z2", 1 0, L_0x557cddcc4a20;  1 drivers
v0x557cdd6b94b0_0 .net "z3", 1 0, L_0x557cddcc5400;  1 drivers
v0x557cdd6b8f70_0 .net "z3_1", 0 0, L_0x557cddcc5070;  1 drivers
v0x557cdd6b9010_0 .net "z3_2", 0 0, L_0x557cddcc5200;  1 drivers
L_0x557cddcc4240 .part L_0x557cddcc43d0, 1, 1;
L_0x557cddcc42e0 .part L_0x557cddcc43d0, 0, 1;
L_0x557cddcc44d0 .part L_0x557cddcc4610, 1, 1;
L_0x557cddcc4570 .part L_0x557cddcc4610, 0, 1;
L_0x557cddcc47d0 .concat8 [ 1 1 0 0], L_0x557cddcc4710, L_0x7f5061440888;
L_0x557cddcc4a20 .concat8 [ 1 1 0 0], L_0x557cddcc4910, L_0x7f50614408d0;
L_0x557cddcc5400 .concat8 [ 1 1 0 0], L_0x557cddcc5390, L_0x7f50614409a8;
L_0x557cddccbd80 .concat8 [ 2 2 0 0], L_0x557cddccbcf0, L_0x557cddccbf10;
L_0x557cddccc160 .concat8 [ 1 2 1 0], L_0x7f5061440b10, L_0x557cddccc0f0, L_0x7f5061440b58;
S_0x557cdcf56090 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdcf58900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8706d0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448be0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddcc54a0 .functor XOR 2, L_0x7f5061448be0, L_0x557cddcc4a20, C4<00>, C4<00>;
L_0x557cddcc6830 .functor NOT 1, L_0x557cddcc6740, C4<0>, C4<0>, C4<0>;
L_0x557cddcc6950 .functor AND 1, L_0x7f5061440960, L_0x557cddcc6830, C4<1>, C4<1>;
L_0x557cddcc6ab0 .functor NOT 2, L_0x557cddcc69c0, C4<00>, C4<00>, C4<00>;
L_0x557cddcc6b90 .functor AND 2, L_0x557cddcc6590, L_0x557cddcc6ab0, C4<11>, C4<11>;
L_0x557cddcc6c50 .functor NOT 2, L_0x557cddcc6590, C4<00>, C4<00>, C4<00>;
L_0x557cddcc8400 .functor AND 2, L_0x557cddcc7f70, L_0x557cddcc82b0, C4<11>, C4<11>;
L_0x557cddcc8470 .functor OR 2, L_0x557cddcc6b90, L_0x557cddcc8400, C4<00>, C4<00>;
v0x557cdd67d0d0_0 .net *"_s0", 1 0, L_0x7f5061448be0;  1 drivers
v0x557cdd67c4f0_0 .net *"_s10", 1 0, L_0x557cddcc6ab0;  1 drivers
L_0x7f50614409f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd67c140_0 .net/2s *"_s18", 0 0, L_0x7f50614409f0;  1 drivers
L_0x7f5061440a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd67b5c0_0 .net/2s *"_s23", 0 0, L_0x7f5061440a38;  1 drivers
v0x557cdd67ace0_0 .net *"_s27", 1 0, L_0x557cddcc82b0;  1 drivers
v0x557cdd682fd0_0 .net *"_s4", 0 0, L_0x557cddcc6830;  1 drivers
v0x557cdd682650_0 .net *"_s8", 1 0, L_0x557cddcc69c0;  1 drivers
v0x557cdd6821b0_0 .net "a", 1 0, L_0x557cddcc47d0;  alias, 1 drivers
v0x557cdd682270_0 .net "a_or_s", 0 0, L_0x7f5061440960;  alias, 1 drivers
v0x557cdd678ef0_0 .net "add_1", 1 0, L_0x557cddcc6d10;  1 drivers
v0x557cdd678f90_0 .net "b", 1 0, L_0x557cddcc4a20;  alias, 1 drivers
v0x557cdd6786c0_0 .net "cout", 0 0, L_0x557cddcc6740;  alias, 1 drivers
v0x557cdd672250_0 .net "diff_is_negative", 0 0, L_0x557cddcc6950;  1 drivers
v0x557cdd6722f0_0 .net "dummy_cout", 0 0, L_0x557cddcc80d0;  1 drivers
v0x557cdd674ee0_0 .net "input_b", 1 0, L_0x557cddcc54a0;  1 drivers
v0x557cdd674b30_0 .net "inverted_out", 1 0, L_0x557cddcc6c50;  1 drivers
v0x557cdd673fb0_0 .net "n_out", 1 0, L_0x557cddcc8400;  1 drivers
v0x557cdd674050_0 .net "negated_out", 1 0, L_0x557cddcc7f70;  1 drivers
v0x557cdd673630_0 .net "out", 1 0, L_0x557cddcc8470;  alias, 1 drivers
v0x557cdd6736f0_0 .net "p_out", 1 0, L_0x557cddcc6b90;  1 drivers
v0x557cdd6768e0_0 .net "t_out", 1 0, L_0x557cddcc6590;  1 drivers
L_0x557cddcc69c0 .concat [ 1 1 0 0], L_0x557cddcc6950, L_0x557cddcc6950;
L_0x557cddcc6d10 .concat8 [ 1 1 0 0], L_0x7f5061440a38, L_0x7f50614409f0;
L_0x557cddcc8210 .part L_0x557cddcc6d10, 1, 1;
L_0x557cddcc82b0 .concat [ 1 1 0 0], L_0x557cddcc6950, L_0x557cddcc6950;
S_0x557cdce63d30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcf56090;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd86b5f0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd7b3f50_0 .net "S", 1 0, L_0x557cddcc6590;  alias, 1 drivers
v0x557cdd7b4010_0 .net "a", 1 0, L_0x557cddcc47d0;  alias, 1 drivers
v0x557cdd7b35d0_0 .net "b", 1 0, L_0x557cddcc54a0;  alias, 1 drivers
v0x557cdd7b3130_0 .net "carin", 1 0, L_0x557cddcc6630;  1 drivers
v0x557cdd7a9720_0 .net "cin", 0 0, L_0x7f5061440960;  alias, 1 drivers
v0x557cdd7a9100_0 .net "cout", 0 0, L_0x557cddcc6740;  alias, 1 drivers
L_0x557cddcc5a40 .part L_0x557cddcc47d0, 1, 1;
L_0x557cddcc5c20 .part L_0x557cddcc54a0, 1, 1;
L_0x557cddcc5d50 .part L_0x557cddcc6630, 0, 1;
L_0x557cddcc62a0 .part L_0x557cddcc47d0, 0, 1;
L_0x557cddcc63d0 .part L_0x557cddcc54a0, 0, 1;
L_0x557cddcc6590 .concat8 [ 1 1 0 0], L_0x557cddcc5fa0, L_0x557cddcc5730;
L_0x557cddcc6630 .concat8 [ 1 1 0 0], L_0x557cddcc6210, L_0x557cddcc59b0;
L_0x557cddcc6740 .part L_0x557cddcc6630, 1, 1;
S_0x557cdce614c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdce63d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc6210 .functor OR 1, L_0x557cddcc5f10, L_0x557cddcc6130, C4<0>, C4<0>;
v0x557cdd7bf580_0 .net "S", 0 0, L_0x557cddcc5fa0;  1 drivers
v0x557cdd7b64e0_0 .net "a", 0 0, L_0x557cddcc62a0;  1 drivers
v0x557cdd7b5cc0_0 .net "b", 0 0, L_0x557cddcc63d0;  1 drivers
v0x557cdd7aa920_0 .net "c_1", 0 0, L_0x557cddcc5f10;  1 drivers
v0x557cdd7b58b0_0 .net "c_2", 0 0, L_0x557cddcc6130;  1 drivers
v0x557cdd7b5950_0 .net "cin", 0 0, L_0x7f5061440960;  alias, 1 drivers
v0x557cdd7b5320_0 .net "cout", 0 0, L_0x557cddcc6210;  1 drivers
v0x557cdd7b53c0_0 .net "h_1_out", 0 0, L_0x557cddcc5e80;  1 drivers
S_0x557cdce1a510 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce614c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc5e80 .functor XOR 1, L_0x557cddcc62a0, L_0x557cddcc63d0, C4<0>, C4<0>;
L_0x557cddcc5f10 .functor AND 1, L_0x557cddcc62a0, L_0x557cddcc63d0, C4<1>, C4<1>;
v0x557cdd7b9510_0 .net "S", 0 0, L_0x557cddcc5e80;  alias, 1 drivers
v0x557cdd7b8990_0 .net "a", 0 0, L_0x557cddcc62a0;  alias, 1 drivers
v0x557cdd7b8a50_0 .net "b", 0 0, L_0x557cddcc63d0;  alias, 1 drivers
v0x557cdd7b8010_0 .net "cout", 0 0, L_0x557cddcc5f10;  alias, 1 drivers
S_0x557cdce17ca0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce614c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc5fa0 .functor XOR 1, L_0x557cddcc5e80, L_0x7f5061440960, C4<0>, C4<0>;
L_0x557cddcc6130 .functor AND 1, L_0x557cddcc5e80, L_0x7f5061440960, C4<1>, C4<1>;
v0x557cdd7b7b70_0 .net "S", 0 0, L_0x557cddcc5fa0;  alias, 1 drivers
v0x557cdd7b7c30_0 .net "a", 0 0, L_0x557cddcc5e80;  alias, 1 drivers
v0x557cdd7c03a0_0 .net "b", 0 0, L_0x7f5061440960;  alias, 1 drivers
v0x557cdd7bfa20_0 .net "cout", 0 0, L_0x557cddcc6130;  alias, 1 drivers
S_0x557cdcded5f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdce63d30;
 .timescale 0 0;
P_0x557cdd8667d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcdead80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcded5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc59b0 .functor OR 1, L_0x557cddcc5670, L_0x557cddcc58d0, C4<0>, C4<0>;
v0x557cdd7ae4f0_0 .net "S", 0 0, L_0x557cddcc5730;  1 drivers
v0x557cdd7ae5b0_0 .net "a", 0 0, L_0x557cddcc5a40;  1 drivers
v0x557cdd7ae050_0 .net "b", 0 0, L_0x557cddcc5c20;  1 drivers
v0x557cdd7ad470_0 .net "c_1", 0 0, L_0x557cddcc5670;  1 drivers
v0x557cdd7ad0c0_0 .net "c_2", 0 0, L_0x557cddcc58d0;  1 drivers
v0x557cdd7ac540_0 .net "cin", 0 0, L_0x557cddcc5d50;  1 drivers
v0x557cdd7abbc0_0 .net "cout", 0 0, L_0x557cddcc59b0;  1 drivers
v0x557cdd7abc60_0 .net "h_1_out", 0 0, L_0x557cddcc5560;  1 drivers
S_0x557cdcea9d90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcdead80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc5560 .functor XOR 1, L_0x557cddcc5a40, L_0x557cddcc5c20, C4<0>, C4<0>;
L_0x557cddcc5670 .functor AND 1, L_0x557cddcc5a40, L_0x557cddcc5c20, C4<1>, C4<1>;
v0x557cdd7b25e0_0 .net "S", 0 0, L_0x557cddcc5560;  alias, 1 drivers
v0x557cdd7b26a0_0 .net "a", 0 0, L_0x557cddcc5a40;  alias, 1 drivers
v0x557cdd7b16e0_0 .net "b", 0 0, L_0x557cddcc5c20;  alias, 1 drivers
v0x557cdd7b0d60_0 .net "cout", 0 0, L_0x557cddcc5670;  alias, 1 drivers
S_0x557cdcea7520 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcdead80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc5730 .functor XOR 1, L_0x557cddcc5560, L_0x557cddcc5d50, C4<0>, C4<0>;
L_0x557cddcc58d0 .functor AND 1, L_0x557cddcc5560, L_0x557cddcc5d50, C4<1>, C4<1>;
v0x557cdd7b08c0_0 .net "S", 0 0, L_0x557cddcc5730;  alias, 1 drivers
v0x557cdd7b0960_0 .net "a", 0 0, L_0x557cddcc5560;  alias, 1 drivers
v0x557cdd7afd70_0 .net "b", 0 0, L_0x557cddcc5d50;  alias, 1 drivers
v0x557cdd7aee70_0 .net "cout", 0 0, L_0x557cddcc58d0;  alias, 1 drivers
S_0x557cdcea4cb0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcf56090;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdc11a1e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd67fde0_0 .net "S", 1 0, L_0x557cddcc7f70;  alias, 1 drivers
v0x557cdd67fea0_0 .net "a", 1 0, L_0x557cddcc6c50;  alias, 1 drivers
v0x557cdd67f940_0 .net "b", 1 0, L_0x557cddcc6d10;  alias, 1 drivers
v0x557cdd67edf0_0 .net "carin", 1 0, L_0x557cddcc8010;  1 drivers
v0x557cdd67def0_0 .net "cin", 0 0, L_0x557cddcc8210;  1 drivers
v0x557cdd67d570_0 .net "cout", 0 0, L_0x557cddcc80d0;  alias, 1 drivers
L_0x557cddcc7390 .part L_0x557cddcc6c50, 1, 1;
L_0x557cddcc74e0 .part L_0x557cddcc6d10, 1, 1;
L_0x557cddcc7610 .part L_0x557cddcc8010, 0, 1;
L_0x557cddcc7bf0 .part L_0x557cddcc6c50, 0, 1;
L_0x557cddcc7db0 .part L_0x557cddcc6d10, 0, 1;
L_0x557cddcc7f70 .concat8 [ 1 1 0 0], L_0x557cddcc7860, L_0x557cddcc7040;
L_0x557cddcc8010 .concat8 [ 1 1 0 0], L_0x557cddcc7b60, L_0x557cddcc7300;
L_0x557cddcc80d0 .part L_0x557cddcc8010, 1, 1;
S_0x557cdcea2440 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcea4cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc7b60 .functor OR 1, L_0x557cddcc77d0, L_0x557cddcc79f0, C4<0>, C4<0>;
v0x557cdd7a2240_0 .net "S", 0 0, L_0x557cddcc7860;  1 drivers
v0x557cdd7a1da0_0 .net "a", 0 0, L_0x557cddcc7bf0;  1 drivers
v0x557cdd7a11c0_0 .net "b", 0 0, L_0x557cddcc7db0;  1 drivers
v0x557cdd7a0e10_0 .net "c_1", 0 0, L_0x557cddcc77d0;  1 drivers
v0x557cdd7a0330_0 .net "c_2", 0 0, L_0x557cddcc79f0;  1 drivers
v0x557cdd7a03d0_0 .net "cin", 0 0, L_0x557cddcc8210;  alias, 1 drivers
v0x557cdd79faf0_0 .net "cout", 0 0, L_0x557cddcc7b60;  1 drivers
v0x557cdd79fb90_0 .net "h_1_out", 0 0, L_0x557cddcc7740;  1 drivers
S_0x557cdce9fbd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcea2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc7740 .functor XOR 1, L_0x557cddcc7bf0, L_0x557cddcc7db0, C4<0>, C4<0>;
L_0x557cddcc77d0 .functor AND 1, L_0x557cddcc7bf0, L_0x557cddcc7db0, C4<1>, C4<1>;
v0x557cdd7a6330_0 .net "S", 0 0, L_0x557cddcc7740;  alias, 1 drivers
v0x557cdd7a5430_0 .net "a", 0 0, L_0x557cddcc7bf0;  alias, 1 drivers
v0x557cdd7a54f0_0 .net "b", 0 0, L_0x557cddcc7db0;  alias, 1 drivers
v0x557cdd7a4ab0_0 .net "cout", 0 0, L_0x557cddcc77d0;  alias, 1 drivers
S_0x557cdce9d360 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcea2440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc7860 .functor XOR 1, L_0x557cddcc7740, L_0x557cddcc8210, C4<0>, C4<0>;
L_0x557cddcc79f0 .functor AND 1, L_0x557cddcc7740, L_0x557cddcc8210, C4<1>, C4<1>;
v0x557cdd7a4610_0 .net "S", 0 0, L_0x557cddcc7860;  alias, 1 drivers
v0x557cdd7a46d0_0 .net "a", 0 0, L_0x557cddcc7740;  alias, 1 drivers
v0x557cdd7a3ac0_0 .net "b", 0 0, L_0x557cddcc8210;  alias, 1 drivers
v0x557cdd7a2bc0_0 .net "cout", 0 0, L_0x557cddcc79f0;  alias, 1 drivers
S_0x557cdce93750 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcea4cb0;
 .timescale 0 0;
P_0x557cdd86b3a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdce90ee0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce93750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc7300 .functor OR 1, L_0x557cddcc6f60, L_0x557cddcc7220, C4<0>, C4<0>;
v0x557cdd65b2e0_0 .net "S", 0 0, L_0x557cddcc7040;  1 drivers
v0x557cdd65b3a0_0 .net "a", 0 0, L_0x557cddcc7390;  1 drivers
v0x557cdd65aea0_0 .net "b", 0 0, L_0x557cddcc74e0;  1 drivers
v0x557cdd684c90_0 .net "c_1", 0 0, L_0x557cddcc6f60;  1 drivers
v0x557cdd684670_0 .net "c_2", 0 0, L_0x557cddcc7220;  1 drivers
v0x557cdd681660_0 .net "cin", 0 0, L_0x557cddcc7610;  1 drivers
v0x557cdd680760_0 .net "cout", 0 0, L_0x557cddcc7300;  1 drivers
v0x557cdd680800_0 .net "h_1_out", 0 0, L_0x557cddcc6e50;  1 drivers
S_0x557cdce87380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce90ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc6e50 .functor XOR 1, L_0x557cddcc7390, L_0x557cddcc74e0, C4<0>, C4<0>;
L_0x557cddcc6f60 .functor AND 1, L_0x557cddcc7390, L_0x557cddcc74e0, C4<1>, C4<1>;
v0x557cdd79f6f0_0 .net "S", 0 0, L_0x557cddcc6e50;  alias, 1 drivers
v0x557cdd79f7b0_0 .net "a", 0 0, L_0x557cddcc7390;  alias, 1 drivers
v0x557cdd7a7ca0_0 .net "b", 0 0, L_0x557cddcc74e0;  alias, 1 drivers
v0x557cdd7a7320_0 .net "cout", 0 0, L_0x557cddcc6f60;  alias, 1 drivers
S_0x557cdce84b10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce90ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc7040 .functor XOR 1, L_0x557cddcc6e50, L_0x557cddcc7610, C4<0>, C4<0>;
L_0x557cddcc7220 .functor AND 1, L_0x557cddcc6e50, L_0x557cddcc7610, C4<1>, C4<1>;
v0x557cdd7a6e80_0 .net "S", 0 0, L_0x557cddcc7040;  alias, 1 drivers
v0x557cdd7a6f20_0 .net "a", 0 0, L_0x557cddcc6e50;  alias, 1 drivers
v0x557cdd684f50_0 .net "b", 0 0, L_0x557cddcc7610;  alias, 1 drivers
v0x557cdd65b6a0_0 .net "cout", 0 0, L_0x557cddcc7220;  alias, 1 drivers
S_0x557cdce7af30 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdcf58900;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd88cef0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddcc86d0 .functor XOR 2, L_0x557cddcc89b0, L_0x557cddcc5400, C4<00>, C4<00>;
L_0x557cddcc9eb0 .functor NOT 1, L_0x557cddcc9dc0, C4<0>, C4<0>, C4<0>;
L_0x557cddcc9fd0 .functor AND 1, L_0x557cddcc8820, L_0x557cddcc9eb0, C4<1>, C4<1>;
L_0x557cddcca130 .functor NOT 2, L_0x557cddcca040, C4<00>, C4<00>, C4<00>;
L_0x557cddcca1f0 .functor AND 2, L_0x557cddcc9c10, L_0x557cddcca130, C4<11>, C4<11>;
L_0x557cddcca2b0 .functor NOT 2, L_0x557cddcc9c10, C4<00>, C4<00>, C4<00>;
L_0x557cddccbad0 .functor AND 2, L_0x557cddccb660, L_0x557cddccb9a0, C4<11>, C4<11>;
L_0x557cddccbb40 .functor OR 2, L_0x557cddcca1f0, L_0x557cddccbad0, C4<00>, C4<00>;
v0x557cdd622820_0 .net *"_s0", 1 0, L_0x557cddcc89b0;  1 drivers
v0x557cdd622380_0 .net *"_s10", 1 0, L_0x557cddcca130;  1 drivers
L_0x7f5061440a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd625ad0_0 .net/2s *"_s18", 0 0, L_0x7f5061440a80;  1 drivers
L_0x7f5061440ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd625150_0 .net/2s *"_s23", 0 0, L_0x7f5061440ac8;  1 drivers
v0x557cdd620ab0_0 .net *"_s27", 1 0, L_0x557cddccb9a0;  1 drivers
v0x557cdd620280_0 .net *"_s4", 0 0, L_0x557cddcc9eb0;  1 drivers
v0x557cdd619e10_0 .net *"_s8", 1 0, L_0x557cddcca040;  1 drivers
v0x557cdd61caa0_0 .net "a", 1 0, L_0x557cddcc8470;  alias, 1 drivers
v0x557cdd61c6f0_0 .net "a_or_s", 0 0, L_0x557cddcc8820;  alias, 1 drivers
v0x557cdd61c790_0 .net "add_1", 1 0, L_0x557cddcca400;  1 drivers
v0x557cdd61bb70_0 .net "b", 1 0, L_0x557cddcc5400;  alias, 1 drivers
v0x557cdd61bc30_0 .net "cout", 0 0, L_0x557cddcc9dc0;  alias, 1 drivers
v0x557cdd61b1f0_0 .net "diff_is_negative", 0 0, L_0x557cddcc9fd0;  1 drivers
v0x557cdd61b290_0 .net "dummy_cout", 0 0, L_0x557cddccb7c0;  1 drivers
v0x557cdd61e4a0_0 .net "input_b", 1 0, L_0x557cddcc86d0;  1 drivers
v0x557cdd61db20_0 .net "inverted_out", 1 0, L_0x557cddcca2b0;  1 drivers
v0x557cdd615390_0 .net "n_out", 1 0, L_0x557cddccbad0;  1 drivers
v0x557cdd615430_0 .net "negated_out", 1 0, L_0x557cddccb660;  1 drivers
v0x557cdd614460_0 .net "out", 1 0, L_0x557cddccbb40;  alias, 1 drivers
v0x557cdd614520_0 .net "p_out", 1 0, L_0x557cddcca1f0;  1 drivers
v0x557cdd613ae0_0 .net "t_out", 1 0, L_0x557cddcc9c10;  1 drivers
L_0x557cddcc89b0 .concat [ 1 1 0 0], L_0x557cddcc8820, L_0x557cddcc8820;
L_0x557cddcca040 .concat [ 1 1 0 0], L_0x557cddcc9fd0, L_0x557cddcc9fd0;
L_0x557cddcca400 .concat8 [ 1 1 0 0], L_0x7f5061440ac8, L_0x7f5061440a80;
L_0x557cddccb900 .part L_0x557cddcca400, 1, 1;
L_0x557cddccb9a0 .concat [ 1 1 0 0], L_0x557cddcc9fd0, L_0x557cddcc9fd0;
S_0x557cdce786c0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdce7af30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8b50d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd63b730_0 .net "S", 1 0, L_0x557cddcc9c10;  alias, 1 drivers
v0x557cdd63b7f0_0 .net "a", 1 0, L_0x557cddcc8470;  alias, 1 drivers
v0x557cdd611f10_0 .net "b", 1 0, L_0x557cddcc86d0;  alias, 1 drivers
v0x557cdd611b50_0 .net "carin", 1 0, L_0x557cddcc9cb0;  1 drivers
v0x557cdd611c10_0 .net "cin", 0 0, L_0x557cddcc8820;  alias, 1 drivers
v0x557cdd611710_0 .net "cout", 0 0, L_0x557cddcc9dc0;  alias, 1 drivers
L_0x557cddcc90d0 .part L_0x557cddcc8470, 1, 1;
L_0x557cddcc9220 .part L_0x557cddcc86d0, 1, 1;
L_0x557cddcc9350 .part L_0x557cddcc9cb0, 0, 1;
L_0x557cddcc99b0 .part L_0x557cddcc8470, 0, 1;
L_0x557cddcc9a50 .part L_0x557cddcc86d0, 0, 1;
L_0x557cddcc9c10 .concat8 [ 1 1 0 0], L_0x557cddcc95a0, L_0x557cddcc8d80;
L_0x557cddcc9cb0 .concat8 [ 1 1 0 0], L_0x557cddcc9920, L_0x557cddcc9040;
L_0x557cddcc9dc0 .part L_0x557cddcc9cb0, 1, 1;
S_0x557cdce6ec80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdce786c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc9920 .functor OR 1, L_0x557cddcc9510, L_0x557cddcc9840, C4<0>, C4<0>;
v0x557cdd66f2f0_0 .net "S", 0 0, L_0x557cddcc95a0;  1 drivers
v0x557cdd66e970_0 .net "a", 0 0, L_0x557cddcc99b0;  1 drivers
v0x557cdd66a2d0_0 .net "b", 0 0, L_0x557cddcc9a50;  1 drivers
v0x557cdd669aa0_0 .net "c_1", 0 0, L_0x557cddcc9510;  1 drivers
v0x557cdd663630_0 .net "c_2", 0 0, L_0x557cddcc9840;  1 drivers
v0x557cdd6636d0_0 .net "cin", 0 0, L_0x557cddcc8820;  alias, 1 drivers
v0x557cdd6662c0_0 .net "cout", 0 0, L_0x557cddcc9920;  1 drivers
v0x557cdd666360_0 .net "h_1_out", 0 0, L_0x557cddcc9480;  1 drivers
S_0x557cdce6c410 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce6ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc9480 .functor XOR 1, L_0x557cddcc99b0, L_0x557cddcc9a50, C4<0>, C4<0>;
L_0x557cddcc9510 .functor AND 1, L_0x557cddcc99b0, L_0x557cddcc9a50, C4<1>, C4<1>;
v0x557cdd675f60_0 .net "S", 0 0, L_0x557cddcc9480;  alias, 1 drivers
v0x557cdd66d8f0_0 .net "a", 0 0, L_0x557cddcc99b0;  alias, 1 drivers
v0x557cdd66d9b0_0 .net "b", 0 0, L_0x557cddcc9a50;  alias, 1 drivers
v0x557cdd66d540_0 .net "cout", 0 0, L_0x557cddcc9510;  alias, 1 drivers
S_0x557cdd12e4f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce6ec80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc95a0 .functor XOR 1, L_0x557cddcc9480, L_0x557cddcc8820, C4<0>, C4<0>;
L_0x557cddcc9840 .functor AND 1, L_0x557cddcc9480, L_0x557cddcc8820, C4<1>, C4<1>;
v0x557cdd66c9c0_0 .net "S", 0 0, L_0x557cddcc95a0;  alias, 1 drivers
v0x557cdd66ca80_0 .net "a", 0 0, L_0x557cddcc9480;  alias, 1 drivers
v0x557cdd66c040_0 .net "b", 0 0, L_0x557cddcc8820;  alias, 1 drivers
v0x557cdd66bba0_0 .net "cout", 0 0, L_0x557cddcc9840;  alias, 1 drivers
S_0x557cdd12bc80 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdce786c0;
 .timescale 0 0;
P_0x557cdd89e4e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd129410 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd12bc80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcc9040 .functor OR 1, L_0x557cddcc8ca0, L_0x557cddcc8f60, C4<0>, C4<0>;
v0x557cdd65e800_0 .net "S", 0 0, L_0x557cddcc8d80;  1 drivers
v0x557cdd65e8c0_0 .net "a", 0 0, L_0x557cddcc90d0;  1 drivers
v0x557cdd65dc80_0 .net "b", 0 0, L_0x557cddcc9220;  1 drivers
v0x557cdd65d300_0 .net "c_1", 0 0, L_0x557cddcc8ca0;  1 drivers
v0x557cdd65ce60_0 .net "c_2", 0 0, L_0x557cddcc8f60;  1 drivers
v0x557cdd6605b0_0 .net "cin", 0 0, L_0x557cddcc9350;  1 drivers
v0x557cdd65fc30_0 .net "cout", 0 0, L_0x557cddcc9040;  1 drivers
v0x557cdd65fcd0_0 .net "h_1_out", 0 0, L_0x557cddcc8b50;  1 drivers
S_0x557cdd126ba0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd129410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc8b50 .functor XOR 1, L_0x557cddcc90d0, L_0x557cddcc9220, C4<0>, C4<0>;
L_0x557cddcc8ca0 .functor AND 1, L_0x557cddcc90d0, L_0x557cddcc9220, C4<1>, C4<1>;
v0x557cdd665f10_0 .net "S", 0 0, L_0x557cddcc8b50;  alias, 1 drivers
v0x557cdd665fd0_0 .net "a", 0 0, L_0x557cddcc90d0;  alias, 1 drivers
v0x557cdd665390_0 .net "b", 0 0, L_0x557cddcc9220;  alias, 1 drivers
v0x557cdd664a10_0 .net "cout", 0 0, L_0x557cddcc8ca0;  alias, 1 drivers
S_0x557cdd124330 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd129410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcc8d80 .functor XOR 1, L_0x557cddcc8b50, L_0x557cddcc9350, C4<0>, C4<0>;
L_0x557cddcc8f60 .functor AND 1, L_0x557cddcc8b50, L_0x557cddcc9350, C4<1>, C4<1>;
v0x557cdd667cc0_0 .net "S", 0 0, L_0x557cddcc8d80;  alias, 1 drivers
v0x557cdd667d60_0 .net "a", 0 0, L_0x557cddcc8b50;  alias, 1 drivers
v0x557cdd667340_0 .net "b", 0 0, L_0x557cddcc9350;  alias, 1 drivers
v0x557cdd65ebb0_0 .net "cout", 0 0, L_0x557cddcc8f60;  alias, 1 drivers
S_0x557cdd121ac0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdce7af30;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8bbca0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd62d0c0_0 .net "S", 1 0, L_0x557cddccb660;  alias, 1 drivers
v0x557cdd62d180_0 .net "a", 1 0, L_0x557cddcca2b0;  alias, 1 drivers
v0x557cdd62c740_0 .net "b", 1 0, L_0x557cddcca400;  alias, 1 drivers
v0x557cdd6240d0_0 .net "carin", 1 0, L_0x557cddccb700;  1 drivers
v0x557cdd623d20_0 .net "cin", 0 0, L_0x557cddccb900;  1 drivers
v0x557cdd6231a0_0 .net "cout", 0 0, L_0x557cddccb7c0;  alias, 1 drivers
L_0x557cddccaa80 .part L_0x557cddcca2b0, 1, 1;
L_0x557cddccabd0 .part L_0x557cddcca400, 1, 1;
L_0x557cddccad00 .part L_0x557cddccb700, 0, 1;
L_0x557cddccb2e0 .part L_0x557cddcca2b0, 0, 1;
L_0x557cddccb4a0 .part L_0x557cddcca400, 0, 1;
L_0x557cddccb660 .concat8 [ 1 1 0 0], L_0x557cddccaf50, L_0x557cddcca730;
L_0x557cddccb700 .concat8 [ 1 1 0 0], L_0x557cddccb250, L_0x557cddcca9f0;
L_0x557cddccb7c0 .part L_0x557cddccb700, 1, 1;
S_0x557cdd11f250 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd121ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddccb250 .functor OR 1, L_0x557cddccaec0, L_0x557cddccb0e0, C4<0>, C4<0>;
v0x557cdd6355d0_0 .net "S", 0 0, L_0x557cddccaf50;  1 drivers
v0x557cdd6346d0_0 .net "a", 0 0, L_0x557cddccb2e0;  1 drivers
v0x557cdd633d50_0 .net "b", 0 0, L_0x557cddccb4a0;  1 drivers
v0x557cdd6338b0_0 .net "c_1", 0 0, L_0x557cddccaec0;  1 drivers
v0x557cdd632cd0_0 .net "c_2", 0 0, L_0x557cddccb0e0;  1 drivers
v0x557cdd632d70_0 .net "cin", 0 0, L_0x557cddccb900;  alias, 1 drivers
v0x557cdd632920_0 .net "cout", 0 0, L_0x557cddccb250;  1 drivers
v0x557cdd6329c0_0 .net "h_1_out", 0 0, L_0x557cddccae30;  1 drivers
S_0x557cdd11c9e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd11f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccae30 .functor XOR 1, L_0x557cddccb2e0, L_0x557cddccb4a0, C4<0>, C4<0>;
L_0x557cddccaec0 .functor AND 1, L_0x557cddccb2e0, L_0x557cddccb4a0, C4<1>, C4<1>;
v0x557cdd63b470_0 .net "S", 0 0, L_0x557cddccae30;  alias, 1 drivers
v0x557cdd63ae50_0 .net "a", 0 0, L_0x557cddccb2e0;  alias, 1 drivers
v0x557cdd63af10_0 .net "b", 0 0, L_0x557cddccb4a0;  alias, 1 drivers
v0x557cdd637e40_0 .net "cout", 0 0, L_0x557cddccaec0;  alias, 1 drivers
S_0x557cdd11a170 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd11f250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccaf50 .functor XOR 1, L_0x557cddccae30, L_0x557cddccb900, C4<0>, C4<0>;
L_0x557cddccb0e0 .functor AND 1, L_0x557cddccae30, L_0x557cddccb900, C4<1>, C4<1>;
v0x557cdd636f40_0 .net "S", 0 0, L_0x557cddccaf50;  alias, 1 drivers
v0x557cdd637000_0 .net "a", 0 0, L_0x557cddccae30;  alias, 1 drivers
v0x557cdd6365c0_0 .net "b", 0 0, L_0x557cddccb900;  alias, 1 drivers
v0x557cdd636120_0 .net "cout", 0 0, L_0x557cddccb0e0;  alias, 1 drivers
S_0x557cdd117900 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd121ac0;
 .timescale 0 0;
P_0x557cdd8d0020 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd115090 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd117900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcca9f0 .functor OR 1, L_0x557cddcca650, L_0x557cddcca910, C4<0>, C4<0>;
v0x557cdd62eea0_0 .net "S", 0 0, L_0x557cddcca730;  1 drivers
v0x557cdd62ef60_0 .net "a", 0 0, L_0x557cddccaa80;  1 drivers
v0x557cdd628a30_0 .net "b", 0 0, L_0x557cddccabd0;  1 drivers
v0x557cdd62b6c0_0 .net "c_1", 0 0, L_0x557cddcca650;  1 drivers
v0x557cdd62b310_0 .net "c_2", 0 0, L_0x557cddcca910;  1 drivers
v0x557cdd62a790_0 .net "cin", 0 0, L_0x557cddccad00;  1 drivers
v0x557cdd629e10_0 .net "cout", 0 0, L_0x557cddcca9f0;  1 drivers
v0x557cdd629eb0_0 .net "h_1_out", 0 0, L_0x557cddcca540;  1 drivers
S_0x557cdd112820 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd115090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcca540 .functor XOR 1, L_0x557cddccaa80, L_0x557cddccabd0, C4<0>, C4<0>;
L_0x557cddcca650 .functor AND 1, L_0x557cddccaa80, L_0x557cddccabd0, C4<1>, C4<1>;
v0x557cdd631da0_0 .net "S", 0 0, L_0x557cddcca540;  alias, 1 drivers
v0x557cdd631e60_0 .net "a", 0 0, L_0x557cddccaa80;  alias, 1 drivers
v0x557cdd6314c0_0 .net "b", 0 0, L_0x557cddccabd0;  alias, 1 drivers
v0x557cdd6397b0_0 .net "cout", 0 0, L_0x557cddcca650;  alias, 1 drivers
S_0x557cdd10ffb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd115090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcca730 .functor XOR 1, L_0x557cddcca540, L_0x557cddccad00, C4<0>, C4<0>;
L_0x557cddcca910 .functor AND 1, L_0x557cddcca540, L_0x557cddccad00, C4<1>, C4<1>;
v0x557cdd638e30_0 .net "S", 0 0, L_0x557cddcca730;  alias, 1 drivers
v0x557cdd638ed0_0 .net "a", 0 0, L_0x557cddcca540;  alias, 1 drivers
v0x557cdd638990_0 .net "b", 0 0, L_0x557cddccad00;  alias, 1 drivers
v0x557cdd62f6d0_0 .net "cout", 0 0, L_0x557cddcca910;  alias, 1 drivers
S_0x557cdd10d740 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdcf58900;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd61cbb0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd5f1580_0 .net "S", 3 0, L_0x557cddcce3e0;  alias, 1 drivers
v0x557cdd5f0c00_0 .net "a", 3 0, L_0x557cddccbd80;  alias, 1 drivers
v0x557cdd5f0ca0_0 .net "b", 3 0, L_0x557cddccc160;  alias, 1 drivers
v0x557cdd5e8470_0 .net "carin", 3 0, L_0x557cddcce580;  1 drivers
L_0x7f5061440ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd5e80c0_0 .net "cin", 0 0, L_0x7f5061440ba0;  1 drivers
v0x557cdd5e7540_0 .net "cout", 0 0, L_0x557cddcce6b0;  alias, 1 drivers
L_0x557cddccc830 .part L_0x557cddccbd80, 1, 1;
L_0x557cddccc980 .part L_0x557cddccc160, 1, 1;
L_0x557cddcccab0 .part L_0x557cddcce580, 0, 1;
L_0x557cddccd050 .part L_0x557cddccbd80, 2, 1;
L_0x557cddccd210 .part L_0x557cddccc160, 2, 1;
L_0x557cddccd3d0 .part L_0x557cddcce580, 1, 1;
L_0x557cddccd920 .part L_0x557cddccbd80, 3, 1;
L_0x557cddccda50 .part L_0x557cddccc160, 3, 1;
L_0x557cddccdbd0 .part L_0x557cddcce580, 2, 1;
L_0x557cddcce180 .part L_0x557cddccbd80, 0, 1;
L_0x557cddcce2b0 .part L_0x557cddccc160, 0, 1;
L_0x557cddcce3e0 .concat8 [ 1 1 1 1], L_0x557cddccde40, L_0x557cddccc4e0, L_0x557cddcccd00, L_0x557cddccd620;
L_0x557cddcce580 .concat8 [ 1 1 1 1], L_0x557cddcce0f0, L_0x557cddccc7a0, L_0x557cddcccfc0, L_0x557cddccd890;
L_0x557cddcce6b0 .part L_0x557cddcce580, 3, 1;
S_0x557cdcfc2590 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd10d740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcce0f0 .functor OR 1, L_0x557cddccddb0, L_0x557cddccdfd0, C4<0>, C4<0>;
v0x557cdd5e4760_0 .net "S", 0 0, L_0x557cddccde40;  1 drivers
v0x557cdd5e4820_0 .net "a", 0 0, L_0x557cddcce180;  1 drivers
v0x557cdd60e550_0 .net "b", 0 0, L_0x557cddcce2b0;  1 drivers
v0x557cdd60df30_0 .net "c_1", 0 0, L_0x557cddccddb0;  1 drivers
v0x557cdd60af20_0 .net "c_2", 0 0, L_0x557cddccdfd0;  1 drivers
v0x557cdd60afc0_0 .net "cin", 0 0, L_0x7f5061440ba0;  alias, 1 drivers
v0x557cdd60a020_0 .net "cout", 0 0, L_0x557cddcce0f0;  1 drivers
v0x557cdd60a0c0_0 .net "h_1_out", 0 0, L_0x557cddccdd00;  1 drivers
S_0x557cdcfbfd20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfc2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccdd00 .functor XOR 1, L_0x557cddcce180, L_0x557cddcce2b0, C4<0>, C4<0>;
L_0x557cddccddb0 .functor AND 1, L_0x557cddcce180, L_0x557cddcce2b0, C4<1>, C4<1>;
v0x557cdd613640_0 .net "S", 0 0, L_0x557cddccdd00;  alias, 1 drivers
v0x557cdd616d90_0 .net "a", 0 0, L_0x557cddcce180;  alias, 1 drivers
v0x557cdd616e50_0 .net "b", 0 0, L_0x557cddcce2b0;  alias, 1 drivers
v0x557cdd616410_0 .net "cout", 0 0, L_0x557cddccddb0;  alias, 1 drivers
S_0x557cdcfb61c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfc2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccde40 .functor XOR 1, L_0x557cddccdd00, L_0x7f5061440ba0, C4<0>, C4<0>;
L_0x557cddccdfd0 .functor AND 1, L_0x557cddccdd00, L_0x7f5061440ba0, C4<1>, C4<1>;
v0x557cdd60e810_0 .net "S", 0 0, L_0x557cddccde40;  alias, 1 drivers
v0x557cdd60e8d0_0 .net "a", 0 0, L_0x557cddccdd00;  alias, 1 drivers
v0x557cdd5e4f60_0 .net "b", 0 0, L_0x7f5061440ba0;  alias, 1 drivers
v0x557cdd5e4ba0_0 .net "cout", 0 0, L_0x557cddccdfd0;  alias, 1 drivers
S_0x557cdcfb3950 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd10d740;
 .timescale 0 0;
P_0x557cdd8e7450 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcfaa8b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfb3950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddccc7a0 .functor OR 1, L_0x557cddccc400, L_0x557cddccc6c0, C4<0>, C4<0>;
v0x557cdd605db0_0 .net "S", 0 0, L_0x557cddccc4e0;  1 drivers
v0x557cdd605e70_0 .net "a", 0 0, L_0x557cddccc830;  1 drivers
v0x557cdd605a00_0 .net "b", 0 0, L_0x557cddccc980;  1 drivers
v0x557cdd604e80_0 .net "c_1", 0 0, L_0x557cddccc400;  1 drivers
v0x557cdd6045a0_0 .net "c_2", 0 0, L_0x557cddccc6c0;  1 drivers
v0x557cdd60c890_0 .net "cin", 0 0, L_0x557cddcccab0;  1 drivers
v0x557cdd60bf10_0 .net "cout", 0 0, L_0x557cddccc7a0;  1 drivers
v0x557cdd60bfb0_0 .net "h_1_out", 0 0, L_0x557cddccc2f0;  1 drivers
S_0x557cdcfa8040 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfaa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccc2f0 .functor XOR 1, L_0x557cddccc830, L_0x557cddccc980, C4<0>, C4<0>;
L_0x557cddccc400 .functor AND 1, L_0x557cddccc830, L_0x557cddccc980, C4<1>, C4<1>;
v0x557cdd6096a0_0 .net "S", 0 0, L_0x557cddccc2f0;  alias, 1 drivers
v0x557cdd609760_0 .net "a", 0 0, L_0x557cddccc830;  alias, 1 drivers
v0x557cdd609200_0 .net "b", 0 0, L_0x557cddccc980;  alias, 1 drivers
v0x557cdd6086b0_0 .net "cout", 0 0, L_0x557cddccc400;  alias, 1 drivers
S_0x557cdcf9e3c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfaa8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccc4e0 .functor XOR 1, L_0x557cddccc2f0, L_0x557cddcccab0, C4<0>, C4<0>;
L_0x557cddccc6c0 .functor AND 1, L_0x557cddccc2f0, L_0x557cddcccab0, C4<1>, C4<1>;
v0x557cdd6077b0_0 .net "S", 0 0, L_0x557cddccc4e0;  alias, 1 drivers
v0x557cdd607850_0 .net "a", 0 0, L_0x557cddccc2f0;  alias, 1 drivers
v0x557cdd606e30_0 .net "b", 0 0, L_0x557cddcccab0;  alias, 1 drivers
v0x557cdd606990_0 .net "cout", 0 0, L_0x557cddccc6c0;  alias, 1 drivers
S_0x557cdcf9bb50 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd10d740;
 .timescale 0 0;
P_0x557cdd8fb7d0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd104120 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf9bb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcccfc0 .functor OR 1, L_0x557cddcccc70, L_0x557cddcccee0, C4<0>, C4<0>;
v0x557cdd5fd870_0 .net "S", 0 0, L_0x557cddcccd00;  1 drivers
v0x557cdd5fd930_0 .net "a", 0 0, L_0x557cddccd050;  1 drivers
v0x557cdd5fcef0_0 .net "b", 0 0, L_0x557cddccd210;  1 drivers
v0x557cdd6001a0_0 .net "c_1", 0 0, L_0x557cddcccc70;  1 drivers
v0x557cdd5ff820_0 .net "c_2", 0 0, L_0x557cddcccee0;  1 drivers
v0x557cdd5f71b0_0 .net "cin", 0 0, L_0x557cddccd3d0;  1 drivers
v0x557cdd5f6e00_0 .net "cout", 0 0, L_0x557cddcccfc0;  1 drivers
v0x557cdd5f6ea0_0 .net "h_1_out", 0 0, L_0x557cddcccbe0;  1 drivers
S_0x557cdd1018b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd104120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcccbe0 .functor XOR 1, L_0x557cddccd050, L_0x557cddccd210, C4<0>, C4<0>;
L_0x557cddcccc70 .functor AND 1, L_0x557cddccd050, L_0x557cddccd210, C4<1>, C4<1>;
v0x557cdd60ba70_0 .net "S", 0 0, L_0x557cddcccbe0;  alias, 1 drivers
v0x557cdd60bb30_0 .net "a", 0 0, L_0x557cddccd050;  alias, 1 drivers
v0x557cdd6027b0_0 .net "b", 0 0, L_0x557cddccd210;  alias, 1 drivers
v0x557cdd601f80_0 .net "cout", 0 0, L_0x557cddcccc70;  alias, 1 drivers
S_0x557cdd0ff040 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd104120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcccd00 .functor XOR 1, L_0x557cddcccbe0, L_0x557cddccd3d0, C4<0>, C4<0>;
L_0x557cddcccee0 .functor AND 1, L_0x557cddcccbe0, L_0x557cddccd3d0, C4<1>, C4<1>;
v0x557cdd5fbb10_0 .net "S", 0 0, L_0x557cddcccd00;  alias, 1 drivers
v0x557cdd5fbbb0_0 .net "a", 0 0, L_0x557cddcccbe0;  alias, 1 drivers
v0x557cdd5fe7a0_0 .net "b", 0 0, L_0x557cddccd3d0;  alias, 1 drivers
v0x557cdd5fe3f0_0 .net "cout", 0 0, L_0x557cddcccee0;  alias, 1 drivers
S_0x557cdd0fc7d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd10d740;
 .timescale 0 0;
P_0x557cdd4a12c0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd0f9f60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0fc7d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddccd890 .functor OR 1, L_0x557cddccd590, L_0x557cddccd7b0, C4<0>, C4<0>;
v0x557cdd5f3360_0 .net "S", 0 0, L_0x557cddccd620;  1 drivers
v0x557cdd5ecef0_0 .net "a", 0 0, L_0x557cddccd920;  1 drivers
v0x557cdd5efb80_0 .net "b", 0 0, L_0x557cddccda50;  1 drivers
v0x557cdd5ef7d0_0 .net "c_1", 0 0, L_0x557cddccd590;  1 drivers
v0x557cdd5eec50_0 .net "c_2", 0 0, L_0x557cddccd7b0;  1 drivers
v0x557cdd5eecf0_0 .net "cin", 0 0, L_0x557cddccdbd0;  1 drivers
v0x557cdd5ee2d0_0 .net "cout", 0 0, L_0x557cddccd890;  1 drivers
v0x557cdd5ee370_0 .net "h_1_out", 0 0, L_0x557cddccd500;  1 drivers
S_0x557cdd0f76f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0f9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccd500 .functor XOR 1, L_0x557cddccd920, L_0x557cddccda50, C4<0>, C4<0>;
L_0x557cddccd590 .functor AND 1, L_0x557cddccd920, L_0x557cddccda50, C4<1>, C4<1>;
v0x557cdd5f6280_0 .net "S", 0 0, L_0x557cddccd500;  alias, 1 drivers
v0x557cdd5f5900_0 .net "a", 0 0, L_0x557cddccd920;  alias, 1 drivers
v0x557cdd5f59c0_0 .net "b", 0 0, L_0x557cddccda50;  alias, 1 drivers
v0x557cdd5f5460_0 .net "cout", 0 0, L_0x557cddccd590;  alias, 1 drivers
S_0x557cdd0ee0d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0f9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddccd620 .functor XOR 1, L_0x557cddccd500, L_0x557cddccdbd0, C4<0>, C4<0>;
L_0x557cddccd7b0 .functor AND 1, L_0x557cddccd500, L_0x557cddccdbd0, C4<1>, C4<1>;
v0x557cdd5f8bb0_0 .net "S", 0 0, L_0x557cddccd620;  alias, 1 drivers
v0x557cdd5f8c70_0 .net "a", 0 0, L_0x557cddccd500;  alias, 1 drivers
v0x557cdd5f8230_0 .net "b", 0 0, L_0x557cddccdbd0;  alias, 1 drivers
v0x557cdd5f3b90_0 .net "cout", 0 0, L_0x557cddccd7b0;  alias, 1 drivers
S_0x557cdd0eb860 .scope module, "dut2" "karatsuba_4" 3 187, 3 132 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cddcdbbd0 .functor BUFZ 4, L_0x557cddca9350, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcdbe10 .functor BUFZ 4, L_0x557cddca9640, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd02260 .functor NOT 1, L_0x557cddcef710, C4<0>, C4<0>, C4<0>;
L_0x557cddd022d0 .functor NOT 1, L_0x557cddcf1ec0, C4<0>, C4<0>, C4<0>;
L_0x557cddd02340 .functor XOR 1, L_0x557cddd02260, L_0x557cddd022d0, C4<0>, C4<0>;
L_0x557cddd07b70 .functor BUFZ 4, L_0x557cddce5540, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd07d20 .functor BUFZ 4, L_0x557cddcee2c0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd07de0 .functor BUFZ 4, L_0x557cddd079c0, C4<0000>, C4<0000>, C4<0000>;
v0x557cdd2efa20_0 .net "X", 3 0, L_0x557cddca9350;  alias, 1 drivers
v0x557cdd2ef200_0 .net "Xe", 1 0, L_0x557cddcdbb30;  1 drivers
v0x557cdd2ef2c0_0 .net "Xn", 1 0, L_0x557cddcdba90;  1 drivers
v0x557cdd2e3e60_0 .net "Y", 3 0, L_0x557cddca9640;  alias, 1 drivers
v0x557cdd2eedf0_0 .net "Ye", 1 0, L_0x557cddcdbd70;  1 drivers
v0x557cdd2ee860_0 .net "Yn", 1 0, L_0x557cddcdbc40;  1 drivers
v0x557cdd2ee920_0 .net "Z", 7 0, L_0x557cddd0c3f0;  alias, 1 drivers
v0x557cdd2ebb20_0 .net *"_s14", 0 0, L_0x557cddd02260;  1 drivers
v0x557cdd2ebbe0_0 .net *"_s16", 0 0, L_0x557cddd022d0;  1 drivers
v0x557cdd2eac20_0 .net *"_s23", 3 0, L_0x557cddd07b70;  1 drivers
v0x557cdd2ea2a0_0 .net *"_s28", 3 0, L_0x557cddd07d20;  1 drivers
L_0x7f5061441ad0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd2e9e00_0 .net/2s *"_s31", 1 0, L_0x7f5061441ad0;  1 drivers
v0x557cdd2e92b0_0 .net *"_s36", 3 0, L_0x557cddd07de0;  1 drivers
v0x557cdd2e9370_0 .net *"_s4", 3 0, L_0x557cddcdbbd0;  1 drivers
L_0x7f5061441b18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd2e83b0_0 .net/2s *"_s40", 1 0, L_0x7f5061441b18;  1 drivers
v0x557cdd2e8470_0 .net *"_s9", 3 0, L_0x557cddcdbe10;  1 drivers
L_0x7f5061441608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd2e7a30_0 .net "add", 0 0, L_0x7f5061441608;  1 drivers
v0x557cdd2e7ad0_0 .net "big_z0_z2", 7 0, L_0x557cddd07be0;  1 drivers
v0x557cdd2e7590_0 .net "big_z1", 7 0, L_0x557cddd07ea0;  1 drivers
v0x557cdd2e7630_0 .net "cout_z1", 0 0, L_0x557cddd04a80;  1 drivers
v0x557cdd2e69b0_0 .net "cout_z1_1", 0 0, L_0x557cddcff170;  1 drivers
v0x557cdd2e6600_0 .net "dummy_cout", 0 0, L_0x557cddd0c9d0;  1 drivers
v0x557cdd2e66a0_0 .net "signX", 0 0, L_0x557cddcef710;  1 drivers
v0x557cdd2e5a80_0 .net "signY", 0 0, L_0x557cddcf1ec0;  1 drivers
v0x557cdd2e5100_0 .net "sign_z3", 0 0, L_0x557cddd02340;  1 drivers
L_0x7f50614414a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd2e51a0_0 .net "sub", 0 0, L_0x7f50614414a0;  1 drivers
v0x557cdd2ecb10_0 .net "z0", 3 0, L_0x557cddce5540;  1 drivers
v0x557cdd2ecbb0_0 .net "z1", 3 0, L_0x557cddd079c0;  1 drivers
v0x557cdd2ec670_0 .net "z1_1", 3 0, L_0x557cddd02150;  1 drivers
v0x557cdd2ec710_0 .net "z2", 3 0, L_0x557cddcee2c0;  1 drivers
v0x557cdd2e2c60_0 .net "z3", 3 0, L_0x557cddcfcc90;  1 drivers
v0x557cdd2e2d00_0 .net "z3_1", 1 0, L_0x557cddcf10a0;  1 drivers
v0x557cdd2e2640_0 .net "z3_2", 1 0, L_0x557cddcf3530;  1 drivers
L_0x557cddcdba90 .part L_0x557cddcdbbd0, 2, 2;
L_0x557cddcdbb30 .part L_0x557cddcdbbd0, 0, 2;
L_0x557cddcdbc40 .part L_0x557cddcdbe10, 2, 2;
L_0x557cddcdbd70 .part L_0x557cddcdbe10, 0, 2;
L_0x557cddd07be0 .concat8 [ 4 4 0 0], L_0x557cddd07b70, L_0x557cddd07d20;
L_0x557cddd07ea0 .concat8 [ 2 4 2 0], L_0x7f5061441ad0, L_0x557cddd07de0, L_0x7f5061441b18;
S_0x557cdd0e8ff0 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4c3a80 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061448dd8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cddcfcdc0 .functor XOR 4, L_0x7f5061448dd8, L_0x557cddcee2c0, C4<0000>, C4<0000>;
L_0x557cddcfef80 .functor NOT 1, L_0x557cddcff170, C4<0>, C4<0>, C4<0>;
L_0x557cddcff340 .functor AND 1, L_0x7f5061441608, L_0x557cddcfef80, C4<1>, C4<1>;
L_0x557cddcff5b0 .functor NOT 4, L_0x557cddcff4c0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddcff620 .functor AND 4, L_0x557cddcfeee0, L_0x557cddcff5b0, C4<1111>, C4<1111>;
L_0x557cddcff6e0 .functor NOT 4, L_0x557cddcfeee0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd01b50 .functor AND 4, L_0x557cddd01ab0, L_0x557cddd01f50, C4<1111>, C4<1111>;
L_0x557cddd02150 .functor OR 4, L_0x557cddcff620, L_0x557cddd01b50, C4<0000>, C4<0000>;
v0x557cdd5924c0_0 .net *"_s0", 3 0, L_0x7f5061448dd8;  1 drivers
v0x557cdd591940_0 .net *"_s10", 3 0, L_0x557cddcff5b0;  1 drivers
L_0x7f50614419b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd591060_0 .net/2s *"_s18", 2 0, L_0x7f50614419b0;  1 drivers
L_0x7f50614419f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd599350_0 .net/2s *"_s23", 0 0, L_0x7f50614419f8;  1 drivers
v0x557cdd5989d0_0 .net *"_s27", 3 0, L_0x557cddd01f50;  1 drivers
v0x557cdd598530_0 .net *"_s4", 0 0, L_0x557cddcfef80;  1 drivers
v0x557cdd58f270_0 .net *"_s8", 3 0, L_0x557cddcff4c0;  1 drivers
v0x557cdd58ea40_0 .net "a", 3 0, L_0x557cddce5540;  alias, 1 drivers
v0x557cdd58eb00_0 .net "a_or_s", 0 0, L_0x7f5061441608;  alias, 1 drivers
v0x557cdd5885d0_0 .net "add_1", 3 0, L_0x557cddcff830;  1 drivers
v0x557cdd588670_0 .net "b", 3 0, L_0x557cddcee2c0;  alias, 1 drivers
v0x557cdd58b260_0 .net "cout", 0 0, L_0x557cddcff170;  alias, 1 drivers
v0x557cdd58aeb0_0 .net "diff_is_negative", 0 0, L_0x557cddcff340;  1 drivers
v0x557cdd58af50_0 .net "dummy_cout", 0 0, L_0x557cddd01d40;  1 drivers
v0x557cdd58a330_0 .net "input_b", 3 0, L_0x557cddcfcdc0;  1 drivers
v0x557cdd5899b0_0 .net "inverted_out", 3 0, L_0x557cddcff6e0;  1 drivers
v0x557cdd58cc60_0 .net "n_out", 3 0, L_0x557cddd01b50;  1 drivers
v0x557cdd58cd00_0 .net "negated_out", 3 0, L_0x557cddd01ab0;  1 drivers
v0x557cdd58c2e0_0 .net "out", 3 0, L_0x557cddd02150;  alias, 1 drivers
v0x557cdd58c3a0_0 .net "p_out", 3 0, L_0x557cddcff620;  1 drivers
v0x557cdd583c70_0 .net "t_out", 3 0, L_0x557cddcfeee0;  1 drivers
L_0x557cddcff4c0 .concat [ 1 1 1 1], L_0x557cddcff340, L_0x557cddcff340, L_0x557cddcff340, L_0x557cddcff340;
L_0x557cddcff830 .concat8 [ 1 3 0 0], L_0x7f50614419f8, L_0x7f50614419b0;
L_0x557cddd01eb0 .part L_0x557cddcff830, 3, 1;
L_0x557cddd01f50 .concat [ 1 1 1 1], L_0x557cddcff340, L_0x557cddcff340, L_0x557cddcff340, L_0x557cddcff340;
S_0x557cdd0e6780 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd0e8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4d0ce0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd69e290_0 .net "S", 3 0, L_0x557cddcfeee0;  alias, 1 drivers
v0x557cdd69e330_0 .net "a", 3 0, L_0x557cddce5540;  alias, 1 drivers
v0x557cdd69ddf0_0 .net "b", 3 0, L_0x557cddcfcdc0;  alias, 1 drivers
v0x557cdd6a6620_0 .net "carin", 3 0, L_0x557cddcfeff0;  1 drivers
v0x557cdd6a5ca0_0 .net "cin", 0 0, L_0x7f5061441608;  alias, 1 drivers
v0x557cdd6a5800_0 .net "cout", 0 0, L_0x557cddcff170;  alias, 1 drivers
L_0x557cddcfd570 .part L_0x557cddce5540, 1, 1;
L_0x557cddcfd6a0 .part L_0x557cddcfcdc0, 1, 1;
L_0x557cddcfd7d0 .part L_0x557cddcfeff0, 0, 1;
L_0x557cddcfdcb0 .part L_0x557cddce5540, 2, 1;
L_0x557cddcfdde0 .part L_0x557cddcfcdc0, 2, 1;
L_0x557cddcfdfa0 .part L_0x557cddcfeff0, 1, 1;
L_0x557cddcfe480 .part L_0x557cddce5540, 3, 1;
L_0x557cddcfe6c0 .part L_0x557cddcfcdc0, 3, 1;
L_0x557cddcfe7b0 .part L_0x557cddcfeff0, 2, 1;
L_0x557cddcfec80 .part L_0x557cddce5540, 0, 1;
L_0x557cddcfedb0 .part L_0x557cddcfcdc0, 0, 1;
L_0x557cddcfeee0 .concat8 [ 1 1 1 1], L_0x557cddcfe9c0, L_0x557cddcfd2a0, L_0x557cddcfd9e0, L_0x557cddcfe1b0;
L_0x557cddcfeff0 .concat8 [ 1 1 1 1], L_0x557cddcfebf0, L_0x557cddcfd500, L_0x557cddcfdc40, L_0x557cddcfe410;
L_0x557cddcff170 .part L_0x557cddcfeff0, 3, 1;
S_0x557cdd0e3f10 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd0e6780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfebf0 .functor OR 1, L_0x557cddcfe950, L_0x557cddcfeb10, C4<0>, C4<0>;
v0x557cdd646e50_0 .net "S", 0 0, L_0x557cddcfe9c0;  1 drivers
v0x557cdd6464d0_0 .net "a", 0 0, L_0x557cddcfec80;  1 drivers
v0x557cdd63df80_0 .net "b", 0 0, L_0x557cddcfedb0;  1 drivers
v0x557cdd63dbd0_0 .net "c_1", 0 0, L_0x557cddcfe950;  1 drivers
v0x557cdd63d050_0 .net "c_2", 0 0, L_0x557cddcfeb10;  1 drivers
v0x557cdd63d0f0_0 .net "cin", 0 0, L_0x7f5061441608;  alias, 1 drivers
v0x557cdd63c810_0 .net "cout", 0 0, L_0x557cddcfebf0;  1 drivers
v0x557cdd63c8b0_0 .net "h_1_out", 0 0, L_0x557cddcfe8e0;  1 drivers
S_0x557cdd0e16a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0e3f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfe8e0 .functor XOR 1, L_0x557cddcfec80, L_0x557cddcfedb0, C4<0>, C4<0>;
L_0x557cddcfe950 .functor AND 1, L_0x557cddcfec80, L_0x557cddcfedb0, C4<1>, C4<1>;
v0x557cdd648c30_0 .net "S", 0 0, L_0x557cddcfe8e0;  alias, 1 drivers
v0x557cdd6427c0_0 .net "a", 0 0, L_0x557cddcfec80;  alias, 1 drivers
v0x557cdd642880_0 .net "b", 0 0, L_0x557cddcfedb0;  alias, 1 drivers
v0x557cdd645450_0 .net "cout", 0 0, L_0x557cddcfe950;  alias, 1 drivers
S_0x557cdd0d80c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0e3f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfe9c0 .functor XOR 1, L_0x557cddcfe8e0, L_0x7f5061441608, C4<0>, C4<0>;
L_0x557cddcfeb10 .functor AND 1, L_0x557cddcfe8e0, L_0x7f5061441608, C4<1>, C4<1>;
v0x557cdd6450a0_0 .net "S", 0 0, L_0x557cddcfe9c0;  alias, 1 drivers
v0x557cdd645160_0 .net "a", 0 0, L_0x557cddcfe8e0;  alias, 1 drivers
v0x557cdd644520_0 .net "b", 0 0, L_0x7f5061441608;  alias, 1 drivers
v0x557cdd643ba0_0 .net "cout", 0 0, L_0x557cddcfeb10;  alias, 1 drivers
S_0x557cdd0d5850 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd0e6780;
 .timescale 0 0;
P_0x557cdd4e1b90 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd0d2fe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0d5850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfd500 .functor OR 1, L_0x557cddcfd1e0, L_0x557cddcfd440, C4<0>, C4<0>;
v0x557cdd6b4350_0 .net "S", 0 0, L_0x557cddcfd2a0;  1 drivers
v0x557cdd6b4410_0 .net "a", 0 0, L_0x557cddcfd570;  1 drivers
v0x557cdd6b3dc0_0 .net "b", 0 0, L_0x557cddcfd6a0;  1 drivers
v0x557cdd6b1080_0 .net "c_1", 0 0, L_0x557cddcfd1e0;  1 drivers
v0x557cdd6b0180_0 .net "c_2", 0 0, L_0x557cddcfd440;  1 drivers
v0x557cdd6af800_0 .net "cin", 0 0, L_0x557cddcfd7d0;  1 drivers
v0x557cdd6af360_0 .net "cout", 0 0, L_0x557cddcfd500;  1 drivers
v0x557cdd6af400_0 .net "h_1_out", 0 0, L_0x557cddcfd0d0;  1 drivers
S_0x557cdd0d0770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0d2fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfd0d0 .functor XOR 1, L_0x557cddcfd570, L_0x557cddcfd6a0, C4<0>, C4<0>;
L_0x557cddcfd1e0 .functor AND 1, L_0x557cddcfd570, L_0x557cddcfd6a0, C4<1>, C4<1>;
v0x557cdd63c410_0 .net "S", 0 0, L_0x557cddcfd0d0;  alias, 1 drivers
v0x557cdd63c4d0_0 .net "a", 0 0, L_0x557cddcfd570;  alias, 1 drivers
v0x557cdd63f980_0 .net "b", 0 0, L_0x557cddcfd6a0;  alias, 1 drivers
v0x557cdd63f000_0 .net "cout", 0 0, L_0x557cddcfd1e0;  alias, 1 drivers
S_0x557cdd0cdf00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0d2fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfd2a0 .functor XOR 1, L_0x557cddcfd0d0, L_0x557cddcfd7d0, C4<0>, C4<0>;
L_0x557cddcfd440 .functor AND 1, L_0x557cddcfd0d0, L_0x557cddcfd7d0, C4<1>, C4<1>;
v0x557cdd6b4f80_0 .net "S", 0 0, L_0x557cddcfd2a0;  alias, 1 drivers
v0x557cdd6b5020_0 .net "a", 0 0, L_0x557cddcfd0d0;  alias, 1 drivers
v0x557cdd6b4760_0 .net "b", 0 0, L_0x557cddcfd7d0;  alias, 1 drivers
v0x557cdd6a93c0_0 .net "cout", 0 0, L_0x557cddcfd440;  alias, 1 drivers
S_0x557cdd0cb690 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd0e6780;
 .timescale 0 0;
P_0x557cdd4f5210 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd0c1fe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0cb690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfdc40 .functor OR 1, L_0x557cddcfd970, L_0x557cddcfdb80, C4<0>, C4<0>;
v0x557cdd6aafe0_0 .net "S", 0 0, L_0x557cddcfd9e0;  1 drivers
v0x557cdd6ab0a0_0 .net "a", 0 0, L_0x557cddcfdcb0;  1 drivers
v0x557cdd6aa660_0 .net "b", 0 0, L_0x557cddcfdde0;  1 drivers
v0x557cdd6b29f0_0 .net "c_1", 0 0, L_0x557cddcfd970;  1 drivers
v0x557cdd6b2070_0 .net "c_2", 0 0, L_0x557cddcfdb80;  1 drivers
v0x557cdd6b1bd0_0 .net "cin", 0 0, L_0x557cddcfdfa0;  1 drivers
v0x557cdd6a81c0_0 .net "cout", 0 0, L_0x557cddcfdc40;  1 drivers
v0x557cdd6a8260_0 .net "h_1_out", 0 0, L_0x557cddcfd900;  1 drivers
S_0x557cdd0bf770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0c1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfd900 .functor XOR 1, L_0x557cddcfdcb0, L_0x557cddcfdde0, C4<0>, C4<0>;
L_0x557cddcfd970 .functor AND 1, L_0x557cddcfdcb0, L_0x557cddcfdde0, C4<1>, C4<1>;
v0x557cdd6ae810_0 .net "S", 0 0, L_0x557cddcfd900;  alias, 1 drivers
v0x557cdd6ae8d0_0 .net "a", 0 0, L_0x557cddcfdcb0;  alias, 1 drivers
v0x557cdd6ad910_0 .net "b", 0 0, L_0x557cddcfdde0;  alias, 1 drivers
v0x557cdd6acf90_0 .net "cout", 0 0, L_0x557cddcfd970;  alias, 1 drivers
S_0x557cdd0bcf00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0c1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfd9e0 .functor XOR 1, L_0x557cddcfd900, L_0x557cddcfdfa0, C4<0>, C4<0>;
L_0x557cddcfdb80 .functor AND 1, L_0x557cddcfd900, L_0x557cddcfdfa0, C4<1>, C4<1>;
v0x557cdd6acaf0_0 .net "S", 0 0, L_0x557cddcfd9e0;  alias, 1 drivers
v0x557cdd6acb90_0 .net "a", 0 0, L_0x557cddcfd900;  alias, 1 drivers
v0x557cdd6abf10_0 .net "b", 0 0, L_0x557cddcfdfa0;  alias, 1 drivers
v0x557cdd6abb60_0 .net "cout", 0 0, L_0x557cddcfdb80;  alias, 1 drivers
S_0x557cdd0ba690 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd0e6780;
 .timescale 0 0;
P_0x557cdd918710 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd0b7e20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0ba690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfe410 .functor OR 1, L_0x557cddcfe140, L_0x557cddcfe350, C4<0>, C4<0>;
v0x557cdd6a1540_0 .net "S", 0 0, L_0x557cddcfe1b0;  1 drivers
v0x557cdd6a0bc0_0 .net "a", 0 0, L_0x557cddcfe480;  1 drivers
v0x557cdd6a0720_0 .net "b", 0 0, L_0x557cddcfe6c0;  1 drivers
v0x557cdd69fb40_0 .net "c_1", 0 0, L_0x557cddcfe140;  1 drivers
v0x557cdd69f790_0 .net "c_2", 0 0, L_0x557cddcfe350;  1 drivers
v0x557cdd69f830_0 .net "cin", 0 0, L_0x557cddcfe7b0;  1 drivers
v0x557cdd69ec10_0 .net "cout", 0 0, L_0x557cddcfe410;  1 drivers
v0x557cdd69ecb0_0 .net "h_1_out", 0 0, L_0x557cddcfe0d0;  1 drivers
S_0x557cdd0b55b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0b7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfe0d0 .functor XOR 1, L_0x557cddcfe480, L_0x557cddcfe6c0, C4<0>, C4<0>;
L_0x557cddcfe140 .functor AND 1, L_0x557cddcfe480, L_0x557cddcfe6c0, C4<1>, C4<1>;
v0x557cdd6a7ba0_0 .net "S", 0 0, L_0x557cddcfe0d0;  alias, 1 drivers
v0x557cdd6a4cb0_0 .net "a", 0 0, L_0x557cddcfe480;  alias, 1 drivers
v0x557cdd6a4d70_0 .net "b", 0 0, L_0x557cddcfe6c0;  alias, 1 drivers
v0x557cdd6a3db0_0 .net "cout", 0 0, L_0x557cddcfe140;  alias, 1 drivers
S_0x557cdd958900 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0b7e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfe1b0 .functor XOR 1, L_0x557cddcfe0d0, L_0x557cddcfe7b0, C4<0>, C4<0>;
L_0x557cddcfe350 .functor AND 1, L_0x557cddcfe0d0, L_0x557cddcfe7b0, C4<1>, C4<1>;
v0x557cdd6a3430_0 .net "S", 0 0, L_0x557cddcfe1b0;  alias, 1 drivers
v0x557cdd6a34f0_0 .net "a", 0 0, L_0x557cddcfe0d0;  alias, 1 drivers
v0x557cdd6a2f90_0 .net "b", 0 0, L_0x557cddcfe7b0;  alias, 1 drivers
v0x557cdd6a2440_0 .net "cout", 0 0, L_0x557cddcfe350;  alias, 1 drivers
S_0x557cdd956090 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd0e8ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd9343e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd595170_0 .net "S", 3 0, L_0x557cddd01ab0;  alias, 1 drivers
v0x557cdd595210_0 .net "a", 3 0, L_0x557cddcff6e0;  alias, 1 drivers
v0x557cdd594270_0 .net "b", 3 0, L_0x557cddcff830;  alias, 1 drivers
v0x557cdd5938f0_0 .net "carin", 3 0, L_0x557cddd01bc0;  1 drivers
v0x557cdd593450_0 .net "cin", 0 0, L_0x557cddd01eb0;  1 drivers
v0x557cdd592870_0 .net "cout", 0 0, L_0x557cddd01d40;  alias, 1 drivers
L_0x557cddcffeb0 .part L_0x557cddcff6e0, 1, 1;
L_0x557cddd00000 .part L_0x557cddcff830, 1, 1;
L_0x557cddd00130 .part L_0x557cddd01bc0, 0, 1;
L_0x557cddd006d0 .part L_0x557cddcff6e0, 2, 1;
L_0x557cddd00890 .part L_0x557cddcff830, 2, 1;
L_0x557cddd00a50 .part L_0x557cddd01bc0, 1, 1;
L_0x557cddd00fa0 .part L_0x557cddcff6e0, 3, 1;
L_0x557cddd010d0 .part L_0x557cddcff830, 3, 1;
L_0x557cddd01250 .part L_0x557cddd01bc0, 2, 1;
L_0x557cddd01850 .part L_0x557cddcff6e0, 0, 1;
L_0x557cddd01980 .part L_0x557cddcff830, 0, 1;
L_0x557cddd01ab0 .concat8 [ 1 1 1 1], L_0x557cddd014c0, L_0x557cddcffb60, L_0x557cddd00380, L_0x557cddd00ca0;
L_0x557cddd01bc0 .concat8 [ 1 1 1 1], L_0x557cddd017c0, L_0x557cddcffe20, L_0x557cddd00640, L_0x557cddd00f10;
L_0x557cddd01d40 .part L_0x557cddd01bc0, 3, 1;
S_0x557cdd953820 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd956090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd017c0 .functor OR 1, L_0x557cddd01430, L_0x557cddd01650, C4<0>, C4<0>;
v0x557cdd697960_0 .net "S", 0 0, L_0x557cddd014c0;  1 drivers
v0x557cdd696fe0_0 .net "a", 0 0, L_0x557cddd01850;  1 drivers
v0x557cdd696b40_0 .net "b", 0 0, L_0x557cddd01980;  1 drivers
v0x557cdd695ff0_0 .net "c_1", 0 0, L_0x557cddd01430;  1 drivers
v0x557cdd6950f0_0 .net "c_2", 0 0, L_0x557cddd01650;  1 drivers
v0x557cdd695190_0 .net "cin", 0 0, L_0x557cddd01eb0;  alias, 1 drivers
v0x557cdd694770_0 .net "cout", 0 0, L_0x557cddd017c0;  1 drivers
v0x557cdd694810_0 .net "h_1_out", 0 0, L_0x557cddd01380;  1 drivers
S_0x557cdd950fb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd953820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd01380 .functor XOR 1, L_0x557cddd01850, L_0x557cddd01980, C4<0>, C4<0>;
L_0x557cddd01430 .functor AND 1, L_0x557cddd01850, L_0x557cddd01980, C4<1>, C4<1>;
v0x557cdd69c760_0 .net "S", 0 0, L_0x557cddd01380;  alias, 1 drivers
v0x557cdd69bf40_0 .net "a", 0 0, L_0x557cddd01850;  alias, 1 drivers
v0x557cdd69c000_0 .net "b", 0 0, L_0x557cddd01980;  alias, 1 drivers
v0x557cdd690ba0_0 .net "cout", 0 0, L_0x557cddd01430;  alias, 1 drivers
S_0x557cdd94e740 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd953820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd014c0 .functor XOR 1, L_0x557cddd01380, L_0x557cddd01eb0, C4<0>, C4<0>;
L_0x557cddd01650 .functor AND 1, L_0x557cddd01380, L_0x557cddd01eb0, C4<1>, C4<1>;
v0x557cdd69bb30_0 .net "S", 0 0, L_0x557cddd014c0;  alias, 1 drivers
v0x557cdd69bbf0_0 .net "a", 0 0, L_0x557cddd01380;  alias, 1 drivers
v0x557cdd69b5a0_0 .net "b", 0 0, L_0x557cddd01eb0;  alias, 1 drivers
v0x557cdd698860_0 .net "cout", 0 0, L_0x557cddd01650;  alias, 1 drivers
S_0x557cdd94bed0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd956090;
 .timescale 0 0;
P_0x557cdd948760 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd949660 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd94bed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcffe20 .functor OR 1, L_0x557cddcffa80, L_0x557cddcffd40, C4<0>, C4<0>;
v0x557cdd699850_0 .net "S", 0 0, L_0x557cddcffb60;  1 drivers
v0x557cdd699910_0 .net "a", 0 0, L_0x557cddcffeb0;  1 drivers
v0x557cdd6993b0_0 .net "b", 0 0, L_0x557cddd00000;  1 drivers
v0x557cdd68f9a0_0 .net "c_1", 0 0, L_0x557cddcffa80;  1 drivers
v0x557cdd68f380_0 .net "c_2", 0 0, L_0x557cddcffd40;  1 drivers
v0x557cdd68c5b0_0 .net "cin", 0 0, L_0x557cddd00130;  1 drivers
v0x557cdd68b6b0_0 .net "cout", 0 0, L_0x557cddcffe20;  1 drivers
v0x557cdd68b750_0 .net "h_1_out", 0 0, L_0x557cddcff970;  1 drivers
S_0x557cdd946df0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd949660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcff970 .functor XOR 1, L_0x557cddcffeb0, L_0x557cddd00000, C4<0>, C4<0>;
L_0x557cddcffa80 .functor AND 1, L_0x557cddcffeb0, L_0x557cddd00000, C4<1>, C4<1>;
v0x557cdd6942d0_0 .net "S", 0 0, L_0x557cddcff970;  alias, 1 drivers
v0x557cdd694390_0 .net "a", 0 0, L_0x557cddcffeb0;  alias, 1 drivers
v0x557cdd6936f0_0 .net "b", 0 0, L_0x557cddd00000;  alias, 1 drivers
v0x557cdd693340_0 .net "cout", 0 0, L_0x557cddcffa80;  alias, 1 drivers
S_0x557cdd944580 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd949660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcffb60 .functor XOR 1, L_0x557cddcff970, L_0x557cddd00130, C4<0>, C4<0>;
L_0x557cddcffd40 .functor AND 1, L_0x557cddcff970, L_0x557cddd00130, C4<1>, C4<1>;
v0x557cdd6927c0_0 .net "S", 0 0, L_0x557cddcffb60;  alias, 1 drivers
v0x557cdd692860_0 .net "a", 0 0, L_0x557cddcff970;  alias, 1 drivers
v0x557cdd691e40_0 .net "b", 0 0, L_0x557cddd00130;  alias, 1 drivers
v0x557cdd69a1d0_0 .net "cout", 0 0, L_0x557cddcffd40;  alias, 1 drivers
S_0x557cdd941d10 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd956090;
 .timescale 0 0;
P_0x557cdd95bf20 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd93f4a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd941d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd00640 .functor OR 1, L_0x557cddd002f0, L_0x557cddd00560, C4<0>, C4<0>;
v0x557cdd687440_0 .net "S", 0 0, L_0x557cddd00380;  1 drivers
v0x557cdd687500_0 .net "a", 0 0, L_0x557cddd006d0;  1 drivers
v0x557cdd687090_0 .net "b", 0 0, L_0x557cddd00890;  1 drivers
v0x557cdd6865b0_0 .net "c_1", 0 0, L_0x557cddd002f0;  1 drivers
v0x557cdd685d70_0 .net "c_2", 0 0, L_0x557cddd00560;  1 drivers
v0x557cdd685970_0 .net "cin", 0 0, L_0x557cddd00a50;  1 drivers
v0x557cdd68df20_0 .net "cout", 0 0, L_0x557cddd00640;  1 drivers
v0x557cdd68dfc0_0 .net "h_1_out", 0 0, L_0x557cddd00260;  1 drivers
S_0x557cdd93cc30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd93f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd00260 .functor XOR 1, L_0x557cddd006d0, L_0x557cddd00890, C4<0>, C4<0>;
L_0x557cddd002f0 .functor AND 1, L_0x557cddd006d0, L_0x557cddd00890, C4<1>, C4<1>;
v0x557cdd68ad30_0 .net "S", 0 0, L_0x557cddd00260;  alias, 1 drivers
v0x557cdd68adf0_0 .net "a", 0 0, L_0x557cddd006d0;  alias, 1 drivers
v0x557cdd68a890_0 .net "b", 0 0, L_0x557cddd00890;  alias, 1 drivers
v0x557cdd689d40_0 .net "cout", 0 0, L_0x557cddd002f0;  alias, 1 drivers
S_0x557cdd93a3c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd93f4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd00380 .functor XOR 1, L_0x557cddd00260, L_0x557cddd00a50, C4<0>, C4<0>;
L_0x557cddd00560 .functor AND 1, L_0x557cddd00260, L_0x557cddd00a50, C4<1>, C4<1>;
v0x557cdd688e40_0 .net "S", 0 0, L_0x557cddd00380;  alias, 1 drivers
v0x557cdd688ee0_0 .net "a", 0 0, L_0x557cddd00260;  alias, 1 drivers
v0x557cdd6884c0_0 .net "b", 0 0, L_0x557cddd00a50;  alias, 1 drivers
v0x557cdd688020_0 .net "cout", 0 0, L_0x557cddd00560;  alias, 1 drivers
S_0x557cdd937b50 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd956090;
 .timescale 0 0;
P_0x557cdd0bc000 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9352e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd937b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd00f10 .functor OR 1, L_0x557cddd00c10, L_0x557cddd00e30, C4<0>, C4<0>;
v0x557cdd59b010_0 .net "S", 0 0, L_0x557cddd00ca0;  1 drivers
v0x557cdd59a9f0_0 .net "a", 0 0, L_0x557cddd00fa0;  1 drivers
v0x557cdd5979e0_0 .net "b", 0 0, L_0x557cddd010d0;  1 drivers
v0x557cdd596ae0_0 .net "c_1", 0 0, L_0x557cddd00c10;  1 drivers
v0x557cdd596160_0 .net "c_2", 0 0, L_0x557cddd00e30;  1 drivers
v0x557cdd596200_0 .net "cin", 0 0, L_0x557cddd01250;  1 drivers
v0x557cdd595cc0_0 .net "cout", 0 0, L_0x557cddd00f10;  1 drivers
v0x557cdd595d60_0 .net "h_1_out", 0 0, L_0x557cddd00b80;  1 drivers
S_0x557cdd932a70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9352e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd00b80 .functor XOR 1, L_0x557cddd00fa0, L_0x557cddd010d0, C4<0>, C4<0>;
L_0x557cddd00c10 .functor AND 1, L_0x557cddd00fa0, L_0x557cddd010d0, C4<1>, C4<1>;
v0x557cdd68d5a0_0 .net "S", 0 0, L_0x557cddd00b80;  alias, 1 drivers
v0x557cdd68d100_0 .net "a", 0 0, L_0x557cddd00fa0;  alias, 1 drivers
v0x557cdd68d1c0_0 .net "b", 0 0, L_0x557cddd010d0;  alias, 1 drivers
v0x557cdd59b2d0_0 .net "cout", 0 0, L_0x557cddd00c10;  alias, 1 drivers
S_0x557cdd930200 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9352e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd00ca0 .functor XOR 1, L_0x557cddd00b80, L_0x557cddd01250, C4<0>, C4<0>;
L_0x557cddd00e30 .functor AND 1, L_0x557cddd00b80, L_0x557cddd01250, C4<1>, C4<1>;
v0x557cdd571a20_0 .net "S", 0 0, L_0x557cddd00ca0;  alias, 1 drivers
v0x557cdd571ae0_0 .net "a", 0 0, L_0x557cddd00b80;  alias, 1 drivers
v0x557cdd571660_0 .net "b", 0 0, L_0x557cddd01250;  alias, 1 drivers
v0x557cdd571220_0 .net "cout", 0 0, L_0x557cddd00e30;  alias, 1 drivers
S_0x557cdd92d990 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0d0190 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cddd02600 .functor XOR 4, L_0x557cddd02450, L_0x557cddcfcc90, C4<0000>, C4<0000>;
L_0x557cddd04890 .functor NOT 1, L_0x557cddd04a80, C4<0>, C4<0>, C4<0>;
L_0x557cddd04c50 .functor AND 1, L_0x557cddd02340, L_0x557cddd04890, C4<1>, C4<1>;
L_0x557cddd04e40 .functor NOT 4, L_0x557cddd04cc0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd04eb0 .functor AND 4, L_0x557cddd047f0, L_0x557cddd04e40, C4<1111>, C4<1111>;
L_0x557cddd04f70 .functor NOT 4, L_0x557cddd047f0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd073c0 .functor AND 4, L_0x557cddd07320, L_0x557cddd077c0, C4<1111>, C4<1111>;
L_0x557cddd079c0 .functor OR 4, L_0x557cddd04eb0, L_0x557cddd073c0, C4<0000>, C4<0000>;
v0x557cdd50d180_0 .net *"_s0", 3 0, L_0x557cddd02450;  1 drivers
v0x557cdd50c600_0 .net *"_s10", 3 0, L_0x557cddd04e40;  1 drivers
L_0x7f5061441a40 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd50bc80_0 .net/2s *"_s18", 2 0, L_0x7f5061441a40;  1 drivers
L_0x7f5061441a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd50b7e0_0 .net/2s *"_s23", 0 0, L_0x7f5061441a88;  1 drivers
v0x557cdd50ef30_0 .net *"_s27", 3 0, L_0x557cddd077c0;  1 drivers
v0x557cdd50e5b0_0 .net *"_s4", 0 0, L_0x557cddd04890;  1 drivers
v0x557cdd509f10_0 .net *"_s8", 3 0, L_0x557cddd04cc0;  1 drivers
v0x557cdd5096e0_0 .net "a", 3 0, L_0x557cddd02150;  alias, 1 drivers
v0x557cdd503270_0 .net "a_or_s", 0 0, L_0x557cddd02340;  alias, 1 drivers
v0x557cdd503310_0 .net "add_1", 3 0, L_0x557cddd050c0;  1 drivers
v0x557cdd505f00_0 .net "b", 3 0, L_0x557cddcfcc90;  alias, 1 drivers
v0x557cdd505fc0_0 .net "cout", 0 0, L_0x557cddd04a80;  alias, 1 drivers
v0x557cdd505b50_0 .net "diff_is_negative", 0 0, L_0x557cddd04c50;  1 drivers
v0x557cdd505bf0_0 .net "dummy_cout", 0 0, L_0x557cddd075b0;  1 drivers
v0x557cdd504fd0_0 .net "input_b", 3 0, L_0x557cddd02600;  1 drivers
v0x557cdd504650_0 .net "inverted_out", 3 0, L_0x557cddd04f70;  1 drivers
v0x557cdd507900_0 .net "n_out", 3 0, L_0x557cddd073c0;  1 drivers
v0x557cdd5079a0_0 .net "negated_out", 3 0, L_0x557cddd07320;  1 drivers
v0x557cdd4fe7f0_0 .net "out", 3 0, L_0x557cddd079c0;  alias, 1 drivers
v0x557cdd4fe8b0_0 .net "p_out", 3 0, L_0x557cddd04eb0;  1 drivers
v0x557cdd4fe440_0 .net "t_out", 3 0, L_0x557cddd047f0;  1 drivers
L_0x557cddd02450 .concat [ 1 1 1 1], L_0x557cddd02340, L_0x557cddd02340, L_0x557cddd02340, L_0x557cddd02340;
L_0x557cddd04cc0 .concat [ 1 1 1 1], L_0x557cddd04c50, L_0x557cddd04c50, L_0x557cddd04c50, L_0x557cddd04c50;
L_0x557cddd050c0 .concat8 [ 1 3 0 0], L_0x7f5061441a88, L_0x7f5061441a40;
L_0x557cddd07720 .part L_0x557cddd050c0, 3, 1;
L_0x557cddd077c0 .concat [ 1 1 1 1], L_0x557cddd04c50, L_0x557cddd04c50, L_0x557cddd04c50, L_0x557cddd04c50;
S_0x557cdd92b120 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd92d990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0f0360 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd540b10_0 .net "S", 3 0, L_0x557cddd047f0;  alias, 1 drivers
v0x557cdd540bb0_0 .net "a", 3 0, L_0x557cddd02150;  alias, 1 drivers
v0x557cdd540190_0 .net "b", 3 0, L_0x557cddd02600;  alias, 1 drivers
v0x557cdd543440_0 .net "carin", 3 0, L_0x557cddd04900;  1 drivers
v0x557cdd542ac0_0 .net "cin", 0 0, L_0x557cddd02340;  alias, 1 drivers
v0x557cdd53a450_0 .net "cout", 0 0, L_0x557cddd04a80;  alias, 1 drivers
L_0x557cddd02c40 .part L_0x557cddd02150, 1, 1;
L_0x557cddd02d90 .part L_0x557cddd02600, 1, 1;
L_0x557cddd02ec0 .part L_0x557cddd04900, 0, 1;
L_0x557cddd03460 .part L_0x557cddd02150, 2, 1;
L_0x557cddd03590 .part L_0x557cddd02600, 2, 1;
L_0x557cddd03750 .part L_0x557cddd04900, 1, 1;
L_0x557cddd03cf0 .part L_0x557cddd02150, 3, 1;
L_0x557cddd03e20 .part L_0x557cddd02600, 3, 1;
L_0x557cddd03fa0 .part L_0x557cddd04900, 2, 1;
L_0x557cddd04510 .part L_0x557cddd02150, 0, 1;
L_0x557cddd04750 .part L_0x557cddd02600, 0, 1;
L_0x557cddd047f0 .concat8 [ 1 1 1 1], L_0x557cddd04210, L_0x557cddd02980, L_0x557cddd03110, L_0x557cddd039a0;
L_0x557cddd04900 .concat8 [ 1 1 1 1], L_0x557cddd04480, L_0x557cddd02bb0, L_0x557cddd033d0, L_0x557cddd03c60;
L_0x557cddd04a80 .part L_0x557cddd04900, 3, 1;
S_0x557cdd9288b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd92b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd04480 .functor OR 1, L_0x557cddd04180, L_0x557cddd043a0, C4<0>, C4<0>;
v0x557cdd580650_0 .net "S", 0 0, L_0x557cddd04210;  1 drivers
v0x557cdd57fe20_0 .net "a", 0 0, L_0x557cddd04510;  1 drivers
v0x557cdd5799b0_0 .net "b", 0 0, L_0x557cddd04750;  1 drivers
v0x557cdd57c640_0 .net "c_1", 0 0, L_0x557cddd04180;  1 drivers
v0x557cdd57c290_0 .net "c_2", 0 0, L_0x557cddd043a0;  1 drivers
v0x557cdd57c330_0 .net "cin", 0 0, L_0x557cddd02340;  alias, 1 drivers
v0x557cdd57b710_0 .net "cout", 0 0, L_0x557cddd04480;  1 drivers
v0x557cdd57b7b0_0 .net "h_1_out", 0 0, L_0x557cddd040d0;  1 drivers
S_0x557cdd926040 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9288b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd040d0 .functor XOR 1, L_0x557cddd04510, L_0x557cddd04750, C4<0>, C4<0>;
L_0x557cddd04180 .functor AND 1, L_0x557cddd04510, L_0x557cddd04750, C4<1>, C4<1>;
v0x557cdd5838c0_0 .net "S", 0 0, L_0x557cddd040d0;  alias, 1 drivers
v0x557cdd582d40_0 .net "a", 0 0, L_0x557cddd04510;  alias, 1 drivers
v0x557cdd582e00_0 .net "b", 0 0, L_0x557cddd04750;  alias, 1 drivers
v0x557cdd5823c0_0 .net "cout", 0 0, L_0x557cddd04180;  alias, 1 drivers
S_0x557cdd9237d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9288b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd04210 .functor XOR 1, L_0x557cddd040d0, L_0x557cddd02340, C4<0>, C4<0>;
L_0x557cddd043a0 .functor AND 1, L_0x557cddd040d0, L_0x557cddd02340, C4<1>, C4<1>;
v0x557cdd581f20_0 .net "S", 0 0, L_0x557cddd04210;  alias, 1 drivers
v0x557cdd581fe0_0 .net "a", 0 0, L_0x557cddd040d0;  alias, 1 drivers
v0x557cdd585670_0 .net "b", 0 0, L_0x557cddd02340;  alias, 1 drivers
v0x557cdd584cf0_0 .net "cout", 0 0, L_0x557cddd043a0;  alias, 1 drivers
S_0x557cdd920f60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd92b120;
 .timescale 0 0;
P_0x557cdd0df7e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd91e6f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd920f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd02bb0 .functor OR 1, L_0x557cddd028a0, L_0x557cddd02ad0, C4<0>, C4<0>;
v0x557cdd573680_0 .net "S", 0 0, L_0x557cddd02980;  1 drivers
v0x557cdd573740_0 .net "a", 0 0, L_0x557cddd02c40;  1 drivers
v0x557cdd5731e0_0 .net "b", 0 0, L_0x557cddd02d90;  1 drivers
v0x557cdd576930_0 .net "c_1", 0 0, L_0x557cddd028a0;  1 drivers
v0x557cdd575fb0_0 .net "c_2", 0 0, L_0x557cddd02ad0;  1 drivers
v0x557cdd551ab0_0 .net "cin", 0 0, L_0x557cddd02ec0;  1 drivers
v0x557cdd528290_0 .net "cout", 0 0, L_0x557cddd02bb0;  1 drivers
v0x557cdd528330_0 .net "h_1_out", 0 0, L_0x557cddd02750;  1 drivers
S_0x557cdd91be80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd91e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd02750 .functor XOR 1, L_0x557cddd02c40, L_0x557cddd02d90, C4<0>, C4<0>;
L_0x557cddd028a0 .functor AND 1, L_0x557cddd02c40, L_0x557cddd02d90, C4<1>, C4<1>;
v0x557cdd57ad90_0 .net "S", 0 0, L_0x557cddd02750;  alias, 1 drivers
v0x557cdd57ae50_0 .net "a", 0 0, L_0x557cddd02c40;  alias, 1 drivers
v0x557cdd57e040_0 .net "b", 0 0, L_0x557cddd02d90;  alias, 1 drivers
v0x557cdd57d6c0_0 .net "cout", 0 0, L_0x557cddd028a0;  alias, 1 drivers
S_0x557cdd919610 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd91e6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd02980 .functor XOR 1, L_0x557cddd02750, L_0x557cddd02ec0, C4<0>, C4<0>;
L_0x557cddd02ad0 .functor AND 1, L_0x557cddd02750, L_0x557cddd02ec0, C4<1>, C4<1>;
v0x557cdd574f30_0 .net "S", 0 0, L_0x557cddd02980;  alias, 1 drivers
v0x557cdd574fd0_0 .net "a", 0 0, L_0x557cddd02750;  alias, 1 drivers
v0x557cdd574b80_0 .net "b", 0 0, L_0x557cddd02ec0;  alias, 1 drivers
v0x557cdd574000_0 .net "cout", 0 0, L_0x557cddd02ad0;  alias, 1 drivers
S_0x557cdd916da0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd92b120;
 .timescale 0 0;
P_0x557cdd0fea60 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd914530 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd916da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd033d0 .functor OR 1, L_0x557cddd03080, L_0x557cddd032f0, C4<0>, C4<0>;
v0x557cdd54c940_0 .net "S", 0 0, L_0x557cddd03110;  1 drivers
v0x557cdd54ca00_0 .net "a", 0 0, L_0x557cddd03460;  1 drivers
v0x557cdd54c4a0_0 .net "b", 0 0, L_0x557cddd03590;  1 drivers
v0x557cdd54b950_0 .net "c_1", 0 0, L_0x557cddd03080;  1 drivers
v0x557cdd54aa50_0 .net "c_2", 0 0, L_0x557cddd032f0;  1 drivers
v0x557cdd54a0d0_0 .net "cin", 0 0, L_0x557cddd03750;  1 drivers
v0x557cdd549c30_0 .net "cout", 0 0, L_0x557cddd033d0;  1 drivers
v0x557cdd549cd0_0 .net "h_1_out", 0 0, L_0x557cddd02ff0;  1 drivers
S_0x557cdd911cc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd914530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd02ff0 .functor XOR 1, L_0x557cddd03460, L_0x557cddd03590, C4<0>, C4<0>;
L_0x557cddd03080 .functor AND 1, L_0x557cddd03460, L_0x557cddd03590, C4<1>, C4<1>;
v0x557cdd527ed0_0 .net "S", 0 0, L_0x557cddd02ff0;  alias, 1 drivers
v0x557cdd527f90_0 .net "a", 0 0, L_0x557cddd03460;  alias, 1 drivers
v0x557cdd527a90_0 .net "b", 0 0, L_0x557cddd03590;  alias, 1 drivers
v0x557cdd5517f0_0 .net "cout", 0 0, L_0x557cddd03080;  alias, 1 drivers
S_0x557cdd90f450 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd914530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd03110 .functor XOR 1, L_0x557cddd02ff0, L_0x557cddd03750, C4<0>, C4<0>;
L_0x557cddd032f0 .functor AND 1, L_0x557cddd02ff0, L_0x557cddd03750, C4<1>, C4<1>;
v0x557cdd5511d0_0 .net "S", 0 0, L_0x557cddd03110;  alias, 1 drivers
v0x557cdd551270_0 .net "a", 0 0, L_0x557cddd02ff0;  alias, 1 drivers
v0x557cdd54e1c0_0 .net "b", 0 0, L_0x557cddd03750;  alias, 1 drivers
v0x557cdd54d2c0_0 .net "cout", 0 0, L_0x557cddd032f0;  alias, 1 drivers
S_0x557cdd4f1df0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd92b120;
 .timescale 0 0;
P_0x557cdcf9d4c0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd4ef580 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4f1df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd03c60 .functor OR 1, L_0x557cddd03910, L_0x557cddd03b80, C4<0>, C4<0>;
v0x557cdd54ed10_0 .net "S", 0 0, L_0x557cddd039a0;  1 drivers
v0x557cdd545a50_0 .net "a", 0 0, L_0x557cddd03cf0;  1 drivers
v0x557cdd545220_0 .net "b", 0 0, L_0x557cddd03e20;  1 drivers
v0x557cdd53edb0_0 .net "c_1", 0 0, L_0x557cddd03910;  1 drivers
v0x557cdd541a40_0 .net "c_2", 0 0, L_0x557cddd03b80;  1 drivers
v0x557cdd541ae0_0 .net "cin", 0 0, L_0x557cddd03fa0;  1 drivers
v0x557cdd541690_0 .net "cout", 0 0, L_0x557cddd03c60;  1 drivers
v0x557cdd541730_0 .net "h_1_out", 0 0, L_0x557cddd03880;  1 drivers
S_0x557cdd4ecd10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4ef580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd03880 .functor XOR 1, L_0x557cddd03cf0, L_0x557cddd03e20, C4<0>, C4<0>;
L_0x557cddd03910 .functor AND 1, L_0x557cddd03cf0, L_0x557cddd03e20, C4<1>, C4<1>;
v0x557cdd549050_0 .net "S", 0 0, L_0x557cddd03880;  alias, 1 drivers
v0x557cdd548ca0_0 .net "a", 0 0, L_0x557cddd03cf0;  alias, 1 drivers
v0x557cdd548d60_0 .net "b", 0 0, L_0x557cddd03e20;  alias, 1 drivers
v0x557cdd548120_0 .net "cout", 0 0, L_0x557cddd03910;  alias, 1 drivers
S_0x557cdd4ea4a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4ef580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd039a0 .functor XOR 1, L_0x557cddd03880, L_0x557cddd03fa0, C4<0>, C4<0>;
L_0x557cddd03b80 .functor AND 1, L_0x557cddd03880, L_0x557cddd03fa0, C4<1>, C4<1>;
v0x557cdd547840_0 .net "S", 0 0, L_0x557cddd039a0;  alias, 1 drivers
v0x557cdd547900_0 .net "a", 0 0, L_0x557cddd03880;  alias, 1 drivers
v0x557cdd54fb30_0 .net "b", 0 0, L_0x557cddd03fa0;  alias, 1 drivers
v0x557cdd54f1b0_0 .net "cout", 0 0, L_0x557cddd03b80;  alias, 1 drivers
S_0x557cdd4e7c30 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd92d990;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcfb2a50 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd513bf0_0 .net "S", 3 0, L_0x557cddd07320;  alias, 1 drivers
v0x557cdd513c90_0 .net "a", 3 0, L_0x557cddd04f70;  alias, 1 drivers
v0x557cdd513270_0 .net "b", 3 0, L_0x557cddd050c0;  alias, 1 drivers
v0x557cdd516520_0 .net "carin", 3 0, L_0x557cddd07430;  1 drivers
v0x557cdd515ba0_0 .net "cin", 0 0, L_0x557cddd07720;  1 drivers
v0x557cdd50d530_0 .net "cout", 0 0, L_0x557cddd075b0;  alias, 1 drivers
L_0x557cddd05720 .part L_0x557cddd04f70, 1, 1;
L_0x557cddd05870 .part L_0x557cddd050c0, 1, 1;
L_0x557cddd059a0 .part L_0x557cddd07430, 0, 1;
L_0x557cddd05f40 .part L_0x557cddd04f70, 2, 1;
L_0x557cddd06100 .part L_0x557cddd050c0, 2, 1;
L_0x557cddd062c0 .part L_0x557cddd07430, 1, 1;
L_0x557cddd06810 .part L_0x557cddd04f70, 3, 1;
L_0x557cddd06940 .part L_0x557cddd050c0, 3, 1;
L_0x557cddd06ac0 .part L_0x557cddd07430, 2, 1;
L_0x557cddd070c0 .part L_0x557cddd04f70, 0, 1;
L_0x557cddd071f0 .part L_0x557cddd050c0, 0, 1;
L_0x557cddd07320 .concat8 [ 1 1 1 1], L_0x557cddd06d30, L_0x557cddd053d0, L_0x557cddd05bf0, L_0x557cddd06510;
L_0x557cddd07430 .concat8 [ 1 1 1 1], L_0x557cddd07030, L_0x557cddd05690, L_0x557cddd05eb0, L_0x557cddd06780;
L_0x557cddd075b0 .part L_0x557cddd07430, 3, 1;
S_0x557cdd4e53c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd4e7c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd07030 .functor OR 1, L_0x557cddd06ca0, L_0x557cddd06ec0, C4<0>, C4<0>;
v0x557cdd536e30_0 .net "S", 0 0, L_0x557cddd06d30;  1 drivers
v0x557cdd536600_0 .net "a", 0 0, L_0x557cddd070c0;  1 drivers
v0x557cdd530190_0 .net "b", 0 0, L_0x557cddd071f0;  1 drivers
v0x557cdd532e20_0 .net "c_1", 0 0, L_0x557cddd06ca0;  1 drivers
v0x557cdd532a70_0 .net "c_2", 0 0, L_0x557cddd06ec0;  1 drivers
v0x557cdd532b10_0 .net "cin", 0 0, L_0x557cddd07720;  alias, 1 drivers
v0x557cdd531ef0_0 .net "cout", 0 0, L_0x557cddd07030;  1 drivers
v0x557cdd531f90_0 .net "h_1_out", 0 0, L_0x557cddd06bf0;  1 drivers
S_0x557cdd4dbda0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4e53c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd06bf0 .functor XOR 1, L_0x557cddd070c0, L_0x557cddd071f0, C4<0>, C4<0>;
L_0x557cddd06ca0 .functor AND 1, L_0x557cddd070c0, L_0x557cddd071f0, C4<1>, C4<1>;
v0x557cdd53a0a0_0 .net "S", 0 0, L_0x557cddd06bf0;  alias, 1 drivers
v0x557cdd539520_0 .net "a", 0 0, L_0x557cddd070c0;  alias, 1 drivers
v0x557cdd5395e0_0 .net "b", 0 0, L_0x557cddd071f0;  alias, 1 drivers
v0x557cdd538ba0_0 .net "cout", 0 0, L_0x557cddd06ca0;  alias, 1 drivers
S_0x557cdd4d9530 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4e53c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd06d30 .functor XOR 1, L_0x557cddd06bf0, L_0x557cddd07720, C4<0>, C4<0>;
L_0x557cddd06ec0 .functor AND 1, L_0x557cddd06bf0, L_0x557cddd07720, C4<1>, C4<1>;
v0x557cdd538700_0 .net "S", 0 0, L_0x557cddd06d30;  alias, 1 drivers
v0x557cdd5387c0_0 .net "a", 0 0, L_0x557cddd06bf0;  alias, 1 drivers
v0x557cdd53be50_0 .net "b", 0 0, L_0x557cddd07720;  alias, 1 drivers
v0x557cdd53b4d0_0 .net "cout", 0 0, L_0x557cddd06ec0;  alias, 1 drivers
S_0x557cdd4d6cc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd4e7c30;
 .timescale 0 0;
P_0x557cdcfbde60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd4d4450 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4d6cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd05690 .functor OR 1, L_0x557cddd05310, L_0x557cddd055b0, C4<0>, C4<0>;
v0x557cdd529e60_0 .net "S", 0 0, L_0x557cddd053d0;  1 drivers
v0x557cdd529f20_0 .net "a", 0 0, L_0x557cddd05720;  1 drivers
v0x557cdd5299c0_0 .net "b", 0 0, L_0x557cddd05870;  1 drivers
v0x557cdd52d110_0 .net "c_1", 0 0, L_0x557cddd05310;  1 drivers
v0x557cdd52c790_0 .net "c_2", 0 0, L_0x557cddd055b0;  1 drivers
v0x557cdd524b90_0 .net "cin", 0 0, L_0x557cddd059a0;  1 drivers
v0x557cdd4fb2e0_0 .net "cout", 0 0, L_0x557cddd05690;  1 drivers
v0x557cdd4fb380_0 .net "h_1_out", 0 0, L_0x557cddd05200;  1 drivers
S_0x557cdd4d1be0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4d4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd05200 .functor XOR 1, L_0x557cddd05720, L_0x557cddd05870, C4<0>, C4<0>;
L_0x557cddd05310 .functor AND 1, L_0x557cddd05720, L_0x557cddd05870, C4<1>, C4<1>;
v0x557cdd531570_0 .net "S", 0 0, L_0x557cddd05200;  alias, 1 drivers
v0x557cdd531630_0 .net "a", 0 0, L_0x557cddd05720;  alias, 1 drivers
v0x557cdd534820_0 .net "b", 0 0, L_0x557cddd05870;  alias, 1 drivers
v0x557cdd533ea0_0 .net "cout", 0 0, L_0x557cddd05310;  alias, 1 drivers
S_0x557cdd4cf370 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4d4450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd053d0 .functor XOR 1, L_0x557cddd05200, L_0x557cddd059a0, C4<0>, C4<0>;
L_0x557cddd055b0 .functor AND 1, L_0x557cddd05200, L_0x557cddd059a0, C4<1>, C4<1>;
v0x557cdd52b710_0 .net "S", 0 0, L_0x557cddd053d0;  alias, 1 drivers
v0x557cdd52b7b0_0 .net "a", 0 0, L_0x557cddd05200;  alias, 1 drivers
v0x557cdd52b360_0 .net "b", 0 0, L_0x557cddd059a0;  alias, 1 drivers
v0x557cdd52a7e0_0 .net "cout", 0 0, L_0x557cddd055b0;  alias, 1 drivers
S_0x557cdd4c68d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd4e7c30;
 .timescale 0 0;
P_0x557cdd117320 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd4c4060 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4c68d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd05eb0 .functor OR 1, L_0x557cddd05b60, L_0x557cddd05dd0, C4<0>, C4<0>;
v0x557cdd51fa20_0 .net "S", 0 0, L_0x557cddd05bf0;  1 drivers
v0x557cdd51fae0_0 .net "a", 0 0, L_0x557cddd05f40;  1 drivers
v0x557cdd51f580_0 .net "b", 0 0, L_0x557cddd06100;  1 drivers
v0x557cdd51ea30_0 .net "c_1", 0 0, L_0x557cddd05b60;  1 drivers
v0x557cdd51db30_0 .net "c_2", 0 0, L_0x557cddd05dd0;  1 drivers
v0x557cdd51d1b0_0 .net "cin", 0 0, L_0x557cddd062c0;  1 drivers
v0x557cdd51cd10_0 .net "cout", 0 0, L_0x557cddd05eb0;  1 drivers
v0x557cdd51cdb0_0 .net "h_1_out", 0 0, L_0x557cddd05ad0;  1 drivers
S_0x557cdd4c17f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4c4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd05ad0 .functor XOR 1, L_0x557cddd05f40, L_0x557cddd06100, C4<0>, C4<0>;
L_0x557cddd05b60 .functor AND 1, L_0x557cddd05f40, L_0x557cddd06100, C4<1>, C4<1>;
v0x557cdd4faf20_0 .net "S", 0 0, L_0x557cddd05ad0;  alias, 1 drivers
v0x557cdd4fafe0_0 .net "a", 0 0, L_0x557cddd05f40;  alias, 1 drivers
v0x557cdd4faae0_0 .net "b", 0 0, L_0x557cddd06100;  alias, 1 drivers
v0x557cdd5248d0_0 .net "cout", 0 0, L_0x557cddd05b60;  alias, 1 drivers
S_0x557cdd4bef80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4c4060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd05bf0 .functor XOR 1, L_0x557cddd05ad0, L_0x557cddd062c0, C4<0>, C4<0>;
L_0x557cddd05dd0 .functor AND 1, L_0x557cddd05ad0, L_0x557cddd062c0, C4<1>, C4<1>;
v0x557cdd5242b0_0 .net "S", 0 0, L_0x557cddd05bf0;  alias, 1 drivers
v0x557cdd524350_0 .net "a", 0 0, L_0x557cddd05ad0;  alias, 1 drivers
v0x557cdd5212a0_0 .net "b", 0 0, L_0x557cddd062c0;  alias, 1 drivers
v0x557cdd5203a0_0 .net "cout", 0 0, L_0x557cddd05dd0;  alias, 1 drivers
S_0x557cdd4bc710 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd4e7c30;
 .timescale 0 0;
P_0x557cdd12b6a0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd4b9ea0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4bc710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd06780 .functor OR 1, L_0x557cddd06480, L_0x557cddd066a0, C4<0>, C4<0>;
v0x557cdd521df0_0 .net "S", 0 0, L_0x557cddd06510;  1 drivers
v0x557cdd518b30_0 .net "a", 0 0, L_0x557cddd06810;  1 drivers
v0x557cdd518300_0 .net "b", 0 0, L_0x557cddd06940;  1 drivers
v0x557cdd511e90_0 .net "c_1", 0 0, L_0x557cddd06480;  1 drivers
v0x557cdd514b20_0 .net "c_2", 0 0, L_0x557cddd066a0;  1 drivers
v0x557cdd514bc0_0 .net "cin", 0 0, L_0x557cddd06ac0;  1 drivers
v0x557cdd514770_0 .net "cout", 0 0, L_0x557cddd06780;  1 drivers
v0x557cdd514810_0 .net "h_1_out", 0 0, L_0x557cddd063f0;  1 drivers
S_0x557cdd4b07f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd063f0 .functor XOR 1, L_0x557cddd06810, L_0x557cddd06940, C4<0>, C4<0>;
L_0x557cddd06480 .functor AND 1, L_0x557cddd06810, L_0x557cddd06940, C4<1>, C4<1>;
v0x557cdd51c130_0 .net "S", 0 0, L_0x557cddd063f0;  alias, 1 drivers
v0x557cdd51bd80_0 .net "a", 0 0, L_0x557cddd06810;  alias, 1 drivers
v0x557cdd51be40_0 .net "b", 0 0, L_0x557cddd06940;  alias, 1 drivers
v0x557cdd51b200_0 .net "cout", 0 0, L_0x557cddd06480;  alias, 1 drivers
S_0x557cdd4adf80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4b9ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd06510 .functor XOR 1, L_0x557cddd063f0, L_0x557cddd06ac0, C4<0>, C4<0>;
L_0x557cddd066a0 .functor AND 1, L_0x557cddd063f0, L_0x557cddd06ac0, C4<1>, C4<1>;
v0x557cdd51a920_0 .net "S", 0 0, L_0x557cddd06510;  alias, 1 drivers
v0x557cdd51a9e0_0 .net "a", 0 0, L_0x557cddd063f0;  alias, 1 drivers
v0x557cdd522c10_0 .net "b", 0 0, L_0x557cddd06ac0;  alias, 1 drivers
v0x557cdd522290_0 .net "cout", 0 0, L_0x557cddd066a0;  alias, 1 drivers
S_0x557cdd4ab710 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd5097f0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448d00 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddcee3f0 .functor XOR 2, L_0x7f5061448d00, L_0x557cddcdbb30, C4<00>, C4<00>;
L_0x557cddcef800 .functor NOT 1, L_0x557cddcef710, C4<0>, C4<0>, C4<0>;
L_0x557cddcef900 .functor AND 1, L_0x7f50614414a0, L_0x557cddcef800, C4<1>, C4<1>;
L_0x557cddcefab0 .functor NOT 2, L_0x557cddcef9c0, C4<00>, C4<00>, C4<00>;
L_0x557cddcefb70 .functor AND 2, L_0x557cddcef580, L_0x557cddcefab0, C4<11>, C4<11>;
L_0x557cddcefc30 .functor NOT 2, L_0x557cddcef580, C4<00>, C4<00>, C4<00>;
L_0x557cddcf1030 .functor AND 2, L_0x557cddcf0c80, L_0x557cddcf0f00, C4<11>, C4<11>;
L_0x557cddcf10a0 .functor OR 2, L_0x557cddcefb70, L_0x557cddcf1030, C4<00>, C4<00>;
v0x557cdd55b420_0 .net *"_s0", 1 0, L_0x7f5061448d00;  1 drivers
v0x557cdd55a8a0_0 .net *"_s10", 1 0, L_0x557cddcefab0;  1 drivers
L_0x7f50614414e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd559f20_0 .net/2s *"_s18", 0 0, L_0x7f50614414e8;  1 drivers
L_0x7f5061441530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd55d1d0_0 .net/2s *"_s23", 0 0, L_0x7f5061441530;  1 drivers
v0x557cdd55c850_0 .net *"_s27", 1 0, L_0x557cddcf0f00;  1 drivers
v0x557cdd554300_0 .net *"_s4", 0 0, L_0x557cddcef800;  1 drivers
v0x557cdd553f50_0 .net *"_s8", 1 0, L_0x557cddcef9c0;  1 drivers
v0x557cdd5533d0_0 .net "a", 1 0, L_0x557cddcdba90;  alias, 1 drivers
v0x557cdd553490_0 .net "a_or_s", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd552b90_0 .net "add_1", 1 0, L_0x557cddcefd80;  1 drivers
v0x557cdd552c30_0 .net "b", 1 0, L_0x557cddcdbb30;  alias, 1 drivers
v0x557cdd552790_0 .net "cout", 0 0, L_0x557cddcef710;  alias, 1 drivers
v0x557cdd555d00_0 .net "diff_is_negative", 0 0, L_0x557cddcef900;  1 drivers
v0x557cdd555da0_0 .net "dummy_cout", 0 0, L_0x557cddcf0dc0;  1 drivers
v0x557cdd555380_0 .net "input_b", 1 0, L_0x557cddcee3f0;  1 drivers
v0x557cdd5cb300_0 .net "inverted_out", 1 0, L_0x557cddcefc30;  1 drivers
v0x557cdd5caae0_0 .net "n_out", 1 0, L_0x557cddcf1030;  1 drivers
v0x557cdd5cab80_0 .net "negated_out", 1 0, L_0x557cddcf0c80;  1 drivers
v0x557cdd5ca6d0_0 .net "out", 1 0, L_0x557cddcf10a0;  alias, 1 drivers
v0x557cdd5ca790_0 .net "p_out", 1 0, L_0x557cddcefb70;  1 drivers
v0x557cdd5ca140_0 .net "t_out", 1 0, L_0x557cddcef580;  1 drivers
L_0x557cddcef9c0 .concat [ 1 1 0 0], L_0x557cddcef900, L_0x557cddcef900;
L_0x557cddcefd80 .concat8 [ 1 1 0 0], L_0x7f5061441530, L_0x7f50614414e8;
L_0x557cddcf0e60 .part L_0x557cddcefd80, 1, 1;
L_0x557cddcf0f00 .concat [ 1 1 0 0], L_0x557cddcef900, L_0x557cddcef900;
S_0x557cdd4a8ea0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd4ab710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4a9020 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd5d2980_0 .net "S", 1 0, L_0x557cddcef580;  alias, 1 drivers
v0x557cdd5d2a40_0 .net "a", 1 0, L_0x557cddcdba90;  alias, 1 drivers
v0x557cdd5d2000_0 .net "b", 1 0, L_0x557cddcee3f0;  alias, 1 drivers
v0x557cdd5d1b60_0 .net "carin", 1 0, L_0x557cddcef620;  1 drivers
v0x557cdd5d1010_0 .net "cin", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd5d0110_0 .net "cout", 0 0, L_0x557cddcef710;  alias, 1 drivers
L_0x557cddceeba0 .part L_0x557cddcdba90, 1, 1;
L_0x557cddceecd0 .part L_0x557cddcee3f0, 1, 1;
L_0x557cddceee00 .part L_0x557cddcef620, 0, 1;
L_0x557cddcef290 .part L_0x557cddcdba90, 0, 1;
L_0x557cddcef3c0 .part L_0x557cddcee3f0, 0, 1;
L_0x557cddcef580 .concat8 [ 1 1 0 0], L_0x557cddcef010, L_0x557cddcee8d0;
L_0x557cddcef620 .concat8 [ 1 1 0 0], L_0x557cddcef220, L_0x557cddceeb30;
L_0x557cddcef710 .part L_0x557cddcef620, 1, 1;
S_0x557cdd4a6630 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd4a8ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcef220 .functor OR 1, L_0x557cddceefa0, L_0x557cddcef160, C4<0>, C4<0>;
v0x557cdd5d6950_0 .net "S", 0 0, L_0x557cddcef010;  1 drivers
v0x557cdd5dda40_0 .net "a", 0 0, L_0x557cddcef290;  1 drivers
v0x557cdd5dcb40_0 .net "b", 0 0, L_0x557cddcef3c0;  1 drivers
v0x557cdd5dc1c0_0 .net "c_1", 0 0, L_0x557cddceefa0;  1 drivers
v0x557cdd5dbd20_0 .net "c_2", 0 0, L_0x557cddcef160;  1 drivers
v0x557cdd5dbdc0_0 .net "cin", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd5db1d0_0 .net "cout", 0 0, L_0x557cddcef220;  1 drivers
v0x557cdd5db270_0 .net "h_1_out", 0 0, L_0x557cddceef30;  1 drivers
S_0x557cdd4a3dc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4a6630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddceef30 .functor XOR 1, L_0x557cddcef290, L_0x557cddcef3c0, C4<0>, C4<0>;
L_0x557cddceefa0 .functor AND 1, L_0x557cddcef290, L_0x557cddcef3c0, C4<1>, C4<1>;
v0x557cdd4fd8c0_0 .net "S", 0 0, L_0x557cddceef30;  alias, 1 drivers
v0x557cdd4fcf40_0 .net "a", 0 0, L_0x557cddcef290;  alias, 1 drivers
v0x557cdd4fd000_0 .net "b", 0 0, L_0x557cddcef3c0;  alias, 1 drivers
v0x557cdd4fcaa0_0 .net "cout", 0 0, L_0x557cddceefa0;  alias, 1 drivers
S_0x557cdd906890 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4a6630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcef010 .functor XOR 1, L_0x557cddceef30, L_0x7f50614414a0, C4<0>, C4<0>;
L_0x557cddcef160 .functor AND 1, L_0x557cddceef30, L_0x7f50614414a0, C4<1>, C4<1>;
v0x557cdd5001f0_0 .net "S", 0 0, L_0x557cddcef010;  alias, 1 drivers
v0x557cdd5002b0_0 .net "a", 0 0, L_0x557cddceef30;  alias, 1 drivers
v0x557cdd4ff870_0 .net "b", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd5e09d0_0 .net "cout", 0 0, L_0x557cddcef160;  alias, 1 drivers
S_0x557cdd904020 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd4a8ea0;
 .timescale 0 0;
P_0x557cdce83c10 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9017b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd904020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddceeb30 .functor OR 1, L_0x557cddcee810, L_0x557cddceea70, C4<0>, C4<0>;
v0x557cdd5d6c40_0 .net "S", 0 0, L_0x557cddcee8d0;  1 drivers
v0x557cdd5d6d00_0 .net "a", 0 0, L_0x557cddceeba0;  1 drivers
v0x557cdd5d60f0_0 .net "b", 0 0, L_0x557cddceecd0;  1 drivers
v0x557cdd5d51f0_0 .net "c_1", 0 0, L_0x557cddcee810;  1 drivers
v0x557cdd5d4870_0 .net "c_2", 0 0, L_0x557cddceea70;  1 drivers
v0x557cdd5d43d0_0 .net "cin", 0 0, L_0x557cddceee00;  1 drivers
v0x557cdd5d3880_0 .net "cout", 0 0, L_0x557cddceeb30;  1 drivers
v0x557cdd5d3920_0 .net "h_1_out", 0 0, L_0x557cddcee700;  1 drivers
S_0x557cdd8fef40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9017b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcee700 .functor XOR 1, L_0x557cddceeba0, L_0x557cddceecd0, C4<0>, C4<0>;
L_0x557cddcee810 .functor AND 1, L_0x557cddceeba0, L_0x557cddceecd0, C4<1>, C4<1>;
v0x557cdd5da2d0_0 .net "S", 0 0, L_0x557cddcee700;  alias, 1 drivers
v0x557cdd5da390_0 .net "a", 0 0, L_0x557cddceeba0;  alias, 1 drivers
v0x557cdd5d9950_0 .net "b", 0 0, L_0x557cddceecd0;  alias, 1 drivers
v0x557cdd5d94b0_0 .net "cout", 0 0, L_0x557cddcee810;  alias, 1 drivers
S_0x557cdd8fc6d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9017b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcee8d0 .functor XOR 1, L_0x557cddcee700, L_0x557cddceee00, C4<0>, C4<0>;
L_0x557cddceea70 .functor AND 1, L_0x557cddcee700, L_0x557cddceee00, C4<1>, C4<1>;
v0x557cdd5d8960_0 .net "S", 0 0, L_0x557cddcee8d0;  alias, 1 drivers
v0x557cdd5d8a00_0 .net "a", 0 0, L_0x557cddcee700;  alias, 1 drivers
v0x557cdd5d7a60_0 .net "b", 0 0, L_0x557cddceee00;  alias, 1 drivers
v0x557cdd5d70e0_0 .net "cout", 0 0, L_0x557cddceea70;  alias, 1 drivers
S_0x557cdd8f9e60 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd4ab710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce1f7c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd563340_0 .net "S", 1 0, L_0x557cddcf0c80;  alias, 1 drivers
v0x557cdd563400_0 .net "a", 1 0, L_0x557cddcefc30;  alias, 1 drivers
v0x557cdd55f7e0_0 .net "b", 1 0, L_0x557cddcefd80;  alias, 1 drivers
v0x557cdd55efb0_0 .net "carin", 1 0, L_0x557cddcf0d20;  1 drivers
v0x557cdd558b40_0 .net "cin", 0 0, L_0x557cddcf0e60;  1 drivers
v0x557cdd55b7d0_0 .net "cout", 0 0, L_0x557cddcf0dc0;  alias, 1 drivers
L_0x557cddcf0220 .part L_0x557cddcefc30, 1, 1;
L_0x557cddcf0350 .part L_0x557cddcefd80, 1, 1;
L_0x557cddcf0480 .part L_0x557cddcf0d20, 0, 1;
L_0x557cddcf0900 .part L_0x557cddcefc30, 0, 1;
L_0x557cddcf0ac0 .part L_0x557cddcefd80, 0, 1;
L_0x557cddcf0c80 .concat8 [ 1 1 0 0], L_0x557cddcf0690, L_0x557cddcf0040;
L_0x557cddcf0d20 .concat8 [ 1 1 0 0], L_0x557cddcf0890, L_0x557cddcf01b0;
L_0x557cddcf0dc0 .part L_0x557cddcf0d20, 1, 1;
S_0x557cdd8f75f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd8f9e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf0890 .functor OR 1, L_0x557cddcf0620, L_0x557cddcf0790, C4<0>, C4<0>;
v0x557cdd5df3b0_0 .net "S", 0 0, L_0x557cddcf0690;  1 drivers
v0x557cdd5dea30_0 .net "a", 0 0, L_0x557cddcf0900;  1 drivers
v0x557cdd5de590_0 .net "b", 0 0, L_0x557cddcf0ac0;  1 drivers
v0x557cdd56d8c0_0 .net "c_1", 0 0, L_0x557cddcf0620;  1 drivers
v0x557cdd56d090_0 .net "c_2", 0 0, L_0x557cddcf0790;  1 drivers
v0x557cdd56d130_0 .net "cin", 0 0, L_0x557cddcf0e60;  alias, 1 drivers
v0x557cdd566c20_0 .net "cout", 0 0, L_0x557cddcf0890;  1 drivers
v0x557cdd566cc0_0 .net "h_1_out", 0 0, L_0x557cddcf05b0;  1 drivers
S_0x557cdd8f4d80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8f75f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf05b0 .functor XOR 1, L_0x557cddcf0900, L_0x557cddcf0ac0, C4<0>, C4<0>;
L_0x557cddcf0620 .functor AND 1, L_0x557cddcf0900, L_0x557cddcf0ac0, C4<1>, C4<1>;
v0x557cdd5cf790_0 .net "S", 0 0, L_0x557cddcf05b0;  alias, 1 drivers
v0x557cdd5cf2f0_0 .net "a", 0 0, L_0x557cddcf0900;  alias, 1 drivers
v0x557cdd5cf3b0_0 .net "b", 0 0, L_0x557cddcf0ac0;  alias, 1 drivers
v0x557cdd5ce710_0 .net "cout", 0 0, L_0x557cddcf0620;  alias, 1 drivers
S_0x557cdd8f2510 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8f75f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf0690 .functor XOR 1, L_0x557cddcf05b0, L_0x557cddcf0e60, C4<0>, C4<0>;
L_0x557cddcf0790 .functor AND 1, L_0x557cddcf05b0, L_0x557cddcf0e60, C4<1>, C4<1>;
v0x557cdd5ce360_0 .net "S", 0 0, L_0x557cddcf0690;  alias, 1 drivers
v0x557cdd5ce420_0 .net "a", 0 0, L_0x557cddcf05b0;  alias, 1 drivers
v0x557cdd5cd7e0_0 .net "b", 0 0, L_0x557cddcf0e60;  alias, 1 drivers
v0x557cdd5ccf00_0 .net "cout", 0 0, L_0x557cddcf0790;  alias, 1 drivers
S_0x557cdd8efca0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd8f9e60;
 .timescale 0 0;
P_0x557cdce34cd0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd8ed430 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd8efca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf01b0 .functor OR 1, L_0x557cddceffd0, L_0x557cddcf0140, C4<0>, C4<0>;
v0x557cdd5622c0_0 .net "S", 0 0, L_0x557cddcf0040;  1 drivers
v0x557cdd562380_0 .net "a", 0 0, L_0x557cddcf0220;  1 drivers
v0x557cdd561f10_0 .net "b", 0 0, L_0x557cddcf0350;  1 drivers
v0x557cdd561390_0 .net "c_1", 0 0, L_0x557cddceffd0;  1 drivers
v0x557cdd560a10_0 .net "c_2", 0 0, L_0x557cddcf0140;  1 drivers
v0x557cdd560570_0 .net "cin", 0 0, L_0x557cddcf0480;  1 drivers
v0x557cdd563cc0_0 .net "cout", 0 0, L_0x557cddcf01b0;  1 drivers
v0x557cdd563d60_0 .net "h_1_out", 0 0, L_0x557cddcefec0;  1 drivers
S_0x557cdd8eabc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8ed430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcefec0 .functor XOR 1, L_0x557cddcf0220, L_0x557cddcf0350, C4<0>, C4<0>;
L_0x557cddceffd0 .functor AND 1, L_0x557cddcf0220, L_0x557cddcf0350, C4<1>, C4<1>;
v0x557cdd5698b0_0 .net "S", 0 0, L_0x557cddcefec0;  alias, 1 drivers
v0x557cdd569970_0 .net "a", 0 0, L_0x557cddcf0220;  alias, 1 drivers
v0x557cdd569500_0 .net "b", 0 0, L_0x557cddcf0350;  alias, 1 drivers
v0x557cdd568980_0 .net "cout", 0 0, L_0x557cddceffd0;  alias, 1 drivers
S_0x557cdd8e8350 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8ed430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf0040 .functor XOR 1, L_0x557cddcefec0, L_0x557cddcf0480, C4<0>, C4<0>;
L_0x557cddcf0140 .functor AND 1, L_0x557cddcefec0, L_0x557cddcf0480, C4<1>, C4<1>;
v0x557cdd568000_0 .net "S", 0 0, L_0x557cddcf0040;  alias, 1 drivers
v0x557cdd5680a0_0 .net "a", 0 0, L_0x557cddcefec0;  alias, 1 drivers
v0x557cdd56b2b0_0 .net "b", 0 0, L_0x557cddcf0480;  alias, 1 drivers
v0x557cdd56a930_0 .net "cout", 0 0, L_0x557cddcf0140;  alias, 1 drivers
S_0x557cdd8e5ae0 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd5bf850 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448d48 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddcf1110 .functor XOR 2, L_0x7f5061448d48, L_0x557cddcdbd70, C4<00>, C4<00>;
L_0x557cddcf1f60 .functor NOT 1, L_0x557cddcf1ec0, C4<0>, C4<0>, C4<0>;
L_0x557cddcf2060 .functor AND 1, L_0x7f50614414a0, L_0x557cddcf1f60, C4<1>, C4<1>;
L_0x557cddcf2170 .functor NOT 2, L_0x557cddcf20d0, C4<00>, C4<00>, C4<00>;
L_0x557cddcf21e0 .functor AND 2, L_0x557cddcf1d80, L_0x557cddcf2170, C4<11>, C4<11>;
L_0x557cddcf2250 .functor NOT 2, L_0x557cddcf1d80, C4<00>, C4<00>, C4<00>;
L_0x557cddcf34c0 .functor AND 2, L_0x557cddcf3110, L_0x557cddcf3390, C4<11>, C4<11>;
L_0x557cddcf3530 .functor OR 2, L_0x557cddcf21e0, L_0x557cddcf34c0, C4<00>, C4<00>;
v0x557cdd5a0c10_0 .net *"_s0", 1 0, L_0x7f5061448d48;  1 drivers
v0x557cdd5a00c0_0 .net *"_s10", 1 0, L_0x557cddcf2170;  1 drivers
L_0x7f5061441578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd59f1c0_0 .net/2s *"_s18", 0 0, L_0x7f5061441578;  1 drivers
L_0x7f50614415c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd59e840_0 .net/2s *"_s23", 0 0, L_0x7f50614415c0;  1 drivers
v0x557cdd59e3a0_0 .net *"_s27", 1 0, L_0x557cddcf3390;  1 drivers
v0x557cdd59d7c0_0 .net *"_s4", 0 0, L_0x557cddcf1f60;  1 drivers
v0x557cdd59d410_0 .net *"_s8", 1 0, L_0x557cddcf20d0;  1 drivers
v0x557cdd59c930_0 .net "a", 1 0, L_0x557cddcdbc40;  alias, 1 drivers
v0x557cdd59c9f0_0 .net "a_or_s", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd59c0f0_0 .net "add_1", 1 0, L_0x557cddcf2350;  1 drivers
v0x557cdd59c190_0 .net "b", 1 0, L_0x557cddcdbd70;  alias, 1 drivers
v0x557cdd59bcf0_0 .net "cout", 0 0, L_0x557cddcf1ec0;  alias, 1 drivers
v0x557cdd5a42a0_0 .net "diff_is_negative", 0 0, L_0x557cddcf2060;  1 drivers
v0x557cdd5a4340_0 .net "dummy_cout", 0 0, L_0x557cddcf3250;  1 drivers
v0x557cdd5a3920_0 .net "input_b", 1 0, L_0x557cddcf1110;  1 drivers
v0x557cdd5a3480_0 .net "inverted_out", 1 0, L_0x557cddcf2250;  1 drivers
v0x557cdd8621a0_0 .net "n_out", 1 0, L_0x557cddcf34c0;  1 drivers
v0x557cdd862240_0 .net "negated_out", 1 0, L_0x557cddcf3110;  1 drivers
v0x557cdd860920_0 .net "out", 1 0, L_0x557cddcf3530;  alias, 1 drivers
v0x557cdd8609e0_0 .net "p_out", 1 0, L_0x557cddcf21e0;  1 drivers
v0x557cdd860480_0 .net "t_out", 1 0, L_0x557cddcf1d80;  1 drivers
L_0x557cddcf20d0 .concat [ 1 1 0 0], L_0x557cddcf2060, L_0x557cddcf2060;
L_0x557cddcf2350 .concat8 [ 1 1 0 0], L_0x7f50614415c0, L_0x7f5061441578;
L_0x557cddcf32f0 .part L_0x557cddcf2350, 1, 1;
L_0x557cddcf3390 .concat [ 1 1 0 0], L_0x557cddcf2060, L_0x557cddcf2060;
S_0x557cdd8dd030 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd8e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce9cd80 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd5b6aa0_0 .net "S", 1 0, L_0x557cddcf1d80;  alias, 1 drivers
v0x557cdd5b6b40_0 .net "a", 1 0, L_0x557cddcdbc40;  alias, 1 drivers
v0x557cdd5b5ec0_0 .net "b", 1 0, L_0x557cddcf1110;  alias, 1 drivers
v0x557cdd5b5b10_0 .net "carin", 1 0, L_0x557cddcf1e20;  1 drivers
v0x557cdd5b4f90_0 .net "cin", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd5b4610_0 .net "cout", 0 0, L_0x557cddcf1ec0;  alias, 1 drivers
L_0x557cddcf1440 .part L_0x557cddcdbc40, 1, 1;
L_0x557cddcf1570 .part L_0x557cddcf1110, 1, 1;
L_0x557cddcf16a0 .part L_0x557cddcf1e20, 0, 1;
L_0x557cddcf1a90 .part L_0x557cddcdbc40, 0, 1;
L_0x557cddcf1bc0 .part L_0x557cddcf1110, 0, 1;
L_0x557cddcf1d80 .concat8 [ 1 1 0 0], L_0x557cddcf18b0, L_0x557cddcf1260;
L_0x557cddcf1e20 .concat8 [ 1 1 0 0], L_0x557cddcf1a20, L_0x557cddcf13d0;
L_0x557cddcf1ec0 .part L_0x557cddcf1e20, 1, 1;
S_0x557cdd8da7c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd8dd030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf1a20 .functor OR 1, L_0x557cddcf1840, L_0x557cddcf19b0, C4<0>, C4<0>;
v0x557cdd5c3310_0 .net "S", 0 0, L_0x557cddcf18b0;  1 drivers
v0x557cdd5c2e70_0 .net "a", 0 0, L_0x557cddcf1a90;  1 drivers
v0x557cdd5c2290_0 .net "b", 0 0, L_0x557cddcf1bc0;  1 drivers
v0x557cdd5c1ee0_0 .net "c_1", 0 0, L_0x557cddcf1840;  1 drivers
v0x557cdd5c1360_0 .net "c_2", 0 0, L_0x557cddcf19b0;  1 drivers
v0x557cdd5c1400_0 .net "cin", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd5c09e0_0 .net "cout", 0 0, L_0x557cddcf1a20;  1 drivers
v0x557cdd5c0a80_0 .net "h_1_out", 0 0, L_0x557cddcf17d0;  1 drivers
S_0x557cdd8d7f50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8da7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf17d0 .functor XOR 1, L_0x557cddcf1a90, L_0x557cddcf1bc0, C4<0>, C4<0>;
L_0x557cddcf1840 .functor AND 1, L_0x557cddcf1a90, L_0x557cddcf1bc0, C4<1>, C4<1>;
v0x557cdd5c7400_0 .net "S", 0 0, L_0x557cddcf17d0;  alias, 1 drivers
v0x557cdd5c74c0_0 .net "a", 0 0, L_0x557cddcf1a90;  alias, 1 drivers
v0x557cdd5c6500_0 .net "b", 0 0, L_0x557cddcf1bc0;  alias, 1 drivers
v0x557cdd5c5b80_0 .net "cout", 0 0, L_0x557cddcf1840;  alias, 1 drivers
S_0x557cdd8d56e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8da7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf18b0 .functor XOR 1, L_0x557cddcf17d0, L_0x7f50614414a0, C4<0>, C4<0>;
L_0x557cddcf19b0 .functor AND 1, L_0x557cddcf17d0, L_0x7f50614414a0, C4<1>, C4<1>;
v0x557cdd5c56e0_0 .net "S", 0 0, L_0x557cddcf18b0;  alias, 1 drivers
v0x557cdd5c5780_0 .net "a", 0 0, L_0x557cddcf17d0;  alias, 1 drivers
v0x557cdd5c4b90_0 .net "b", 0 0, L_0x7f50614414a0;  alias, 1 drivers
v0x557cdd5c3c90_0 .net "cout", 0 0, L_0x557cddcf19b0;  alias, 1 drivers
S_0x557cdd8d2e70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd8dd030;
 .timescale 0 0;
P_0x557cdce9b4a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd8d0600 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd8d2e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf13d0 .functor OR 1, L_0x557cddcf11f0, L_0x557cddcf1360, C4<0>, C4<0>;
v0x557cdd5ba130_0 .net "S", 0 0, L_0x557cddcf1260;  1 drivers
v0x557cdd5b97b0_0 .net "a", 0 0, L_0x557cddcf1440;  1 drivers
v0x557cdd5b9310_0 .net "b", 0 0, L_0x557cddcf1570;  1 drivers
v0x557cdd5b87c0_0 .net "c_1", 0 0, L_0x557cddcf11f0;  1 drivers
v0x557cdd5b78c0_0 .net "c_2", 0 0, L_0x557cddcf1360;  1 drivers
v0x557cdd5b7960_0 .net "cin", 0 0, L_0x557cddcf16a0;  1 drivers
v0x557cdd5b6f40_0 .net "cout", 0 0, L_0x557cddcf13d0;  1 drivers
v0x557cdd5b6fe0_0 .net "h_1_out", 0 0, L_0x557cddcf1180;  1 drivers
S_0x557cdd8cdd90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8d0600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf1180 .functor XOR 1, L_0x557cddcf1440, L_0x557cddcf1570, C4<0>, C4<0>;
L_0x557cddcf11f0 .functor AND 1, L_0x557cddcf1440, L_0x557cddcf1570, C4<1>, C4<1>;
v0x557cdd5c8d70_0 .net "S", 0 0, L_0x557cddcf1180;  alias, 1 drivers
v0x557cdd5c83f0_0 .net "a", 0 0, L_0x557cddcf1440;  alias, 1 drivers
v0x557cdd5c84b0_0 .net "b", 0 0, L_0x557cddcf1570;  alias, 1 drivers
v0x557cdd5c7f50_0 .net "cout", 0 0, L_0x557cddcf11f0;  alias, 1 drivers
S_0x557cdd8cb520 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8d0600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf1260 .functor XOR 1, L_0x557cddcf1180, L_0x557cddcf16a0, C4<0>, C4<0>;
L_0x557cddcf1360 .functor AND 1, L_0x557cddcf1180, L_0x557cddcf16a0, C4<1>, C4<1>;
v0x557cdd5be540_0 .net "S", 0 0, L_0x557cddcf1260;  alias, 1 drivers
v0x557cdd5be600_0 .net "a", 0 0, L_0x557cddcf1180;  alias, 1 drivers
v0x557cdd5bdf20_0 .net "b", 0 0, L_0x557cddcf16a0;  alias, 1 drivers
v0x557cdd5bb030_0 .net "cout", 0 0, L_0x557cddcf1360;  alias, 1 drivers
S_0x557cdd8c8cb0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd8e5ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcddb280 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd5a5d20_0 .net "S", 1 0, L_0x557cddcf3110;  alias, 1 drivers
v0x557cdd5a5de0_0 .net "a", 1 0, L_0x557cddcf2250;  alias, 1 drivers
v0x557cdd5a5700_0 .net "b", 1 0, L_0x557cddcf2350;  alias, 1 drivers
v0x557cdd5a2930_0 .net "carin", 1 0, L_0x557cddcf31b0;  1 drivers
v0x557cdd5a1a30_0 .net "cin", 0 0, L_0x557cddcf32f0;  1 drivers
v0x557cdd5a10b0_0 .net "cout", 0 0, L_0x557cddcf3250;  alias, 1 drivers
L_0x557cddcf26b0 .part L_0x557cddcf2250, 1, 1;
L_0x557cddcf27e0 .part L_0x557cddcf2350, 1, 1;
L_0x557cddcf2910 .part L_0x557cddcf31b0, 0, 1;
L_0x557cddcf2d90 .part L_0x557cddcf2250, 0, 1;
L_0x557cddcf2f50 .part L_0x557cddcf2350, 0, 1;
L_0x557cddcf3110 .concat8 [ 1 1 0 0], L_0x557cddcf2b20, L_0x557cddcf24d0;
L_0x557cddcf31b0 .concat8 [ 1 1 0 0], L_0x557cddcf2d20, L_0x557cddcf2640;
L_0x557cddcf3250 .part L_0x557cddcf31b0, 1, 1;
S_0x557cdd8c6440 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd8c8cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf2d20 .functor OR 1, L_0x557cddcf2ab0, L_0x557cddcf2c20, C4<0>, C4<0>;
v0x557cdd5a6f20_0 .net "S", 0 0, L_0x557cddcf2b20;  1 drivers
v0x557cdd5b1eb0_0 .net "a", 0 0, L_0x557cddcf2d90;  1 drivers
v0x557cdd5b1920_0 .net "b", 0 0, L_0x557cddcf2f50;  1 drivers
v0x557cdd5aebe0_0 .net "c_1", 0 0, L_0x557cddcf2ab0;  1 drivers
v0x557cdd5adce0_0 .net "c_2", 0 0, L_0x557cddcf2c20;  1 drivers
v0x557cdd5add80_0 .net "cin", 0 0, L_0x557cddcf32f0;  alias, 1 drivers
v0x557cdd5ad360_0 .net "cout", 0 0, L_0x557cddcf2d20;  1 drivers
v0x557cdd5ad400_0 .net "h_1_out", 0 0, L_0x557cddcf2a40;  1 drivers
S_0x557cdd8c3bd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8c6440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf2a40 .functor XOR 1, L_0x557cddcf2d90, L_0x557cddcf2f50, C4<0>, C4<0>;
L_0x557cddcf2ab0 .functor AND 1, L_0x557cddcf2d90, L_0x557cddcf2f50, C4<1>, C4<1>;
v0x557cdd5b4170_0 .net "S", 0 0, L_0x557cddcf2a40;  alias, 1 drivers
v0x557cdd5bc9a0_0 .net "a", 0 0, L_0x557cddcf2d90;  alias, 1 drivers
v0x557cdd5bca60_0 .net "b", 0 0, L_0x557cddcf2f50;  alias, 1 drivers
v0x557cdd5bc020_0 .net "cout", 0 0, L_0x557cddcf2ab0;  alias, 1 drivers
S_0x557cdd8c1360 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8c6440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf2b20 .functor XOR 1, L_0x557cddcf2a40, L_0x557cddcf32f0, C4<0>, C4<0>;
L_0x557cddcf2c20 .functor AND 1, L_0x557cddcf2a40, L_0x557cddcf32f0, C4<1>, C4<1>;
v0x557cdd5bbb80_0 .net "S", 0 0, L_0x557cddcf2b20;  alias, 1 drivers
v0x557cdd5bbc40_0 .net "a", 0 0, L_0x557cddcf2a40;  alias, 1 drivers
v0x557cdd5b2ae0_0 .net "b", 0 0, L_0x557cddcf32f0;  alias, 1 drivers
v0x557cdd5b22c0_0 .net "cout", 0 0, L_0x557cddcf2c20;  alias, 1 drivers
S_0x557cdd8beaf0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd8c8cb0;
 .timescale 0 0;
P_0x557cdcde18b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd8bc280 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd8beaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf2640 .functor OR 1, L_0x557cddcf2460, L_0x557cddcf25d0, C4<0>, C4<0>;
v0x557cdd5a96c0_0 .net "S", 0 0, L_0x557cddcf24d0;  1 drivers
v0x557cdd5a9780_0 .net "a", 0 0, L_0x557cddcf26b0;  1 drivers
v0x557cdd5a8b40_0 .net "b", 0 0, L_0x557cddcf27e0;  1 drivers
v0x557cdd5a81c0_0 .net "c_1", 0 0, L_0x557cddcf2460;  1 drivers
v0x557cdd5b0550_0 .net "c_2", 0 0, L_0x557cddcf25d0;  1 drivers
v0x557cdd5afbd0_0 .net "cin", 0 0, L_0x557cddcf2910;  1 drivers
v0x557cdd5af730_0 .net "cout", 0 0, L_0x557cddcf2640;  1 drivers
v0x557cdd5af7d0_0 .net "h_1_out", 0 0, L_0x557cddcf23f0;  1 drivers
S_0x557cdd8b3760 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8bc280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf23f0 .functor XOR 1, L_0x557cddcf26b0, L_0x557cddcf27e0, C4<0>, C4<0>;
L_0x557cddcf2460 .functor AND 1, L_0x557cddcf26b0, L_0x557cddcf27e0, C4<1>, C4<1>;
v0x557cdd5acec0_0 .net "S", 0 0, L_0x557cddcf23f0;  alias, 1 drivers
v0x557cdd5acf80_0 .net "a", 0 0, L_0x557cddcf26b0;  alias, 1 drivers
v0x557cdd5ac370_0 .net "b", 0 0, L_0x557cddcf27e0;  alias, 1 drivers
v0x557cdd5ab470_0 .net "cout", 0 0, L_0x557cddcf2460;  alias, 1 drivers
S_0x557cdd8b0ef0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8bc280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf24d0 .functor XOR 1, L_0x557cddcf23f0, L_0x557cddcf2910, C4<0>, C4<0>;
L_0x557cddcf25d0 .functor AND 1, L_0x557cddcf23f0, L_0x557cddcf2910, C4<1>, C4<1>;
v0x557cdd5aaaf0_0 .net "S", 0 0, L_0x557cddcf24d0;  alias, 1 drivers
v0x557cdd5aab90_0 .net "a", 0 0, L_0x557cddcf23f0;  alias, 1 drivers
v0x557cdd5aa650_0 .net "b", 0 0, L_0x557cddcf2910;  alias, 1 drivers
v0x557cdd5a9a70_0 .net "cout", 0 0, L_0x557cddcf25d0;  alias, 1 drivers
S_0x557cdd8ae680 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8ae800 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd6ea9c0_0 .net "S", 7 0, L_0x557cddd0c3f0;  alias, 1 drivers
v0x557cdd6e2460_0 .net "a", 7 0, L_0x557cddd07be0;  alias, 1 drivers
v0x557cdd6e2500_0 .net "b", 7 0, L_0x557cddd07ea0;  alias, 1 drivers
v0x557cdd6e1c40_0 .net "carin", 7 0, L_0x557cddd0c5f0;  1 drivers
L_0x7f5061441b60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd6d68a0_0 .net "cin", 0 0, L_0x7f5061441b60;  1 drivers
v0x557cdd6e1830_0 .net "cout", 0 0, L_0x557cddd0c9d0;  alias, 1 drivers
L_0x557cddd08530 .part L_0x557cddd07be0, 1, 1;
L_0x557cddd08680 .part L_0x557cddd07ea0, 1, 1;
L_0x557cddd087b0 .part L_0x557cddd0c5f0, 0, 1;
L_0x557cddd08d50 .part L_0x557cddd07be0, 2, 1;
L_0x557cddd08f10 .part L_0x557cddd07ea0, 2, 1;
L_0x557cddd090d0 .part L_0x557cddd0c5f0, 1, 1;
L_0x557cddd09620 .part L_0x557cddd07be0, 3, 1;
L_0x557cddd09750 .part L_0x557cddd07ea0, 3, 1;
L_0x557cddd098d0 .part L_0x557cddd0c5f0, 2, 1;
L_0x557cddd09e90 .part L_0x557cddd07be0, 4, 1;
L_0x557cddd09fc0 .part L_0x557cddd07ea0, 4, 1;
L_0x557cddd0a0f0 .part L_0x557cddd0c5f0, 3, 1;
L_0x557cddd0a710 .part L_0x557cddd07be0, 5, 1;
L_0x557cddd0a840 .part L_0x557cddd07ea0, 5, 1;
L_0x557cddd0a9f0 .part L_0x557cddd0c5f0, 4, 1;
L_0x557cddd0af40 .part L_0x557cddd07be0, 6, 1;
L_0x557cddd0b210 .part L_0x557cddd07ea0, 6, 1;
L_0x557cddd0b3c0 .part L_0x557cddd0c5f0, 5, 1;
L_0x557cddd0b900 .part L_0x557cddd07be0, 7, 1;
L_0x557cddd0ba30 .part L_0x557cddd07ea0, 7, 1;
L_0x557cddd0b460 .part L_0x557cddd0c5f0, 6, 1;
L_0x557cddd0c170 .part L_0x557cddd07be0, 0, 1;
L_0x557cddd0bb60 .part L_0x557cddd07ea0, 0, 1;
LS_0x557cddd0c3f0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd0bde0, L_0x557cddd08270, L_0x557cddd08a00, L_0x557cddd09320;
LS_0x557cddd0c3f0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd09b40, L_0x557cddd0a460, L_0x557cddd0abf0, L_0x557cddd0b640;
L_0x557cddd0c3f0 .concat8 [ 4 4 0 0], LS_0x557cddd0c3f0_0_0, LS_0x557cddd0c3f0_0_4;
LS_0x557cddd0c5f0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd0c0e0, L_0x557cddd084a0, L_0x557cddd08cc0, L_0x557cddd09590;
LS_0x557cddd0c5f0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd09e00, L_0x557cddd0a680, L_0x557cddd0aeb0, L_0x557cddd0b870;
L_0x557cddd0c5f0 .concat8 [ 4 4 0 0], LS_0x557cddd0c5f0_0_0, LS_0x557cddd0c5f0_0_4;
L_0x557cddd0c9d0 .part L_0x557cddd0c5f0, 7, 1;
S_0x557cdd8abe10 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd8ae680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0c0e0 .functor OR 1, L_0x557cddd0bd50, L_0x557cddd0bf70, C4<0>, C4<0>;
v0x557cdd85b840_0 .net "S", 0 0, L_0x557cddd0bde0;  1 drivers
v0x557cdd85b3a0_0 .net "a", 0 0, L_0x557cddd0c170;  1 drivers
v0x557cdd85a850_0 .net "b", 0 0, L_0x557cddd0bb60;  1 drivers
v0x557cdd859950_0 .net "c_1", 0 0, L_0x557cddd0bd50;  1 drivers
v0x557cdd858fd0_0 .net "c_2", 0 0, L_0x557cddd0bf70;  1 drivers
v0x557cdd859070_0 .net "cin", 0 0, L_0x7f5061441b60;  alias, 1 drivers
v0x557cdd858b30_0 .net "cout", 0 0, L_0x557cddd0c0e0;  1 drivers
v0x557cdd858bd0_0 .net "h_1_out", 0 0, L_0x557cddd0bca0;  1 drivers
S_0x557cdd8a95a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8abe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0bca0 .functor XOR 1, L_0x557cddd0c170, L_0x557cddd0bb60, C4<0>, C4<0>;
L_0x557cddd0bd50 .functor AND 1, L_0x557cddd0c170, L_0x557cddd0bb60, C4<1>, C4<1>;
v0x557cdd85f930_0 .net "S", 0 0, L_0x557cddd0bca0;  alias, 1 drivers
v0x557cdd85ea30_0 .net "a", 0 0, L_0x557cddd0c170;  alias, 1 drivers
v0x557cdd85eaf0_0 .net "b", 0 0, L_0x557cddd0bb60;  alias, 1 drivers
v0x557cdd85e0b0_0 .net "cout", 0 0, L_0x557cddd0bd50;  alias, 1 drivers
S_0x557cdd8a6d30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8abe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0bde0 .functor XOR 1, L_0x557cddd0bca0, L_0x7f5061441b60, C4<0>, C4<0>;
L_0x557cddd0bf70 .functor AND 1, L_0x557cddd0bca0, L_0x7f5061441b60, C4<1>, C4<1>;
v0x557cdd85dc10_0 .net "S", 0 0, L_0x557cddd0bde0;  alias, 1 drivers
v0x557cdd85dcd0_0 .net "a", 0 0, L_0x557cddd0bca0;  alias, 1 drivers
v0x557cdd85d0c0_0 .net "b", 0 0, L_0x7f5061441b60;  alias, 1 drivers
v0x557cdd85c1c0_0 .net "cout", 0 0, L_0x557cddd0bf70;  alias, 1 drivers
S_0x557cdd8a44c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd8ae680;
 .timescale 0 0;
P_0x557cdce06ff0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd8a1c50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd8a44c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd084a0 .functor OR 1, L_0x557cddd08190, L_0x557cddd083c0, C4<0>, C4<0>;
v0x557cdd853ef0_0 .net "S", 0 0, L_0x557cddd08270;  1 drivers
v0x557cdd853fb0_0 .net "a", 0 0, L_0x557cddd08530;  1 drivers
v0x557cdd853a50_0 .net "b", 0 0, L_0x557cddd08680;  1 drivers
v0x557cdd852f00_0 .net "c_1", 0 0, L_0x557cddd08190;  1 drivers
v0x557cdd852000_0 .net "c_2", 0 0, L_0x557cddd083c0;  1 drivers
v0x557cdd851680_0 .net "cin", 0 0, L_0x557cddd087b0;  1 drivers
v0x557cdd8511e0_0 .net "cout", 0 0, L_0x557cddd084a0;  1 drivers
v0x557cdd851280_0 .net "h_1_out", 0 0, L_0x557cddd08080;  1 drivers
S_0x557cdd89f3e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8a1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd08080 .functor XOR 1, L_0x557cddd08530, L_0x557cddd08680, C4<0>, C4<0>;
L_0x557cddd08190 .functor AND 1, L_0x557cddd08530, L_0x557cddd08680, C4<1>, C4<1>;
v0x557cdd857fe0_0 .net "S", 0 0, L_0x557cddd08080;  alias, 1 drivers
v0x557cdd8580a0_0 .net "a", 0 0, L_0x557cddd08530;  alias, 1 drivers
v0x557cdd8570e0_0 .net "b", 0 0, L_0x557cddd08680;  alias, 1 drivers
v0x557cdd856760_0 .net "cout", 0 0, L_0x557cddd08190;  alias, 1 drivers
S_0x557cdd89cb70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8a1c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd08270 .functor XOR 1, L_0x557cddd08080, L_0x557cddd087b0, C4<0>, C4<0>;
L_0x557cddd083c0 .functor AND 1, L_0x557cddd08080, L_0x557cddd087b0, C4<1>, C4<1>;
v0x557cdd8562c0_0 .net "S", 0 0, L_0x557cddd08270;  alias, 1 drivers
v0x557cdd856360_0 .net "a", 0 0, L_0x557cddd08080;  alias, 1 drivers
v0x557cdd855770_0 .net "b", 0 0, L_0x557cddd087b0;  alias, 1 drivers
v0x557cdd854870_0 .net "cout", 0 0, L_0x557cddd083c0;  alias, 1 drivers
S_0x557cdd89a300 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd8ae680;
 .timescale 0 0;
P_0x557cdce16da0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd897a90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd89a300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd08cc0 .functor OR 1, L_0x557cddd08970, L_0x557cddd08be0, C4<0>, C4<0>;
v0x557cdd84c5a0_0 .net "S", 0 0, L_0x557cddd08a00;  1 drivers
v0x557cdd84c660_0 .net "a", 0 0, L_0x557cddd08d50;  1 drivers
v0x557cdd84c100_0 .net "b", 0 0, L_0x557cddd08f10;  1 drivers
v0x557cdd84b5b0_0 .net "c_1", 0 0, L_0x557cddd08970;  1 drivers
v0x557cdd84a6b0_0 .net "c_2", 0 0, L_0x557cddd08be0;  1 drivers
v0x557cdd849d30_0 .net "cin", 0 0, L_0x557cddd090d0;  1 drivers
v0x557cdd849890_0 .net "cout", 0 0, L_0x557cddd08cc0;  1 drivers
v0x557cdd849930_0 .net "h_1_out", 0 0, L_0x557cddd088e0;  1 drivers
S_0x557cdd895220 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd897a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd088e0 .functor XOR 1, L_0x557cddd08d50, L_0x557cddd08f10, C4<0>, C4<0>;
L_0x557cddd08970 .functor AND 1, L_0x557cddd08d50, L_0x557cddd08f10, C4<1>, C4<1>;
v0x557cdd850690_0 .net "S", 0 0, L_0x557cddd088e0;  alias, 1 drivers
v0x557cdd850750_0 .net "a", 0 0, L_0x557cddd08d50;  alias, 1 drivers
v0x557cdd84f790_0 .net "b", 0 0, L_0x557cddd08f10;  alias, 1 drivers
v0x557cdd84ee10_0 .net "cout", 0 0, L_0x557cddd08970;  alias, 1 drivers
S_0x557cdd8929b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd897a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd08a00 .functor XOR 1, L_0x557cddd088e0, L_0x557cddd090d0, C4<0>, C4<0>;
L_0x557cddd08be0 .functor AND 1, L_0x557cddd088e0, L_0x557cddd090d0, C4<1>, C4<1>;
v0x557cdd84e970_0 .net "S", 0 0, L_0x557cddd08a00;  alias, 1 drivers
v0x557cdd84ea10_0 .net "a", 0 0, L_0x557cddd088e0;  alias, 1 drivers
v0x557cdd84de20_0 .net "b", 0 0, L_0x557cddd090d0;  alias, 1 drivers
v0x557cdd84cf20_0 .net "cout", 0 0, L_0x557cddd08be0;  alias, 1 drivers
S_0x557cdd889ec0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd8ae680;
 .timescale 0 0;
P_0x557cdce46830 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd887650 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd889ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd09590 .functor OR 1, L_0x557cddd09290, L_0x557cddd094b0, C4<0>, C4<0>;
v0x557cdd844c50_0 .net "S", 0 0, L_0x557cddd09320;  1 drivers
v0x557cdd8447b0_0 .net "a", 0 0, L_0x557cddd09620;  1 drivers
v0x557cdd843c60_0 .net "b", 0 0, L_0x557cddd09750;  1 drivers
v0x557cdd842d60_0 .net "c_1", 0 0, L_0x557cddd09290;  1 drivers
v0x557cdd8423e0_0 .net "c_2", 0 0, L_0x557cddd094b0;  1 drivers
v0x557cdd842480_0 .net "cin", 0 0, L_0x557cddd098d0;  1 drivers
v0x557cdd841f40_0 .net "cout", 0 0, L_0x557cddd09590;  1 drivers
v0x557cdd841fe0_0 .net "h_1_out", 0 0, L_0x557cddd09200;  1 drivers
S_0x557cdd884de0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd887650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd09200 .functor XOR 1, L_0x557cddd09620, L_0x557cddd09750, C4<0>, C4<0>;
L_0x557cddd09290 .functor AND 1, L_0x557cddd09620, L_0x557cddd09750, C4<1>, C4<1>;
v0x557cdd848d40_0 .net "S", 0 0, L_0x557cddd09200;  alias, 1 drivers
v0x557cdd847e40_0 .net "a", 0 0, L_0x557cddd09620;  alias, 1 drivers
v0x557cdd847f00_0 .net "b", 0 0, L_0x557cddd09750;  alias, 1 drivers
v0x557cdd8474c0_0 .net "cout", 0 0, L_0x557cddd09290;  alias, 1 drivers
S_0x557cdd882570 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd887650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd09320 .functor XOR 1, L_0x557cddd09200, L_0x557cddd098d0, C4<0>, C4<0>;
L_0x557cddd094b0 .functor AND 1, L_0x557cddd09200, L_0x557cddd098d0, C4<1>, C4<1>;
v0x557cdd847020_0 .net "S", 0 0, L_0x557cddd09320;  alias, 1 drivers
v0x557cdd8470e0_0 .net "a", 0 0, L_0x557cddd09200;  alias, 1 drivers
v0x557cdd8464d0_0 .net "b", 0 0, L_0x557cddd098d0;  alias, 1 drivers
v0x557cdd8455d0_0 .net "cout", 0 0, L_0x557cddd094b0;  alias, 1 drivers
S_0x557cdd87fd00 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd8ae680;
 .timescale 0 0;
P_0x557cdce656a0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd87d490 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd87fd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd09e00 .functor OR 1, L_0x557cddd09ab0, L_0x557cddd09d20, C4<0>, C4<0>;
v0x557cdd83dbc0_0 .net "S", 0 0, L_0x557cddd09b40;  1 drivers
v0x557cdd83dc80_0 .net "a", 0 0, L_0x557cddd09e90;  1 drivers
v0x557cdd83d2e0_0 .net "b", 0 0, L_0x557cddd09fc0;  1 drivers
v0x557cdd863b10_0 .net "c_1", 0 0, L_0x557cddd09ab0;  1 drivers
v0x557cdd863190_0 .net "c_2", 0 0, L_0x557cddd09d20;  1 drivers
v0x557cdd862cf0_0 .net "cin", 0 0, L_0x557cddd0a0f0;  1 drivers
v0x557cdd6fa140_0 .net "cout", 0 0, L_0x557cddd09e00;  1 drivers
v0x557cdd6fa1e0_0 .net "h_1_out", 0 0, L_0x557cddd09a00;  1 drivers
S_0x557cdd87ac20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd87d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd09a00 .functor XOR 1, L_0x557cddd09e90, L_0x557cddd09fc0, C4<0>, C4<0>;
L_0x557cddd09ab0 .functor AND 1, L_0x557cddd09e90, L_0x557cddd09fc0, C4<1>, C4<1>;
v0x557cdd8413f0_0 .net "S", 0 0, L_0x557cddd09a00;  alias, 1 drivers
v0x557cdd8414b0_0 .net "a", 0 0, L_0x557cddd09e90;  alias, 1 drivers
v0x557cdd8404f0_0 .net "b", 0 0, L_0x557cddd09fc0;  alias, 1 drivers
v0x557cdd83fb70_0 .net "cout", 0 0, L_0x557cddd09ab0;  alias, 1 drivers
S_0x557cdd8783b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd87d490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd09b40 .functor XOR 1, L_0x557cddd09a00, L_0x557cddd0a0f0, C4<0>, C4<0>;
L_0x557cddd09d20 .functor AND 1, L_0x557cddd09a00, L_0x557cddd0a0f0, C4<1>, C4<1>;
v0x557cdd83f6d0_0 .net "S", 0 0, L_0x557cddd09b40;  alias, 1 drivers
v0x557cdd83f770_0 .net "a", 0 0, L_0x557cddd09a00;  alias, 1 drivers
v0x557cdd83eaf0_0 .net "b", 0 0, L_0x557cddd0a0f0;  alias, 1 drivers
v0x557cdd83e740_0 .net "cout", 0 0, L_0x557cddd09d20;  alias, 1 drivers
S_0x557cdd875b40 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd8ae680;
 .timescale 0 0;
P_0x557cdcf529a0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd8732d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd875b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0a680 .functor OR 1, L_0x557cddd0a3d0, L_0x557cddd0a5a0, C4<0>, C4<0>;
v0x557cdd6f49c0_0 .net "S", 0 0, L_0x557cddd0a460;  1 drivers
v0x557cdd6f4520_0 .net "a", 0 0, L_0x557cddd0a710;  1 drivers
v0x557cdd6f39d0_0 .net "b", 0 0, L_0x557cddd0a840;  1 drivers
v0x557cdd6f2ad0_0 .net "c_1", 0 0, L_0x557cddd0a3d0;  1 drivers
v0x557cdd6f2150_0 .net "c_2", 0 0, L_0x557cddd0a5a0;  1 drivers
v0x557cdd6f21f0_0 .net "cin", 0 0, L_0x557cddd0a9f0;  1 drivers
v0x557cdd6f1cb0_0 .net "cout", 0 0, L_0x557cddd0a680;  1 drivers
v0x557cdd6f1d50_0 .net "h_1_out", 0 0, L_0x557cddd0a320;  1 drivers
S_0x557cdd870a60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8732d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0a320 .functor XOR 1, L_0x557cddd0a710, L_0x557cddd0a840, C4<0>, C4<0>;
L_0x557cddd0a3d0 .functor AND 1, L_0x557cddd0a710, L_0x557cddd0a840, C4<1>, C4<1>;
v0x557cdd6f9920_0 .net "S", 0 0, L_0x557cddd0a320;  alias, 1 drivers
v0x557cdd6ee580_0 .net "a", 0 0, L_0x557cddd0a710;  alias, 1 drivers
v0x557cdd6ee640_0 .net "b", 0 0, L_0x557cddd0a840;  alias, 1 drivers
v0x557cdd6f9510_0 .net "cout", 0 0, L_0x557cddd0a3d0;  alias, 1 drivers
S_0x557cdd86e1f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8732d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0a460 .functor XOR 1, L_0x557cddd0a320, L_0x557cddd0a9f0, C4<0>, C4<0>;
L_0x557cddd0a5a0 .functor AND 1, L_0x557cddd0a320, L_0x557cddd0a9f0, C4<1>, C4<1>;
v0x557cdd6f8f80_0 .net "S", 0 0, L_0x557cddd0a460;  alias, 1 drivers
v0x557cdd6f9040_0 .net "a", 0 0, L_0x557cddd0a320;  alias, 1 drivers
v0x557cdd6f6240_0 .net "b", 0 0, L_0x557cddd0a9f0;  alias, 1 drivers
v0x557cdd6f5340_0 .net "cout", 0 0, L_0x557cddd0a5a0;  alias, 1 drivers
S_0x557cdd86b980 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd8ae680;
 .timescale 0 0;
P_0x557cdcf63cb0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd869110 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd86b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0aeb0 .functor OR 1, L_0x557cddd0ab60, L_0x557cddd0add0, C4<0>, C4<0>;
v0x557cdd6f6d90_0 .net "S", 0 0, L_0x557cddd0abf0;  1 drivers
v0x557cdd6f6e50_0 .net "a", 0 0, L_0x557cddd0af40;  1 drivers
v0x557cdd6ed380_0 .net "b", 0 0, L_0x557cddd0b210;  1 drivers
v0x557cdd6ecd60_0 .net "c_1", 0 0, L_0x557cddd0ab60;  1 drivers
v0x557cdd6e9e70_0 .net "c_2", 0 0, L_0x557cddd0add0;  1 drivers
v0x557cdd6e8f70_0 .net "cin", 0 0, L_0x557cddd0b3c0;  1 drivers
v0x557cdd6e85f0_0 .net "cout", 0 0, L_0x557cddd0aeb0;  1 drivers
v0x557cdd6e8690_0 .net "h_1_out", 0 0, L_0x557cddd0a2b0;  1 drivers
S_0x557cdd864cd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd869110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0a2b0 .functor XOR 1, L_0x557cddd0af40, L_0x557cddd0b210, C4<0>, C4<0>;
L_0x557cddd0ab60 .functor AND 1, L_0x557cddd0af40, L_0x557cddd0b210, C4<1>, C4<1>;
v0x557cdd6f10d0_0 .net "S", 0 0, L_0x557cddd0a2b0;  alias, 1 drivers
v0x557cdd6f1190_0 .net "a", 0 0, L_0x557cddd0af40;  alias, 1 drivers
v0x557cdd6f0d20_0 .net "b", 0 0, L_0x557cddd0b210;  alias, 1 drivers
v0x557cdd6f01a0_0 .net "cout", 0 0, L_0x557cddd0ab60;  alias, 1 drivers
S_0x557cdd49f770 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd869110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0abf0 .functor XOR 1, L_0x557cddd0a2b0, L_0x557cddd0b3c0, C4<0>, C4<0>;
L_0x557cddd0add0 .functor AND 1, L_0x557cddd0a2b0, L_0x557cddd0b3c0, C4<1>, C4<1>;
v0x557cdd6ef820_0 .net "S", 0 0, L_0x557cddd0abf0;  alias, 1 drivers
v0x557cdd6ef8c0_0 .net "a", 0 0, L_0x557cddd0a2b0;  alias, 1 drivers
v0x557cdd6f7bb0_0 .net "b", 0 0, L_0x557cddd0b3c0;  alias, 1 drivers
v0x557cdd6f7230_0 .net "cout", 0 0, L_0x557cddd0add0;  alias, 1 drivers
S_0x557cdd79dd60 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd8ae680;
 .timescale 0 0;
P_0x557cdcf13ac0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd7914c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd79dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd0b870 .functor OR 1, L_0x557cddd0b5b0, L_0x557cddd0b790, C4<0>, C4<0>;
v0x557cdd6e4950_0 .net "S", 0 0, L_0x557cddd0b640;  1 drivers
v0x557cdd6e3dd0_0 .net "a", 0 0, L_0x557cddd0b900;  1 drivers
v0x557cdd6e34f0_0 .net "b", 0 0, L_0x557cddd0ba30;  1 drivers
v0x557cdd6e30f0_0 .net "c_1", 0 0, L_0x557cddd0b5b0;  1 drivers
v0x557cdd6eb7e0_0 .net "c_2", 0 0, L_0x557cddd0b790;  1 drivers
v0x557cdd6eb880_0 .net "cin", 0 0, L_0x557cddd0b460;  1 drivers
v0x557cdd6eae60_0 .net "cout", 0 0, L_0x557cddd0b870;  1 drivers
v0x557cdd6eaf00_0 .net "h_1_out", 0 0, L_0x557cddd0b500;  1 drivers
S_0x557cdd789f60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7914c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0b500 .functor XOR 1, L_0x557cddd0b900, L_0x557cddd0ba30, C4<0>, C4<0>;
L_0x557cddd0b5b0 .functor AND 1, L_0x557cddd0b900, L_0x557cddd0ba30, C4<1>, C4<1>;
v0x557cdd6e8150_0 .net "S", 0 0, L_0x557cddd0b500;  alias, 1 drivers
v0x557cdd6e7600_0 .net "a", 0 0, L_0x557cddd0b900;  alias, 1 drivers
v0x557cdd6e76c0_0 .net "b", 0 0, L_0x557cddd0ba30;  alias, 1 drivers
v0x557cdd6e6700_0 .net "cout", 0 0, L_0x557cddd0b5b0;  alias, 1 drivers
S_0x557cdd7828a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7914c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd0b640 .functor XOR 1, L_0x557cddd0b500, L_0x557cddd0b460, C4<0>, C4<0>;
L_0x557cddd0b790 .functor AND 1, L_0x557cddd0b500, L_0x557cddd0b460, C4<1>, C4<1>;
v0x557cdd6e5d80_0 .net "S", 0 0, L_0x557cddd0b640;  alias, 1 drivers
v0x557cdd6e5e40_0 .net "a", 0 0, L_0x557cddd0b500;  alias, 1 drivers
v0x557cdd6e58e0_0 .net "b", 0 0, L_0x557cddd0b460;  alias, 1 drivers
v0x557cdd6e4d00_0 .net "cout", 0 0, L_0x557cddd0b790;  alias, 1 drivers
S_0x557cdd77b340 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddcdc010 .functor BUFZ 2, L_0x557cddcdbb30, C4<00>, C4<00>, C4<00>;
L_0x557cddcdc250 .functor BUFZ 2, L_0x557cddcdbd70, C4<00>, C4<00>, C4<00>;
L_0x557cddcdc350 .functor AND 1, L_0x557cddcdbf20, L_0x557cddcdc1b0, C4<1>, C4<1>;
L_0x557cddcdc550 .functor AND 1, L_0x557cddcdbe80, L_0x557cddcdc110, C4<1>, C4<1>;
L_0x557cddcdc7f0 .functor NOT 1, L_0x557cddcdbe80, C4<0>, C4<0>, C4<0>;
L_0x557cddcdc860 .functor AND 1, L_0x557cddcdc7f0, L_0x557cddcdbf20, C4<1>, C4<1>;
L_0x557cddcdc920 .functor NOT 1, L_0x557cddcdc110, C4<0>, C4<0>, C4<0>;
L_0x557cddcdc990 .functor AND 1, L_0x557cddcdc920, L_0x557cddcdc1b0, C4<1>, C4<1>;
L_0x557cddcdcaa0 .functor XOR 1, L_0x557cddcdbe80, L_0x557cddcdbf20, C4<0>, C4<0>;
L_0x557cddcdcc30 .functor XOR 1, L_0x557cddcdc110, L_0x557cddcdc1b0, C4<0>, C4<0>;
L_0x557cddcdcdc0 .functor AND 1, L_0x557cddcdcaa0, L_0x557cddcdcc30, C4<1>, C4<1>;
L_0x557cddcdfe60 .functor NOT 1, L_0x557cddcdc860, C4<0>, C4<0>, C4<0>;
L_0x557cddcdff90 .functor NOT 1, L_0x557cddcdc990, C4<0>, C4<0>, C4<0>;
L_0x557cddce0050 .functor XOR 1, L_0x557cddcdfe60, L_0x557cddcdff90, C4<0>, C4<0>;
L_0x557cddce3120 .functor BUFZ 2, L_0x557cddcdc410, C4<00>, C4<00>, C4<00>;
L_0x557cddce3320 .functor BUFZ 2, L_0x557cddcdc660, C4<00>, C4<00>, C4<00>;
L_0x557cddce3500 .functor BUFZ 2, L_0x557cddce2f70, C4<00>, C4<00>, C4<00>;
v0x557cdd3c0860_0 .net "X", 1 0, L_0x557cddcdbb30;  alias, 1 drivers
v0x557cdd3c03c0_0 .net "Xe", 0 0, L_0x557cddcdbf20;  1 drivers
v0x557cdd3c0460_0 .net "Xn", 0 0, L_0x557cddcdbe80;  1 drivers
v0x557cdd3c3b10_0 .net "Y", 1 0, L_0x557cddcdbd70;  alias, 1 drivers
v0x557cdd3c3190_0 .net "Ye", 0 0, L_0x557cddcdc1b0;  1 drivers
v0x557cdd3beaf0_0 .net "Yn", 0 0, L_0x557cddcdc110;  1 drivers
v0x557cdd3bebb0_0 .net "Z", 3 0, L_0x557cddce5540;  alias, 1 drivers
v0x557cdd3be2c0_0 .net *"_s12", 0 0, L_0x557cddcdc350;  1 drivers
L_0x7f5061440de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3be380_0 .net/2s *"_s17", 0 0, L_0x7f5061440de0;  1 drivers
v0x557cdd3b7e50_0 .net *"_s21", 0 0, L_0x557cddcdc550;  1 drivers
L_0x7f5061440e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3baae0_0 .net/2s *"_s26", 0 0, L_0x7f5061440e28;  1 drivers
v0x557cdd3ba730_0 .net *"_s30", 0 0, L_0x557cddcdc7f0;  1 drivers
v0x557cdd3b9bb0_0 .net *"_s34", 0 0, L_0x557cddcdc920;  1 drivers
v0x557cdd3b9230_0 .net *"_s4", 1 0, L_0x557cddcdc010;  1 drivers
v0x557cdd3bc4e0_0 .net *"_s46", 0 0, L_0x557cddcdcdc0;  1 drivers
L_0x7f5061440f00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3bbb60_0 .net/2s *"_s51", 0 0, L_0x7f5061440f00;  1 drivers
v0x557cdd3b33d0_0 .net *"_s53", 0 0, L_0x557cddcdfe60;  1 drivers
v0x557cdd3b3470_0 .net *"_s55", 0 0, L_0x557cddcdff90;  1 drivers
v0x557cdd3b24a0_0 .net *"_s62", 1 0, L_0x557cddce3120;  1 drivers
v0x557cdd3b2560_0 .net *"_s67", 1 0, L_0x557cddce3320;  1 drivers
L_0x7f5061441068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3b1b20_0 .net/2s *"_s70", 0 0, L_0x7f5061441068;  1 drivers
v0x557cdd3b1680_0 .net *"_s75", 1 0, L_0x557cddce3500;  1 drivers
L_0x7f50614410b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3b4dd0_0 .net/2s *"_s79", 0 0, L_0x7f50614410b0;  1 drivers
v0x557cdd3b4450_0 .net *"_s9", 1 0, L_0x557cddcdc250;  1 drivers
L_0x7f5061440eb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd38ff50_0 .net "add", 0 0, L_0x7f5061440eb8;  1 drivers
v0x557cdd38fff0_0 .net "big_z0_z2", 3 0, L_0x557cddce3190;  1 drivers
v0x557cdd366730_0 .net "big_z1", 3 0, L_0x557cddce3570;  1 drivers
v0x557cdd366370_0 .net "cout_z1", 0 0, L_0x557cddce13b0;  1 drivers
v0x557cdd366410_0 .net "cout_z1_1", 0 0, L_0x557cddcde030;  1 drivers
v0x557cdd365f30_0 .net "dummy_cout", 0 0, L_0x557cddce5780;  1 drivers
v0x557cdd365fd0_0 .net "signX", 0 0, L_0x557cddcdc860;  1 drivers
v0x557cdd38fc90_0 .net "signY", 0 0, L_0x557cddcdc990;  1 drivers
v0x557cdd38fd30_0 .net "sign_z3", 0 0, L_0x557cddce0050;  1 drivers
L_0x7f5061440e70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd38f670_0 .net "sub", 0 0, L_0x7f5061440e70;  1 drivers
v0x557cdd38f710_0 .net "z0", 1 0, L_0x557cddcdc410;  1 drivers
v0x557cdd38c660_0 .net "z1", 1 0, L_0x557cddce2f70;  1 drivers
v0x557cdd38c700_0 .net "z1_1", 1 0, L_0x557cddcdfcc0;  1 drivers
v0x557cdd38b760_0 .net "z2", 1 0, L_0x557cddcdc660;  1 drivers
v0x557cdd38b800_0 .net "z3", 1 0, L_0x557cddcdce30;  1 drivers
v0x557cdd38ade0_0 .net "z3_1", 0 0, L_0x557cddcdcaa0;  1 drivers
v0x557cdd38ae80_0 .net "z3_2", 0 0, L_0x557cddcdcc30;  1 drivers
L_0x557cddcdbe80 .part L_0x557cddcdc010, 1, 1;
L_0x557cddcdbf20 .part L_0x557cddcdc010, 0, 1;
L_0x557cddcdc110 .part L_0x557cddcdc250, 1, 1;
L_0x557cddcdc1b0 .part L_0x557cddcdc250, 0, 1;
L_0x557cddcdc410 .concat8 [ 1 1 0 0], L_0x557cddcdc350, L_0x7f5061440de0;
L_0x557cddcdc660 .concat8 [ 1 1 0 0], L_0x557cddcdc550, L_0x7f5061440e28;
L_0x557cddcdce30 .concat8 [ 1 1 0 0], L_0x557cddcdcdc0, L_0x7f5061440f00;
L_0x557cddce3190 .concat8 [ 2 2 0 0], L_0x557cddce3120, L_0x557cddce3320;
L_0x557cddce3570 .concat8 [ 1 2 1 0], L_0x7f5061441068, L_0x557cddce3500, L_0x7f50614410b0;
S_0x557cdd754540 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd77b340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcec2ef0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddcdced0 .functor XOR 2, L_0x7f5061448c70, L_0x557cddcdc660, C4<00>, C4<00>;
L_0x557cddcde120 .functor NOT 1, L_0x557cddcde030, C4<0>, C4<0>, C4<0>;
L_0x557cddcde220 .functor AND 1, L_0x7f5061440eb8, L_0x557cddcde120, C4<1>, C4<1>;
L_0x557cddcde4e0 .functor NOT 2, L_0x557cddcde3f0, C4<00>, C4<00>, C4<00>;
L_0x557cddcde5a0 .functor AND 2, L_0x557cddcddea0, L_0x557cddcde4e0, C4<11>, C4<11>;
L_0x557cddcde660 .functor NOT 2, L_0x557cddcddea0, C4<00>, C4<00>, C4<00>;
L_0x557cddcdfc50 .functor AND 2, L_0x557cddcdf800, L_0x557cddcdfb20, C4<11>, C4<11>;
L_0x557cddcdfcc0 .functor OR 2, L_0x557cddcde5a0, L_0x557cddcdfc50, C4<00>, C4<00>;
v0x557cdd82a4a0_0 .net *"_s0", 1 0, L_0x7f5061448c70;  1 drivers
v0x557cdd829b20_0 .net *"_s10", 1 0, L_0x557cddcde4e0;  1 drivers
L_0x7f5061440f48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd829680_0 .net/2s *"_s18", 0 0, L_0x7f5061440f48;  1 drivers
L_0x7f5061440f90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd828aa0_0 .net/2s *"_s23", 0 0, L_0x7f5061440f90;  1 drivers
v0x557cdd8286f0_0 .net *"_s27", 1 0, L_0x557cddcdfb20;  1 drivers
v0x557cdd827b70_0 .net *"_s4", 0 0, L_0x557cddcde120;  1 drivers
v0x557cdd8271f0_0 .net *"_s8", 1 0, L_0x557cddcde3f0;  1 drivers
v0x557cdd839740_0 .net "a", 1 0, L_0x557cddcdc410;  alias, 1 drivers
v0x557cdd839800_0 .net "a_or_s", 0 0, L_0x7f5061440eb8;  alias, 1 drivers
v0x557cdd838dc0_0 .net "add_1", 1 0, L_0x557cddcde720;  1 drivers
v0x557cdd838e60_0 .net "b", 1 0, L_0x557cddcdc660;  alias, 1 drivers
v0x557cdd838920_0 .net "cout", 0 0, L_0x557cddcde030;  alias, 1 drivers
v0x557cdd824d10_0 .net "diff_is_negative", 0 0, L_0x557cddcde220;  1 drivers
v0x557cdd824db0_0 .net "dummy_cout", 0 0, L_0x557cddcdf940;  1 drivers
v0x557cdd81ac90_0 .net "input_b", 1 0, L_0x557cddcdced0;  1 drivers
v0x557cdd821d80_0 .net "inverted_out", 1 0, L_0x557cddcde660;  1 drivers
v0x557cdd820e80_0 .net "n_out", 1 0, L_0x557cddcdfc50;  1 drivers
v0x557cdd820f20_0 .net "negated_out", 1 0, L_0x557cddcdf800;  1 drivers
v0x557cdd820060_0 .net "out", 1 0, L_0x557cddcdfcc0;  alias, 1 drivers
v0x557cdd820120_0 .net "p_out", 1 0, L_0x557cddcde5a0;  1 drivers
v0x557cdd81f510_0 .net "t_out", 1 0, L_0x557cddcddea0;  1 drivers
L_0x557cddcde3f0 .concat [ 1 1 0 0], L_0x557cddcde220, L_0x557cddcde220;
L_0x557cddcde720 .concat8 [ 1 1 0 0], L_0x7f5061440f90, L_0x7f5061440f48;
L_0x557cddcdfa80 .part L_0x557cddcde720, 1, 1;
L_0x557cddcdfb20 .concat [ 1 1 0 0], L_0x557cddcde220, L_0x557cddcde220;
S_0x557cdd747ca0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd754540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdced2950 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd6cdf80_0 .net "S", 1 0, L_0x557cddcddea0;  alias, 1 drivers
v0x557cdd6ce020_0 .net "a", 1 0, L_0x557cddcdc410;  alias, 1 drivers
v0x557cdd6cdae0_0 .net "b", 1 0, L_0x557cddcdced0;  alias, 1 drivers
v0x557cdd6ccf00_0 .net "carin", 1 0, L_0x557cddcddf40;  1 drivers
v0x557cdd6ccb50_0 .net "cin", 0 0, L_0x7f5061440eb8;  alias, 1 drivers
v0x557cdd6cbfd0_0 .net "cout", 0 0, L_0x557cddcde030;  alias, 1 drivers
L_0x557cddcdd430 .part L_0x557cddcdc410, 1, 1;
L_0x557cddcdd5f0 .part L_0x557cddcdced0, 1, 1;
L_0x557cddcdd720 .part L_0x557cddcddf40, 0, 1;
L_0x557cddcddbb0 .part L_0x557cddcdc410, 0, 1;
L_0x557cddcddce0 .part L_0x557cddcdced0, 0, 1;
L_0x557cddcddea0 .concat8 [ 1 1 0 0], L_0x557cddcdd930, L_0x557cddcdd160;
L_0x557cddcddf40 .concat8 [ 1 1 0 0], L_0x557cddcddb40, L_0x557cddcdd3c0;
L_0x557cddcde030 .part L_0x557cddcddf40, 1, 1;
S_0x557cdd740740 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd747ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcddb40 .functor OR 1, L_0x557cddcdd8c0, L_0x557cddcdda80, C4<0>, C4<0>;
v0x557cdd6dadf0_0 .net "S", 0 0, L_0x557cddcdd930;  1 drivers
v0x557cdd6daeb0_0 .net "a", 0 0, L_0x557cddcddbb0;  1 drivers
v0x557cdd6da470_0 .net "b", 0 0, L_0x557cddcddce0;  1 drivers
v0x557cdd6d9fd0_0 .net "c_1", 0 0, L_0x557cddcdd8c0;  1 drivers
v0x557cdd6d93f0_0 .net "c_2", 0 0, L_0x557cddcdda80;  1 drivers
v0x557cdd6d9040_0 .net "cin", 0 0, L_0x7f5061440eb8;  alias, 1 drivers
v0x557cdd6d84c0_0 .net "cout", 0 0, L_0x557cddcddb40;  1 drivers
v0x557cdd6d8560_0 .net "h_1_out", 0 0, L_0x557cddcdd850;  1 drivers
S_0x557cdd739080 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd740740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdd850 .functor XOR 1, L_0x557cddcddbb0, L_0x557cddcddce0, C4<0>, C4<0>;
L_0x557cddcdd8c0 .functor AND 1, L_0x557cddcddbb0, L_0x557cddcddce0, C4<1>, C4<1>;
v0x557cdd6e12a0_0 .net "S", 0 0, L_0x557cddcdd850;  alias, 1 drivers
v0x557cdd6e1360_0 .net "a", 0 0, L_0x557cddcddbb0;  alias, 1 drivers
v0x557cdd6de560_0 .net "b", 0 0, L_0x557cddcddce0;  alias, 1 drivers
v0x557cdd6dd660_0 .net "cout", 0 0, L_0x557cddcdd8c0;  alias, 1 drivers
S_0x557cdd731b20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd740740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdd930 .functor XOR 1, L_0x557cddcdd850, L_0x7f5061440eb8, C4<0>, C4<0>;
L_0x557cddcdda80 .functor AND 1, L_0x557cddcdd850, L_0x7f5061440eb8, C4<1>, C4<1>;
v0x557cdd6dcce0_0 .net "S", 0 0, L_0x557cddcdd930;  alias, 1 drivers
v0x557cdd6dcd80_0 .net "a", 0 0, L_0x557cddcdd850;  alias, 1 drivers
v0x557cdd6dc840_0 .net "b", 0 0, L_0x7f5061440eb8;  alias, 1 drivers
v0x557cdd6dbcf0_0 .net "cout", 0 0, L_0x557cddcdda80;  alias, 1 drivers
S_0x557cdd727620 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd747ca0;
 .timescale 0 0;
P_0x557cdcefe0f0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd71ad80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd727620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcdd3c0 .functor OR 1, L_0x557cddcdd0a0, L_0x557cddcdd300, C4<0>, C4<0>;
v0x557cdd6d2070_0 .net "S", 0 0, L_0x557cddcdd160;  1 drivers
v0x557cdd6d1170_0 .net "a", 0 0, L_0x557cddcdd430;  1 drivers
v0x557cdd6d07f0_0 .net "b", 0 0, L_0x557cddcdd5f0;  1 drivers
v0x557cdd6d0350_0 .net "c_1", 0 0, L_0x557cddcdd0a0;  1 drivers
v0x557cdd6cf800_0 .net "c_2", 0 0, L_0x557cddcdd300;  1 drivers
v0x557cdd6cf8a0_0 .net "cin", 0 0, L_0x557cddcdd720;  1 drivers
v0x557cdd6ce900_0 .net "cout", 0 0, L_0x557cddcdd3c0;  1 drivers
v0x557cdd6ce9a0_0 .net "h_1_out", 0 0, L_0x557cddcdcf90;  1 drivers
S_0x557cdd713820 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd71ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdcf90 .functor XOR 1, L_0x557cddcdd430, L_0x557cddcdd5f0, C4<0>, C4<0>;
L_0x557cddcdd0a0 .functor AND 1, L_0x557cddcdd430, L_0x557cddcdd5f0, C4<1>, C4<1>;
v0x557cdd6d7b40_0 .net "S", 0 0, L_0x557cddcdcf90;  alias, 1 drivers
v0x557cdd6dfed0_0 .net "a", 0 0, L_0x557cddcdd430;  alias, 1 drivers
v0x557cdd6dff90_0 .net "b", 0 0, L_0x557cddcdd5f0;  alias, 1 drivers
v0x557cdd6df550_0 .net "cout", 0 0, L_0x557cddcdd0a0;  alias, 1 drivers
S_0x557cdd70c160 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd71ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdd160 .functor XOR 1, L_0x557cddcdcf90, L_0x557cddcdd720, C4<0>, C4<0>;
L_0x557cddcdd300 .functor AND 1, L_0x557cddcdcf90, L_0x557cddcdd720, C4<1>, C4<1>;
v0x557cdd6df0b0_0 .net "S", 0 0, L_0x557cddcdd160;  alias, 1 drivers
v0x557cdd6df170_0 .net "a", 0 0, L_0x557cddcdcf90;  alias, 1 drivers
v0x557cdd6d56a0_0 .net "b", 0 0, L_0x557cddcdd720;  alias, 1 drivers
v0x557cdd6d5080_0 .net "cout", 0 0, L_0x557cddcdd300;  alias, 1 drivers
S_0x557cdd704c00 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd754540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcf41a80 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd82dc10_0 .net "S", 1 0, L_0x557cddcdf800;  alias, 1 drivers
v0x557cdd82dcd0_0 .net "a", 1 0, L_0x557cddcde660;  alias, 1 drivers
v0x557cdd82cd10_0 .net "b", 1 0, L_0x557cddcde720;  alias, 1 drivers
v0x557cdd82c390_0 .net "carin", 1 0, L_0x557cddcdf8a0;  1 drivers
v0x557cdd82bef0_0 .net "cin", 0 0, L_0x557cddcdfa80;  1 drivers
v0x557cdd82b3a0_0 .net "cout", 0 0, L_0x557cddcdf940;  alias, 1 drivers
L_0x557cddcded00 .part L_0x557cddcde660, 1, 1;
L_0x557cddcdee30 .part L_0x557cddcde720, 1, 1;
L_0x557cddcdef60 .part L_0x557cddcdf8a0, 0, 1;
L_0x557cddcdf480 .part L_0x557cddcde660, 0, 1;
L_0x557cddcdf640 .part L_0x557cddcde720, 0, 1;
L_0x557cddcdf800 .concat8 [ 1 1 0 0], L_0x557cddcdf170, L_0x557cddcdea30;
L_0x557cddcdf8a0 .concat8 [ 1 1 0 0], L_0x557cddcdf410, L_0x557cddcdec90;
L_0x557cddcdf940 .part L_0x557cddcdf8a0, 1, 1;
S_0x557cdd7e3d30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd704c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcdf410 .functor OR 1, L_0x557cddcdf100, L_0x557cddcdf2c0, C4<0>, C4<0>;
v0x557cdd83ab20_0 .net "S", 0 0, L_0x557cddcdf170;  1 drivers
v0x557cdd82bc00_0 .net "a", 0 0, L_0x557cddcdf480;  1 drivers
v0x557cdd837dd0_0 .net "b", 0 0, L_0x557cddcdf640;  1 drivers
v0x557cdd836ed0_0 .net "c_1", 0 0, L_0x557cddcdf100;  1 drivers
v0x557cdd836550_0 .net "c_2", 0 0, L_0x557cddcdf2c0;  1 drivers
v0x557cdd8365f0_0 .net "cin", 0 0, L_0x557cddcdfa80;  alias, 1 drivers
v0x557cdd8360b0_0 .net "cout", 0 0, L_0x557cddcdf410;  1 drivers
v0x557cdd836150_0 .net "h_1_out", 0 0, L_0x557cddcdf090;  1 drivers
S_0x557cdd76fb10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7e3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdf090 .functor XOR 1, L_0x557cddcdf480, L_0x557cddcdf640, C4<0>, C4<0>;
L_0x557cddcdf100 .functor AND 1, L_0x557cddcdf480, L_0x557cddcdf640, C4<1>, C4<1>;
v0x557cdd6cb830_0 .net "S", 0 0, L_0x557cddcdf090;  alias, 1 drivers
v0x557cdd6cb4d0_0 .net "a", 0 0, L_0x557cddcdf480;  alias, 1 drivers
v0x557cdd6cb590_0 .net "b", 0 0, L_0x557cddcdf640;  alias, 1 drivers
v0x557cdd6d39e0_0 .net "cout", 0 0, L_0x557cddcdf100;  alias, 1 drivers
S_0x557cdd7685b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7e3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdf170 .functor XOR 1, L_0x557cddcdf090, L_0x557cddcdfa80, C4<0>, C4<0>;
L_0x557cddcdf2c0 .functor AND 1, L_0x557cddcdf090, L_0x557cddcdfa80, C4<1>, C4<1>;
v0x557cdd6d3060_0 .net "S", 0 0, L_0x557cddcdf170;  alias, 1 drivers
v0x557cdd6d3120_0 .net "a", 0 0, L_0x557cddcdf090;  alias, 1 drivers
v0x557cdd6d2bc0_0 .net "b", 0 0, L_0x557cddcdfa80;  alias, 1 drivers
v0x557cdd83b830_0 .net "cout", 0 0, L_0x557cddcdf2c0;  alias, 1 drivers
S_0x557cdd761a30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd704c00;
 .timescale 0 0;
P_0x557cdd07e350 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd75a560 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd761a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcdec90 .functor OR 1, L_0x557cddcde970, L_0x557cddcdebd0, C4<0>, C4<0>;
v0x557cdd831470_0 .net "S", 0 0, L_0x557cddcdea30;  1 drivers
v0x557cdd831530_0 .net "a", 0 0, L_0x557cddcded00;  1 drivers
v0x557cdd830fd0_0 .net "b", 0 0, L_0x557cddcdee30;  1 drivers
v0x557cdd830480_0 .net "c_1", 0 0, L_0x557cddcde970;  1 drivers
v0x557cdd82f580_0 .net "c_2", 0 0, L_0x557cddcdebd0;  1 drivers
v0x557cdd82ec00_0 .net "cin", 0 0, L_0x557cddcdef60;  1 drivers
v0x557cdd82e760_0 .net "cout", 0 0, L_0x557cddcdec90;  1 drivers
v0x557cdd82e800_0 .net "h_1_out", 0 0, L_0x557cddcde860;  1 drivers
S_0x557cdd7cd5d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd75a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcde860 .functor XOR 1, L_0x557cddcded00, L_0x557cddcdee30, C4<0>, C4<0>;
L_0x557cddcde970 .functor AND 1, L_0x557cddcded00, L_0x557cddcdee30, C4<1>, C4<1>;
v0x557cdd835560_0 .net "S", 0 0, L_0x557cddcde860;  alias, 1 drivers
v0x557cdd835620_0 .net "a", 0 0, L_0x557cddcded00;  alias, 1 drivers
v0x557cdd834660_0 .net "b", 0 0, L_0x557cddcdee30;  alias, 1 drivers
v0x557cdd833ce0_0 .net "cout", 0 0, L_0x557cddcde970;  alias, 1 drivers
S_0x557cdd7c1290 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd75a560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcdea30 .functor XOR 1, L_0x557cddcde860, L_0x557cddcdef60, C4<0>, C4<0>;
L_0x557cddcdebd0 .functor AND 1, L_0x557cddcde860, L_0x557cddcdef60, C4<1>, C4<1>;
v0x557cdd833840_0 .net "S", 0 0, L_0x557cddcdea30;  alias, 1 drivers
v0x557cdd8338e0_0 .net "a", 0 0, L_0x557cddcde860;  alias, 1 drivers
v0x557cdd832cf0_0 .net "b", 0 0, L_0x557cddcdef60;  alias, 1 drivers
v0x557cdd831df0_0 .net "cout", 0 0, L_0x557cddcdebd0;  alias, 1 drivers
S_0x557cdd7b4db0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd77b340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd820610 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddcdff20 .functor XOR 2, L_0x557cddce01e0, L_0x557cddcdce30, C4<00>, C4<00>;
L_0x557cddce14a0 .functor NOT 1, L_0x557cddce13b0, C4<0>, C4<0>, C4<0>;
L_0x557cddce15a0 .functor AND 1, L_0x557cddce0050, L_0x557cddce14a0, C4<1>, C4<1>;
L_0x557cddce1700 .functor NOT 2, L_0x557cddce1610, C4<00>, C4<00>, C4<00>;
L_0x557cddce17c0 .functor AND 2, L_0x557cddce1220, L_0x557cddce1700, C4<11>, C4<11>;
L_0x557cddce1880 .functor NOT 2, L_0x557cddce1220, C4<00>, C4<00>, C4<00>;
L_0x557cddce2f00 .functor AND 2, L_0x557cddce2ab0, L_0x557cddce2dd0, C4<11>, C4<11>;
L_0x557cddce2f70 .functor OR 2, L_0x557cddce17c0, L_0x557cddce2f00, C4<00>, C4<00>;
v0x557cdd7fb190_0 .net *"_s0", 1 0, L_0x557cddce01e0;  1 drivers
v0x557cdd80d6e0_0 .net *"_s10", 1 0, L_0x557cddce1700;  1 drivers
L_0x7f5061440fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd80cd60_0 .net/2s *"_s18", 0 0, L_0x7f5061440fd8;  1 drivers
L_0x7f5061441020 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd80c8c0_0 .net/2s *"_s23", 0 0, L_0x7f5061441020;  1 drivers
v0x557cdd7f8cb0_0 .net *"_s27", 1 0, L_0x557cddce2dd0;  1 drivers
v0x557cdd7eeba0_0 .net *"_s4", 0 0, L_0x557cddce14a0;  1 drivers
v0x557cdd7f5c90_0 .net *"_s8", 1 0, L_0x557cddce1610;  1 drivers
v0x557cdd7f4d90_0 .net "a", 1 0, L_0x557cddcdfcc0;  alias, 1 drivers
v0x557cdd7f4410_0 .net "a_or_s", 0 0, L_0x557cddce0050;  alias, 1 drivers
v0x557cdd7f44b0_0 .net "add_1", 1 0, L_0x557cddce19d0;  1 drivers
v0x557cdd7f3f70_0 .net "b", 1 0, L_0x557cddcdce30;  alias, 1 drivers
v0x557cdd7f4030_0 .net "cout", 0 0, L_0x557cddce13b0;  alias, 1 drivers
v0x557cdd7f3420_0 .net "diff_is_negative", 0 0, L_0x557cddce15a0;  1 drivers
v0x557cdd7f34c0_0 .net "dummy_cout", 0 0, L_0x557cddce2bf0;  1 drivers
v0x557cdd7f2520_0 .net "input_b", 1 0, L_0x557cddcdff20;  1 drivers
v0x557cdd7f1ba0_0 .net "inverted_out", 1 0, L_0x557cddce1880;  1 drivers
v0x557cdd7f1700_0 .net "n_out", 1 0, L_0x557cddce2f00;  1 drivers
v0x557cdd7f17a0_0 .net "negated_out", 1 0, L_0x557cddce2ab0;  1 drivers
v0x557cdd7efcb0_0 .net "out", 1 0, L_0x557cddce2f70;  alias, 1 drivers
v0x557cdd7efd70_0 .net "p_out", 1 0, L_0x557cddce17c0;  1 drivers
v0x557cdd7ef330_0 .net "t_out", 1 0, L_0x557cddce1220;  1 drivers
L_0x557cddce01e0 .concat [ 1 1 0 0], L_0x557cddce0050, L_0x557cddce0050;
L_0x557cddce1610 .concat [ 1 1 0 0], L_0x557cddce15a0, L_0x557cddce15a0;
L_0x557cddce19d0 .concat8 [ 1 1 0 0], L_0x7f5061441020, L_0x7f5061440fd8;
L_0x557cddce2d30 .part L_0x557cddce19d0, 1, 1;
L_0x557cddce2dd0 .concat [ 1 1 0 0], L_0x557cddce15a0, L_0x557cddce15a0;
S_0x557cdd7a8b00 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd7b4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd038ff0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd8236f0_0 .net "S", 1 0, L_0x557cddce1220;  alias, 1 drivers
v0x557cdd8237b0_0 .net "a", 1 0, L_0x557cddcdfcc0;  alias, 1 drivers
v0x557cdd822d70_0 .net "b", 1 0, L_0x557cddcdff20;  alias, 1 drivers
v0x557cdd8228d0_0 .net "carin", 1 0, L_0x557cddce12c0;  1 drivers
v0x557cdd822990_0 .net "cin", 0 0, L_0x557cddce0050;  alias, 1 drivers
v0x557cdd80f7d0_0 .net "cout", 0 0, L_0x557cddce13b0;  alias, 1 drivers
L_0x557cddce07c0 .part L_0x557cddcdfcc0, 1, 1;
L_0x557cddce08f0 .part L_0x557cddcdff20, 1, 1;
L_0x557cddce0a20 .part L_0x557cddce12c0, 0, 1;
L_0x557cddce0fc0 .part L_0x557cddcdfcc0, 0, 1;
L_0x557cddce1060 .part L_0x557cddcdff20, 0, 1;
L_0x557cddce1220 .concat8 [ 1 1 0 0], L_0x557cddce0c30, L_0x557cddce04f0;
L_0x557cddce12c0 .concat8 [ 1 1 0 0], L_0x557cddce0f50, L_0x557cddce0750;
L_0x557cddce13b0 .part L_0x557cddce12c0, 1, 1;
S_0x557cdd683fe0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd7a8b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce0f50 .functor OR 1, L_0x557cddce0bc0, L_0x557cddce0e90, C4<0>, C4<0>;
v0x557cdd81af80_0 .net "S", 0 0, L_0x557cddce0c30;  1 drivers
v0x557cdd81a430_0 .net "a", 0 0, L_0x557cddce0fc0;  1 drivers
v0x557cdd819530_0 .net "b", 0 0, L_0x557cddce1060;  1 drivers
v0x557cdd818bb0_0 .net "c_1", 0 0, L_0x557cddce0bc0;  1 drivers
v0x557cdd818710_0 .net "c_2", 0 0, L_0x557cddce0e90;  1 drivers
v0x557cdd8187b0_0 .net "cin", 0 0, L_0x557cddce0050;  alias, 1 drivers
v0x557cdd817bc0_0 .net "cout", 0 0, L_0x557cddce0f50;  1 drivers
v0x557cdd817c60_0 .net "h_1_out", 0 0, L_0x557cddce0b50;  1 drivers
S_0x557cdd677740 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd683fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce0b50 .functor XOR 1, L_0x557cddce0fc0, L_0x557cddce1060, C4<0>, C4<0>;
L_0x557cddce0bc0 .functor AND 1, L_0x557cddce0fc0, L_0x557cddce1060, C4<1>, C4<1>;
v0x557cdd81e610_0 .net "S", 0 0, L_0x557cddce0b50;  alias, 1 drivers
v0x557cdd81dc90_0 .net "a", 0 0, L_0x557cddce0fc0;  alias, 1 drivers
v0x557cdd81dd50_0 .net "b", 0 0, L_0x557cddce1060;  alias, 1 drivers
v0x557cdd81d7f0_0 .net "cout", 0 0, L_0x557cddce0bc0;  alias, 1 drivers
S_0x557cdd6701e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd683fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce0c30 .functor XOR 1, L_0x557cddce0b50, L_0x557cddce0050, C4<0>, C4<0>;
L_0x557cddce0e90 .functor AND 1, L_0x557cddce0b50, L_0x557cddce0050, C4<1>, C4<1>;
v0x557cdd81cca0_0 .net "S", 0 0, L_0x557cddce0c30;  alias, 1 drivers
v0x557cdd81cd60_0 .net "a", 0 0, L_0x557cddce0b50;  alias, 1 drivers
v0x557cdd81bda0_0 .net "b", 0 0, L_0x557cddce0050;  alias, 1 drivers
v0x557cdd81b420_0 .net "cout", 0 0, L_0x557cddce0e90;  alias, 1 drivers
S_0x557cdd668b20 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd7a8b00;
 .timescale 0 0;
P_0x557cdcfddad0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd6615c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd668b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce0750 .functor OR 1, L_0x557cddce0430, L_0x557cddce0690, C4<0>, C4<0>;
v0x557cdd813630_0 .net "S", 0 0, L_0x557cddce04f0;  1 drivers
v0x557cdd8136f0_0 .net "a", 0 0, L_0x557cddce07c0;  1 drivers
v0x557cdd812a50_0 .net "b", 0 0, L_0x557cddce08f0;  1 drivers
v0x557cdd8126a0_0 .net "c_1", 0 0, L_0x557cddce0430;  1 drivers
v0x557cdd811b20_0 .net "c_2", 0 0, L_0x557cddce0690;  1 drivers
v0x557cdd8111a0_0 .net "cin", 0 0, L_0x557cddce0a20;  1 drivers
v0x557cdd810d00_0 .net "cout", 0 0, L_0x557cddce0750;  1 drivers
v0x557cdd810da0_0 .net "h_1_out", 0 0, L_0x557cddce0320;  1 drivers
S_0x557cdd63a7c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6615c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce0320 .functor XOR 1, L_0x557cddce07c0, L_0x557cddce08f0, C4<0>, C4<0>;
L_0x557cddce0430 .functor AND 1, L_0x557cddce07c0, L_0x557cddce08f0, C4<1>, C4<1>;
v0x557cdd816cc0_0 .net "S", 0 0, L_0x557cddce0320;  alias, 1 drivers
v0x557cdd816d80_0 .net "a", 0 0, L_0x557cddce07c0;  alias, 1 drivers
v0x557cdd816340_0 .net "b", 0 0, L_0x557cddce08f0;  alias, 1 drivers
v0x557cdd815ea0_0 .net "cout", 0 0, L_0x557cddce0430;  alias, 1 drivers
S_0x557cdd62df20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6615c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce04f0 .functor XOR 1, L_0x557cddce0320, L_0x557cddce0a20, C4<0>, C4<0>;
L_0x557cddce0690 .functor AND 1, L_0x557cddce0320, L_0x557cddce0a20, C4<1>, C4<1>;
v0x557cdd815350_0 .net "S", 0 0, L_0x557cddce04f0;  alias, 1 drivers
v0x557cdd8153f0_0 .net "a", 0 0, L_0x557cddce0320;  alias, 1 drivers
v0x557cdd814450_0 .net "b", 0 0, L_0x557cddce0a20;  alias, 1 drivers
v0x557cdd813ad0_0 .net "cout", 0 0, L_0x557cddce0690;  alias, 1 drivers
S_0x557cdd6269c0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd7b4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd011180 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd7fdac0_0 .net "S", 1 0, L_0x557cddce2ab0;  alias, 1 drivers
v0x557cdd7fdb80_0 .net "a", 1 0, L_0x557cddce1880;  alias, 1 drivers
v0x557cdd7fd620_0 .net "b", 1 0, L_0x557cddce19d0;  alias, 1 drivers
v0x557cdd7fca40_0 .net "carin", 1 0, L_0x557cddce2b50;  1 drivers
v0x557cdd7fc690_0 .net "cin", 0 0, L_0x557cddce2d30;  1 drivers
v0x557cdd7fbb10_0 .net "cout", 0 0, L_0x557cddce2bf0;  alias, 1 drivers
L_0x557cddce1fb0 .part L_0x557cddce1880, 1, 1;
L_0x557cddce20e0 .part L_0x557cddce19d0, 1, 1;
L_0x557cddce2210 .part L_0x557cddce2b50, 0, 1;
L_0x557cddce2730 .part L_0x557cddce1880, 0, 1;
L_0x557cddce28f0 .part L_0x557cddce19d0, 0, 1;
L_0x557cddce2ab0 .concat8 [ 1 1 0 0], L_0x557cddce2420, L_0x557cddce1ce0;
L_0x557cddce2b50 .concat8 [ 1 1 0 0], L_0x557cddce26c0, L_0x557cddce1f40;
L_0x557cddce2bf0 .part L_0x557cddce2b50, 1, 1;
S_0x557cdd61f300 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd6269c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce26c0 .functor OR 1, L_0x557cddce23b0, L_0x557cddce2570, C4<0>, C4<0>;
v0x557cdd809500_0 .net "S", 0 0, L_0x557cddce2420;  1 drivers
v0x557cdd808600_0 .net "a", 0 0, L_0x557cddce2730;  1 drivers
v0x557cdd807c80_0 .net "b", 0 0, L_0x557cddce28f0;  1 drivers
v0x557cdd8077e0_0 .net "c_1", 0 0, L_0x557cddce23b0;  1 drivers
v0x557cdd806c90_0 .net "c_2", 0 0, L_0x557cddce2570;  1 drivers
v0x557cdd806d30_0 .net "cin", 0 0, L_0x557cddce2d30;  alias, 1 drivers
v0x557cdd805d90_0 .net "cout", 0 0, L_0x557cddce26c0;  1 drivers
v0x557cdd805e30_0 .net "h_1_out", 0 0, L_0x557cddce2340;  1 drivers
S_0x557cdd617da0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd61f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce2340 .functor XOR 1, L_0x557cddce2730, L_0x557cddce28f0, C4<0>, C4<0>;
L_0x557cddce23b0 .functor AND 1, L_0x557cddce2730, L_0x557cddce28f0, C4<1>, C4<1>;
v0x557cdd80eac0_0 .net "S", 0 0, L_0x557cddce2340;  alias, 1 drivers
v0x557cdd7ffba0_0 .net "a", 0 0, L_0x557cddce2730;  alias, 1 drivers
v0x557cdd7ffc60_0 .net "b", 0 0, L_0x557cddce28f0;  alias, 1 drivers
v0x557cdd80bd70_0 .net "cout", 0 0, L_0x557cddce23b0;  alias, 1 drivers
S_0x557cdd60d8a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd61f300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce2420 .functor XOR 1, L_0x557cddce2340, L_0x557cddce2d30, C4<0>, C4<0>;
L_0x557cddce2570 .functor AND 1, L_0x557cddce2340, L_0x557cddce2d30, C4<1>, C4<1>;
v0x557cdd80ae70_0 .net "S", 0 0, L_0x557cddce2420;  alias, 1 drivers
v0x557cdd80af30_0 .net "a", 0 0, L_0x557cddce2340;  alias, 1 drivers
v0x557cdd80a4f0_0 .net "b", 0 0, L_0x557cddce2d30;  alias, 1 drivers
v0x557cdd80a050_0 .net "cout", 0 0, L_0x557cddce2570;  alias, 1 drivers
S_0x557cdd601000 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd6269c0;
 .timescale 0 0;
P_0x557cdd055ce0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd5f9aa0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd601000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce1f40 .functor OR 1, L_0x557cddce1c20, L_0x557cddce1e80, C4<0>, C4<0>;
v0x557cdd801bb0_0 .net "S", 0 0, L_0x557cddce1ce0;  1 drivers
v0x557cdd801c70_0 .net "a", 0 0, L_0x557cddce1fb0;  1 drivers
v0x557cdd800cb0_0 .net "b", 0 0, L_0x557cddce20e0;  1 drivers
v0x557cdd800330_0 .net "c_1", 0 0, L_0x557cddce1c20;  1 drivers
v0x557cdd7ffe90_0 .net "c_2", 0 0, L_0x557cddce1e80;  1 drivers
v0x557cdd7ff340_0 .net "cin", 0 0, L_0x557cddce2210;  1 drivers
v0x557cdd7fe440_0 .net "cout", 0 0, L_0x557cddce1f40;  1 drivers
v0x557cdd7fe4e0_0 .net "h_1_out", 0 0, L_0x557cddce1b10;  1 drivers
S_0x557cdd5f23e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5f9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce1b10 .functor XOR 1, L_0x557cddce1fb0, L_0x557cddce20e0, C4<0>, C4<0>;
L_0x557cddce1c20 .functor AND 1, L_0x557cddce1fb0, L_0x557cddce20e0, C4<1>, C4<1>;
v0x557cdd805410_0 .net "S", 0 0, L_0x557cddce1b10;  alias, 1 drivers
v0x557cdd8054d0_0 .net "a", 0 0, L_0x557cddce1fb0;  alias, 1 drivers
v0x557cdd804f70_0 .net "b", 0 0, L_0x557cddce20e0;  alias, 1 drivers
v0x557cdd804420_0 .net "cout", 0 0, L_0x557cddce1c20;  alias, 1 drivers
S_0x557cdd5eae80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5f9aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce1ce0 .functor XOR 1, L_0x557cddce1b10, L_0x557cddce2210, C4<0>, C4<0>;
L_0x557cddce1e80 .functor AND 1, L_0x557cddce1b10, L_0x557cddce2210, C4<1>, C4<1>;
v0x557cdd803520_0 .net "S", 0 0, L_0x557cddce1ce0;  alias, 1 drivers
v0x557cdd8035c0_0 .net "a", 0 0, L_0x557cddce1b10;  alias, 1 drivers
v0x557cdd802ba0_0 .net "b", 0 0, L_0x557cddce2210;  alias, 1 drivers
v0x557cdd802700_0 .net "cout", 0 0, L_0x557cddce1e80;  alias, 1 drivers
S_0x557cdd6c9fb0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd77b340;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7f4ea0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd3cb100_0 .net "S", 3 0, L_0x557cddce5540;  alias, 1 drivers
v0x557cdd3ca780_0 .net "a", 3 0, L_0x557cddce3190;  alias, 1 drivers
v0x557cdd3c2110_0 .net "b", 3 0, L_0x557cddce3570;  alias, 1 drivers
v0x557cdd3c21d0_0 .net "carin", 3 0, L_0x557cddce5650;  1 drivers
L_0x7f50614410f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3c1d60_0 .net "cin", 0 0, L_0x7f50614410f8;  1 drivers
v0x557cdd3c11e0_0 .net "cout", 0 0, L_0x557cddce5780;  alias, 1 drivers
L_0x557cddce3ba0 .part L_0x557cddce3190, 1, 1;
L_0x557cddce3cd0 .part L_0x557cddce3570, 1, 1;
L_0x557cddce3e00 .part L_0x557cddce5650, 0, 1;
L_0x557cddce42e0 .part L_0x557cddce3190, 2, 1;
L_0x557cddce44a0 .part L_0x557cddce3570, 2, 1;
L_0x557cddce4660 .part L_0x557cddce5650, 1, 1;
L_0x557cddce4af0 .part L_0x557cddce3190, 3, 1;
L_0x557cddce4c20 .part L_0x557cddce3570, 3, 1;
L_0x557cddce4da0 .part L_0x557cddce5650, 2, 1;
L_0x557cddce52e0 .part L_0x557cddce3190, 0, 1;
L_0x557cddce5410 .part L_0x557cddce3570, 0, 1;
L_0x557cddce5540 .concat8 [ 1 1 1 1], L_0x557cddce4fb0, L_0x557cddce38d0, L_0x557cddce4010, L_0x557cddce4870;
L_0x557cddce5650 .concat8 [ 1 1 1 1], L_0x557cddce5250, L_0x557cddce3b30, L_0x557cddce4270, L_0x557cddce4a80;
L_0x557cddce5780 .part L_0x557cddce5650, 3, 1;
S_0x557cdd655d90 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd6c9fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce5250 .functor OR 1, L_0x557cddce4f40, L_0x557cddce5100, C4<0>, C4<0>;
v0x557cdd7ea250_0 .net "S", 0 0, L_0x557cddce4fb0;  1 drivers
v0x557cdd7ea310_0 .net "a", 0 0, L_0x557cddce52e0;  1 drivers
v0x557cdd7e9db0_0 .net "b", 0 0, L_0x557cddce5410;  1 drivers
v0x557cdd7e9260_0 .net "c_1", 0 0, L_0x557cddce4f40;  1 drivers
v0x557cdd7e8360_0 .net "c_2", 0 0, L_0x557cddce5100;  1 drivers
v0x557cdd7e79e0_0 .net "cin", 0 0, L_0x7f50614410f8;  alias, 1 drivers
v0x557cdd7e7540_0 .net "cout", 0 0, L_0x557cddce5250;  1 drivers
v0x557cdd7e75e0_0 .net "h_1_out", 0 0, L_0x557cddce4ed0;  1 drivers
S_0x557cdd64e830 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd655d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce4ed0 .functor XOR 1, L_0x557cddce52e0, L_0x557cddce5410, C4<0>, C4<0>;
L_0x557cddce4f40 .functor AND 1, L_0x557cddce52e0, L_0x557cddce5410, C4<1>, C4<1>;
v0x557cdd7eee90_0 .net "S", 0 0, L_0x557cddce4ed0;  alias, 1 drivers
v0x557cdd7ee340_0 .net "a", 0 0, L_0x557cddce52e0;  alias, 1 drivers
v0x557cdd7ee400_0 .net "b", 0 0, L_0x557cddce5410;  alias, 1 drivers
v0x557cdd7ed440_0 .net "cout", 0 0, L_0x557cddce4f40;  alias, 1 drivers
S_0x557cdd647cb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd655d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce4fb0 .functor XOR 1, L_0x557cddce4ed0, L_0x7f50614410f8, C4<0>, C4<0>;
L_0x557cddce5100 .functor AND 1, L_0x557cddce4ed0, L_0x7f50614410f8, C4<1>, C4<1>;
v0x557cdd7ecac0_0 .net "S", 0 0, L_0x557cddce4fb0;  alias, 1 drivers
v0x557cdd7ec620_0 .net "a", 0 0, L_0x557cddce4ed0;  alias, 1 drivers
v0x557cdd7ebad0_0 .net "b", 0 0, L_0x7f50614410f8;  alias, 1 drivers
v0x557cdd7eabd0_0 .net "cout", 0 0, L_0x557cddce5100;  alias, 1 drivers
S_0x557cdd6407e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd6c9fb0;
 .timescale 0 0;
P_0x557cdd436b50 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd6b3850 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6407e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce3b30 .functor OR 1, L_0x557cddce3810, L_0x557cddce3a70, C4<0>, C4<0>;
v0x557cdd7f6c80_0 .net "S", 0 0, L_0x557cddce38d0;  1 drivers
v0x557cdd7f67e0_0 .net "a", 0 0, L_0x557cddce3ba0;  1 drivers
v0x557cdd3d9770_0 .net "b", 0 0, L_0x557cddce3cd0;  1 drivers
v0x557cdd3afec0_0 .net "c_1", 0 0, L_0x557cddce3810;  1 drivers
v0x557cdd3afb00_0 .net "c_2", 0 0, L_0x557cddce3a70;  1 drivers
v0x557cdd3afba0_0 .net "cin", 0 0, L_0x557cddce3e00;  1 drivers
v0x557cdd3af6c0_0 .net "cout", 0 0, L_0x557cddce3b30;  1 drivers
v0x557cdd3af760_0 .net "h_1_out", 0 0, L_0x557cddce3700;  1 drivers
S_0x557cdd6a7510 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6b3850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce3700 .functor XOR 1, L_0x557cddce3ba0, L_0x557cddce3cd0, C4<0>, C4<0>;
L_0x557cddce3810 .functor AND 1, L_0x557cddce3ba0, L_0x557cddce3cd0, C4<1>, C4<1>;
v0x557cdd7e6960_0 .net "S", 0 0, L_0x557cddce3700;  alias, 1 drivers
v0x557cdd7e65b0_0 .net "a", 0 0, L_0x557cddce3ba0;  alias, 1 drivers
v0x557cdd7e6670_0 .net "b", 0 0, L_0x557cddce3cd0;  alias, 1 drivers
v0x557cdd7e5b70_0 .net "cout", 0 0, L_0x557cddce3810;  alias, 1 drivers
S_0x557cdd69b030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6b3850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce38d0 .functor XOR 1, L_0x557cddce3700, L_0x557cddce3e00, C4<0>, C4<0>;
L_0x557cddce3a70 .functor AND 1, L_0x557cddce3700, L_0x557cddce3e00, C4<1>, C4<1>;
v0x557cdd7e53d0_0 .net "S", 0 0, L_0x557cddce38d0;  alias, 1 drivers
v0x557cdd7e5490_0 .net "a", 0 0, L_0x557cddce3700;  alias, 1 drivers
v0x557cdd7e5070_0 .net "b", 0 0, L_0x557cddce3e00;  alias, 1 drivers
v0x557cdd7f7600_0 .net "cout", 0 0, L_0x557cddce3a70;  alias, 1 drivers
S_0x557cdd68ed80 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd6c9fb0;
 .timescale 0 0;
P_0x557cdd462290 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd59a360 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd68ed80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce4270 .functor OR 1, L_0x557cddce3fa0, L_0x557cddce41b0, C4<0>, C4<0>;
v0x557cdd3d3610_0 .net "S", 0 0, L_0x557cddce4010;  1 drivers
v0x557cdd3d2710_0 .net "a", 0 0, L_0x557cddce42e0;  1 drivers
v0x557cdd3d1d90_0 .net "b", 0 0, L_0x557cddce44a0;  1 drivers
v0x557cdd3d18f0_0 .net "c_1", 0 0, L_0x557cddce3fa0;  1 drivers
v0x557cdd3d0d10_0 .net "c_2", 0 0, L_0x557cddce41b0;  1 drivers
v0x557cdd3d0db0_0 .net "cin", 0 0, L_0x557cddce4660;  1 drivers
v0x557cdd3d0960_0 .net "cout", 0 0, L_0x557cddce4270;  1 drivers
v0x557cdd3d0a00_0 .net "h_1_out", 0 0, L_0x557cddce3f30;  1 drivers
S_0x557cdd58dac0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd59a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce3f30 .functor XOR 1, L_0x557cddce42e0, L_0x557cddce44a0, C4<0>, C4<0>;
L_0x557cddce3fa0 .functor AND 1, L_0x557cddce42e0, L_0x557cddce44a0, C4<1>, C4<1>;
v0x557cdd3d94b0_0 .net "S", 0 0, L_0x557cddce3f30;  alias, 1 drivers
v0x557cdd3d8e90_0 .net "a", 0 0, L_0x557cddce42e0;  alias, 1 drivers
v0x557cdd3d8f50_0 .net "b", 0 0, L_0x557cddce44a0;  alias, 1 drivers
v0x557cdd3d5e80_0 .net "cout", 0 0, L_0x557cddce3fa0;  alias, 1 drivers
S_0x557cdd586560 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd59a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce4010 .functor XOR 1, L_0x557cddce3f30, L_0x557cddce4660, C4<0>, C4<0>;
L_0x557cddce41b0 .functor AND 1, L_0x557cddce3f30, L_0x557cddce4660, C4<1>, C4<1>;
v0x557cdd3d4f80_0 .net "S", 0 0, L_0x557cddce4010;  alias, 1 drivers
v0x557cdd3d5040_0 .net "a", 0 0, L_0x557cddce3f30;  alias, 1 drivers
v0x557cdd3d4600_0 .net "b", 0 0, L_0x557cddce4660;  alias, 1 drivers
v0x557cdd3d4160_0 .net "cout", 0 0, L_0x557cddce41b0;  alias, 1 drivers
S_0x557cdd57eea0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd6c9fb0;
 .timescale 0 0;
P_0x557cdd315510 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd577940 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd57eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce4a80 .functor OR 1, L_0x557cddce4800, L_0x557cddce49c0, C4<0>, C4<0>;
v0x557cdd3ccee0_0 .net "S", 0 0, L_0x557cddce4870;  1 drivers
v0x557cdd3ccfa0_0 .net "a", 0 0, L_0x557cddce4af0;  1 drivers
v0x557cdd3c6a70_0 .net "b", 0 0, L_0x557cddce4c20;  1 drivers
v0x557cdd3c9700_0 .net "c_1", 0 0, L_0x557cddce4800;  1 drivers
v0x557cdd3c9350_0 .net "c_2", 0 0, L_0x557cddce49c0;  1 drivers
v0x557cdd3c87d0_0 .net "cin", 0 0, L_0x557cddce4da0;  1 drivers
v0x557cdd3c7e50_0 .net "cout", 0 0, L_0x557cddce4a80;  1 drivers
v0x557cdd3c7ef0_0 .net "h_1_out", 0 0, L_0x557cddce4790;  1 drivers
S_0x557cdd550b40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd577940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce4790 .functor XOR 1, L_0x557cddce4af0, L_0x557cddce4c20, C4<0>, C4<0>;
L_0x557cddce4800 .functor AND 1, L_0x557cddce4af0, L_0x557cddce4c20, C4<1>, C4<1>;
v0x557cdd3cfde0_0 .net "S", 0 0, L_0x557cddce4790;  alias, 1 drivers
v0x557cdd3cfea0_0 .net "a", 0 0, L_0x557cddce4af0;  alias, 1 drivers
v0x557cdd3cf500_0 .net "b", 0 0, L_0x557cddce4c20;  alias, 1 drivers
v0x557cdd3d77f0_0 .net "cout", 0 0, L_0x557cddce4800;  alias, 1 drivers
S_0x557cdd5442a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd577940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce4870 .functor XOR 1, L_0x557cddce4790, L_0x557cddce4da0, C4<0>, C4<0>;
L_0x557cddce49c0 .functor AND 1, L_0x557cddce4790, L_0x557cddce4da0, C4<1>, C4<1>;
v0x557cdd3d6e70_0 .net "S", 0 0, L_0x557cddce4870;  alias, 1 drivers
v0x557cdd3d6f10_0 .net "a", 0 0, L_0x557cddce4790;  alias, 1 drivers
v0x557cdd3d69d0_0 .net "b", 0 0, L_0x557cddce4da0;  alias, 1 drivers
v0x557cdd3cd710_0 .net "cout", 0 0, L_0x557cddce49c0;  alias, 1 drivers
S_0x557cdd53cd40 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddce55e0 .functor BUFZ 2, L_0x557cddcdba90, C4<00>, C4<00>, C4<00>;
L_0x557cddce5c10 .functor BUFZ 2, L_0x557cddcdbc40, C4<00>, C4<00>, C4<00>;
L_0x557cddce5c80 .functor AND 1, L_0x557cddce5990, L_0x557cddce5b20, C4<1>, C4<1>;
L_0x557cddce5ed0 .functor AND 1, L_0x557cddce58f0, L_0x557cddce5a80, C4<1>, C4<1>;
L_0x557cddce6170 .functor NOT 1, L_0x557cddce58f0, C4<0>, C4<0>, C4<0>;
L_0x557cddce61e0 .functor AND 1, L_0x557cddce6170, L_0x557cddce5990, C4<1>, C4<1>;
L_0x557cddce62a0 .functor NOT 1, L_0x557cddce5a80, C4<0>, C4<0>, C4<0>;
L_0x557cddce6310 .functor AND 1, L_0x557cddce62a0, L_0x557cddce5b20, C4<1>, C4<1>;
L_0x557cddce6420 .functor XOR 1, L_0x557cddce58f0, L_0x557cddce5990, C4<0>, C4<0>;
L_0x557cddce65b0 .functor XOR 1, L_0x557cddce5a80, L_0x557cddce5b20, C4<0>, C4<0>;
L_0x557cddce6b50 .functor AND 1, L_0x557cddce6420, L_0x557cddce65b0, C4<1>, C4<1>;
L_0x557cddce9290 .functor NOT 1, L_0x557cddce61e0, C4<0>, C4<0>, C4<0>;
L_0x557cddce9370 .functor NOT 1, L_0x557cddce6310, C4<0>, C4<0>, C4<0>;
L_0x557cddce93e0 .functor XOR 1, L_0x557cddce9290, L_0x557cddce9370, C4<0>, C4<0>;
L_0x557cddcebec0 .functor BUFZ 2, L_0x557cddce5d90, C4<00>, C4<00>, C4<00>;
L_0x557cddcec0c0 .functor BUFZ 2, L_0x557cddce5fe0, C4<00>, C4<00>, C4<00>;
L_0x557cddcec2a0 .functor BUFZ 2, L_0x557cddcebd10, C4<00>, C4<00>, C4<00>;
v0x557cdd3f0760_0 .net "X", 1 0, L_0x557cddcdba90;  alias, 1 drivers
v0x557cdd3e53c0_0 .net "Xe", 0 0, L_0x557cddce5990;  1 drivers
v0x557cdd3e5480_0 .net "Xn", 0 0, L_0x557cddce58f0;  1 drivers
v0x557cdd3f0350_0 .net "Y", 1 0, L_0x557cddcdbc40;  alias, 1 drivers
v0x557cdd3efdc0_0 .net "Ye", 0 0, L_0x557cddce5b20;  1 drivers
v0x557cdd3efe80_0 .net "Yn", 0 0, L_0x557cddce5a80;  1 drivers
v0x557cdd3ed080_0 .net "Z", 3 0, L_0x557cddcee2c0;  alias, 1 drivers
v0x557cdd3ec180_0 .net *"_s12", 0 0, L_0x557cddce5c80;  1 drivers
L_0x7f5061441140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3eb800_0 .net/2s *"_s17", 0 0, L_0x7f5061441140;  1 drivers
v0x557cdd3eb360_0 .net *"_s21", 0 0, L_0x557cddce5ed0;  1 drivers
L_0x7f5061441188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3ea810_0 .net/2s *"_s26", 0 0, L_0x7f5061441188;  1 drivers
v0x557cdd3e9910_0 .net *"_s30", 0 0, L_0x557cddce6170;  1 drivers
v0x557cdd3e8f90_0 .net *"_s34", 0 0, L_0x557cddce62a0;  1 drivers
v0x557cdd3e8af0_0 .net *"_s4", 1 0, L_0x557cddce55e0;  1 drivers
v0x557cdd3e7f10_0 .net *"_s46", 0 0, L_0x557cddce6b50;  1 drivers
L_0x7f5061441260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3e7b60_0 .net/2s *"_s51", 0 0, L_0x7f5061441260;  1 drivers
v0x557cdd3e6fe0_0 .net *"_s53", 0 0, L_0x557cddce9290;  1 drivers
v0x557cdd3e7080_0 .net *"_s55", 0 0, L_0x557cddce9370;  1 drivers
v0x557cdd3ee9f0_0 .net *"_s62", 1 0, L_0x557cddcebec0;  1 drivers
v0x557cdd3eeab0_0 .net *"_s67", 1 0, L_0x557cddcec0c0;  1 drivers
L_0x7f50614413c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3ee070_0 .net/2s *"_s70", 0 0, L_0x7f50614413c8;  1 drivers
v0x557cdd3edbd0_0 .net *"_s75", 1 0, L_0x557cddcec2a0;  1 drivers
L_0x7f5061441410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3e41c0_0 .net/2s *"_s79", 0 0, L_0x7f5061441410;  1 drivers
v0x557cdd3e3ba0_0 .net *"_s9", 1 0, L_0x557cddce5c10;  1 drivers
L_0x7f5061441218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3e0dd0_0 .net "add", 0 0, L_0x7f5061441218;  1 drivers
v0x557cdd3e0e70_0 .net "big_z0_z2", 3 0, L_0x557cddcebf30;  1 drivers
v0x557cdd3dfed0_0 .net "big_z1", 3 0, L_0x557cddcec310;  1 drivers
v0x557cdd3dff70_0 .net "cout_z1", 0 0, L_0x557cddcea330;  1 drivers
v0x557cdd3df550_0 .net "cout_z1_1", 0 0, L_0x557cddce7aa0;  1 drivers
v0x557cdd3df5f0_0 .net "dummy_cout", 0 0, L_0x557cddcee590;  1 drivers
v0x557cdd3df0b0_0 .net "signX", 0 0, L_0x557cddce61e0;  1 drivers
v0x557cdd3df150_0 .net "signY", 0 0, L_0x557cddce6310;  1 drivers
v0x557cdd3de560_0 .net "sign_z3", 0 0, L_0x557cddce93e0;  1 drivers
L_0x7f50614411d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd3de600_0 .net "sub", 0 0, L_0x7f50614411d0;  1 drivers
v0x557cdd3dd660_0 .net "z0", 1 0, L_0x557cddce5d90;  1 drivers
v0x557cdd3dcce0_0 .net "z1", 1 0, L_0x557cddcebd10;  1 drivers
v0x557cdd3dcd80_0 .net "z1_1", 1 0, L_0x557cddce9190;  1 drivers
v0x557cdd3dc840_0 .net "z2", 1 0, L_0x557cddce5fe0;  1 drivers
v0x557cdd3dc8e0_0 .net "z3", 1 0, L_0x557cddce6bc0;  1 drivers
v0x557cdd3dbc60_0 .net "z3_1", 0 0, L_0x557cddce6420;  1 drivers
v0x557cdd3dbd00_0 .net "z3_2", 0 0, L_0x557cddce65b0;  1 drivers
L_0x557cddce58f0 .part L_0x557cddce55e0, 1, 1;
L_0x557cddce5990 .part L_0x557cddce55e0, 0, 1;
L_0x557cddce5a80 .part L_0x557cddce5c10, 1, 1;
L_0x557cddce5b20 .part L_0x557cddce5c10, 0, 1;
L_0x557cddce5d90 .concat8 [ 1 1 0 0], L_0x557cddce5c80, L_0x7f5061441140;
L_0x557cddce5fe0 .concat8 [ 1 1 0 0], L_0x557cddce5ed0, L_0x7f5061441188;
L_0x557cddce6bc0 .concat8 [ 1 1 0 0], L_0x557cddce6b50, L_0x7f5061441260;
L_0x557cddcebf30 .concat8 [ 2 2 0 0], L_0x557cddcebec0, L_0x557cddcec0c0;
L_0x557cddcec310 .concat8 [ 1 2 1 0], L_0x7f50614413c8, L_0x557cddcec2a0, L_0x7f5061441410;
S_0x557cdd535680 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd53cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1d78d0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddce6c60 .functor XOR 2, L_0x7f5061448cb8, L_0x557cddce5fe0, C4<00>, C4<00>;
L_0x557cddce7b40 .functor NOT 1, L_0x557cddce7aa0, C4<0>, C4<0>, C4<0>;
L_0x557cddce7c40 .functor AND 1, L_0x7f5061441218, L_0x557cddce7b40, C4<1>, C4<1>;
L_0x557cddce7e60 .functor NOT 2, L_0x557cddce7dc0, C4<00>, C4<00>, C4<00>;
L_0x557cddce7ed0 .functor AND 2, L_0x557cddce7960, L_0x557cddce7e60, C4<11>, C4<11>;
L_0x557cddce7f40 .functor NOT 2, L_0x557cddce7960, C4<00>, C4<00>, C4<00>;
L_0x557cddce9120 .functor AND 2, L_0x557cddce8d70, L_0x557cddce8ff0, C4<11>, C4<11>;
L_0x557cddce9190 .functor OR 2, L_0x557cddce7ed0, L_0x557cddce9120, C4<00>, C4<00>;
v0x557cdd35a5d0_0 .net *"_s0", 1 0, L_0x7f5061448cb8;  1 drivers
v0x557cdd35a220_0 .net *"_s10", 1 0, L_0x557cddce7e60;  1 drivers
L_0x7f50614412a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3596a0_0 .net/2s *"_s18", 0 0, L_0x7f50614412a8;  1 drivers
L_0x7f50614412f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd358dc0_0 .net/2s *"_s23", 0 0, L_0x7f50614412f0;  1 drivers
v0x557cdd3610b0_0 .net *"_s27", 1 0, L_0x557cddce8ff0;  1 drivers
v0x557cdd360730_0 .net *"_s4", 0 0, L_0x557cddce7b40;  1 drivers
v0x557cdd360290_0 .net *"_s8", 1 0, L_0x557cddce7dc0;  1 drivers
v0x557cdd356fd0_0 .net "a", 1 0, L_0x557cddce5d90;  alias, 1 drivers
v0x557cdd357090_0 .net "a_or_s", 0 0, L_0x7f5061441218;  alias, 1 drivers
v0x557cdd3567a0_0 .net "add_1", 1 0, L_0x557cddce7fb0;  1 drivers
v0x557cdd356840_0 .net "b", 1 0, L_0x557cddce5fe0;  alias, 1 drivers
v0x557cdd350330_0 .net "cout", 0 0, L_0x557cddce7aa0;  alias, 1 drivers
v0x557cdd352fc0_0 .net "diff_is_negative", 0 0, L_0x557cddce7c40;  1 drivers
v0x557cdd353060_0 .net "dummy_cout", 0 0, L_0x557cddce8eb0;  1 drivers
v0x557cdd352c10_0 .net "input_b", 1 0, L_0x557cddce6c60;  1 drivers
v0x557cdd352090_0 .net "inverted_out", 1 0, L_0x557cddce7f40;  1 drivers
v0x557cdd351710_0 .net "n_out", 1 0, L_0x557cddce9120;  1 drivers
v0x557cdd3517b0_0 .net "negated_out", 1 0, L_0x557cddce8d70;  1 drivers
v0x557cdd3549c0_0 .net "out", 1 0, L_0x557cddce9190;  alias, 1 drivers
v0x557cdd354a80_0 .net "p_out", 1 0, L_0x557cddce7ed0;  1 drivers
v0x557cdd354040_0 .net "t_out", 1 0, L_0x557cddce7960;  1 drivers
L_0x557cddce7dc0 .concat [ 1 1 0 0], L_0x557cddce7c40, L_0x557cddce7c40;
L_0x557cddce7fb0 .concat8 [ 1 1 0 0], L_0x7f50614412f0, L_0x7f50614412a8;
L_0x557cddce8f50 .part L_0x557cddce7fb0, 1, 1;
L_0x557cddce8ff0 .concat [ 1 1 0 0], L_0x557cddce7c40, L_0x557cddce7c40;
S_0x557cdd52e120 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd535680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1e8d20 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd377040_0 .net "S", 1 0, L_0x557cddce7960;  alias, 1 drivers
v0x557cdd377100_0 .net "a", 1 0, L_0x557cddce5d90;  alias, 1 drivers
v0x557cdd376ba0_0 .net "b", 1 0, L_0x557cddce6c60;  alias, 1 drivers
v0x557cdd37a2f0_0 .net "carin", 1 0, L_0x557cddce7a00;  1 drivers
v0x557cdd379970_0 .net "cin", 0 0, L_0x7f5061441218;  alias, 1 drivers
v0x557cdd3752d0_0 .net "cout", 0 0, L_0x557cddce7aa0;  alias, 1 drivers
L_0x557cddce6f90 .part L_0x557cddce5d90, 1, 1;
L_0x557cddce7150 .part L_0x557cddce6c60, 1, 1;
L_0x557cddce7280 .part L_0x557cddce7a00, 0, 1;
L_0x557cddce7670 .part L_0x557cddce5d90, 0, 1;
L_0x557cddce77a0 .part L_0x557cddce6c60, 0, 1;
L_0x557cddce7960 .concat8 [ 1 1 0 0], L_0x557cddce7490, L_0x557cddce6db0;
L_0x557cddce7a00 .concat8 [ 1 1 0 0], L_0x557cddce7600, L_0x557cddce6f20;
L_0x557cddce7aa0 .part L_0x557cddce7a00, 1, 1;
S_0x557cdd523c20 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd52e120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce7600 .functor OR 1, L_0x557cddce7420, L_0x557cddce7590, C4<0>, C4<0>;
v0x557cdd387140_0 .net "S", 0 0, L_0x557cddce7490;  1 drivers
v0x557cdd3865c0_0 .net "a", 0 0, L_0x557cddce7670;  1 drivers
v0x557cdd385ce0_0 .net "b", 0 0, L_0x557cddce77a0;  1 drivers
v0x557cdd38dfd0_0 .net "c_1", 0 0, L_0x557cddce7420;  1 drivers
v0x557cdd38d650_0 .net "c_2", 0 0, L_0x557cddce7590;  1 drivers
v0x557cdd38d6f0_0 .net "cin", 0 0, L_0x7f5061441218;  alias, 1 drivers
v0x557cdd38d1b0_0 .net "cout", 0 0, L_0x557cddce7600;  1 drivers
v0x557cdd38d250_0 .net "h_1_out", 0 0, L_0x557cddce73b0;  1 drivers
S_0x557cdd517380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd523c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce73b0 .functor XOR 1, L_0x557cddce7670, L_0x557cddce77a0, C4<0>, C4<0>;
L_0x557cddce7420 .functor AND 1, L_0x557cddce7670, L_0x557cddce77a0, C4<1>, C4<1>;
v0x557cdd38a940_0 .net "S", 0 0, L_0x557cddce73b0;  alias, 1 drivers
v0x557cdd389df0_0 .net "a", 0 0, L_0x557cddce7670;  alias, 1 drivers
v0x557cdd389eb0_0 .net "b", 0 0, L_0x557cddce77a0;  alias, 1 drivers
v0x557cdd388ef0_0 .net "cout", 0 0, L_0x557cddce7420;  alias, 1 drivers
S_0x557cdd50fe20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd523c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce7490 .functor XOR 1, L_0x557cddce73b0, L_0x7f5061441218, C4<0>, C4<0>;
L_0x557cddce7590 .functor AND 1, L_0x557cddce73b0, L_0x7f5061441218, C4<1>, C4<1>;
v0x557cdd388570_0 .net "S", 0 0, L_0x557cddce7490;  alias, 1 drivers
v0x557cdd388630_0 .net "a", 0 0, L_0x557cddce73b0;  alias, 1 drivers
v0x557cdd3880d0_0 .net "b", 0 0, L_0x7f5061441218;  alias, 1 drivers
v0x557cdd3874f0_0 .net "cout", 0 0, L_0x557cddce7590;  alias, 1 drivers
S_0x557cdd508760 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd52e120;
 .timescale 0 0;
P_0x557cdd198210 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd501200 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd508760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce6f20 .functor OR 1, L_0x557cddce6d40, L_0x557cddce6eb0, C4<0>, C4<0>;
v0x557cdd37e630_0 .net "S", 0 0, L_0x557cddce6db0;  1 drivers
v0x557cdd37e6f0_0 .net "a", 0 0, L_0x557cddce6f90;  1 drivers
v0x557cdd3818e0_0 .net "b", 0 0, L_0x557cddce7150;  1 drivers
v0x557cdd380f60_0 .net "c_1", 0 0, L_0x557cddce6d40;  1 drivers
v0x557cdd3788f0_0 .net "c_2", 0 0, L_0x557cddce6eb0;  1 drivers
v0x557cdd378540_0 .net "cin", 0 0, L_0x557cddce7280;  1 drivers
v0x557cdd3779c0_0 .net "cout", 0 0, L_0x557cddce6f20;  1 drivers
v0x557cdd377a60_0 .net "h_1_out", 0 0, L_0x557cddce6cd0;  1 drivers
S_0x557cdd5e0330 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd501200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce6cd0 .functor XOR 1, L_0x557cddce6f90, L_0x557cddce7150, C4<0>, C4<0>;
L_0x557cddce6d40 .functor AND 1, L_0x557cddce6f90, L_0x557cddce7150, C4<1>, C4<1>;
v0x557cdd383ef0_0 .net "S", 0 0, L_0x557cddce6cd0;  alias, 1 drivers
v0x557cdd383fb0_0 .net "a", 0 0, L_0x557cddce6f90;  alias, 1 drivers
v0x557cdd3836c0_0 .net "b", 0 0, L_0x557cddce7150;  alias, 1 drivers
v0x557cdd37d250_0 .net "cout", 0 0, L_0x557cddce6d40;  alias, 1 drivers
S_0x557cdd56c110 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd501200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce6db0 .functor XOR 1, L_0x557cddce6cd0, L_0x557cddce7280, C4<0>, C4<0>;
L_0x557cddce6eb0 .functor AND 1, L_0x557cddce6cd0, L_0x557cddce7280, C4<1>, C4<1>;
v0x557cdd37fee0_0 .net "S", 0 0, L_0x557cddce6db0;  alias, 1 drivers
v0x557cdd37ff80_0 .net "a", 0 0, L_0x557cddce6cd0;  alias, 1 drivers
v0x557cdd37fb30_0 .net "b", 0 0, L_0x557cddce7280;  alias, 1 drivers
v0x557cdd37efb0_0 .net "cout", 0 0, L_0x557cddce6eb0;  alias, 1 drivers
S_0x557cdd564bb0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd535680;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd21a3f0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd35da20_0 .net "S", 1 0, L_0x557cddce8d70;  alias, 1 drivers
v0x557cdd35dae0_0 .net "a", 1 0, L_0x557cddce7f40;  alias, 1 drivers
v0x557cdd35ced0_0 .net "b", 1 0, L_0x557cddce7fb0;  alias, 1 drivers
v0x557cdd35bfd0_0 .net "carin", 1 0, L_0x557cddce8e10;  1 drivers
v0x557cdd35b650_0 .net "cin", 0 0, L_0x557cddce8f50;  1 drivers
v0x557cdd35b1b0_0 .net "cout", 0 0, L_0x557cddce8eb0;  alias, 1 drivers
L_0x557cddce8310 .part L_0x557cddce7f40, 1, 1;
L_0x557cddce8440 .part L_0x557cddce7fb0, 1, 1;
L_0x557cddce8570 .part L_0x557cddce8e10, 0, 1;
L_0x557cddce89f0 .part L_0x557cddce7f40, 0, 1;
L_0x557cddce8bb0 .part L_0x557cddce7fb0, 0, 1;
L_0x557cddce8d70 .concat8 [ 1 1 0 0], L_0x557cddce8780, L_0x557cddce8130;
L_0x557cddce8e10 .concat8 [ 1 1 0 0], L_0x557cddce8980, L_0x557cddce82a0;
L_0x557cddce8eb0 .part L_0x557cddce8e10, 1, 1;
S_0x557cdd55e030 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd564bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce8980 .functor OR 1, L_0x557cddce8710, L_0x557cddce8880, C4<0>, C4<0>;
v0x557cdd372cc0_0 .net "S", 0 0, L_0x557cddce8780;  1 drivers
v0x557cdd372340_0 .net "a", 0 0, L_0x557cddce89f0;  1 drivers
v0x557cdd369bb0_0 .net "b", 0 0, L_0x557cddce8bb0;  1 drivers
v0x557cdd369800_0 .net "c_1", 0 0, L_0x557cddce8710;  1 drivers
v0x557cdd368c80_0 .net "c_2", 0 0, L_0x557cddce8880;  1 drivers
v0x557cdd368d20_0 .net "cin", 0 0, L_0x557cddce8f50;  alias, 1 drivers
v0x557cdd368300_0 .net "cout", 0 0, L_0x557cddce8980;  1 drivers
v0x557cdd3683a0_0 .net "h_1_out", 0 0, L_0x557cddce86a0;  1 drivers
S_0x557cdd556b60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd55e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce86a0 .functor XOR 1, L_0x557cddce89f0, L_0x557cddce8bb0, C4<0>, C4<0>;
L_0x557cddce8710 .functor AND 1, L_0x557cddce89f0, L_0x557cddce8bb0, C4<1>, C4<1>;
v0x557cdd374aa0_0 .net "S", 0 0, L_0x557cddce86a0;  alias, 1 drivers
v0x557cdd36e630_0 .net "a", 0 0, L_0x557cddce89f0;  alias, 1 drivers
v0x557cdd36e6f0_0 .net "b", 0 0, L_0x557cddce8bb0;  alias, 1 drivers
v0x557cdd3712c0_0 .net "cout", 0 0, L_0x557cddce8710;  alias, 1 drivers
S_0x557cdd5c9bd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd55e030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce8780 .functor XOR 1, L_0x557cddce86a0, L_0x557cddce8f50, C4<0>, C4<0>;
L_0x557cddce8880 .functor AND 1, L_0x557cddce86a0, L_0x557cddce8f50, C4<1>, C4<1>;
v0x557cdd370f10_0 .net "S", 0 0, L_0x557cddce8780;  alias, 1 drivers
v0x557cdd370fd0_0 .net "a", 0 0, L_0x557cddce86a0;  alias, 1 drivers
v0x557cdd370390_0 .net "b", 0 0, L_0x557cddce8f50;  alias, 1 drivers
v0x557cdd36fa10_0 .net "cout", 0 0, L_0x557cddce8880;  alias, 1 drivers
S_0x557cdd5bd890 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd564bb0;
 .timescale 0 0;
P_0x557cdd147640 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd5b13b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5bd890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce82a0 .functor OR 1, L_0x557cddce80c0, L_0x557cddce8230, C4<0>, C4<0>;
v0x557cdd338f80_0 .net "S", 0 0, L_0x557cddce8130;  1 drivers
v0x557cdd339040_0 .net "a", 0 0, L_0x557cddce8310;  1 drivers
v0x557cdd362d70_0 .net "b", 0 0, L_0x557cddce8440;  1 drivers
v0x557cdd362750_0 .net "c_1", 0 0, L_0x557cddce80c0;  1 drivers
v0x557cdd35f740_0 .net "c_2", 0 0, L_0x557cddce8230;  1 drivers
v0x557cdd35e840_0 .net "cin", 0 0, L_0x557cddce8570;  1 drivers
v0x557cdd35dec0_0 .net "cout", 0 0, L_0x557cddce82a0;  1 drivers
v0x557cdd35df60_0 .net "h_1_out", 0 0, L_0x557cddce8050;  1 drivers
S_0x557cdd5a5100 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5b13b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce8050 .functor XOR 1, L_0x557cddce8310, L_0x557cddce8440, C4<0>, C4<0>;
L_0x557cddce80c0 .functor AND 1, L_0x557cddce8310, L_0x557cddce8440, C4<1>, C4<1>;
v0x557cdd367e60_0 .net "S", 0 0, L_0x557cddce8050;  alias, 1 drivers
v0x557cdd367f20_0 .net "a", 0 0, L_0x557cddce8310;  alias, 1 drivers
v0x557cdd36b5b0_0 .net "b", 0 0, L_0x557cddce8440;  alias, 1 drivers
v0x557cdd36ac30_0 .net "cout", 0 0, L_0x557cddce80c0;  alias, 1 drivers
S_0x557cdd864a90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5b13b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce8130 .functor XOR 1, L_0x557cddce8050, L_0x557cddce8570, C4<0>, C4<0>;
L_0x557cddce8230 .functor AND 1, L_0x557cddce8050, L_0x557cddce8570, C4<1>, C4<1>;
v0x557cdd363030_0 .net "S", 0 0, L_0x557cddce8130;  alias, 1 drivers
v0x557cdd3630d0_0 .net "a", 0 0, L_0x557cddce8050;  alias, 1 drivers
v0x557cdd339780_0 .net "b", 0 0, L_0x557cddce8570;  alias, 1 drivers
v0x557cdd3393c0_0 .net "cout", 0 0, L_0x557cddce8230;  alias, 1 drivers
S_0x557cdd6f8a10 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd53cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd15b3e0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddce9300 .functor XOR 2, L_0x557cddce94d0, L_0x557cddce6bc0, C4<00>, C4<00>;
L_0x557cddcea3d0 .functor NOT 1, L_0x557cddcea330, C4<0>, C4<0>, C4<0>;
L_0x557cddcea4d0 .functor AND 1, L_0x557cddce93e0, L_0x557cddcea3d0, C4<1>, C4<1>;
L_0x557cddcea5e0 .functor NOT 2, L_0x557cddcea540, C4<00>, C4<00>, C4<00>;
L_0x557cddcea650 .functor AND 2, L_0x557cddcea1f0, L_0x557cddcea5e0, C4<11>, C4<11>;
L_0x557cddcea6c0 .functor NOT 2, L_0x557cddcea1f0, C4<00>, C4<00>, C4<00>;
L_0x557cddcebc50 .functor AND 2, L_0x557cddceb760, L_0x557cddcebb20, C4<11>, C4<11>;
L_0x557cddcebd10 .functor OR 2, L_0x557cddcea650, L_0x557cddcebc50, C4<00>, C4<00>;
v0x557cdd3ab530_0 .net *"_s0", 1 0, L_0x557cddce94d0;  1 drivers
v0x557cdd3a50c0_0 .net *"_s10", 1 0, L_0x557cddcea5e0;  1 drivers
L_0x7f5061441338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3a7d50_0 .net/2s *"_s18", 0 0, L_0x7f5061441338;  1 drivers
L_0x7f5061441380 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd3a79a0_0 .net/2s *"_s23", 0 0, L_0x7f5061441380;  1 drivers
v0x557cdd3a6e20_0 .net *"_s27", 1 0, L_0x557cddcebb20;  1 drivers
v0x557cdd3a64a0_0 .net *"_s4", 0 0, L_0x557cddcea3d0;  1 drivers
v0x557cdd3a9750_0 .net *"_s8", 1 0, L_0x557cddcea540;  1 drivers
v0x557cdd3a8dd0_0 .net "a", 1 0, L_0x557cddce9190;  alias, 1 drivers
v0x557cdd3a0760_0 .net "a_or_s", 0 0, L_0x557cddce93e0;  alias, 1 drivers
v0x557cdd3a0800_0 .net "add_1", 1 0, L_0x557cddcea7c0;  1 drivers
v0x557cdd3a03b0_0 .net "b", 1 0, L_0x557cddce6bc0;  alias, 1 drivers
v0x557cdd3a0470_0 .net "cout", 0 0, L_0x557cddcea330;  alias, 1 drivers
v0x557cdd39f830_0 .net "diff_is_negative", 0 0, L_0x557cddcea4d0;  1 drivers
v0x557cdd39f8d0_0 .net "dummy_cout", 0 0, L_0x557cddceb940;  1 drivers
v0x557cdd39eeb0_0 .net "input_b", 1 0, L_0x557cddce9300;  1 drivers
v0x557cdd39ea10_0 .net "inverted_out", 1 0, L_0x557cddcea6c0;  1 drivers
v0x557cdd3a2160_0 .net "n_out", 1 0, L_0x557cddcebc50;  1 drivers
v0x557cdd3a2200_0 .net "negated_out", 1 0, L_0x557cddceb760;  1 drivers
v0x557cdd39dc80_0 .net "out", 1 0, L_0x557cddcebd10;  alias, 1 drivers
v0x557cdd39dd40_0 .net "p_out", 1 0, L_0x557cddcea650;  1 drivers
v0x557cdd39d450_0 .net "t_out", 1 0, L_0x557cddcea1f0;  1 drivers
L_0x557cddce94d0 .concat [ 1 1 0 0], L_0x557cddce93e0, L_0x557cddce93e0;
L_0x557cddcea540 .concat [ 1 1 0 0], L_0x557cddcea4d0, L_0x557cddcea4d0;
L_0x557cddcea7c0 .concat8 [ 1 1 0 0], L_0x7f5061441380, L_0x7f5061441338;
L_0x557cddceba80 .part L_0x557cddcea7c0, 1, 1;
L_0x557cddcebb20 .concat [ 1 1 0 0], L_0x557cddcea4d0, L_0x557cddcea4d0;
S_0x557cdd6ec6d0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd6f8a10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd166680 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd414df0_0 .net "S", 1 0, L_0x557cddcea1f0;  alias, 1 drivers
v0x557cdd414eb0_0 .net "a", 1 0, L_0x557cddce9190;  alias, 1 drivers
v0x557cdd41bee0_0 .net "b", 1 0, L_0x557cddce9300;  alias, 1 drivers
v0x557cdd41afe0_0 .net "carin", 1 0, L_0x557cddcea290;  1 drivers
v0x557cdd41b0a0_0 .net "cin", 0 0, L_0x557cddce93e0;  alias, 1 drivers
v0x557cdd41a660_0 .net "cout", 0 0, L_0x557cddcea330;  alias, 1 drivers
L_0x557cddce9830 .part L_0x557cddce9190, 1, 1;
L_0x557cddce9960 .part L_0x557cddce9300, 1, 1;
L_0x557cddce9a90 .part L_0x557cddcea290, 0, 1;
L_0x557cddce9f90 .part L_0x557cddce9190, 0, 1;
L_0x557cddcea030 .part L_0x557cddce9300, 0, 1;
L_0x557cddcea1f0 .concat8 [ 1 1 0 0], L_0x557cddce9ca0, L_0x557cddce9650;
L_0x557cddcea290 .concat8 [ 1 1 0 0], L_0x557cddce9f20, L_0x557cddce97c0;
L_0x557cddcea330 .part L_0x557cddcea290, 1, 1;
S_0x557cdd6e0d30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd6ec6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce9f20 .functor OR 1, L_0x557cddce9c30, L_0x557cddce9eb0, C4<0>, C4<0>;
v0x557cdd34ca50_0 .net "S", 0 0, L_0x557cddce9ca0;  1 drivers
v0x557cdd3483b0_0 .net "a", 0 0, L_0x557cddce9f90;  1 drivers
v0x557cdd347b80_0 .net "b", 0 0, L_0x557cddcea030;  1 drivers
v0x557cdd341710_0 .net "c_1", 0 0, L_0x557cddce9c30;  1 drivers
v0x557cdd3443a0_0 .net "c_2", 0 0, L_0x557cddce9eb0;  1 drivers
v0x557cdd344440_0 .net "cin", 0 0, L_0x557cddce93e0;  alias, 1 drivers
v0x557cdd343ff0_0 .net "cout", 0 0, L_0x557cddce9f20;  1 drivers
v0x557cdd344090_0 .net "h_1_out", 0 0, L_0x557cddce9bc0;  1 drivers
S_0x557cdd6d49f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6e0d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce9bc0 .functor XOR 1, L_0x557cddce9f90, L_0x557cddcea030, C4<0>, C4<0>;
L_0x557cddce9c30 .functor AND 1, L_0x557cddce9f90, L_0x557cddcea030, C4<1>, C4<1>;
v0x557cdd34b9d0_0 .net "S", 0 0, L_0x557cddce9bc0;  alias, 1 drivers
v0x557cdd34b620_0 .net "a", 0 0, L_0x557cddce9f90;  alias, 1 drivers
v0x557cdd34b6e0_0 .net "b", 0 0, L_0x557cddcea030;  alias, 1 drivers
v0x557cdd34aaa0_0 .net "cout", 0 0, L_0x557cddce9c30;  alias, 1 drivers
S_0x557cdd83a5a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6e0d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce9ca0 .functor XOR 1, L_0x557cddce9bc0, L_0x557cddce93e0, C4<0>, C4<0>;
L_0x557cddce9eb0 .functor AND 1, L_0x557cddce9bc0, L_0x557cddce93e0, C4<1>, C4<1>;
v0x557cdd34a120_0 .net "S", 0 0, L_0x557cddce9ca0;  alias, 1 drivers
v0x557cdd34a1e0_0 .net "a", 0 0, L_0x557cddce9bc0;  alias, 1 drivers
v0x557cdd349c80_0 .net "b", 0 0, L_0x557cddce93e0;  alias, 1 drivers
v0x557cdd34d3d0_0 .net "cout", 0 0, L_0x557cddce9eb0;  alias, 1 drivers
S_0x557cdd824670 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd6ec6d0;
 .timescale 0 0;
P_0x557cdd18ab70 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd80e540 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd824670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddce97c0 .functor OR 1, L_0x557cddce95e0, L_0x557cddce9750, C4<0>, C4<0>;
v0x557cdd33bd60_0 .net "S", 0 0, L_0x557cddce9650;  1 drivers
v0x557cdd33be20_0 .net "a", 0 0, L_0x557cddce9830;  1 drivers
v0x557cdd33b3e0_0 .net "b", 0 0, L_0x557cddce9960;  1 drivers
v0x557cdd33af40_0 .net "c_1", 0 0, L_0x557cddce95e0;  1 drivers
v0x557cdd33e690_0 .net "c_2", 0 0, L_0x557cddce9750;  1 drivers
v0x557cdd33dd10_0 .net "cin", 0 0, L_0x557cddce9a90;  1 drivers
v0x557cdd41ee70_0 .net "cout", 0 0, L_0x557cddce97c0;  1 drivers
v0x557cdd41ef10_0 .net "h_1_out", 0 0, L_0x557cddce9570;  1 drivers
S_0x557cdd7f8610 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd80e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce9570 .functor XOR 1, L_0x557cddce9830, L_0x557cddce9960, C4<0>, C4<0>;
L_0x557cddce95e0 .functor AND 1, L_0x557cddce9830, L_0x557cddce9960, C4<1>, C4<1>;
v0x557cdd343470_0 .net "S", 0 0, L_0x557cddce9570;  alias, 1 drivers
v0x557cdd343530_0 .net "a", 0 0, L_0x557cddce9830;  alias, 1 drivers
v0x557cdd342af0_0 .net "b", 0 0, L_0x557cddce9960;  alias, 1 drivers
v0x557cdd345da0_0 .net "cout", 0 0, L_0x557cddce95e0;  alias, 1 drivers
S_0x557cdd3d8800 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd80e540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddce9650 .functor XOR 1, L_0x557cddce9570, L_0x557cddce9a90, C4<0>, C4<0>;
L_0x557cddce9750 .functor AND 1, L_0x557cddce9570, L_0x557cddce9a90, C4<1>, C4<1>;
v0x557cdd345420_0 .net "S", 0 0, L_0x557cddce9650;  alias, 1 drivers
v0x557cdd3454c0_0 .net "a", 0 0, L_0x557cddce9570;  alias, 1 drivers
v0x557cdd33cc90_0 .net "b", 0 0, L_0x557cddce9a90;  alias, 1 drivers
v0x557cdd33c8e0_0 .net "cout", 0 0, L_0x557cddce9750;  alias, 1 drivers
S_0x557cdd3cbf60 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd6f8a10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1c13c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd40b3a0_0 .net "S", 1 0, L_0x557cddceb760;  alias, 1 drivers
v0x557cdd40b460_0 .net "a", 1 0, L_0x557cddcea6c0;  alias, 1 drivers
v0x557cdd41d850_0 .net "b", 1 0, L_0x557cddcea7c0;  alias, 1 drivers
v0x557cdd41ced0_0 .net "carin", 1 0, L_0x557cddceb800;  1 drivers
v0x557cdd41ca30_0 .net "cin", 0 0, L_0x557cddceba80;  1 drivers
v0x557cdd3abd60_0 .net "cout", 0 0, L_0x557cddceb940;  alias, 1 drivers
L_0x557cddceabc0 .part L_0x557cddcea6c0, 1, 1;
L_0x557cddceacf0 .part L_0x557cddcea7c0, 1, 1;
L_0x557cddceae20 .part L_0x557cddceb800, 0, 1;
L_0x557cddceb3e0 .part L_0x557cddcea6c0, 0, 1;
L_0x557cddceb5a0 .part L_0x557cddcea7c0, 0, 1;
L_0x557cddceb760 .concat8 [ 1 1 0 0], L_0x557cddceb0d0, L_0x557cddcea940;
L_0x557cddceb800 .concat8 [ 1 1 0 0], L_0x557cddceb370, L_0x557cddceab50;
L_0x557cddceb940 .part L_0x557cddceb800, 1, 1;
S_0x557cdd3c4a00 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd3cbf60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddceb370 .functor OR 1, L_0x557cddceb010, L_0x557cddceb220, C4<0>, C4<0>;
v0x557cdd415f00_0 .net "S", 0 0, L_0x557cddceb0d0;  1 drivers
v0x557cdd415580_0 .net "a", 0 0, L_0x557cddceb3e0;  1 drivers
v0x557cdd4150e0_0 .net "b", 0 0, L_0x557cddceb5a0;  1 drivers
v0x557cdd414590_0 .net "c_1", 0 0, L_0x557cddceb010;  1 drivers
v0x557cdd413690_0 .net "c_2", 0 0, L_0x557cddceb220;  1 drivers
v0x557cdd413730_0 .net "cin", 0 0, L_0x557cddceba80;  alias, 1 drivers
v0x557cdd412d10_0 .net "cout", 0 0, L_0x557cddceb370;  1 drivers
v0x557cdd412db0_0 .net "h_1_out", 0 0, L_0x557cddceaf50;  1 drivers
S_0x557cdd3bd340 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3c4a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddceaf50 .functor XOR 1, L_0x557cddceb3e0, L_0x557cddceb5a0, C4<0>, C4<0>;
L_0x557cddceb010 .functor AND 1, L_0x557cddceb3e0, L_0x557cddceb5a0, C4<1>, C4<1>;
v0x557cdd41a1c0_0 .net "S", 0 0, L_0x557cddceaf50;  alias, 1 drivers
v0x557cdd419670_0 .net "a", 0 0, L_0x557cddceb3e0;  alias, 1 drivers
v0x557cdd419730_0 .net "b", 0 0, L_0x557cddceb5a0;  alias, 1 drivers
v0x557cdd418770_0 .net "cout", 0 0, L_0x557cddceb010;  alias, 1 drivers
S_0x557cdd3b5de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3c4a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddceb0d0 .functor XOR 1, L_0x557cddceaf50, L_0x557cddceba80, C4<0>, C4<0>;
L_0x557cddceb220 .functor AND 1, L_0x557cddceaf50, L_0x557cddceba80, C4<1>, C4<1>;
v0x557cdd417df0_0 .net "S", 0 0, L_0x557cddceb0d0;  alias, 1 drivers
v0x557cdd417eb0_0 .net "a", 0 0, L_0x557cddceaf50;  alias, 1 drivers
v0x557cdd417950_0 .net "b", 0 0, L_0x557cddceba80;  alias, 1 drivers
v0x557cdd416e00_0 .net "cout", 0 0, L_0x557cddceb220;  alias, 1 drivers
S_0x557cdd38efe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd3cbf60;
 .timescale 0 0;
P_0x557cdd1cd9d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd382740 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd38efe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddceab50 .functor OR 1, L_0x557cddcea8d0, L_0x557cddceaa90, C4<0>, C4<0>;
v0x557cdd40e5b0_0 .net "S", 0 0, L_0x557cddcea940;  1 drivers
v0x557cdd40e670_0 .net "a", 0 0, L_0x557cddceabc0;  1 drivers
v0x557cdd40dc30_0 .net "b", 0 0, L_0x557cddceacf0;  1 drivers
v0x557cdd40d790_0 .net "c_1", 0 0, L_0x557cddcea8d0;  1 drivers
v0x557cdd40cbb0_0 .net "c_2", 0 0, L_0x557cddceaa90;  1 drivers
v0x557cdd40c800_0 .net "cin", 0 0, L_0x557cddceae20;  1 drivers
v0x557cdd40bc80_0 .net "cout", 0 0, L_0x557cddceab50;  1 drivers
v0x557cdd40bd20_0 .net "h_1_out", 0 0, L_0x557cddcea860;  1 drivers
S_0x557cdd37b1e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd382740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcea860 .functor XOR 1, L_0x557cddceabc0, L_0x557cddceacf0, C4<0>, C4<0>;
L_0x557cddcea8d0 .functor AND 1, L_0x557cddceabc0, L_0x557cddceacf0, C4<1>, C4<1>;
v0x557cdd412870_0 .net "S", 0 0, L_0x557cddcea860;  alias, 1 drivers
v0x557cdd412930_0 .net "a", 0 0, L_0x557cddceabc0;  alias, 1 drivers
v0x557cdd411d20_0 .net "b", 0 0, L_0x557cddceacf0;  alias, 1 drivers
v0x557cdd410e20_0 .net "cout", 0 0, L_0x557cddcea8d0;  alias, 1 drivers
S_0x557cdd373b20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd382740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcea940 .functor XOR 1, L_0x557cddcea860, L_0x557cddceae20, C4<0>, C4<0>;
L_0x557cddceaa90 .functor AND 1, L_0x557cddcea860, L_0x557cddceae20, C4<1>, C4<1>;
v0x557cdd4104a0_0 .net "S", 0 0, L_0x557cddcea940;  alias, 1 drivers
v0x557cdd410540_0 .net "a", 0 0, L_0x557cddcea860;  alias, 1 drivers
v0x557cdd410000_0 .net "b", 0 0, L_0x557cddceae20;  alias, 1 drivers
v0x557cdd40f4b0_0 .net "cout", 0 0, L_0x557cddceaa90;  alias, 1 drivers
S_0x557cdd36c5c0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd53cd40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3a8ee0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd3fae40_0 .net "S", 3 0, L_0x557cddcee2c0;  alias, 1 drivers
v0x557cdd3fa4c0_0 .net "a", 3 0, L_0x557cddcebf30;  alias, 1 drivers
v0x557cdd3fa580_0 .net "b", 3 0, L_0x557cddcec310;  alias, 1 drivers
v0x557cdd3fa020_0 .net "carin", 3 0, L_0x557cddcee460;  1 drivers
L_0x7f5061441458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd3fa0e0_0 .net "cin", 0 0, L_0x7f5061441458;  1 drivers
v0x557cdd3f0f80_0 .net "cout", 0 0, L_0x557cddcee590;  alias, 1 drivers
L_0x557cddcec940 .part L_0x557cddcebf30, 1, 1;
L_0x557cddceca70 .part L_0x557cddcec310, 1, 1;
L_0x557cddcecba0 .part L_0x557cddcee460, 0, 1;
L_0x557cddced080 .part L_0x557cddcebf30, 2, 1;
L_0x557cddced240 .part L_0x557cddcec310, 2, 1;
L_0x557cddced400 .part L_0x557cddcee460, 1, 1;
L_0x557cddced890 .part L_0x557cddcebf30, 3, 1;
L_0x557cddced9c0 .part L_0x557cddcec310, 3, 1;
L_0x557cddcedb40 .part L_0x557cddcee460, 2, 1;
L_0x557cddcee060 .part L_0x557cddcebf30, 0, 1;
L_0x557cddcee190 .part L_0x557cddcec310, 0, 1;
L_0x557cddcee2c0 .concat8 [ 1 1 1 1], L_0x557cddcedd50, L_0x557cddcec670, L_0x557cddcecdb0, L_0x557cddced610;
L_0x557cddcee460 .concat8 [ 1 1 1 1], L_0x557cddcedff0, L_0x557cddcec8d0, L_0x557cddced010, L_0x557cddced820;
L_0x557cddcee590 .part L_0x557cddcee460, 3, 1;
S_0x557cdd3620c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd36c5c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcedff0 .functor OR 1, L_0x557cddcedce0, L_0x557cddcedea0, C4<0>, C4<0>;
v0x557cdd3927a0_0 .net "S", 0 0, L_0x557cddcedd50;  1 drivers
v0x557cdd392860_0 .net "a", 0 0, L_0x557cddcee060;  1 drivers
v0x557cdd3923f0_0 .net "b", 0 0, L_0x557cddcee190;  1 drivers
v0x557cdd391870_0 .net "c_1", 0 0, L_0x557cddcedce0;  1 drivers
v0x557cdd391030_0 .net "c_2", 0 0, L_0x557cddcedea0;  1 drivers
v0x557cdd390c30_0 .net "cin", 0 0, L_0x7f5061441458;  alias, 1 drivers
v0x557cdd3941a0_0 .net "cout", 0 0, L_0x557cddcedff0;  1 drivers
v0x557cdd394240_0 .net "h_1_out", 0 0, L_0x557cddcedc70;  1 drivers
S_0x557cdd355820 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3620c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcedc70 .functor XOR 1, L_0x557cddcee060, L_0x557cddcee190, C4<0>, C4<0>;
L_0x557cddcedce0 .functor AND 1, L_0x557cddcee060, L_0x557cddcee190, C4<1>, C4<1>;
v0x557cdd396fe0_0 .net "S", 0 0, L_0x557cddcedc70;  alias, 1 drivers
v0x557cdd399c70_0 .net "a", 0 0, L_0x557cddcee060;  alias, 1 drivers
v0x557cdd399d30_0 .net "b", 0 0, L_0x557cddcee190;  alias, 1 drivers
v0x557cdd3998c0_0 .net "cout", 0 0, L_0x557cddcedce0;  alias, 1 drivers
S_0x557cdd34e2c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3620c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcedd50 .functor XOR 1, L_0x557cddcedc70, L_0x7f5061441458, C4<0>, C4<0>;
L_0x557cddcedea0 .functor AND 1, L_0x557cddcedc70, L_0x7f5061441458, C4<1>, C4<1>;
v0x557cdd398d40_0 .net "S", 0 0, L_0x557cddcedd50;  alias, 1 drivers
v0x557cdd3983c0_0 .net "a", 0 0, L_0x557cddcedc70;  alias, 1 drivers
v0x557cdd39b670_0 .net "b", 0 0, L_0x7f5061441458;  alias, 1 drivers
v0x557cdd39acf0_0 .net "cout", 0 0, L_0x557cddcedea0;  alias, 1 drivers
S_0x557cdd346c00 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd36c5c0;
 .timescale 0 0;
P_0x557cdd2e6020 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd33f6a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd346c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcec8d0 .functor OR 1, L_0x557cddcec5b0, L_0x557cddcec810, C4<0>, C4<0>;
v0x557cdd4058a0_0 .net "S", 0 0, L_0x557cddcec670;  1 drivers
v0x557cdd4049a0_0 .net "a", 0 0, L_0x557cddcec940;  1 drivers
v0x557cdd404020_0 .net "b", 0 0, L_0x557cddceca70;  1 drivers
v0x557cdd403b80_0 .net "c_1", 0 0, L_0x557cddcec5b0;  1 drivers
v0x557cdd403030_0 .net "c_2", 0 0, L_0x557cddcec810;  1 drivers
v0x557cdd4030d0_0 .net "cin", 0 0, L_0x557cddcecba0;  1 drivers
v0x557cdd402130_0 .net "cout", 0 0, L_0x557cddcec8d0;  1 drivers
v0x557cdd4021d0_0 .net "h_1_out", 0 0, L_0x557cddcec4a0;  1 drivers
S_0x557cdd41e7d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd33f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcec4a0 .functor XOR 1, L_0x557cddcec940, L_0x557cddceca70, C4<0>, C4<0>;
L_0x557cddcec5b0 .functor AND 1, L_0x557cddcec940, L_0x557cddceca70, C4<1>, C4<1>;
v0x557cdd393820_0 .net "S", 0 0, L_0x557cddcec4a0;  alias, 1 drivers
v0x557cdd4097a0_0 .net "a", 0 0, L_0x557cddcec940;  alias, 1 drivers
v0x557cdd409860_0 .net "b", 0 0, L_0x557cddceca70;  alias, 1 drivers
v0x557cdd408f80_0 .net "cout", 0 0, L_0x557cddcec5b0;  alias, 1 drivers
S_0x557cdd3aa5b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd33f6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcec670 .functor XOR 1, L_0x557cddcec4a0, L_0x557cddcecba0, C4<0>, C4<0>;
L_0x557cddcec810 .functor AND 1, L_0x557cddcec4a0, L_0x557cddcecba0, C4<1>, C4<1>;
v0x557cdd3fdbe0_0 .net "S", 0 0, L_0x557cddcec670;  alias, 1 drivers
v0x557cdd3fdca0_0 .net "a", 0 0, L_0x557cddcec4a0;  alias, 1 drivers
v0x557cdd408b70_0 .net "b", 0 0, L_0x557cddcecba0;  alias, 1 drivers
v0x557cdd4085e0_0 .net "cout", 0 0, L_0x557cddcec810;  alias, 1 drivers
S_0x557cdd3a3050 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd36c5c0;
 .timescale 0 0;
P_0x557cdd28f650 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd39c4d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3a3050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddced010 .functor OR 1, L_0x557cddcecd40, L_0x557cddcecf50, C4<0>, C4<0>;
v0x557cdd407210_0 .net "S", 0 0, L_0x557cddcecdb0;  1 drivers
v0x557cdd406890_0 .net "a", 0 0, L_0x557cddced080;  1 drivers
v0x557cdd4063f0_0 .net "b", 0 0, L_0x557cddced240;  1 drivers
v0x557cdd3fc9e0_0 .net "c_1", 0 0, L_0x557cddcecd40;  1 drivers
v0x557cdd3fc3c0_0 .net "c_2", 0 0, L_0x557cddcecf50;  1 drivers
v0x557cdd3fc460_0 .net "cin", 0 0, L_0x557cddced400;  1 drivers
v0x557cdd3f94d0_0 .net "cout", 0 0, L_0x557cddced010;  1 drivers
v0x557cdd3f9570_0 .net "h_1_out", 0 0, L_0x557cddceccd0;  1 drivers
S_0x557cdd395000 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd39c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddceccd0 .functor XOR 1, L_0x557cddced080, L_0x557cddced240, C4<0>, C4<0>;
L_0x557cddcecd40 .functor AND 1, L_0x557cddced080, L_0x557cddced240, C4<1>, C4<1>;
v0x557cdd4017b0_0 .net "S", 0 0, L_0x557cddceccd0;  alias, 1 drivers
v0x557cdd401310_0 .net "a", 0 0, L_0x557cddced080;  alias, 1 drivers
v0x557cdd4013d0_0 .net "b", 0 0, L_0x557cddced240;  alias, 1 drivers
v0x557cdd400730_0 .net "cout", 0 0, L_0x557cddcecd40;  alias, 1 drivers
S_0x557cdd408070 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd39c4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcecdb0 .functor XOR 1, L_0x557cddceccd0, L_0x557cddced400, C4<0>, C4<0>;
L_0x557cddcecf50 .functor AND 1, L_0x557cddceccd0, L_0x557cddced400, C4<1>, C4<1>;
v0x557cdd400380_0 .net "S", 0 0, L_0x557cddcecdb0;  alias, 1 drivers
v0x557cdd400440_0 .net "a", 0 0, L_0x557cddceccd0;  alias, 1 drivers
v0x557cdd3ff800_0 .net "b", 0 0, L_0x557cddced400;  alias, 1 drivers
v0x557cdd3fee80_0 .net "cout", 0 0, L_0x557cddcecf50;  alias, 1 drivers
S_0x557cdd3fbd30 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd36c5c0;
 .timescale 0 0;
P_0x557cdd2fc720 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd3ef850 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3fbd30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddced820 .functor OR 1, L_0x557cddced5a0, L_0x557cddced760, C4<0>, C4<0>;
v0x557cdd3f4f40_0 .net "S", 0 0, L_0x557cddced610;  1 drivers
v0x557cdd3f5000_0 .net "a", 0 0, L_0x557cddced890;  1 drivers
v0x557cdd3f4360_0 .net "b", 0 0, L_0x557cddced9c0;  1 drivers
v0x557cdd3f3fb0_0 .net "c_1", 0 0, L_0x557cddced5a0;  1 drivers
v0x557cdd3f3430_0 .net "c_2", 0 0, L_0x557cddced760;  1 drivers
v0x557cdd3f2ab0_0 .net "cin", 0 0, L_0x557cddcedb40;  1 drivers
v0x557cdd3f2610_0 .net "cout", 0 0, L_0x557cddced820;  1 drivers
v0x557cdd3f26b0_0 .net "h_1_out", 0 0, L_0x557cddced530;  1 drivers
S_0x557cdd3e35a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3ef850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddced530 .functor XOR 1, L_0x557cddced890, L_0x557cddced9c0, C4<0>, C4<0>;
L_0x557cddced5a0 .functor AND 1, L_0x557cddced890, L_0x557cddced9c0, C4<1>, C4<1>;
v0x557cdd3f85d0_0 .net "S", 0 0, L_0x557cddced530;  alias, 1 drivers
v0x557cdd3f8690_0 .net "a", 0 0, L_0x557cddced890;  alias, 1 drivers
v0x557cdd3f7c50_0 .net "b", 0 0, L_0x557cddced9c0;  alias, 1 drivers
v0x557cdd3f77b0_0 .net "cout", 0 0, L_0x557cddced5a0;  alias, 1 drivers
S_0x557cdd2bea80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3ef850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddced610 .functor XOR 1, L_0x557cddced530, L_0x557cddcedb40, C4<0>, C4<0>;
L_0x557cddced760 .functor AND 1, L_0x557cddced530, L_0x557cddcedb40, C4<1>, C4<1>;
v0x557cdd3f6c60_0 .net "S", 0 0, L_0x557cddced610;  alias, 1 drivers
v0x557cdd3f6d00_0 .net "a", 0 0, L_0x557cddced530;  alias, 1 drivers
v0x557cdd3f5d60_0 .net "b", 0 0, L_0x557cddcedb40;  alias, 1 drivers
v0x557cdd3f53e0_0 .net "cout", 0 0, L_0x557cddced760;  alias, 1 drivers
S_0x557cdd2b21e0 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cdd0eb860;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddcf37d0 .functor BUFZ 2, L_0x557cddcf10a0, C4<00>, C4<00>, C4<00>;
L_0x557cddcf3a10 .functor BUFZ 2, L_0x557cddcf3530, C4<00>, C4<00>, C4<00>;
L_0x557cddcf3b10 .functor AND 1, L_0x557cddcf36e0, L_0x557cddcf3970, C4<1>, C4<1>;
L_0x557cddcf3d10 .functor AND 1, L_0x557cddcf3640, L_0x557cddcf38d0, C4<1>, C4<1>;
L_0x557cddcf3fb0 .functor NOT 1, L_0x557cddcf3640, C4<0>, C4<0>, C4<0>;
L_0x557cddcf4020 .functor AND 1, L_0x557cddcf3fb0, L_0x557cddcf36e0, C4<1>, C4<1>;
L_0x557cddcf40e0 .functor NOT 1, L_0x557cddcf38d0, C4<0>, C4<0>, C4<0>;
L_0x557cddcf4150 .functor AND 1, L_0x557cddcf40e0, L_0x557cddcf3970, C4<1>, C4<1>;
L_0x557cddcf4260 .functor XOR 1, L_0x557cddcf3640, L_0x557cddcf36e0, C4<0>, C4<0>;
L_0x557cddcf43f0 .functor XOR 1, L_0x557cddcf38d0, L_0x557cddcf3970, C4<0>, C4<0>;
L_0x557cddcf4580 .functor AND 1, L_0x557cddcf4260, L_0x557cddcf43f0, C4<1>, C4<1>;
L_0x557cddcf75d0 .functor NOT 1, L_0x557cddcf4020, C4<0>, C4<0>, C4<0>;
L_0x557cddcf7700 .functor NOT 1, L_0x557cddcf4150, C4<0>, C4<0>, C4<0>;
L_0x557cddcf77c0 .functor XOR 1, L_0x557cddcf75d0, L_0x557cddcf7700, C4<0>, C4<0>;
L_0x557cddcfa890 .functor BUFZ 2, L_0x557cddcf3bd0, C4<00>, C4<00>, C4<00>;
L_0x557cddcfaa90 .functor BUFZ 2, L_0x557cddcf3e20, C4<00>, C4<00>, C4<00>;
L_0x557cddcfac70 .functor BUFZ 2, L_0x557cddcfa6e0, C4<00>, C4<00>, C4<00>;
v0x557cdd28b340_0 .net "X", 1 0, L_0x557cddcf10a0;  alias, 1 drivers
v0x557cdd28dfd0_0 .net "Xe", 0 0, L_0x557cddcf36e0;  1 drivers
v0x557cdd28e070_0 .net "Xn", 0 0, L_0x557cddcf3640;  1 drivers
v0x557cdd28dc20_0 .net "Y", 1 0, L_0x557cddcf3530;  alias, 1 drivers
v0x557cdd28d0a0_0 .net "Ye", 0 0, L_0x557cddcf3970;  1 drivers
v0x557cdd28d140_0 .net "Yn", 0 0, L_0x557cddcf38d0;  1 drivers
v0x557cdd28c720_0 .net "Z", 3 0, L_0x557cddcfcc90;  alias, 1 drivers
v0x557cdd28f9d0_0 .net *"_s12", 0 0, L_0x557cddcf3b10;  1 drivers
L_0x7f5061441650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd28f050_0 .net/2s *"_s17", 0 0, L_0x7f5061441650;  1 drivers
v0x557cdd2869e0_0 .net *"_s21", 0 0, L_0x557cddcf3d10;  1 drivers
L_0x7f5061441698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd286630_0 .net/2s *"_s26", 0 0, L_0x7f5061441698;  1 drivers
v0x557cdd285ab0_0 .net *"_s30", 0 0, L_0x557cddcf3fb0;  1 drivers
v0x557cdd285130_0 .net *"_s34", 0 0, L_0x557cddcf40e0;  1 drivers
v0x557cdd284c90_0 .net *"_s4", 1 0, L_0x557cddcf37d0;  1 drivers
v0x557cdd2883e0_0 .net *"_s46", 0 0, L_0x557cddcf4580;  1 drivers
L_0x7f5061441770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd287a60_0 .net/2s *"_s51", 0 0, L_0x7f5061441770;  1 drivers
v0x557cdd283f00_0 .net *"_s53", 0 0, L_0x557cddcf75d0;  1 drivers
v0x557cdd283fa0_0 .net *"_s55", 0 0, L_0x557cddcf7700;  1 drivers
v0x557cdd27d260_0 .net *"_s62", 1 0, L_0x557cddcfa890;  1 drivers
v0x557cdd27d320_0 .net *"_s67", 1 0, L_0x557cddcfaa90;  1 drivers
L_0x7f50614418d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd27fef0_0 .net/2s *"_s70", 0 0, L_0x7f50614418d8;  1 drivers
v0x557cdd27fb40_0 .net *"_s75", 1 0, L_0x557cddcfac70;  1 drivers
L_0x7f5061441920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd27efc0_0 .net/2s *"_s79", 0 0, L_0x7f5061441920;  1 drivers
v0x557cdd27e640_0 .net *"_s9", 1 0, L_0x557cddcf3a10;  1 drivers
L_0x7f5061441728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd2818f0_0 .net "add", 0 0, L_0x7f5061441728;  1 drivers
v0x557cdd281990_0 .net "big_z0_z2", 3 0, L_0x557cddcfa900;  1 drivers
v0x557cdd280f70_0 .net "big_z1", 3 0, L_0x557cddcface0;  1 drivers
v0x557cdd278a20_0 .net "cout_z1", 0 0, L_0x557cddcf8b20;  1 drivers
v0x557cdd278ac0_0 .net "cout_z1_1", 0 0, L_0x557cddcf57f0;  1 drivers
v0x557cdd278670_0 .net "dummy_cout", 0 0, L_0x557cddcfcf60;  1 drivers
v0x557cdd278710_0 .net "signX", 0 0, L_0x557cddcf4020;  1 drivers
v0x557cdd277af0_0 .net "signY", 0 0, L_0x557cddcf4150;  1 drivers
v0x557cdd277b90_0 .net "sign_z3", 0 0, L_0x557cddcf77c0;  1 drivers
L_0x7f50614416e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd2772b0_0 .net "sub", 0 0, L_0x7f50614416e0;  1 drivers
v0x557cdd277350_0 .net "z0", 1 0, L_0x557cddcf3bd0;  1 drivers
v0x557cdd276eb0_0 .net "z1", 1 0, L_0x557cddcfa6e0;  1 drivers
v0x557cdd276f50_0 .net "z1_1", 1 0, L_0x557cddcf7430;  1 drivers
v0x557cdd27a420_0 .net "z2", 1 0, L_0x557cddcf3e20;  1 drivers
v0x557cdd27a4c0_0 .net "z3", 1 0, L_0x557cddcf45f0;  1 drivers
v0x557cdd279aa0_0 .net "z3_1", 0 0, L_0x557cddcf4260;  1 drivers
v0x557cdd279b40_0 .net "z3_2", 0 0, L_0x557cddcf43f0;  1 drivers
L_0x557cddcf3640 .part L_0x557cddcf37d0, 1, 1;
L_0x557cddcf36e0 .part L_0x557cddcf37d0, 0, 1;
L_0x557cddcf38d0 .part L_0x557cddcf3a10, 1, 1;
L_0x557cddcf3970 .part L_0x557cddcf3a10, 0, 1;
L_0x557cddcf3bd0 .concat8 [ 1 1 0 0], L_0x557cddcf3b10, L_0x7f5061441650;
L_0x557cddcf3e20 .concat8 [ 1 1 0 0], L_0x557cddcf3d10, L_0x7f5061441698;
L_0x557cddcf45f0 .concat8 [ 1 1 0 0], L_0x557cddcf4580, L_0x7f5061441770;
L_0x557cddcfa900 .concat8 [ 2 2 0 0], L_0x557cddcfa890, L_0x557cddcfaa90;
L_0x557cddcface0 .concat8 [ 1 2 1 0], L_0x7f50614418d8, L_0x557cddcfac70, L_0x7f5061441920;
S_0x557cdd2aac80 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd2b21e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd239710 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddcf4690 .functor XOR 2, L_0x7f5061448d90, L_0x557cddcf3e20, C4<00>, C4<00>;
L_0x557cddcf58e0 .functor NOT 1, L_0x557cddcf57f0, C4<0>, C4<0>, C4<0>;
L_0x557cddcf59e0 .functor AND 1, L_0x7f5061441728, L_0x557cddcf58e0, C4<1>, C4<1>;
L_0x557cddcf5c50 .functor NOT 2, L_0x557cddcf5b60, C4<00>, C4<00>, C4<00>;
L_0x557cddcf5d10 .functor AND 2, L_0x557cddcf5660, L_0x557cddcf5c50, C4<11>, C4<11>;
L_0x557cddcf5dd0 .functor NOT 2, L_0x557cddcf5660, C4<00>, C4<00>, C4<00>;
L_0x557cddcf73c0 .functor AND 2, L_0x557cddcf6f70, L_0x557cddcf7290, C4<11>, C4<11>;
L_0x557cddcf7430 .functor OR 2, L_0x557cddcf5d10, L_0x557cddcf73c0, C4<00>, C4<00>;
v0x557cdd29b050_0 .net *"_s0", 1 0, L_0x7f5061448d90;  1 drivers
v0x557cdd29a6d0_0 .net *"_s10", 1 0, L_0x557cddcf5c50;  1 drivers
L_0x7f50614417b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd2761d0_0 .net/2s *"_s18", 0 0, L_0x7f50614417b8;  1 drivers
L_0x7f5061441800 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd24c9b0_0 .net/2s *"_s23", 0 0, L_0x7f5061441800;  1 drivers
v0x557cdd24c5f0_0 .net *"_s27", 1 0, L_0x557cddcf7290;  1 drivers
v0x557cdd24c1b0_0 .net *"_s4", 0 0, L_0x557cddcf58e0;  1 drivers
v0x557cdd275f10_0 .net *"_s8", 1 0, L_0x557cddcf5b60;  1 drivers
v0x557cdd2758f0_0 .net "a", 1 0, L_0x557cddcf3bd0;  alias, 1 drivers
v0x557cdd2759b0_0 .net "a_or_s", 0 0, L_0x7f5061441728;  alias, 1 drivers
v0x557cdd2728e0_0 .net "add_1", 1 0, L_0x557cddcf5e90;  1 drivers
v0x557cdd272980_0 .net "b", 1 0, L_0x557cddcf3e20;  alias, 1 drivers
v0x557cdd2719e0_0 .net "cout", 0 0, L_0x557cddcf57f0;  alias, 1 drivers
v0x557cdd271060_0 .net "diff_is_negative", 0 0, L_0x557cddcf59e0;  1 drivers
v0x557cdd271100_0 .net "dummy_cout", 0 0, L_0x557cddcf70b0;  1 drivers
v0x557cdd270bc0_0 .net "input_b", 1 0, L_0x557cddcf4690;  1 drivers
v0x557cdd270070_0 .net "inverted_out", 1 0, L_0x557cddcf5dd0;  1 drivers
v0x557cdd26f170_0 .net "n_out", 1 0, L_0x557cddcf73c0;  1 drivers
v0x557cdd26f210_0 .net "negated_out", 1 0, L_0x557cddcf6f70;  1 drivers
v0x557cdd26e7f0_0 .net "out", 1 0, L_0x557cddcf7430;  alias, 1 drivers
v0x557cdd26e8b0_0 .net "p_out", 1 0, L_0x557cddcf5d10;  1 drivers
v0x557cdd26e350_0 .net "t_out", 1 0, L_0x557cddcf5660;  1 drivers
L_0x557cddcf5b60 .concat [ 1 1 0 0], L_0x557cddcf59e0, L_0x557cddcf59e0;
L_0x557cddcf5e90 .concat8 [ 1 1 0 0], L_0x7f5061441800, L_0x7f50614417b8;
L_0x557cddcf71f0 .part L_0x557cddcf5e90, 1, 1;
L_0x557cddcf7290 .concat [ 1 1 0 0], L_0x557cddcf59e0, L_0x557cddcf59e0;
S_0x557cdd2a35c0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd2aac80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd248700 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd2b5780_0 .net "S", 1 0, L_0x557cddcf5660;  alias, 1 drivers
v0x557cdd2b5840_0 .net "a", 1 0, L_0x557cddcf3bd0;  alias, 1 drivers
v0x557cdd2bda70_0 .net "b", 1 0, L_0x557cddcf4690;  alias, 1 drivers
v0x557cdd2bd0f0_0 .net "carin", 1 0, L_0x557cddcf5700;  1 drivers
v0x557cdd2bcc50_0 .net "cin", 0 0, L_0x7f5061441728;  alias, 1 drivers
v0x557cdd2b3990_0 .net "cout", 0 0, L_0x557cddcf57f0;  alias, 1 drivers
L_0x557cddcf4bf0 .part L_0x557cddcf3bd0, 1, 1;
L_0x557cddcf4db0 .part L_0x557cddcf4690, 1, 1;
L_0x557cddcf4ee0 .part L_0x557cddcf5700, 0, 1;
L_0x557cddcf5370 .part L_0x557cddcf3bd0, 0, 1;
L_0x557cddcf54a0 .part L_0x557cddcf4690, 0, 1;
L_0x557cddcf5660 .concat8 [ 1 1 0 0], L_0x557cddcf50f0, L_0x557cddcf4920;
L_0x557cddcf5700 .concat8 [ 1 1 0 0], L_0x557cddcf5300, L_0x557cddcf4b80;
L_0x557cddcf57f0 .part L_0x557cddcf5700, 1, 1;
S_0x557cdd29c060 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd2a35c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf5300 .functor OR 1, L_0x557cddcf5080, L_0x557cddcf5240, C4<0>, C4<0>;
v0x557cdd3e1920_0 .net "S", 0 0, L_0x557cddcf50f0;  1 drivers
v0x557cdd2bf9f0_0 .net "a", 0 0, L_0x557cddcf5370;  1 drivers
v0x557cdd296140_0 .net "b", 0 0, L_0x557cddcf54a0;  1 drivers
v0x557cdd295d80_0 .net "c_1", 0 0, L_0x557cddcf5080;  1 drivers
v0x557cdd295940_0 .net "c_2", 0 0, L_0x557cddcf5240;  1 drivers
v0x557cdd2959e0_0 .net "cin", 0 0, L_0x7f5061441728;  alias, 1 drivers
v0x557cdd2bf730_0 .net "cout", 0 0, L_0x557cddcf5300;  1 drivers
v0x557cdd2bf7d0_0 .net "h_1_out", 0 0, L_0x557cddcf5010;  1 drivers
S_0x557cdd275260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd29c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf5010 .functor XOR 1, L_0x557cddcf5370, L_0x557cddcf54a0, C4<0>, C4<0>;
L_0x557cddcf5080 .functor AND 1, L_0x557cddcf5370, L_0x557cddcf54a0, C4<1>, C4<1>;
v0x557cdd3db8b0_0 .net "S", 0 0, L_0x557cddcf5010;  alias, 1 drivers
v0x557cdd3dadd0_0 .net "a", 0 0, L_0x557cddcf5370;  alias, 1 drivers
v0x557cdd3dae90_0 .net "b", 0 0, L_0x557cddcf54a0;  alias, 1 drivers
v0x557cdd3da590_0 .net "cout", 0 0, L_0x557cddcf5080;  alias, 1 drivers
S_0x557cdd2689c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd29c060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf50f0 .functor XOR 1, L_0x557cddcf5010, L_0x7f5061441728, C4<0>, C4<0>;
L_0x557cddcf5240 .functor AND 1, L_0x557cddcf5010, L_0x7f5061441728, C4<1>, C4<1>;
v0x557cdd3da190_0 .net "S", 0 0, L_0x557cddcf50f0;  alias, 1 drivers
v0x557cdd3da250_0 .net "a", 0 0, L_0x557cddcf5010;  alias, 1 drivers
v0x557cdd3e2740_0 .net "b", 0 0, L_0x7f5061441728;  alias, 1 drivers
v0x557cdd3e1dc0_0 .net "cout", 0 0, L_0x557cddcf5240;  alias, 1 drivers
S_0x557cdd261460 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd2a35c0;
 .timescale 0 0;
P_0x557cdd25f040 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd259da0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd261460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf4b80 .functor OR 1, L_0x557cddcf4860, L_0x557cddcf4ac0, C4<0>, C4<0>;
v0x557cdd2b8990_0 .net "S", 0 0, L_0x557cddcf4920;  1 drivers
v0x557cdd2b8a50_0 .net "a", 0 0, L_0x557cddcf4bf0;  1 drivers
v0x557cdd2b8010_0 .net "b", 0 0, L_0x557cddcf4db0;  1 drivers
v0x557cdd2b7b70_0 .net "c_1", 0 0, L_0x557cddcf4860;  1 drivers
v0x557cdd2b6f90_0 .net "c_2", 0 0, L_0x557cddcf4ac0;  1 drivers
v0x557cdd2b6be0_0 .net "cin", 0 0, L_0x557cddcf4ee0;  1 drivers
v0x557cdd2b6060_0 .net "cout", 0 0, L_0x557cddcf4b80;  1 drivers
v0x557cdd2b6100_0 .net "h_1_out", 0 0, L_0x557cddcf4750;  1 drivers
S_0x557cdd252840 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd259da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf4750 .functor XOR 1, L_0x557cddcf4bf0, L_0x557cddcf4db0, C4<0>, C4<0>;
L_0x557cddcf4860 .functor AND 1, L_0x557cddcf4bf0, L_0x557cddcf4db0, C4<1>, C4<1>;
v0x557cdd2bf110_0 .net "S", 0 0, L_0x557cddcf4750;  alias, 1 drivers
v0x557cdd2bf1d0_0 .net "a", 0 0, L_0x557cddcf4bf0;  alias, 1 drivers
v0x557cdd2bc100_0 .net "b", 0 0, L_0x557cddcf4db0;  alias, 1 drivers
v0x557cdd2bb200_0 .net "cout", 0 0, L_0x557cddcf4860;  alias, 1 drivers
S_0x557cdd248340 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd259da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf4920 .functor XOR 1, L_0x557cddcf4750, L_0x557cddcf4ee0, C4<0>, C4<0>;
L_0x557cddcf4ac0 .functor AND 1, L_0x557cddcf4750, L_0x557cddcf4ee0, C4<1>, C4<1>;
v0x557cdd2ba880_0 .net "S", 0 0, L_0x557cddcf4920;  alias, 1 drivers
v0x557cdd2ba920_0 .net "a", 0 0, L_0x557cddcf4750;  alias, 1 drivers
v0x557cdd2ba3e0_0 .net "b", 0 0, L_0x557cddcf4ee0;  alias, 1 drivers
v0x557cdd2b9890_0 .net "cout", 0 0, L_0x557cddcf4ac0;  alias, 1 drivers
S_0x557cdd23baa0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd2aac80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd2a70e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd299650_0 .net "S", 1 0, L_0x557cddcf6f70;  alias, 1 drivers
v0x557cdd299710_0 .net "a", 1 0, L_0x557cddcf5dd0;  alias, 1 drivers
v0x557cdd2992a0_0 .net "b", 1 0, L_0x557cddcf5e90;  alias, 1 drivers
v0x557cdd298720_0 .net "carin", 1 0, L_0x557cddcf7010;  1 drivers
v0x557cdd297da0_0 .net "cin", 0 0, L_0x557cddcf71f0;  1 drivers
v0x557cdd297900_0 .net "cout", 0 0, L_0x557cddcf70b0;  alias, 1 drivers
L_0x557cddcf6470 .part L_0x557cddcf5dd0, 1, 1;
L_0x557cddcf65a0 .part L_0x557cddcf5e90, 1, 1;
L_0x557cddcf66d0 .part L_0x557cddcf7010, 0, 1;
L_0x557cddcf6bf0 .part L_0x557cddcf5dd0, 0, 1;
L_0x557cddcf6db0 .part L_0x557cddcf5e90, 0, 1;
L_0x557cddcf6f70 .concat8 [ 1 1 0 0], L_0x557cddcf68e0, L_0x557cddcf61a0;
L_0x557cddcf7010 .concat8 [ 1 1 0 0], L_0x557cddcf6b80, L_0x557cddcf6400;
L_0x557cddcf70b0 .part L_0x557cddcf7010, 1, 1;
S_0x557cdd234540 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd23baa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf6b80 .functor OR 1, L_0x557cddcf6870, L_0x557cddcf6a30, C4<0>, C4<0>;
v0x557cdd2b1380_0 .net "S", 0 0, L_0x557cddcf68e0;  1 drivers
v0x557cdd2b0a00_0 .net "a", 0 0, L_0x557cddcf6bf0;  1 drivers
v0x557cdd2a8390_0 .net "b", 0 0, L_0x557cddcf6db0;  1 drivers
v0x557cdd2a7fe0_0 .net "c_1", 0 0, L_0x557cddcf6870;  1 drivers
v0x557cdd2a7460_0 .net "c_2", 0 0, L_0x557cddcf6a30;  1 drivers
v0x557cdd2a7500_0 .net "cin", 0 0, L_0x557cddcf71f0;  alias, 1 drivers
v0x557cdd2a6ae0_0 .net "cout", 0 0, L_0x557cddcf6b80;  1 drivers
v0x557cdd2a6b80_0 .net "h_1_out", 0 0, L_0x557cddcf6800;  1 drivers
S_0x557cdd22ce80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd234540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf6800 .functor XOR 1, L_0x557cddcf6bf0, L_0x557cddcf6db0, C4<0>, C4<0>;
L_0x557cddcf6870 .functor AND 1, L_0x557cddcf6bf0, L_0x557cddcf6db0, C4<1>, C4<1>;
v0x557cdd2b3160_0 .net "S", 0 0, L_0x557cddcf6800;  alias, 1 drivers
v0x557cdd2accf0_0 .net "a", 0 0, L_0x557cddcf6bf0;  alias, 1 drivers
v0x557cdd2acdb0_0 .net "b", 0 0, L_0x557cddcf6db0;  alias, 1 drivers
v0x557cdd2af980_0 .net "cout", 0 0, L_0x557cddcf6870;  alias, 1 drivers
S_0x557cdd225920 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd234540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf68e0 .functor XOR 1, L_0x557cddcf6800, L_0x557cddcf71f0, C4<0>, C4<0>;
L_0x557cddcf6a30 .functor AND 1, L_0x557cddcf6800, L_0x557cddcf71f0, C4<1>, C4<1>;
v0x557cdd2af5d0_0 .net "S", 0 0, L_0x557cddcf68e0;  alias, 1 drivers
v0x557cdd2af690_0 .net "a", 0 0, L_0x557cddcf6800;  alias, 1 drivers
v0x557cdd2aea50_0 .net "b", 0 0, L_0x557cddcf71f0;  alias, 1 drivers
v0x557cdd2ae0d0_0 .net "cout", 0 0, L_0x557cddcf6a30;  alias, 1 drivers
S_0x557cdd304a50 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd23baa0;
 .timescale 0 0;
P_0x557cdd2bae80 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd290830 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd304a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf6400 .functor OR 1, L_0x557cddcf60e0, L_0x557cddcf6340, C4<0>, C4<0>;
v0x557cdd2a0d60_0 .net "S", 0 0, L_0x557cddcf61a0;  1 drivers
v0x557cdd2a0e20_0 .net "a", 0 0, L_0x557cddcf6470;  1 drivers
v0x557cdd2a09b0_0 .net "b", 0 0, L_0x557cddcf65a0;  1 drivers
v0x557cdd29fe30_0 .net "c_1", 0 0, L_0x557cddcf60e0;  1 drivers
v0x557cdd29f4b0_0 .net "c_2", 0 0, L_0x557cddcf6340;  1 drivers
v0x557cdd2a2760_0 .net "cin", 0 0, L_0x557cddcf66d0;  1 drivers
v0x557cdd2a1de0_0 .net "cout", 0 0, L_0x557cddcf6400;  1 drivers
v0x557cdd2a1e80_0 .net "h_1_out", 0 0, L_0x557cddcf5fd0;  1 drivers
S_0x557cdd2892d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd290830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf5fd0 .functor XOR 1, L_0x557cddcf6470, L_0x557cddcf65a0, C4<0>, C4<0>;
L_0x557cddcf60e0 .functor AND 1, L_0x557cddcf6470, L_0x557cddcf65a0, C4<1>, C4<1>;
v0x557cdd2a6640_0 .net "S", 0 0, L_0x557cddcf5fd0;  alias, 1 drivers
v0x557cdd2a6700_0 .net "a", 0 0, L_0x557cddcf6470;  alias, 1 drivers
v0x557cdd2a9d90_0 .net "b", 0 0, L_0x557cddcf65a0;  alias, 1 drivers
v0x557cdd2a9410_0 .net "cout", 0 0, L_0x557cddcf60e0;  alias, 1 drivers
S_0x557cdd282750 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd290830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf61a0 .functor XOR 1, L_0x557cddcf5fd0, L_0x557cddcf66d0, C4<0>, C4<0>;
L_0x557cddcf6340 .functor AND 1, L_0x557cddcf5fd0, L_0x557cddcf66d0, C4<1>, C4<1>;
v0x557cdd2a4d70_0 .net "S", 0 0, L_0x557cddcf61a0;  alias, 1 drivers
v0x557cdd2a4e10_0 .net "a", 0 0, L_0x557cddcf5fd0;  alias, 1 drivers
v0x557cdd2a4540_0 .net "b", 0 0, L_0x557cddcf66d0;  alias, 1 drivers
v0x557cdd29e0d0_0 .net "cout", 0 0, L_0x557cddcf6340;  alias, 1 drivers
S_0x557cdd27b280 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd2b21e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3e7580 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddcf7690 .functor XOR 2, L_0x557cddcf7950, L_0x557cddcf45f0, C4<00>, C4<00>;
L_0x557cddcf8c10 .functor NOT 1, L_0x557cddcf8b20, C4<0>, C4<0>, C4<0>;
L_0x557cddcf8d10 .functor AND 1, L_0x557cddcf77c0, L_0x557cddcf8c10, C4<1>, C4<1>;
L_0x557cddcf8e70 .functor NOT 2, L_0x557cddcf8d80, C4<00>, C4<00>, C4<00>;
L_0x557cddcf8f30 .functor AND 2, L_0x557cddcf8990, L_0x557cddcf8e70, C4<11>, C4<11>;
L_0x557cddcf8ff0 .functor NOT 2, L_0x557cddcf8990, C4<00>, C4<00>, C4<00>;
L_0x557cddcfa670 .functor AND 2, L_0x557cddcfa220, L_0x557cddcfa540, C4<11>, C4<11>;
L_0x557cddcfa6e0 .functor OR 2, L_0x557cddcf8f30, L_0x557cddcfa670, C4<00>, C4<00>;
v0x557cdd247330_0 .net *"_s0", 1 0, L_0x557cddcf7950;  1 drivers
v0x557cdd2469b0_0 .net *"_s10", 1 0, L_0x557cddcf8e70;  1 drivers
L_0x7f5061441848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd246510_0 .net/2s *"_s18", 0 0, L_0x7f5061441848;  1 drivers
L_0x7f5061441890 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd23d250_0 .net/2s *"_s23", 0 0, L_0x7f5061441890;  1 drivers
v0x557cdd23ca20_0 .net *"_s27", 1 0, L_0x557cddcfa540;  1 drivers
v0x557cdd2365b0_0 .net *"_s4", 0 0, L_0x557cddcf8c10;  1 drivers
v0x557cdd239240_0 .net *"_s8", 1 0, L_0x557cddcf8d80;  1 drivers
v0x557cdd238e90_0 .net "a", 1 0, L_0x557cddcf7430;  alias, 1 drivers
v0x557cdd238310_0 .net "a_or_s", 0 0, L_0x557cddcf77c0;  alias, 1 drivers
v0x557cdd2383b0_0 .net "add_1", 1 0, L_0x557cddcf9140;  1 drivers
v0x557cdd237990_0 .net "b", 1 0, L_0x557cddcf45f0;  alias, 1 drivers
v0x557cdd237a50_0 .net "cout", 0 0, L_0x557cddcf8b20;  alias, 1 drivers
v0x557cdd23ac40_0 .net "diff_is_negative", 0 0, L_0x557cddcf8d10;  1 drivers
v0x557cdd23ace0_0 .net "dummy_cout", 0 0, L_0x557cddcfa360;  1 drivers
v0x557cdd23a2c0_0 .net "input_b", 1 0, L_0x557cddcf7690;  1 drivers
v0x557cdd231c50_0 .net "inverted_out", 1 0, L_0x557cddcf8ff0;  1 drivers
v0x557cdd2318a0_0 .net "n_out", 1 0, L_0x557cddcfa670;  1 drivers
v0x557cdd231940_0 .net "negated_out", 1 0, L_0x557cddcfa220;  1 drivers
v0x557cdd2303a0_0 .net "out", 1 0, L_0x557cddcfa6e0;  alias, 1 drivers
v0x557cdd230460_0 .net "p_out", 1 0, L_0x557cddcf8f30;  1 drivers
v0x557cdd22ff00_0 .net "t_out", 1 0, L_0x557cddcf8990;  1 drivers
L_0x557cddcf7950 .concat [ 1 1 0 0], L_0x557cddcf77c0, L_0x557cddcf77c0;
L_0x557cddcf8d80 .concat [ 1 1 0 0], L_0x557cddcf8d10, L_0x557cddcf8d10;
L_0x557cddcf9140 .concat8 [ 1 1 0 0], L_0x7f5061441890, L_0x7f5061441848;
L_0x557cddcfa4a0 .part L_0x557cddcf9140, 1, 1;
L_0x557cddcfa540 .concat [ 1 1 0 0], L_0x557cddcf8d10, L_0x557cddcf8d10;
S_0x557cdd2ee2f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd27b280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3f59e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd25ad20_0 .net "S", 1 0, L_0x557cddcf8990;  alias, 1 drivers
v0x557cdd25ade0_0 .net "a", 1 0, L_0x557cddcf7430;  alias, 1 drivers
v0x557cdd2548b0_0 .net "b", 1 0, L_0x557cddcf7690;  alias, 1 drivers
v0x557cdd257540_0 .net "carin", 1 0, L_0x557cddcf8a30;  1 drivers
v0x557cdd257600_0 .net "cin", 0 0, L_0x557cddcf77c0;  alias, 1 drivers
v0x557cdd257190_0 .net "cout", 0 0, L_0x557cddcf8b20;  alias, 1 drivers
L_0x557cddcf7f30 .part L_0x557cddcf7430, 1, 1;
L_0x557cddcf8060 .part L_0x557cddcf7690, 1, 1;
L_0x557cddcf8190 .part L_0x557cddcf8a30, 0, 1;
L_0x557cddcf8730 .part L_0x557cddcf7430, 0, 1;
L_0x557cddcf87d0 .part L_0x557cddcf7690, 0, 1;
L_0x557cddcf8990 .concat8 [ 1 1 0 0], L_0x557cddcf83a0, L_0x557cddcf7c60;
L_0x557cddcf8a30 .concat8 [ 1 1 0 0], L_0x557cddcf86c0, L_0x557cddcf7ec0;
L_0x557cddcf8b20 .part L_0x557cddcf8a30, 1, 1;
S_0x557cdd2e1fb0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd2ee2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf86c0 .functor OR 1, L_0x557cddcf8330, L_0x557cddcf8600, C4<0>, C4<0>;
v0x557cdd273430_0 .net "S", 0 0, L_0x557cddcf83a0;  1 drivers
v0x557cdd26a170_0 .net "a", 0 0, L_0x557cddcf8730;  1 drivers
v0x557cdd269940_0 .net "b", 0 0, L_0x557cddcf87d0;  1 drivers
v0x557cdd2634d0_0 .net "c_1", 0 0, L_0x557cddcf8330;  1 drivers
v0x557cdd266160_0 .net "c_2", 0 0, L_0x557cddcf8600;  1 drivers
v0x557cdd266200_0 .net "cin", 0 0, L_0x557cddcf77c0;  alias, 1 drivers
v0x557cdd265db0_0 .net "cout", 0 0, L_0x557cddcf86c0;  1 drivers
v0x557cdd265e50_0 .net "h_1_out", 0 0, L_0x557cddcf82c0;  1 drivers
S_0x557cdd2d5ad0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2e1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf82c0 .functor XOR 1, L_0x557cddcf8730, L_0x557cddcf87d0, C4<0>, C4<0>;
L_0x557cddcf8330 .functor AND 1, L_0x557cddcf8730, L_0x557cddcf87d0, C4<1>, C4<1>;
v0x557cdd26d770_0 .net "S", 0 0, L_0x557cddcf82c0;  alias, 1 drivers
v0x557cdd26d3c0_0 .net "a", 0 0, L_0x557cddcf8730;  alias, 1 drivers
v0x557cdd26d480_0 .net "b", 0 0, L_0x557cddcf87d0;  alias, 1 drivers
v0x557cdd26c840_0 .net "cout", 0 0, L_0x557cddcf8330;  alias, 1 drivers
S_0x557cdd2c9820 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2e1fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf83a0 .functor XOR 1, L_0x557cddcf82c0, L_0x557cddcf77c0, C4<0>, C4<0>;
L_0x557cddcf8600 .functor AND 1, L_0x557cddcf82c0, L_0x557cddcf77c0, C4<1>, C4<1>;
v0x557cdd26bf60_0 .net "S", 0 0, L_0x557cddcf83a0;  alias, 1 drivers
v0x557cdd26c020_0 .net "a", 0 0, L_0x557cddcf82c0;  alias, 1 drivers
v0x557cdd274250_0 .net "b", 0 0, L_0x557cddcf77c0;  alias, 1 drivers
v0x557cdd2738d0_0 .net "cout", 0 0, L_0x557cddcf8600;  alias, 1 drivers
S_0x557cdd1d4e00 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd2ee2f0;
 .timescale 0 0;
P_0x557cdd391e10 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd1c8560 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1d4e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf7ec0 .functor OR 1, L_0x557cddcf7ba0, L_0x557cddcf7e00, C4<0>, C4<0>;
v0x557cdd25dc40_0 .net "S", 0 0, L_0x557cddcf7c60;  1 drivers
v0x557cdd25dd00_0 .net "a", 0 0, L_0x557cddcf7f30;  1 drivers
v0x557cdd25d2c0_0 .net "b", 0 0, L_0x557cddcf8060;  1 drivers
v0x557cdd25ce20_0 .net "c_1", 0 0, L_0x557cddcf7ba0;  1 drivers
v0x557cdd260570_0 .net "c_2", 0 0, L_0x557cddcf7e00;  1 drivers
v0x557cdd25fbf0_0 .net "cin", 0 0, L_0x557cddcf8190;  1 drivers
v0x557cdd25b550_0 .net "cout", 0 0, L_0x557cddcf7ec0;  1 drivers
v0x557cdd25b5f0_0 .net "h_1_out", 0 0, L_0x557cddcf7a90;  1 drivers
S_0x557cdd1c1000 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1c8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf7a90 .functor XOR 1, L_0x557cddcf7f30, L_0x557cddcf8060, C4<0>, C4<0>;
L_0x557cddcf7ba0 .functor AND 1, L_0x557cddcf7f30, L_0x557cddcf8060, C4<1>, C4<1>;
v0x557cdd265230_0 .net "S", 0 0, L_0x557cddcf7a90;  alias, 1 drivers
v0x557cdd2652f0_0 .net "a", 0 0, L_0x557cddcf7f30;  alias, 1 drivers
v0x557cdd2648b0_0 .net "b", 0 0, L_0x557cddcf8060;  alias, 1 drivers
v0x557cdd267b60_0 .net "cout", 0 0, L_0x557cddcf7ba0;  alias, 1 drivers
S_0x557cdd1b9940 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1c8560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf7c60 .functor XOR 1, L_0x557cddcf7a90, L_0x557cddcf8190, C4<0>, C4<0>;
L_0x557cddcf7e00 .functor AND 1, L_0x557cddcf7a90, L_0x557cddcf8190, C4<1>, C4<1>;
v0x557cdd2671e0_0 .net "S", 0 0, L_0x557cddcf7c60;  alias, 1 drivers
v0x557cdd267280_0 .net "a", 0 0, L_0x557cddcf7a90;  alias, 1 drivers
v0x557cdd25eb70_0 .net "b", 0 0, L_0x557cddcf8190;  alias, 1 drivers
v0x557cdd25e7c0_0 .net "cout", 0 0, L_0x557cddcf7e00;  alias, 1 drivers
S_0x557cdd1b23e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd27b280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd40d080 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd241430_0 .net "S", 1 0, L_0x557cddcfa220;  alias, 1 drivers
v0x557cdd2414f0_0 .net "a", 1 0, L_0x557cddcf8ff0;  alias, 1 drivers
v0x557cdd240850_0 .net "b", 1 0, L_0x557cddcf9140;  alias, 1 drivers
v0x557cdd2404a0_0 .net "carin", 1 0, L_0x557cddcfa2c0;  1 drivers
v0x557cdd23f920_0 .net "cin", 0 0, L_0x557cddcfa4a0;  1 drivers
v0x557cdd23f040_0 .net "cout", 0 0, L_0x557cddcfa360;  alias, 1 drivers
L_0x557cddcf9720 .part L_0x557cddcf8ff0, 1, 1;
L_0x557cddcf9850 .part L_0x557cddcf9140, 1, 1;
L_0x557cddcf9980 .part L_0x557cddcfa2c0, 0, 1;
L_0x557cddcf9ea0 .part L_0x557cddcf8ff0, 0, 1;
L_0x557cddcfa060 .part L_0x557cddcf9140, 0, 1;
L_0x557cddcfa220 .concat8 [ 1 1 0 0], L_0x557cddcf9b90, L_0x557cddcf9450;
L_0x557cddcfa2c0 .concat8 [ 1 1 0 0], L_0x557cddcf9e30, L_0x557cddcf96b0;
L_0x557cddcfa360 .part L_0x557cddcfa2c0, 1, 1;
S_0x557cdd18b5e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd1b23e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf9e30 .functor OR 1, L_0x557cddcf9b20, L_0x557cddcf9ce0, C4<0>, C4<0>;
v0x557cdd24ef00_0 .net "S", 0 0, L_0x557cddcf9b90;  1 drivers
v0x557cdd24e580_0 .net "a", 0 0, L_0x557cddcf9ea0;  1 drivers
v0x557cdd24e0e0_0 .net "b", 0 0, L_0x557cddcfa060;  1 drivers
v0x557cdd251830_0 .net "c_1", 0 0, L_0x557cddcf9b20;  1 drivers
v0x557cdd250eb0_0 .net "c_2", 0 0, L_0x557cddcf9ce0;  1 drivers
v0x557cdd250f50_0 .net "cin", 0 0, L_0x557cddcfa4a0;  alias, 1 drivers
v0x557cdd2492b0_0 .net "cout", 0 0, L_0x557cddcf9e30;  1 drivers
v0x557cdd249350_0 .net "h_1_out", 0 0, L_0x557cddcf9ab0;  1 drivers
S_0x557cdd17ed40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd18b5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf9ab0 .functor XOR 1, L_0x557cddcf9ea0, L_0x557cddcfa060, C4<0>, C4<0>;
L_0x557cddcf9b20 .functor AND 1, L_0x557cddcf9ea0, L_0x557cddcfa060, C4<1>, C4<1>;
v0x557cdd256610_0 .net "S", 0 0, L_0x557cddcf9ab0;  alias, 1 drivers
v0x557cdd255c90_0 .net "a", 0 0, L_0x557cddcf9ea0;  alias, 1 drivers
v0x557cdd255d50_0 .net "b", 0 0, L_0x557cddcfa060;  alias, 1 drivers
v0x557cdd258f40_0 .net "cout", 0 0, L_0x557cddcf9b20;  alias, 1 drivers
S_0x557cdd1777e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd18b5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf9b90 .functor XOR 1, L_0x557cddcf9ab0, L_0x557cddcfa4a0, C4<0>, C4<0>;
L_0x557cddcf9ce0 .functor AND 1, L_0x557cddcf9ab0, L_0x557cddcfa4a0, C4<1>, C4<1>;
v0x557cdd2585c0_0 .net "S", 0 0, L_0x557cddcf9b90;  alias, 1 drivers
v0x557cdd258680_0 .net "a", 0 0, L_0x557cddcf9ab0;  alias, 1 drivers
v0x557cdd24fe30_0 .net "b", 0 0, L_0x557cddcfa4a0;  alias, 1 drivers
v0x557cdd24fa80_0 .net "cout", 0 0, L_0x557cddcf9ce0;  alias, 1 drivers
S_0x557cdd170120 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd1b23e0;
 .timescale 0 0;
P_0x557cdd344870 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd168bc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd170120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcf96b0 .functor OR 1, L_0x557cddcf9390, L_0x557cddcf95f0, C4<0>, C4<0>;
v0x557cdd244ac0_0 .net "S", 0 0, L_0x557cddcf9450;  1 drivers
v0x557cdd244b80_0 .net "a", 0 0, L_0x557cddcf9720;  1 drivers
v0x557cdd244140_0 .net "b", 0 0, L_0x557cddcf9850;  1 drivers
v0x557cdd243ca0_0 .net "c_1", 0 0, L_0x557cddcf9390;  1 drivers
v0x557cdd243150_0 .net "c_2", 0 0, L_0x557cddcf95f0;  1 drivers
v0x557cdd242250_0 .net "cin", 0 0, L_0x557cddcf9980;  1 drivers
v0x557cdd2418d0_0 .net "cout", 0 0, L_0x557cddcf96b0;  1 drivers
v0x557cdd241970_0 .net "h_1_out", 0 0, L_0x557cddcf9280;  1 drivers
S_0x557cdd15e6c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd168bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf9280 .functor XOR 1, L_0x557cddcf9720, L_0x557cddcf9850, C4<0>, C4<0>;
L_0x557cddcf9390 .functor AND 1, L_0x557cddcf9720, L_0x557cddcf9850, C4<1>, C4<1>;
v0x557cdd21fa00_0 .net "S", 0 0, L_0x557cddcf9280;  alias, 1 drivers
v0x557cdd21fac0_0 .net "a", 0 0, L_0x557cddcf9720;  alias, 1 drivers
v0x557cdd21f640_0 .net "b", 0 0, L_0x557cddcf9850;  alias, 1 drivers
v0x557cdd21f200_0 .net "cout", 0 0, L_0x557cddcf9390;  alias, 1 drivers
S_0x557cdd151e20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd168bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcf9450 .functor XOR 1, L_0x557cddcf9280, L_0x557cddcf9980, C4<0>, C4<0>;
L_0x557cddcf95f0 .functor AND 1, L_0x557cddcf9280, L_0x557cddcf9980, C4<1>, C4<1>;
v0x557cdd248ff0_0 .net "S", 0 0, L_0x557cddcf9450;  alias, 1 drivers
v0x557cdd249090_0 .net "a", 0 0, L_0x557cddcf9280;  alias, 1 drivers
v0x557cdd2489d0_0 .net "b", 0 0, L_0x557cddcf9980;  alias, 1 drivers
v0x557cdd2459c0_0 .net "cout", 0 0, L_0x557cddcf95f0;  alias, 1 drivers
S_0x557cdd14a8c0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd2b21e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd238fa0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd303150_0 .net "S", 3 0, L_0x557cddcfcc90;  alias, 1 drivers
v0x557cdd302cb0_0 .net "a", 3 0, L_0x557cddcfa900;  alias, 1 drivers
v0x557cdd302d70_0 .net "b", 3 0, L_0x557cddcface0;  alias, 1 drivers
v0x557cdd291fe0_0 .net "carin", 3 0, L_0x557cddcfce30;  1 drivers
L_0x7f5061441968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd2920a0_0 .net "cin", 0 0, L_0x7f5061441968;  1 drivers
v0x557cdd2917b0_0 .net "cout", 0 0, L_0x557cddcfcf60;  alias, 1 drivers
L_0x557cddcfb310 .part L_0x557cddcfa900, 1, 1;
L_0x557cddcfb440 .part L_0x557cddcface0, 1, 1;
L_0x557cddcfb570 .part L_0x557cddcfce30, 0, 1;
L_0x557cddcfba50 .part L_0x557cddcfa900, 2, 1;
L_0x557cddcfbc10 .part L_0x557cddcface0, 2, 1;
L_0x557cddcfbdd0 .part L_0x557cddcfce30, 1, 1;
L_0x557cddcfc260 .part L_0x557cddcfa900, 3, 1;
L_0x557cddcfc390 .part L_0x557cddcface0, 3, 1;
L_0x557cddcfc510 .part L_0x557cddcfce30, 2, 1;
L_0x557cddcfca30 .part L_0x557cddcfa900, 0, 1;
L_0x557cddcfcb60 .part L_0x557cddcface0, 0, 1;
L_0x557cddcfcc90 .concat8 [ 1 1 1 1], L_0x557cddcfc720, L_0x557cddcfb040, L_0x557cddcfb780, L_0x557cddcfbfe0;
L_0x557cddcfce30 .concat8 [ 1 1 1 1], L_0x557cddcfc9c0, L_0x557cddcfb2a0, L_0x557cddcfb9e0, L_0x557cddcfc1f0;
L_0x557cddcfcf60 .part L_0x557cddcfce30, 3, 1;
S_0x557cdd143200 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd14a8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfc9c0 .functor OR 1, L_0x557cddcfc6b0, L_0x557cddcfc870, C4<0>, C4<0>;
v0x557cdd2296f0_0 .net "S", 0 0, L_0x557cddcfc720;  1 drivers
v0x557cdd2297b0_0 .net "a", 0 0, L_0x557cddcfca30;  1 drivers
v0x557cdd228d70_0 .net "b", 0 0, L_0x557cddcfcb60;  1 drivers
v0x557cdd22c020_0 .net "c_1", 0 0, L_0x557cddcfc6b0;  1 drivers
v0x557cdd22b6a0_0 .net "c_2", 0 0, L_0x557cddcfc870;  1 drivers
v0x557cdd222f10_0 .net "cin", 0 0, L_0x7f5061441968;  alias, 1 drivers
v0x557cdd222b60_0 .net "cout", 0 0, L_0x557cddcfc9c0;  1 drivers
v0x557cdd222c00_0 .net "h_1_out", 0 0, L_0x557cddcfc640;  1 drivers
S_0x557cdd13bca0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd143200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfc640 .functor XOR 1, L_0x557cddcfca30, L_0x557cddcfcb60, C4<0>, C4<0>;
L_0x557cddcfc6b0 .functor AND 1, L_0x557cddcfca30, L_0x557cddcfcb60, C4<1>, C4<1>;
v0x557cdd233650_0 .net "S", 0 0, L_0x557cddcfc640;  alias, 1 drivers
v0x557cdd232cd0_0 .net "a", 0 0, L_0x557cddcfca30;  alias, 1 drivers
v0x557cdd232d90_0 .net "b", 0 0, L_0x557cddcfcb60;  alias, 1 drivers
v0x557cdd22e630_0 .net "cout", 0 0, L_0x557cddcfc6b0;  alias, 1 drivers
S_0x557cdd21add0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd143200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfc720 .functor XOR 1, L_0x557cddcfc640, L_0x7f5061441968, C4<0>, C4<0>;
L_0x557cddcfc870 .functor AND 1, L_0x557cddcfc640, L_0x7f5061441968, C4<1>, C4<1>;
v0x557cdd22de00_0 .net "S", 0 0, L_0x557cddcfc720;  alias, 1 drivers
v0x557cdd227990_0 .net "a", 0 0, L_0x557cddcfc640;  alias, 1 drivers
v0x557cdd22a620_0 .net "b", 0 0, L_0x7f5061441968;  alias, 1 drivers
v0x557cdd22a270_0 .net "cout", 0 0, L_0x557cddcfc870;  alias, 1 drivers
S_0x557cdd1a6bb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd14a8c0;
 .timescale 0 0;
P_0x557cdd372940 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd19f650 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1a6bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfb2a0 .functor OR 1, L_0x557cddcfaf80, L_0x557cddcfb1e0, C4<0>, C4<0>;
v0x557cdd2fb070_0 .net "S", 0 0, L_0x557cddcfb040;  1 drivers
v0x557cdd302160_0 .net "a", 0 0, L_0x557cddcfb310;  1 drivers
v0x557cdd301260_0 .net "b", 0 0, L_0x557cddcfb440;  1 drivers
v0x557cdd3008e0_0 .net "c_1", 0 0, L_0x557cddcfaf80;  1 drivers
v0x557cdd300440_0 .net "c_2", 0 0, L_0x557cddcfb1e0;  1 drivers
v0x557cdd3004e0_0 .net "cin", 0 0, L_0x557cddcfb570;  1 drivers
v0x557cdd2ff8f0_0 .net "cout", 0 0, L_0x557cddcfb2a0;  1 drivers
v0x557cdd2ff990_0 .net "h_1_out", 0 0, L_0x557cddcfae70;  1 drivers
S_0x557cdd198ad0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd19f650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfae70 .functor XOR 1, L_0x557cddcfb310, L_0x557cddcfb440, C4<0>, C4<0>;
L_0x557cddcfaf80 .functor AND 1, L_0x557cddcfb310, L_0x557cddcfb440, C4<1>, C4<1>;
v0x557cdd221fe0_0 .net "S", 0 0, L_0x557cddcfae70;  alias, 1 drivers
v0x557cdd221660_0 .net "a", 0 0, L_0x557cddcfb310;  alias, 1 drivers
v0x557cdd221720_0 .net "b", 0 0, L_0x557cddcfb440;  alias, 1 drivers
v0x557cdd2211c0_0 .net "cout", 0 0, L_0x557cddcfaf80;  alias, 1 drivers
S_0x557cdd191600 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd19f650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfb040 .functor XOR 1, L_0x557cddcfae70, L_0x557cddcfb570, C4<0>, C4<0>;
L_0x557cddcfb1e0 .functor AND 1, L_0x557cddcfae70, L_0x557cddcfb570, C4<1>, C4<1>;
v0x557cdd224910_0 .net "S", 0 0, L_0x557cddcfb040;  alias, 1 drivers
v0x557cdd2249d0_0 .net "a", 0 0, L_0x557cddcfae70;  alias, 1 drivers
v0x557cdd223f90_0 .net "b", 0 0, L_0x557cddcfb570;  alias, 1 drivers
v0x557cdd3050f0_0 .net "cout", 0 0, L_0x557cddcfb1e0;  alias, 1 drivers
S_0x557cdd204670 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd14a8c0;
 .timescale 0 0;
P_0x557cdd3805a0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd1f8330 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd204670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfb9e0 .functor OR 1, L_0x557cddcfb710, L_0x557cddcfb920, C4<0>, C4<0>;
v0x557cdd2fb360_0 .net "S", 0 0, L_0x557cddcfb780;  1 drivers
v0x557cdd2fa810_0 .net "a", 0 0, L_0x557cddcfba50;  1 drivers
v0x557cdd2f9910_0 .net "b", 0 0, L_0x557cddcfbc10;  1 drivers
v0x557cdd2f8f90_0 .net "c_1", 0 0, L_0x557cddcfb710;  1 drivers
v0x557cdd2f8af0_0 .net "c_2", 0 0, L_0x557cddcfb920;  1 drivers
v0x557cdd2f8b90_0 .net "cin", 0 0, L_0x557cddcfbdd0;  1 drivers
v0x557cdd2f7fa0_0 .net "cout", 0 0, L_0x557cddcfb9e0;  1 drivers
v0x557cdd2f8040_0 .net "h_1_out", 0 0, L_0x557cddcfb6a0;  1 drivers
S_0x557cdd1ebe50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1f8330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfb6a0 .functor XOR 1, L_0x557cddcfba50, L_0x557cddcfbc10, C4<0>, C4<0>;
L_0x557cddcfb710 .functor AND 1, L_0x557cddcfba50, L_0x557cddcfbc10, C4<1>, C4<1>;
v0x557cdd2fe9f0_0 .net "S", 0 0, L_0x557cddcfb6a0;  alias, 1 drivers
v0x557cdd2fe070_0 .net "a", 0 0, L_0x557cddcfba50;  alias, 1 drivers
v0x557cdd2fe130_0 .net "b", 0 0, L_0x557cddcfbc10;  alias, 1 drivers
v0x557cdd2fdbd0_0 .net "cout", 0 0, L_0x557cddcfb710;  alias, 1 drivers
S_0x557cdd1dfba0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1f8330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfb780 .functor XOR 1, L_0x557cddcfb6a0, L_0x557cddcfbdd0, C4<0>, C4<0>;
L_0x557cddcfb920 .functor AND 1, L_0x557cddcfb6a0, L_0x557cddcfbdd0, C4<1>, C4<1>;
v0x557cdd2fd080_0 .net "S", 0 0, L_0x557cddcfb780;  alias, 1 drivers
v0x557cdd2fd140_0 .net "a", 0 0, L_0x557cddcfb6a0;  alias, 1 drivers
v0x557cdd2fc180_0 .net "b", 0 0, L_0x557cddcfbdd0;  alias, 1 drivers
v0x557cdd2fb800_0 .net "cout", 0 0, L_0x557cddcfb920;  alias, 1 drivers
S_0x557cdd49f530 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd14a8c0;
 .timescale 0 0;
P_0x557cdd3ba150 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd3334b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd49f530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddcfc1f0 .functor OR 1, L_0x557cddcfbf70, L_0x557cddcfc130, C4<0>, C4<0>;
v0x557cdd2f3a10_0 .net "S", 0 0, L_0x557cddcfbfe0;  1 drivers
v0x557cdd2f3ad0_0 .net "a", 0 0, L_0x557cddcfc260;  1 drivers
v0x557cdd2f2e30_0 .net "b", 0 0, L_0x557cddcfc390;  1 drivers
v0x557cdd2f2a80_0 .net "c_1", 0 0, L_0x557cddcfbf70;  1 drivers
v0x557cdd2f1f00_0 .net "c_2", 0 0, L_0x557cddcfc130;  1 drivers
v0x557cdd2f1620_0 .net "cin", 0 0, L_0x557cddcfc510;  1 drivers
v0x557cdd303ad0_0 .net "cout", 0 0, L_0x557cddcfc1f0;  1 drivers
v0x557cdd303b70_0 .net "h_1_out", 0 0, L_0x557cddcfbf00;  1 drivers
S_0x557cdd327170 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3334b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfbf00 .functor XOR 1, L_0x557cddcfc260, L_0x557cddcfc390, C4<0>, C4<0>;
L_0x557cddcfbf70 .functor AND 1, L_0x557cddcfc260, L_0x557cddcfc390, C4<1>, C4<1>;
v0x557cdd2f70a0_0 .net "S", 0 0, L_0x557cddcfbf00;  alias, 1 drivers
v0x557cdd2f7160_0 .net "a", 0 0, L_0x557cddcfc260;  alias, 1 drivers
v0x557cdd2f6720_0 .net "b", 0 0, L_0x557cddcfc390;  alias, 1 drivers
v0x557cdd2f6280_0 .net "cout", 0 0, L_0x557cddcfbf70;  alias, 1 drivers
S_0x557cdd31b7d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3334b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddcfbfe0 .functor XOR 1, L_0x557cddcfbf00, L_0x557cddcfc510, C4<0>, C4<0>;
L_0x557cddcfc130 .functor AND 1, L_0x557cddcfbf00, L_0x557cddcfc510, C4<1>, C4<1>;
v0x557cdd2f5730_0 .net "S", 0 0, L_0x557cddcfbfe0;  alias, 1 drivers
v0x557cdd2f57d0_0 .net "a", 0 0, L_0x557cddcfbf00;  alias, 1 drivers
v0x557cdd2f4830_0 .net "b", 0 0, L_0x557cddcfc510;  alias, 1 drivers
v0x557cdd2f3eb0_0 .net "cout", 0 0, L_0x557cddcfc130;  alias, 1 drivers
S_0x557cdd30f490 .scope module, "dut3" "karatsuba_4" 3 198, 3 132 0, S_0x557cdd28af10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cddd15d20 .functor BUFZ 4, L_0x557cddd11a80, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd15ff0 .functor BUFZ 4, L_0x557cddd15b70, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd3b850 .functor NOT 1, L_0x557cddd29f10, C4<0>, C4<0>, C4<0>;
L_0x557cddd3b8c0 .functor NOT 1, L_0x557cddd2c3a0, C4<0>, C4<0>, C4<0>;
L_0x557cddd3b930 .functor XOR 1, L_0x557cddd3b850, L_0x557cddd3b8c0, C4<0>, C4<0>;
L_0x557cddd40aa0 .functor BUFZ 4, L_0x557cddd1ee80, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd40c50 .functor BUFZ 4, L_0x557cddd286c0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd40d10 .functor BUFZ 4, L_0x557cddd408f0, C4<0000>, C4<0000>, C4<0000>;
v0x557cdcf6a960_0 .net "X", 3 0, L_0x557cddd11a80;  alias, 1 drivers
v0x557cdcf6a4c0_0 .net "Xe", 1 0, L_0x557cddd15c80;  1 drivers
v0x557cdcf72cf0_0 .net "Xn", 1 0, L_0x557cddd15be0;  1 drivers
v0x557cdcf72d90_0 .net "Y", 3 0, L_0x557cddd15b70;  alias, 1 drivers
v0x557cdcf72370_0 .net "Ye", 1 0, L_0x557cddd15f50;  1 drivers
v0x557cdcf71ed0_0 .net "Yn", 1 0, L_0x557cddd15e20;  1 drivers
v0x557cdcf71f90_0 .net "Z", 7 0, L_0x557cddd44cc0;  alias, 1 drivers
v0x557cdcf68e30_0 .net *"_s14", 0 0, L_0x557cddd3b850;  1 drivers
v0x557cdcf68ef0_0 .net *"_s16", 0 0, L_0x557cddd3b8c0;  1 drivers
v0x557cdcf68610_0 .net *"_s23", 3 0, L_0x557cddd40aa0;  1 drivers
v0x557cdcf5d270_0 .net *"_s28", 3 0, L_0x557cddd40c50;  1 drivers
L_0x7f5061442a48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdcf68200_0 .net/2s *"_s31", 1 0, L_0x7f5061442a48;  1 drivers
v0x557cdcf67c70_0 .net *"_s36", 3 0, L_0x557cddd40d10;  1 drivers
v0x557cdcf64f30_0 .net *"_s4", 3 0, L_0x557cddd15d20;  1 drivers
L_0x7f5061442a90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdcf64030_0 .net/2s *"_s40", 1 0, L_0x7f5061442a90;  1 drivers
v0x557cdcf636b0_0 .net *"_s9", 3 0, L_0x557cddd15ff0;  1 drivers
L_0x7f5061442580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf63210_0 .net "add", 0 0, L_0x7f5061442580;  1 drivers
v0x557cdcf632b0_0 .net "big_z0_z2", 7 0, L_0x557cddd40b10;  1 drivers
v0x557cdcf626c0_0 .net "big_z1", 7 0, L_0x557cddd40dd0;  1 drivers
v0x557cdcf62760_0 .net "cout_z1", 0 0, L_0x557cddd3dcd0;  1 drivers
v0x557cdcf617c0_0 .net "cout_z1_1", 0 0, L_0x557cddd38aa0;  1 drivers
v0x557cdcf60e40_0 .net "dummy_cout", 0 0, L_0x557cddd452f0;  1 drivers
v0x557cdcf60ee0_0 .net "signX", 0 0, L_0x557cddd29f10;  1 drivers
v0x557cdcf609a0_0 .net "signY", 0 0, L_0x557cddd2c3a0;  1 drivers
v0x557cdcf5fdc0_0 .net "sign_z3", 0 0, L_0x557cddd3b930;  1 drivers
L_0x7f5061442418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcf5fe60_0 .net "sub", 0 0, L_0x7f5061442418;  1 drivers
v0x557cdcf5ee90_0 .net "z0", 3 0, L_0x557cddd1ee80;  1 drivers
v0x557cdcf5ef30_0 .net "z1", 3 0, L_0x557cddd408f0;  1 drivers
v0x557cdcf5e510_0 .net "z1_1", 3 0, L_0x557cddd3b740;  1 drivers
v0x557cdcf5e5b0_0 .net "z2", 3 0, L_0x557cddd286c0;  1 drivers
v0x557cdcf668a0_0 .net "z3", 3 0, L_0x557cddd36680;  1 drivers
v0x557cdcf66940_0 .net "z3_1", 1 0, L_0x557cddd2b580;  1 drivers
v0x557cdcf65f20_0 .net "z3_2", 1 0, L_0x557cddd2db00;  1 drivers
L_0x557cddd15be0 .part L_0x557cddd15d20, 2, 2;
L_0x557cddd15c80 .part L_0x557cddd15d20, 0, 2;
L_0x557cddd15e20 .part L_0x557cddd15ff0, 2, 2;
L_0x557cddd15f50 .part L_0x557cddd15ff0, 0, 2;
L_0x557cddd40b10 .concat8 [ 4 4 0 0], L_0x557cddd40aa0, L_0x557cddd40c50;
L_0x557cddd40dd0 .concat8 [ 2 4 2 0], L_0x7f5061442a48, L_0x557cddd40d10, L_0x7f5061442a90;
S_0x557cdd475040 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7eb170 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cddd367b0 .functor XOR 4, L_0x7f5061449018, L_0x557cddd286c0, C4<0000>, C4<0000>;
L_0x557cddd388b0 .functor NOT 1, L_0x557cddd38aa0, C4<0>, C4<0>, C4<0>;
L_0x557cddd38c50 .functor AND 1, L_0x7f5061442580, L_0x557cddd388b0, C4<1>, C4<1>;
L_0x557cddd38ec0 .functor NOT 4, L_0x557cddd38dd0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd38f30 .functor AND 4, L_0x557cddd38810, L_0x557cddd38ec0, C4<1111>, C4<1111>;
L_0x557cddd38ff0 .functor NOT 4, L_0x557cddd38810, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd3b140 .functor AND 4, L_0x557cddd3b0a0, L_0x557cddd3b540, C4<1111>, C4<1111>;
L_0x557cddd3b740 .functor OR 4, L_0x557cddd38f30, L_0x557cddd3b140, C4<0000>, C4<0000>;
v0x557cdd1b13d0_0 .net *"_s0", 3 0, L_0x7f5061449018;  1 drivers
v0x557cdd1b0a50_0 .net *"_s10", 3 0, L_0x557cddd38ec0;  1 drivers
L_0x7f5061442928 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd18c550_0 .net/2s *"_s18", 2 0, L_0x7f5061442928;  1 drivers
L_0x7f5061442970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd162d30_0 .net/2s *"_s23", 0 0, L_0x7f5061442970;  1 drivers
v0x557cdd162970_0 .net *"_s27", 3 0, L_0x557cddd3b540;  1 drivers
v0x557cdd162530_0 .net *"_s4", 0 0, L_0x557cddd388b0;  1 drivers
v0x557cdd18c290_0 .net *"_s8", 3 0, L_0x557cddd38dd0;  1 drivers
v0x557cdd18bc70_0 .net "a", 3 0, L_0x557cddd1ee80;  alias, 1 drivers
v0x557cdd18bd30_0 .net "a_or_s", 0 0, L_0x7f5061442580;  alias, 1 drivers
v0x557cdd188c60_0 .net "add_1", 3 0, L_0x557cddd39140;  1 drivers
v0x557cdd188d00_0 .net "b", 3 0, L_0x557cddd286c0;  alias, 1 drivers
v0x557cdd187d60_0 .net "cout", 0 0, L_0x557cddd38aa0;  alias, 1 drivers
v0x557cdd1873e0_0 .net "diff_is_negative", 0 0, L_0x557cddd38c50;  1 drivers
v0x557cdd187480_0 .net "dummy_cout", 0 0, L_0x557cddd3b330;  1 drivers
v0x557cdd186f40_0 .net "input_b", 3 0, L_0x557cddd367b0;  1 drivers
v0x557cdd1863f0_0 .net "inverted_out", 3 0, L_0x557cddd38ff0;  1 drivers
v0x557cdd1854f0_0 .net "n_out", 3 0, L_0x557cddd3b140;  1 drivers
v0x557cdd185590_0 .net "negated_out", 3 0, L_0x557cddd3b0a0;  1 drivers
v0x557cdd184b70_0 .net "out", 3 0, L_0x557cddd3b740;  alias, 1 drivers
v0x557cdd184c30_0 .net "p_out", 3 0, L_0x557cddd38f30;  1 drivers
v0x557cdd1846d0_0 .net "t_out", 3 0, L_0x557cddd38810;  1 drivers
L_0x557cddd38dd0 .concat [ 1 1 1 1], L_0x557cddd38c50, L_0x557cddd38c50, L_0x557cddd38c50, L_0x557cddd38c50;
L_0x557cddd39140 .concat8 [ 1 3 0 0], L_0x7f5061442970, L_0x7f5061442928;
L_0x557cddd3b4a0 .part L_0x557cddd39140, 3, 1;
L_0x557cddd3b540 .concat [ 1 1 1 1], L_0x557cddd38c50, L_0x557cddd38c50, L_0x557cddd38c50, L_0x557cddd38c50;
S_0x557cdd45f110 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd475040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd80dc80 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd2c1b30_0 .net "S", 3 0, L_0x557cddd38810;  alias, 1 drivers
v0x557cdd2c1bd0_0 .net "a", 3 0, L_0x557cddd1ee80;  alias, 1 drivers
v0x557cdd2c1050_0 .net "b", 3 0, L_0x557cddd367b0;  alias, 1 drivers
v0x557cdd2c0810_0 .net "carin", 3 0, L_0x557cddd38920;  1 drivers
v0x557cdd2c0410_0 .net "cin", 0 0, L_0x7f5061442580;  alias, 1 drivers
v0x557cdd2c89c0_0 .net "cout", 0 0, L_0x557cddd38aa0;  alias, 1 drivers
L_0x557cddd36ee0 .part L_0x557cddd1ee80, 1, 1;
L_0x557cddd37010 .part L_0x557cddd367b0, 1, 1;
L_0x557cddd37140 .part L_0x557cddd38920, 0, 1;
L_0x557cddd37620 .part L_0x557cddd1ee80, 2, 1;
L_0x557cddd37750 .part L_0x557cddd367b0, 2, 1;
L_0x557cddd37910 .part L_0x557cddd38920, 1, 1;
L_0x557cddd37df0 .part L_0x557cddd1ee80, 3, 1;
L_0x557cddd38030 .part L_0x557cddd367b0, 3, 1;
L_0x557cddd38120 .part L_0x557cddd38920, 2, 1;
L_0x557cddd385b0 .part L_0x557cddd1ee80, 0, 1;
L_0x557cddd386e0 .part L_0x557cddd367b0, 0, 1;
L_0x557cddd38810 .concat8 [ 1 1 1 1], L_0x557cddd38330, L_0x557cddd36c10, L_0x557cddd37350, L_0x557cddd37b20;
L_0x557cddd38920 .concat8 [ 1 1 1 1], L_0x557cddd38540, L_0x557cddd36e70, L_0x557cddd375b0, L_0x557cddd37d80;
L_0x557cddd38aa0 .part L_0x557cddd38920, 3, 1;
S_0x557cdd448fe0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd45f110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd38540 .functor OR 1, L_0x557cddd382c0, L_0x557cddd38480, C4<0>, C4<0>;
v0x557cdd2db660_0 .net "S", 0 0, L_0x557cddd38330;  1 drivers
v0x557cdd2db720_0 .net "a", 0 0, L_0x557cddd385b0;  1 drivers
v0x557cdd2db1c0_0 .net "b", 0 0, L_0x557cddd386e0;  1 drivers
v0x557cdd2da5e0_0 .net "c_1", 0 0, L_0x557cddd382c0;  1 drivers
v0x557cdd2da230_0 .net "c_2", 0 0, L_0x557cddd38480;  1 drivers
v0x557cdd2da2d0_0 .net "cin", 0 0, L_0x7f5061442580;  alias, 1 drivers
v0x557cdd2d96b0_0 .net "cout", 0 0, L_0x557cddd38540;  1 drivers
v0x557cdd2d9750_0 .net "h_1_out", 0 0, L_0x557cddd38250;  1 drivers
S_0x557cdd4330b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd448fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd38250 .functor XOR 1, L_0x557cddd385b0, L_0x557cddd386e0, C4<0>, C4<0>;
L_0x557cddd382c0 .functor AND 1, L_0x557cddd385b0, L_0x557cddd386e0, C4<1>, C4<1>;
v0x557cdd2df750_0 .net "S", 0 0, L_0x557cddd38250;  alias, 1 drivers
v0x557cdd2de850_0 .net "a", 0 0, L_0x557cddd385b0;  alias, 1 drivers
v0x557cdd2de910_0 .net "b", 0 0, L_0x557cddd386e0;  alias, 1 drivers
v0x557cdd2dded0_0 .net "cout", 0 0, L_0x557cddd382c0;  alias, 1 drivers
S_0x557cdd06a430 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd448fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd38330 .functor XOR 1, L_0x557cddd38250, L_0x7f5061442580, C4<0>, C4<0>;
L_0x557cddd38480 .functor AND 1, L_0x557cddd38250, L_0x7f5061442580, C4<1>, C4<1>;
v0x557cdd2dda30_0 .net "S", 0 0, L_0x557cddd38330;  alias, 1 drivers
v0x557cdd2ddaf0_0 .net "a", 0 0, L_0x557cddd38250;  alias, 1 drivers
v0x557cdd2dcee0_0 .net "b", 0 0, L_0x7f5061442580;  alias, 1 drivers
v0x557cdd2dbfe0_0 .net "cout", 0 0, L_0x557cddd38480;  alias, 1 drivers
S_0x557cdd05db90 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd45f110;
 .timescale 0 0;
P_0x557cdd7f9240 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd056630 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd05db90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd36e70 .functor OR 1, L_0x557cddd36b50, L_0x557cddd36db0, C4<0>, C4<0>;
v0x557cdd2d69e0_0 .net "S", 0 0, L_0x557cddd36c10;  1 drivers
v0x557cdd2d6aa0_0 .net "a", 0 0, L_0x557cddd36ee0;  1 drivers
v0x557cdd2cb640_0 .net "b", 0 0, L_0x557cddd37010;  1 drivers
v0x557cdd2d65d0_0 .net "c_1", 0 0, L_0x557cddd36b50;  1 drivers
v0x557cdd2d6040_0 .net "c_2", 0 0, L_0x557cddd36db0;  1 drivers
v0x557cdd2d3300_0 .net "cin", 0 0, L_0x557cddd37140;  1 drivers
v0x557cdd2d2400_0 .net "cout", 0 0, L_0x557cddd36e70;  1 drivers
v0x557cdd2d24a0_0 .net "h_1_out", 0 0, L_0x557cddd36a40;  1 drivers
S_0x557cdd04ef70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd056630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd36a40 .functor XOR 1, L_0x557cddd36ee0, L_0x557cddd37010, C4<0>, C4<0>;
L_0x557cddd36b50 .functor AND 1, L_0x557cddd36ee0, L_0x557cddd37010, C4<1>, C4<1>;
v0x557cdd2d8d30_0 .net "S", 0 0, L_0x557cddd36a40;  alias, 1 drivers
v0x557cdd2d8df0_0 .net "a", 0 0, L_0x557cddd36ee0;  alias, 1 drivers
v0x557cdd2d8890_0 .net "b", 0 0, L_0x557cddd37010;  alias, 1 drivers
v0x557cdd2e10c0_0 .net "cout", 0 0, L_0x557cddd36b50;  alias, 1 drivers
S_0x557cdd047a10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd056630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd36c10 .functor XOR 1, L_0x557cddd36a40, L_0x557cddd37140, C4<0>, C4<0>;
L_0x557cddd36db0 .functor AND 1, L_0x557cddd36a40, L_0x557cddd37140, C4<1>, C4<1>;
v0x557cdd2e0740_0 .net "S", 0 0, L_0x557cddd36c10;  alias, 1 drivers
v0x557cdd2e07e0_0 .net "a", 0 0, L_0x557cddd36a40;  alias, 1 drivers
v0x557cdd2e02a0_0 .net "b", 0 0, L_0x557cddd37140;  alias, 1 drivers
v0x557cdd2d7200_0 .net "cout", 0 0, L_0x557cddd36db0;  alias, 1 drivers
S_0x557cdd020c10 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd45f110;
 .timescale 0 0;
P_0x557cdd828110 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd014370 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd020c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd375b0 .functor OR 1, L_0x557cddd372e0, L_0x557cddd374f0, C4<0>, C4<0>;
v0x557cdd2ce190_0 .net "S", 0 0, L_0x557cddd37350;  1 drivers
v0x557cdd2ce250_0 .net "a", 0 0, L_0x557cddd37620;  1 drivers
v0x557cdd2cdde0_0 .net "b", 0 0, L_0x557cddd37750;  1 drivers
v0x557cdd2cd260_0 .net "c_1", 0 0, L_0x557cddd372e0;  1 drivers
v0x557cdd2cc8e0_0 .net "c_2", 0 0, L_0x557cddd374f0;  1 drivers
v0x557cdd2d4c70_0 .net "cin", 0 0, L_0x557cddd37910;  1 drivers
v0x557cdd2d42f0_0 .net "cout", 0 0, L_0x557cddd375b0;  1 drivers
v0x557cdd2d4390_0 .net "h_1_out", 0 0, L_0x557cddd37270;  1 drivers
S_0x557cdd00ce10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd014370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd37270 .functor XOR 1, L_0x557cddd37620, L_0x557cddd37750, C4<0>, C4<0>;
L_0x557cddd372e0 .functor AND 1, L_0x557cddd37620, L_0x557cddd37750, C4<1>, C4<1>;
v0x557cdd2d1a80_0 .net "S", 0 0, L_0x557cddd37270;  alias, 1 drivers
v0x557cdd2d1b40_0 .net "a", 0 0, L_0x557cddd37620;  alias, 1 drivers
v0x557cdd2d15e0_0 .net "b", 0 0, L_0x557cddd37750;  alias, 1 drivers
v0x557cdd2d0a90_0 .net "cout", 0 0, L_0x557cddd372e0;  alias, 1 drivers
S_0x557cdd005750 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd014370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd37350 .functor XOR 1, L_0x557cddd37270, L_0x557cddd37910, C4<0>, C4<0>;
L_0x557cddd374f0 .functor AND 1, L_0x557cddd37270, L_0x557cddd37910, C4<1>, C4<1>;
v0x557cdd2cfb90_0 .net "S", 0 0, L_0x557cddd37350;  alias, 1 drivers
v0x557cdd2cfc30_0 .net "a", 0 0, L_0x557cddd37270;  alias, 1 drivers
v0x557cdd2cf210_0 .net "b", 0 0, L_0x557cddd37910;  alias, 1 drivers
v0x557cdd2ced70_0 .net "cout", 0 0, L_0x557cddd374f0;  alias, 1 drivers
S_0x557cdcffe1f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd45f110;
 .timescale 0 0;
P_0x557cdd6cbcf0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcff3cf0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcffe1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd37d80 .functor OR 1, L_0x557cddd37ab0, L_0x557cddd37cc0, C4<0>, C4<0>;
v0x557cdd2c5330_0 .net "S", 0 0, L_0x557cddd37b20;  1 drivers
v0x557cdd2c47e0_0 .net "a", 0 0, L_0x557cddd37df0;  1 drivers
v0x557cdd2c38e0_0 .net "b", 0 0, L_0x557cddd38030;  1 drivers
v0x557cdd2c2f60_0 .net "c_1", 0 0, L_0x557cddd37ab0;  1 drivers
v0x557cdd2c2ac0_0 .net "c_2", 0 0, L_0x557cddd37cc0;  1 drivers
v0x557cdd2c2b60_0 .net "cin", 0 0, L_0x557cddd38120;  1 drivers
v0x557cdd2c1ee0_0 .net "cout", 0 0, L_0x557cddd37d80;  1 drivers
v0x557cdd2c1f80_0 .net "h_1_out", 0 0, L_0x557cddd37a40;  1 drivers
S_0x557cdcfe7450 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcff3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd37a40 .functor XOR 1, L_0x557cddd37df0, L_0x557cddd38030, C4<0>, C4<0>;
L_0x557cddd37ab0 .functor AND 1, L_0x557cddd37df0, L_0x557cddd38030, C4<1>, C4<1>;
v0x557cdd2d3e50_0 .net "S", 0 0, L_0x557cddd37a40;  alias, 1 drivers
v0x557cdd2ca440_0 .net "a", 0 0, L_0x557cddd37df0;  alias, 1 drivers
v0x557cdd2ca500_0 .net "b", 0 0, L_0x557cddd38030;  alias, 1 drivers
v0x557cdd2c9e20_0 .net "cout", 0 0, L_0x557cddd37ab0;  alias, 1 drivers
S_0x557cdcfdfef0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcff3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd37b20 .functor XOR 1, L_0x557cddd37a40, L_0x557cddd38120, C4<0>, C4<0>;
L_0x557cddd37cc0 .functor AND 1, L_0x557cddd37a40, L_0x557cddd38120, C4<1>, C4<1>;
v0x557cdd2c7050_0 .net "S", 0 0, L_0x557cddd37b20;  alias, 1 drivers
v0x557cdd2c7110_0 .net "a", 0 0, L_0x557cddd37a40;  alias, 1 drivers
v0x557cdd2c6150_0 .net "b", 0 0, L_0x557cddd38120;  alias, 1 drivers
v0x557cdd2c57d0_0 .net "cout", 0 0, L_0x557cddd37cc0;  alias, 1 drivers
S_0x557cdcfd8830 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd475040;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6e9510 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd1af9d0_0 .net "S", 3 0, L_0x557cddd3b0a0;  alias, 1 drivers
v0x557cdd1afa70_0 .net "a", 3 0, L_0x557cddd38ff0;  alias, 1 drivers
v0x557cdd1af620_0 .net "b", 3 0, L_0x557cddd39140;  alias, 1 drivers
v0x557cdd1aeaa0_0 .net "carin", 3 0, L_0x557cddd3b1b0;  1 drivers
v0x557cdd1ae120_0 .net "cin", 0 0, L_0x557cddd3b4a0;  1 drivers
v0x557cdd1adc80_0 .net "cout", 0 0, L_0x557cddd3b330;  alias, 1 drivers
L_0x557cddd39720 .part L_0x557cddd38ff0, 1, 1;
L_0x557cddd39850 .part L_0x557cddd39140, 1, 1;
L_0x557cddd39980 .part L_0x557cddd3b1b0, 0, 1;
L_0x557cddd39e60 .part L_0x557cddd38ff0, 2, 1;
L_0x557cddd3a020 .part L_0x557cddd39140, 2, 1;
L_0x557cddd3a1e0 .part L_0x557cddd3b1b0, 1, 1;
L_0x557cddd3a670 .part L_0x557cddd38ff0, 3, 1;
L_0x557cddd3a7a0 .part L_0x557cddd39140, 3, 1;
L_0x557cddd3a920 .part L_0x557cddd3b1b0, 2, 1;
L_0x557cddd3ae40 .part L_0x557cddd38ff0, 0, 1;
L_0x557cddd3af70 .part L_0x557cddd39140, 0, 1;
L_0x557cddd3b0a0 .concat8 [ 1 1 1 1], L_0x557cddd3ab30, L_0x557cddd39450, L_0x557cddd39b90, L_0x557cddd3a3f0;
L_0x557cddd3b1b0 .concat8 [ 1 1 1 1], L_0x557cddd3add0, L_0x557cddd396b0, L_0x557cddd39df0, L_0x557cddd3a600;
L_0x557cddd3b330 .part L_0x557cddd3b1b0, 3, 1;
S_0x557cdcfd12d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcfd8830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3add0 .functor OR 1, L_0x557cddd3aac0, L_0x557cddd3ac80, C4<0>, C4<0>;
v0x557cdd1d5ab0_0 .net "S", 0 0, L_0x557cddd3ab30;  1 drivers
v0x557cdd1d5490_0 .net "a", 0 0, L_0x557cddd3ae40;  1 drivers
v0x557cdd1d2480_0 .net "b", 0 0, L_0x557cddd3af70;  1 drivers
v0x557cdd1d1580_0 .net "c_1", 0 0, L_0x557cddd3aac0;  1 drivers
v0x557cdd1d0c00_0 .net "c_2", 0 0, L_0x557cddd3ac80;  1 drivers
v0x557cdd1d0ca0_0 .net "cin", 0 0, L_0x557cddd3b4a0;  alias, 1 drivers
v0x557cdd1d0760_0 .net "cout", 0 0, L_0x557cddd3add0;  1 drivers
v0x557cdd1d0800_0 .net "h_1_out", 0 0, L_0x557cddd3aa50;  1 drivers
S_0x557cdd0b0400 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfd12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3aa50 .functor XOR 1, L_0x557cddd3ae40, L_0x557cddd3af70, C4<0>, C4<0>;
L_0x557cddd3aac0 .functor AND 1, L_0x557cddd3ae40, L_0x557cddd3af70, C4<1>, C4<1>;
v0x557cdd2c8040_0 .net "S", 0 0, L_0x557cddd3aa50;  alias, 1 drivers
v0x557cdd2c7ba0_0 .net "a", 0 0, L_0x557cddd3ae40;  alias, 1 drivers
v0x557cdd2c7c60_0 .net "b", 0 0, L_0x557cddd3af70;  alias, 1 drivers
v0x557cdd1d5d70_0 .net "cout", 0 0, L_0x557cddd3aac0;  alias, 1 drivers
S_0x557cdd03c1e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfd12d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3ab30 .functor XOR 1, L_0x557cddd3aa50, L_0x557cddd3b4a0, C4<0>, C4<0>;
L_0x557cddd3ac80 .functor AND 1, L_0x557cddd3aa50, L_0x557cddd3b4a0, C4<1>, C4<1>;
v0x557cdd1ac4c0_0 .net "S", 0 0, L_0x557cddd3ab30;  alias, 1 drivers
v0x557cdd1ac580_0 .net "a", 0 0, L_0x557cddd3aa50;  alias, 1 drivers
v0x557cdd1ac100_0 .net "b", 0 0, L_0x557cddd3b4a0;  alias, 1 drivers
v0x557cdd1abcc0_0 .net "cout", 0 0, L_0x557cddd3ac80;  alias, 1 drivers
S_0x557cdd034c80 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcfd8830;
 .timescale 0 0;
P_0x557cdd840170 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd02e100 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd034c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd396b0 .functor OR 1, L_0x557cddd39390, L_0x557cddd395f0, C4<0>, C4<0>;
v0x557cdd1cc3e0_0 .net "S", 0 0, L_0x557cddd39450;  1 drivers
v0x557cdd1cc4a0_0 .net "a", 0 0, L_0x557cddd39720;  1 drivers
v0x557cdd1cbb00_0 .net "b", 0 0, L_0x557cddd39850;  1 drivers
v0x557cdd1d3df0_0 .net "c_1", 0 0, L_0x557cddd39390;  1 drivers
v0x557cdd1d3470_0 .net "c_2", 0 0, L_0x557cddd395f0;  1 drivers
v0x557cdd1d2fd0_0 .net "cin", 0 0, L_0x557cddd39980;  1 drivers
v0x557cdd1c9d10_0 .net "cout", 0 0, L_0x557cddd396b0;  1 drivers
v0x557cdd1c9db0_0 .net "h_1_out", 0 0, L_0x557cddd39280;  1 drivers
S_0x557cdd026c30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd02e100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd39280 .functor XOR 1, L_0x557cddd39720, L_0x557cddd39850, C4<0>, C4<0>;
L_0x557cddd39390 .functor AND 1, L_0x557cddd39720, L_0x557cddd39850, C4<1>, C4<1>;
v0x557cdd1cfc10_0 .net "S", 0 0, L_0x557cddd39280;  alias, 1 drivers
v0x557cdd1cfcd0_0 .net "a", 0 0, L_0x557cddd39720;  alias, 1 drivers
v0x557cdd1ced10_0 .net "b", 0 0, L_0x557cddd39850;  alias, 1 drivers
v0x557cdd1ce390_0 .net "cout", 0 0, L_0x557cddd39390;  alias, 1 drivers
S_0x557cdd099ca0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd02e100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd39450 .functor XOR 1, L_0x557cddd39280, L_0x557cddd39980, C4<0>, C4<0>;
L_0x557cddd395f0 .functor AND 1, L_0x557cddd39280, L_0x557cddd39980, C4<1>, C4<1>;
v0x557cdd1cdef0_0 .net "S", 0 0, L_0x557cddd39450;  alias, 1 drivers
v0x557cdd1cdf90_0 .net "a", 0 0, L_0x557cddd39280;  alias, 1 drivers
v0x557cdd1cd310_0 .net "b", 0 0, L_0x557cddd39980;  alias, 1 drivers
v0x557cdd1ccf60_0 .net "cout", 0 0, L_0x557cddd395f0;  alias, 1 drivers
S_0x557cdd08d960 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcfd8830;
 .timescale 0 0;
P_0x557cdd861840 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd081480 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd08d960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd39df0 .functor OR 1, L_0x557cddd39b20, L_0x557cddd39d30, C4<0>, C4<0>;
v0x557cdd1c7700_0 .net "S", 0 0, L_0x557cddd39b90;  1 drivers
v0x557cdd1c77c0_0 .net "a", 0 0, L_0x557cddd39e60;  1 drivers
v0x557cdd1c6d80_0 .net "b", 0 0, L_0x557cddd3a020;  1 drivers
v0x557cdd1be710_0 .net "c_1", 0 0, L_0x557cddd39b20;  1 drivers
v0x557cdd1be360_0 .net "c_2", 0 0, L_0x557cddd39d30;  1 drivers
v0x557cdd1bd7e0_0 .net "cin", 0 0, L_0x557cddd3a1e0;  1 drivers
v0x557cdd1bce60_0 .net "cout", 0 0, L_0x557cddd39df0;  1 drivers
v0x557cdd1bcf00_0 .net "h_1_out", 0 0, L_0x557cddd39ab0;  1 drivers
S_0x557cdd0751d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd081480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd39ab0 .functor XOR 1, L_0x557cddd39e60, L_0x557cddd3a020, C4<0>, C4<0>;
L_0x557cddd39b20 .functor AND 1, L_0x557cddd39e60, L_0x557cddd3a020, C4<1>, C4<1>;
v0x557cdd1c94e0_0 .net "S", 0 0, L_0x557cddd39ab0;  alias, 1 drivers
v0x557cdd1c95a0_0 .net "a", 0 0, L_0x557cddd39e60;  alias, 1 drivers
v0x557cdd1c3070_0 .net "b", 0 0, L_0x557cddd3a020;  alias, 1 drivers
v0x557cdd1c5d00_0 .net "cout", 0 0, L_0x557cddd39b20;  alias, 1 drivers
S_0x557cdcf506b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd081480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd39b90 .functor XOR 1, L_0x557cddd39ab0, L_0x557cddd3a1e0, C4<0>, C4<0>;
L_0x557cddd39d30 .functor AND 1, L_0x557cddd39ab0, L_0x557cddd3a1e0, C4<1>, C4<1>;
v0x557cdd1c5950_0 .net "S", 0 0, L_0x557cddd39b90;  alias, 1 drivers
v0x557cdd1c59f0_0 .net "a", 0 0, L_0x557cddd39ab0;  alias, 1 drivers
v0x557cdd1c4dd0_0 .net "b", 0 0, L_0x557cddd3a1e0;  alias, 1 drivers
v0x557cdd1c4450_0 .net "cout", 0 0, L_0x557cddd39d30;  alias, 1 drivers
S_0x557cdcf43e10 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcfd8830;
 .timescale 0 0;
P_0x557cdd5aba10 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcf3c8b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf43e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3a600 .functor OR 1, L_0x557cddd3a380, L_0x557cddd3a540, C4<0>, C4<0>;
v0x557cdd1b70e0_0 .net "S", 0 0, L_0x557cddd3a3f0;  1 drivers
v0x557cdd1b6d30_0 .net "a", 0 0, L_0x557cddd3a670;  1 drivers
v0x557cdd1b61b0_0 .net "b", 0 0, L_0x557cddd3a7a0;  1 drivers
v0x557cdd1b5830_0 .net "c_1", 0 0, L_0x557cddd3a380;  1 drivers
v0x557cdd1b8ae0_0 .net "c_2", 0 0, L_0x557cddd3a540;  1 drivers
v0x557cdd1b8b80_0 .net "cin", 0 0, L_0x557cddd3a920;  1 drivers
v0x557cdd1b8160_0 .net "cout", 0 0, L_0x557cddd3a600;  1 drivers
v0x557cdd1b8200_0 .net "h_1_out", 0 0, L_0x557cddd3a310;  1 drivers
S_0x557cdcf351f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf3c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3a310 .functor XOR 1, L_0x557cddd3a670, L_0x557cddd3a7a0, C4<0>, C4<0>;
L_0x557cddd3a380 .functor AND 1, L_0x557cddd3a670, L_0x557cddd3a7a0, C4<1>, C4<1>;
v0x557cdd1bc9c0_0 .net "S", 0 0, L_0x557cddd3a310;  alias, 1 drivers
v0x557cdd1c0110_0 .net "a", 0 0, L_0x557cddd3a670;  alias, 1 drivers
v0x557cdd1c01d0_0 .net "b", 0 0, L_0x557cddd3a7a0;  alias, 1 drivers
v0x557cdd1bf790_0 .net "cout", 0 0, L_0x557cddd3a380;  alias, 1 drivers
S_0x557cdcf2dc90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf3c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3a3f0 .functor XOR 1, L_0x557cddd3a310, L_0x557cddd3a920, C4<0>, C4<0>;
L_0x557cddd3a540 .functor AND 1, L_0x557cddd3a310, L_0x557cddd3a920, C4<1>, C4<1>;
v0x557cdd1bb0f0_0 .net "S", 0 0, L_0x557cddd3a3f0;  alias, 1 drivers
v0x557cdd1bb1b0_0 .net "a", 0 0, L_0x557cddd3a310;  alias, 1 drivers
v0x557cdd1ba8c0_0 .net "b", 0 0, L_0x557cddd3a920;  alias, 1 drivers
v0x557cdd1b4450_0 .net "cout", 0 0, L_0x557cddd3a540;  alias, 1 drivers
S_0x557cdcf06e90 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd5c2760 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cddd3bbf0 .functor XOR 4, L_0x557cddd3ba40, L_0x557cddd36680, C4<0000>, C4<0000>;
L_0x557cddd3dae0 .functor NOT 1, L_0x557cddd3dcd0, C4<0>, C4<0>, C4<0>;
L_0x557cddd3de80 .functor AND 1, L_0x557cddd3b930, L_0x557cddd3dae0, C4<1>, C4<1>;
L_0x557cddd3e070 .functor NOT 4, L_0x557cddd3def0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd3e0e0 .functor AND 4, L_0x557cddd3da40, L_0x557cddd3e070, C4<1111>, C4<1111>;
L_0x557cddd3e1a0 .functor NOT 4, L_0x557cddd3da40, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd402f0 .functor AND 4, L_0x557cddd40250, L_0x557cddd406f0, C4<1111>, C4<1111>;
L_0x557cddd408f0 .functor OR 4, L_0x557cddd3e0e0, L_0x557cddd402f0, C4<0000>, C4<0000>;
v0x557cdd210b90_0 .net *"_s0", 3 0, L_0x557cddd3ba40;  1 drivers
v0x557cdd20fc90_0 .net *"_s10", 3 0, L_0x557cddd3e070;  1 drivers
L_0x7f50614429b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd20f310_0 .net/2s *"_s18", 2 0, L_0x7f50614429b8;  1 drivers
L_0x7f5061442a00 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd20ee70_0 .net/2s *"_s23", 0 0, L_0x7f5061442a00;  1 drivers
v0x557cdd20e320_0 .net *"_s27", 3 0, L_0x557cddd406f0;  1 drivers
v0x557cdd20d420_0 .net *"_s4", 0 0, L_0x557cddd3dae0;  1 drivers
v0x557cdd20caa0_0 .net *"_s8", 3 0, L_0x557cddd3def0;  1 drivers
v0x557cdd20c600_0 .net "a", 3 0, L_0x557cddd3b740;  alias, 1 drivers
v0x557cdd20bab0_0 .net "a_or_s", 0 0, L_0x557cddd3b930;  alias, 1 drivers
v0x557cdd20bb50_0 .net "add_1", 3 0, L_0x557cddd3e2f0;  1 drivers
v0x557cdd20abb0_0 .net "b", 3 0, L_0x557cddd36680;  alias, 1 drivers
v0x557cdd20ac70_0 .net "cout", 0 0, L_0x557cddd3dcd0;  alias, 1 drivers
v0x557cdd20a230_0 .net "diff_is_negative", 0 0, L_0x557cddd3de80;  1 drivers
v0x557cdd20a2d0_0 .net "dummy_cout", 0 0, L_0x557cddd404e0;  1 drivers
v0x557cdd209d90_0 .net "input_b", 3 0, L_0x557cddd3bbf0;  1 drivers
v0x557cdd2091b0_0 .net "inverted_out", 3 0, L_0x557cddd3e1a0;  1 drivers
v0x557cdd208e00_0 .net "n_out", 3 0, L_0x557cddd402f0;  1 drivers
v0x557cdd208ea0_0 .net "negated_out", 3 0, L_0x557cddd40250;  1 drivers
v0x557cdd2079a0_0 .net "out", 3 0, L_0x557cddd408f0;  alias, 1 drivers
v0x557cdd207a60_0 .net "p_out", 3 0, L_0x557cddd3e0e0;  1 drivers
v0x557cdd219e50_0 .net "t_out", 3 0, L_0x557cddd3da40;  1 drivers
L_0x557cddd3ba40 .concat [ 1 1 1 1], L_0x557cddd3b930, L_0x557cddd3b930, L_0x557cddd3b930, L_0x557cddd3b930;
L_0x557cddd3def0 .concat [ 1 1 1 1], L_0x557cddd3de80, L_0x557cddd3de80, L_0x557cddd3de80, L_0x557cddd3de80;
L_0x557cddd3e2f0 .concat8 [ 1 3 0 0], L_0x7f5061442a00, L_0x7f50614429b8;
L_0x557cddd40650 .part L_0x557cddd3e2f0, 3, 1;
L_0x557cddd406f0 .concat [ 1 1 1 1], L_0x557cddd3de80, L_0x557cddd3de80, L_0x557cddd3de80, L_0x557cddd3de80;
S_0x557cdcefa5f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcf06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd55ce50 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd15a020_0 .net "S", 3 0, L_0x557cddd3da40;  alias, 1 drivers
v0x557cdd15a0c0_0 .net "a", 3 0, L_0x557cddd3b740;  alias, 1 drivers
v0x557cdd1594d0_0 .net "b", 3 0, L_0x557cddd3bbf0;  alias, 1 drivers
v0x557cdd1585d0_0 .net "carin", 3 0, L_0x557cddd3db50;  1 drivers
v0x557cdd157c50_0 .net "cin", 0 0, L_0x557cddd3b930;  alias, 1 drivers
v0x557cdd1577b0_0 .net "cout", 0 0, L_0x557cddd3dcd0;  alias, 1 drivers
L_0x557cddd3c110 .part L_0x557cddd3b740, 1, 1;
L_0x557cddd3c240 .part L_0x557cddd3bbf0, 1, 1;
L_0x557cddd3c370 .part L_0x557cddd3db50, 0, 1;
L_0x557cddd3c850 .part L_0x557cddd3b740, 2, 1;
L_0x557cddd3c980 .part L_0x557cddd3bbf0, 2, 1;
L_0x557cddd3cb40 .part L_0x557cddd3db50, 1, 1;
L_0x557cddd3d020 .part L_0x557cddd3b740, 3, 1;
L_0x557cddd3d150 .part L_0x557cddd3bbf0, 3, 1;
L_0x557cddd3d2d0 .part L_0x557cddd3db50, 2, 1;
L_0x557cddd3d760 .part L_0x557cddd3b740, 0, 1;
L_0x557cddd3d9a0 .part L_0x557cddd3bbf0, 0, 1;
L_0x557cddd3da40 .concat8 [ 1 1 1 1], L_0x557cddd3d4e0, L_0x557cddd3bed0, L_0x557cddd3c580, L_0x557cddd3cd50;
L_0x557cddd3db50 .concat8 [ 1 1 1 1], L_0x557cddd3d6f0, L_0x557cddd3c0a0, L_0x557cddd3c7e0, L_0x557cddd3cfb0;
L_0x557cddd3dcd0 .part L_0x557cddd3db50, 3, 1;
S_0x557cdcef3090 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcefa5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3d6f0 .functor OR 1, L_0x557cddd3d470, L_0x557cddd3d630, C4<0>, C4<0>;
v0x557cdd1897b0_0 .net "S", 0 0, L_0x557cddd3d4e0;  1 drivers
v0x557cdd1804f0_0 .net "a", 0 0, L_0x557cddd3d760;  1 drivers
v0x557cdd17fcc0_0 .net "b", 0 0, L_0x557cddd3d9a0;  1 drivers
v0x557cdd179850_0 .net "c_1", 0 0, L_0x557cddd3d470;  1 drivers
v0x557cdd17c4e0_0 .net "c_2", 0 0, L_0x557cddd3d630;  1 drivers
v0x557cdd17c580_0 .net "cin", 0 0, L_0x557cddd3b930;  alias, 1 drivers
v0x557cdd17c130_0 .net "cout", 0 0, L_0x557cddd3d6f0;  1 drivers
v0x557cdd17c1d0_0 .net "h_1_out", 0 0, L_0x557cddd3d400;  1 drivers
S_0x557cdceeb9d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcef3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3d400 .functor XOR 1, L_0x557cddd3d760, L_0x557cddd3d9a0, C4<0>, C4<0>;
L_0x557cddd3d470 .functor AND 1, L_0x557cddd3d760, L_0x557cddd3d9a0, C4<1>, C4<1>;
v0x557cdd183af0_0 .net "S", 0 0, L_0x557cddd3d400;  alias, 1 drivers
v0x557cdd183740_0 .net "a", 0 0, L_0x557cddd3d760;  alias, 1 drivers
v0x557cdd183800_0 .net "b", 0 0, L_0x557cddd3d9a0;  alias, 1 drivers
v0x557cdd182bc0_0 .net "cout", 0 0, L_0x557cddd3d470;  alias, 1 drivers
S_0x557cdcee4470 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcef3090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3d4e0 .functor XOR 1, L_0x557cddd3d400, L_0x557cddd3b930, C4<0>, C4<0>;
L_0x557cddd3d630 .functor AND 1, L_0x557cddd3d400, L_0x557cddd3b930, C4<1>, C4<1>;
v0x557cdd1822e0_0 .net "S", 0 0, L_0x557cddd3d4e0;  alias, 1 drivers
v0x557cdd1823a0_0 .net "a", 0 0, L_0x557cddd3d400;  alias, 1 drivers
v0x557cdd18a5d0_0 .net "b", 0 0, L_0x557cddd3b930;  alias, 1 drivers
v0x557cdd189c50_0 .net "cout", 0 0, L_0x557cddd3d630;  alias, 1 drivers
S_0x557cdced9f70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcefa5f0;
 .timescale 0 0;
P_0x557cdd569f70 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcecd6d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdced9f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3c0a0 .functor OR 1, L_0x557cddd3be10, L_0x557cddd3bfe0, C4<0>, C4<0>;
v0x557cdd173fc0_0 .net "S", 0 0, L_0x557cddd3bed0;  1 drivers
v0x557cdd174080_0 .net "a", 0 0, L_0x557cddd3c110;  1 drivers
v0x557cdd173640_0 .net "b", 0 0, L_0x557cddd3c240;  1 drivers
v0x557cdd1731a0_0 .net "c_1", 0 0, L_0x557cddd3be10;  1 drivers
v0x557cdd1768f0_0 .net "c_2", 0 0, L_0x557cddd3bfe0;  1 drivers
v0x557cdd175f70_0 .net "cin", 0 0, L_0x557cddd3c370;  1 drivers
v0x557cdd1718d0_0 .net "cout", 0 0, L_0x557cddd3c0a0;  1 drivers
v0x557cdd171970_0 .net "h_1_out", 0 0, L_0x557cddd3bd00;  1 drivers
S_0x557cdcec6170 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcecd6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3bd00 .functor XOR 1, L_0x557cddd3c110, L_0x557cddd3c240, C4<0>, C4<0>;
L_0x557cddd3be10 .functor AND 1, L_0x557cddd3c110, L_0x557cddd3c240, C4<1>, C4<1>;
v0x557cdd17b5b0_0 .net "S", 0 0, L_0x557cddd3bd00;  alias, 1 drivers
v0x557cdd17b670_0 .net "a", 0 0, L_0x557cddd3c110;  alias, 1 drivers
v0x557cdd17ac30_0 .net "b", 0 0, L_0x557cddd3c240;  alias, 1 drivers
v0x557cdd17dee0_0 .net "cout", 0 0, L_0x557cddd3be10;  alias, 1 drivers
S_0x557cdcebeab0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcecd6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3bed0 .functor XOR 1, L_0x557cddd3bd00, L_0x557cddd3c370, C4<0>, C4<0>;
L_0x557cddd3bfe0 .functor AND 1, L_0x557cddd3bd00, L_0x557cddd3c370, C4<1>, C4<1>;
v0x557cdd17d560_0 .net "S", 0 0, L_0x557cddd3bed0;  alias, 1 drivers
v0x557cdd17d600_0 .net "a", 0 0, L_0x557cddd3bd00;  alias, 1 drivers
v0x557cdd174ef0_0 .net "b", 0 0, L_0x557cddd3c370;  alias, 1 drivers
v0x557cdd174b40_0 .net "cout", 0 0, L_0x557cddd3bfe0;  alias, 1 drivers
S_0x557cdceb7550 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcefa5f0;
 .timescale 0 0;
P_0x557cdd4fecc0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdcf96680 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdceb7550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3c7e0 .functor OR 1, L_0x557cddd3c510, L_0x557cddd3c720, C4<0>, C4<0>;
v0x557cdd16f2c0_0 .net "S", 0 0, L_0x557cddd3c580;  1 drivers
v0x557cdd16f380_0 .net "a", 0 0, L_0x557cddd3c850;  1 drivers
v0x557cdd16e940_0 .net "b", 0 0, L_0x557cddd3c980;  1 drivers
v0x557cdd1661b0_0 .net "c_1", 0 0, L_0x557cddd3c510;  1 drivers
v0x557cdd165e00_0 .net "c_2", 0 0, L_0x557cddd3c720;  1 drivers
v0x557cdd165280_0 .net "cin", 0 0, L_0x557cddd3cb40;  1 drivers
v0x557cdd164900_0 .net "cout", 0 0, L_0x557cddd3c7e0;  1 drivers
v0x557cdd1649a0_0 .net "h_1_out", 0 0, L_0x557cddd3c4a0;  1 drivers
S_0x557cdcf22460 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf96680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3c4a0 .functor XOR 1, L_0x557cddd3c850, L_0x557cddd3c980, C4<0>, C4<0>;
L_0x557cddd3c510 .functor AND 1, L_0x557cddd3c850, L_0x557cddd3c980, C4<1>, C4<1>;
v0x557cdd1710a0_0 .net "S", 0 0, L_0x557cddd3c4a0;  alias, 1 drivers
v0x557cdd171160_0 .net "a", 0 0, L_0x557cddd3c850;  alias, 1 drivers
v0x557cdd16ac30_0 .net "b", 0 0, L_0x557cddd3c980;  alias, 1 drivers
v0x557cdd16d8c0_0 .net "cout", 0 0, L_0x557cddd3c510;  alias, 1 drivers
S_0x557cdcf1af00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf96680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3c580 .functor XOR 1, L_0x557cddd3c4a0, L_0x557cddd3cb40, C4<0>, C4<0>;
L_0x557cddd3c720 .functor AND 1, L_0x557cddd3c4a0, L_0x557cddd3cb40, C4<1>, C4<1>;
v0x557cdd16d510_0 .net "S", 0 0, L_0x557cddd3c580;  alias, 1 drivers
v0x557cdd16d5b0_0 .net "a", 0 0, L_0x557cddd3c4a0;  alias, 1 drivers
v0x557cdd16c990_0 .net "b", 0 0, L_0x557cddd3cb40;  alias, 1 drivers
v0x557cdd16c010_0 .net "cout", 0 0, L_0x557cddd3c720;  alias, 1 drivers
S_0x557cdcf14380 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcefa5f0;
 .timescale 0 0;
P_0x557cdd519090 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcf0ceb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf14380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3cfb0 .functor OR 1, L_0x557cddd3cce0, L_0x557cddd3cef0, C4<0>, C4<0>;
v0x557cdd135580_0 .net "S", 0 0, L_0x557cddd3cd50;  1 drivers
v0x557cdd15f370_0 .net "a", 0 0, L_0x557cddd3d020;  1 drivers
v0x557cdd15ed50_0 .net "b", 0 0, L_0x557cddd3d150;  1 drivers
v0x557cdd15bd40_0 .net "c_1", 0 0, L_0x557cddd3cce0;  1 drivers
v0x557cdd15ae40_0 .net "c_2", 0 0, L_0x557cddd3cef0;  1 drivers
v0x557cdd15aee0_0 .net "cin", 0 0, L_0x557cddd3d2d0;  1 drivers
v0x557cdd15a4c0_0 .net "cout", 0 0, L_0x557cddd3cfb0;  1 drivers
v0x557cdd15a560_0 .net "h_1_out", 0 0, L_0x557cddd3cc70;  1 drivers
S_0x557cdcf7ff20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf0ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3cc70 .functor XOR 1, L_0x557cddd3d020, L_0x557cddd3d150, C4<0>, C4<0>;
L_0x557cddd3cce0 .functor AND 1, L_0x557cddd3d020, L_0x557cddd3d150, C4<1>, C4<1>;
v0x557cdd164460_0 .net "S", 0 0, L_0x557cddd3cc70;  alias, 1 drivers
v0x557cdd167bb0_0 .net "a", 0 0, L_0x557cddd3d020;  alias, 1 drivers
v0x557cdd167c70_0 .net "b", 0 0, L_0x557cddd3d150;  alias, 1 drivers
v0x557cdd167230_0 .net "cout", 0 0, L_0x557cddd3cce0;  alias, 1 drivers
S_0x557cdcf73be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf0ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3cd50 .functor XOR 1, L_0x557cddd3cc70, L_0x557cddd3d2d0, C4<0>, C4<0>;
L_0x557cddd3cef0 .functor AND 1, L_0x557cddd3cc70, L_0x557cddd3d2d0, C4<1>, C4<1>;
v0x557cdd15f630_0 .net "S", 0 0, L_0x557cddd3cd50;  alias, 1 drivers
v0x557cdd15f6f0_0 .net "a", 0 0, L_0x557cddd3cc70;  alias, 1 drivers
v0x557cdd135d80_0 .net "b", 0 0, L_0x557cddd3d2d0;  alias, 1 drivers
v0x557cdd1359c0_0 .net "cout", 0 0, L_0x557cddd3cef0;  alias, 1 drivers
S_0x557cdcf67700 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcf06e90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd539ac0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd213f50_0 .net "S", 3 0, L_0x557cddd40250;  alias, 1 drivers
v0x557cdd213ff0_0 .net "a", 3 0, L_0x557cddd3e1a0;  alias, 1 drivers
v0x557cdd213400_0 .net "b", 3 0, L_0x557cddd3e2f0;  alias, 1 drivers
v0x557cdd212500_0 .net "carin", 3 0, L_0x557cddd40360;  1 drivers
v0x557cdd211b80_0 .net "cin", 0 0, L_0x557cddd40650;  1 drivers
v0x557cdd2116e0_0 .net "cout", 0 0, L_0x557cddd404e0;  alias, 1 drivers
L_0x557cddd3e8d0 .part L_0x557cddd3e1a0, 1, 1;
L_0x557cddd3ea00 .part L_0x557cddd3e2f0, 1, 1;
L_0x557cddd3eb30 .part L_0x557cddd40360, 0, 1;
L_0x557cddd3f010 .part L_0x557cddd3e1a0, 2, 1;
L_0x557cddd3f1d0 .part L_0x557cddd3e2f0, 2, 1;
L_0x557cddd3f390 .part L_0x557cddd40360, 1, 1;
L_0x557cddd3f820 .part L_0x557cddd3e1a0, 3, 1;
L_0x557cddd3f950 .part L_0x557cddd3e2f0, 3, 1;
L_0x557cddd3fad0 .part L_0x557cddd40360, 2, 1;
L_0x557cddd3fff0 .part L_0x557cddd3e1a0, 0, 1;
L_0x557cddd40120 .part L_0x557cddd3e2f0, 0, 1;
L_0x557cddd40250 .concat8 [ 1 1 1 1], L_0x557cddd3fce0, L_0x557cddd3e600, L_0x557cddd3ed40, L_0x557cddd3f5a0;
L_0x557cddd40360 .concat8 [ 1 1 1 1], L_0x557cddd3ff80, L_0x557cddd3e860, L_0x557cddd3efa0, L_0x557cddd3f7b0;
L_0x557cddd404e0 .part L_0x557cddd40360, 3, 1;
S_0x557cdcf5b450 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcf67700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3ff80 .functor OR 1, L_0x557cddd3fc70, L_0x557cddd3fe30, C4<0>, C4<0>;
v0x557cdd15c890_0 .net "S", 0 0, L_0x557cddd3fce0;  1 drivers
v0x557cdd1535d0_0 .net "a", 0 0, L_0x557cddd3fff0;  1 drivers
v0x557cdd152da0_0 .net "b", 0 0, L_0x557cddd40120;  1 drivers
v0x557cdd14c930_0 .net "c_1", 0 0, L_0x557cddd3fc70;  1 drivers
v0x557cdd14f5c0_0 .net "c_2", 0 0, L_0x557cddd3fe30;  1 drivers
v0x557cdd14f660_0 .net "cin", 0 0, L_0x557cddd40650;  alias, 1 drivers
v0x557cdd14f210_0 .net "cout", 0 0, L_0x557cddd3ff80;  1 drivers
v0x557cdd14f2b0_0 .net "h_1_out", 0 0, L_0x557cddd3fc00;  1 drivers
S_0x557cdce66a30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3fc00 .functor XOR 1, L_0x557cddd3fff0, L_0x557cddd40120, C4<0>, C4<0>;
L_0x557cddd3fc70 .functor AND 1, L_0x557cddd3fff0, L_0x557cddd40120, C4<1>, C4<1>;
v0x557cdd156bd0_0 .net "S", 0 0, L_0x557cddd3fc00;  alias, 1 drivers
v0x557cdd156820_0 .net "a", 0 0, L_0x557cddd3fff0;  alias, 1 drivers
v0x557cdd1568e0_0 .net "b", 0 0, L_0x557cddd40120;  alias, 1 drivers
v0x557cdd155ca0_0 .net "cout", 0 0, L_0x557cddd3fc70;  alias, 1 drivers
S_0x557cdce5a190 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf5b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3fce0 .functor XOR 1, L_0x557cddd3fc00, L_0x557cddd40650, C4<0>, C4<0>;
L_0x557cddd3fe30 .functor AND 1, L_0x557cddd3fc00, L_0x557cddd40650, C4<1>, C4<1>;
v0x557cdd1553c0_0 .net "S", 0 0, L_0x557cddd3fce0;  alias, 1 drivers
v0x557cdd155480_0 .net "a", 0 0, L_0x557cddd3fc00;  alias, 1 drivers
v0x557cdd15d6b0_0 .net "b", 0 0, L_0x557cddd40650;  alias, 1 drivers
v0x557cdd15cd30_0 .net "cout", 0 0, L_0x557cddd3fe30;  alias, 1 drivers
S_0x557cdce52c30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcf67700;
 .timescale 0 0;
P_0x557cdd54d860 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdce4b570 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce52c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3e860 .functor OR 1, L_0x557cddd3e540, L_0x557cddd3e7a0, C4<0>, C4<0>;
v0x557cdd1470a0_0 .net "S", 0 0, L_0x557cddd3e600;  1 drivers
v0x557cdd147160_0 .net "a", 0 0, L_0x557cddd3e8d0;  1 drivers
v0x557cdd146720_0 .net "b", 0 0, L_0x557cddd3ea00;  1 drivers
v0x557cdd146280_0 .net "c_1", 0 0, L_0x557cddd3e540;  1 drivers
v0x557cdd1499d0_0 .net "c_2", 0 0, L_0x557cddd3e7a0;  1 drivers
v0x557cdd149050_0 .net "cin", 0 0, L_0x557cddd3eb30;  1 drivers
v0x557cdd1449b0_0 .net "cout", 0 0, L_0x557cddd3e860;  1 drivers
v0x557cdd144a50_0 .net "h_1_out", 0 0, L_0x557cddd3e430;  1 drivers
S_0x557cdce44010 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce4b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3e430 .functor XOR 1, L_0x557cddd3e8d0, L_0x557cddd3ea00, C4<0>, C4<0>;
L_0x557cddd3e540 .functor AND 1, L_0x557cddd3e8d0, L_0x557cddd3ea00, C4<1>, C4<1>;
v0x557cdd14e690_0 .net "S", 0 0, L_0x557cddd3e430;  alias, 1 drivers
v0x557cdd14e750_0 .net "a", 0 0, L_0x557cddd3e8d0;  alias, 1 drivers
v0x557cdd14dd10_0 .net "b", 0 0, L_0x557cddd3ea00;  alias, 1 drivers
v0x557cdd150fc0_0 .net "cout", 0 0, L_0x557cddd3e540;  alias, 1 drivers
S_0x557cdce1d210 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce4b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3e600 .functor XOR 1, L_0x557cddd3e430, L_0x557cddd3eb30, C4<0>, C4<0>;
L_0x557cddd3e7a0 .functor AND 1, L_0x557cddd3e430, L_0x557cddd3eb30, C4<1>, C4<1>;
v0x557cdd150640_0 .net "S", 0 0, L_0x557cddd3e600;  alias, 1 drivers
v0x557cdd1506e0_0 .net "a", 0 0, L_0x557cddd3e430;  alias, 1 drivers
v0x557cdd147fd0_0 .net "b", 0 0, L_0x557cddd3eb30;  alias, 1 drivers
v0x557cdd147c20_0 .net "cout", 0 0, L_0x557cddd3e7a0;  alias, 1 drivers
S_0x557cdce10970 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcf67700;
 .timescale 0 0;
P_0x557cdd588d80 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdce09410 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce10970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3efa0 .functor OR 1, L_0x557cddd3ecd0, L_0x557cddd3eee0, C4<0>, C4<0>;
v0x557cdd1423a0_0 .net "S", 0 0, L_0x557cddd3ed40;  1 drivers
v0x557cdd142460_0 .net "a", 0 0, L_0x557cddd3f010;  1 drivers
v0x557cdd141a20_0 .net "b", 0 0, L_0x557cddd3f1d0;  1 drivers
v0x557cdd139290_0 .net "c_1", 0 0, L_0x557cddd3ecd0;  1 drivers
v0x557cdd138ee0_0 .net "c_2", 0 0, L_0x557cddd3eee0;  1 drivers
v0x557cdd138360_0 .net "cin", 0 0, L_0x557cddd3f390;  1 drivers
v0x557cdd1379e0_0 .net "cout", 0 0, L_0x557cddd3efa0;  1 drivers
v0x557cdd137a80_0 .net "h_1_out", 0 0, L_0x557cddd3ec60;  1 drivers
S_0x557cdce01d50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce09410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3ec60 .functor XOR 1, L_0x557cddd3f010, L_0x557cddd3f1d0, C4<0>, C4<0>;
L_0x557cddd3ecd0 .functor AND 1, L_0x557cddd3f010, L_0x557cddd3f1d0, C4<1>, C4<1>;
v0x557cdd144180_0 .net "S", 0 0, L_0x557cddd3ec60;  alias, 1 drivers
v0x557cdd144240_0 .net "a", 0 0, L_0x557cddd3f010;  alias, 1 drivers
v0x557cdd13dd10_0 .net "b", 0 0, L_0x557cddd3f1d0;  alias, 1 drivers
v0x557cdd1409a0_0 .net "cout", 0 0, L_0x557cddd3ecd0;  alias, 1 drivers
S_0x557cdcdfa7f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce09410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3ed40 .functor XOR 1, L_0x557cddd3ec60, L_0x557cddd3f390, C4<0>, C4<0>;
L_0x557cddd3eee0 .functor AND 1, L_0x557cddd3ec60, L_0x557cddd3f390, C4<1>, C4<1>;
v0x557cdd1405f0_0 .net "S", 0 0, L_0x557cddd3ed40;  alias, 1 drivers
v0x557cdd140690_0 .net "a", 0 0, L_0x557cddd3ec60;  alias, 1 drivers
v0x557cdd13fa70_0 .net "b", 0 0, L_0x557cddd3f390;  alias, 1 drivers
v0x557cdd13f0f0_0 .net "cout", 0 0, L_0x557cddd3eee0;  alias, 1 drivers
S_0x557cdcdf02f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcf67700;
 .timescale 0 0;
P_0x557cdd68e4c0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcde3a50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcdf02f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd3f7b0 .functor OR 1, L_0x557cddd3f530, L_0x557cddd3f6f0, C4<0>, C4<0>;
v0x557cdd2175e0_0 .net "S", 0 0, L_0x557cddd3f5a0;  1 drivers
v0x557cdd216c60_0 .net "a", 0 0, L_0x557cddd3f820;  1 drivers
v0x557cdd2167c0_0 .net "b", 0 0, L_0x557cddd3f950;  1 drivers
v0x557cdd215c70_0 .net "c_1", 0 0, L_0x557cddd3f530;  1 drivers
v0x557cdd214d70_0 .net "c_2", 0 0, L_0x557cddd3f6f0;  1 drivers
v0x557cdd214e10_0 .net "cin", 0 0, L_0x557cddd3fad0;  1 drivers
v0x557cdd2143f0_0 .net "cout", 0 0, L_0x557cddd3f7b0;  1 drivers
v0x557cdd214490_0 .net "h_1_out", 0 0, L_0x557cddd3f4c0;  1 drivers
S_0x557cdcddc4f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcde3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3f4c0 .functor XOR 1, L_0x557cddd3f820, L_0x557cddd3f950, C4<0>, C4<0>;
L_0x557cddd3f530 .functor AND 1, L_0x557cddd3f820, L_0x557cddd3f950, C4<1>, C4<1>;
v0x557cdd137540_0 .net "S", 0 0, L_0x557cddd3f4c0;  alias, 1 drivers
v0x557cdd13ac90_0 .net "a", 0 0, L_0x557cddd3f820;  alias, 1 drivers
v0x557cdd13ad50_0 .net "b", 0 0, L_0x557cddd3f950;  alias, 1 drivers
v0x557cdd13a310_0 .net "cout", 0 0, L_0x557cddd3f530;  alias, 1 drivers
S_0x557cdcdd4e30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcde3a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd3f5a0 .functor XOR 1, L_0x557cddd3f4c0, L_0x557cddd3fad0, C4<0>, C4<0>;
L_0x557cddd3f6f0 .functor AND 1, L_0x557cddd3f4c0, L_0x557cddd3fad0, C4<1>, C4<1>;
v0x557cdd21b470_0 .net "S", 0 0, L_0x557cddd3f5a0;  alias, 1 drivers
v0x557cdd21b530_0 .net "a", 0 0, L_0x557cddd3f4c0;  alias, 1 drivers
v0x557cdd2113f0_0 .net "b", 0 0, L_0x557cddd3fad0;  alias, 1 drivers
v0x557cdd2184e0_0 .net "cout", 0 0, L_0x557cddd3f6f0;  alias, 1 drivers
S_0x557cdcdcd8d0 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd20c710 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448f40 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddd287f0 .functor XOR 2, L_0x7f5061448f40, L_0x557cddd15c80, C4<00>, C4<00>;
L_0x557cddd29fb0 .functor NOT 1, L_0x557cddd29f10, C4<0>, C4<0>, C4<0>;
L_0x557cddd2a0b0 .functor AND 1, L_0x7f5061442418, L_0x557cddd29fb0, C4<1>, C4<1>;
L_0x557cddd2a1c0 .functor NOT 2, L_0x557cddd2a120, C4<00>, C4<00>, C4<00>;
L_0x557cddd2a230 .functor AND 2, L_0x557cddd29dd0, L_0x557cddd2a1c0, C4<11>, C4<11>;
L_0x557cddd2a2a0 .functor NOT 2, L_0x557cddd29dd0, C4<00>, C4<00>, C4<00>;
L_0x557cddd2b510 .functor AND 2, L_0x557cddd2b160, L_0x557cddd2b3e0, C4<11>, C4<11>;
L_0x557cddd2b580 .functor OR 2, L_0x557cddd2a230, L_0x557cddd2b510, C4<00>, C4<00>;
v0x557cdd1f4250_0 .net *"_s0", 1 0, L_0x7f5061448f40;  1 drivers
v0x557cdd1f3db0_0 .net *"_s10", 1 0, L_0x557cddd2a1c0;  1 drivers
L_0x7f5061442460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd1f3260_0 .net/2s *"_s18", 0 0, L_0x7f5061442460;  1 drivers
L_0x7f50614424a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd1f2360_0 .net/2s *"_s23", 0 0, L_0x7f50614424a8;  1 drivers
v0x557cdd1f19e0_0 .net *"_s27", 1 0, L_0x557cddd2b3e0;  1 drivers
v0x557cdd1f1540_0 .net *"_s4", 0 0, L_0x557cddd29fb0;  1 drivers
v0x557cdd1f0960_0 .net *"_s8", 1 0, L_0x557cddd2a120;  1 drivers
v0x557cdd1f05b0_0 .net "a", 1 0, L_0x557cddd15be0;  alias, 1 drivers
v0x557cdd1f0670_0 .net "a_or_s", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd1efa30_0 .net "add_1", 1 0, L_0x557cddd2a3a0;  1 drivers
v0x557cdd1efad0_0 .net "b", 1 0, L_0x557cddd15c80;  alias, 1 drivers
v0x557cdd1ef0b0_0 .net "cout", 0 0, L_0x557cddd29f10;  alias, 1 drivers
v0x557cdd1eec10_0 .net "diff_is_negative", 0 0, L_0x557cddd2a0b0;  1 drivers
v0x557cdd1eecb0_0 .net "dummy_cout", 0 0, L_0x557cddd2b2a0;  1 drivers
v0x557cdd1f7440_0 .net "input_b", 1 0, L_0x557cddd287f0;  1 drivers
v0x557cdd1f6ac0_0 .net "inverted_out", 1 0, L_0x557cddd2a2a0;  1 drivers
v0x557cdd1f6620_0 .net "n_out", 1 0, L_0x557cddd2b510;  1 drivers
v0x557cdd1f66c0_0 .net "negated_out", 1 0, L_0x557cddd2b160;  1 drivers
v0x557cdd1ecd60_0 .net "out", 1 0, L_0x557cddd2b580;  alias, 1 drivers
v0x557cdd1ece20_0 .net "p_out", 1 0, L_0x557cddd2a230;  1 drivers
v0x557cdd1e19c0_0 .net "t_out", 1 0, L_0x557cddd29dd0;  1 drivers
L_0x557cddd2a120 .concat [ 1 1 0 0], L_0x557cddd2a0b0, L_0x557cddd2a0b0;
L_0x557cddd2a3a0 .concat8 [ 1 1 0 0], L_0x7f50614424a8, L_0x7f5061442460;
L_0x557cddd2b340 .part L_0x557cddd2a3a0, 1, 1;
L_0x557cddd2b3e0 .concat [ 1 1 0 0], L_0x557cddd2a0b0, L_0x557cddd2a0b0;
S_0x557cdceaca00 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcdcd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6a0200 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd1949c0_0 .net "S", 1 0, L_0x557cddd29dd0;  alias, 1 drivers
v0x557cdd194a80_0 .net "a", 1 0, L_0x557cddd15be0;  alias, 1 drivers
v0x557cdd197c70_0 .net "b", 1 0, L_0x557cddd287f0;  alias, 1 drivers
v0x557cdd1972f0_0 .net "carin", 1 0, L_0x557cddd29e70;  1 drivers
v0x557cdd18eda0_0 .net "cin", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd18e9f0_0 .net "cout", 0 0, L_0x557cddd29f10;  alias, 1 drivers
L_0x557cddd29490 .part L_0x557cddd15be0, 1, 1;
L_0x557cddd295c0 .part L_0x557cddd287f0, 1, 1;
L_0x557cddd296f0 .part L_0x557cddd29e70, 0, 1;
L_0x557cddd29ae0 .part L_0x557cddd15be0, 0, 1;
L_0x557cddd29c10 .part L_0x557cddd287f0, 0, 1;
L_0x557cddd29dd0 .concat8 [ 1 1 0 0], L_0x557cddd29900, L_0x557cddd292b0;
L_0x557cddd29e70 .concat8 [ 1 1 0 0], L_0x557cddd29a70, L_0x557cddd29420;
L_0x557cddd29f10 .part L_0x557cddd29e70, 1, 1;
S_0x557cdce387e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdceaca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd29a70 .functor OR 1, L_0x557cddd29890, L_0x557cddd29a00, C4<0>, C4<0>;
v0x557cdd1a3fa0_0 .net "S", 0 0, L_0x557cddd29900;  1 drivers
v0x557cdd1a3420_0 .net "a", 0 0, L_0x557cddd29ae0;  1 drivers
v0x557cdd1a2aa0_0 .net "b", 0 0, L_0x557cddd29c10;  1 drivers
v0x557cdd1a5d50_0 .net "c_1", 0 0, L_0x557cddd29890;  1 drivers
v0x557cdd1a53d0_0 .net "c_2", 0 0, L_0x557cddd29a00;  1 drivers
v0x557cdd1a5470_0 .net "cin", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd19cd60_0 .net "cout", 0 0, L_0x557cddd29a70;  1 drivers
v0x557cdd19ce00_0 .net "h_1_out", 0 0, L_0x557cddd29820;  1 drivers
S_0x557cdce31280 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce387e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd29820 .functor XOR 1, L_0x557cddd29ae0, L_0x557cddd29c10, C4<0>, C4<0>;
L_0x557cddd29890 .functor AND 1, L_0x557cddd29ae0, L_0x557cddd29c10, C4<1>, C4<1>;
v0x557cdd2194d0_0 .net "S", 0 0, L_0x557cddd29820;  alias, 1 drivers
v0x557cdd219030_0 .net "a", 0 0, L_0x557cddd29ae0;  alias, 1 drivers
v0x557cdd2190f0_0 .net "b", 0 0, L_0x557cddd29c10;  alias, 1 drivers
v0x557cdd1a8360_0 .net "cout", 0 0, L_0x557cddd29890;  alias, 1 drivers
S_0x557cdce2a700 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce387e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd29900 .functor XOR 1, L_0x557cddd29820, L_0x7f5061442418, C4<0>, C4<0>;
L_0x557cddd29a00 .functor AND 1, L_0x557cddd29820, L_0x7f5061442418, C4<1>, C4<1>;
v0x557cdd1a7b30_0 .net "S", 0 0, L_0x557cddd29900;  alias, 1 drivers
v0x557cdd1a7bf0_0 .net "a", 0 0, L_0x557cddd29820;  alias, 1 drivers
v0x557cdd1a16c0_0 .net "b", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd1a4350_0 .net "cout", 0 0, L_0x557cddd29a00;  alias, 1 drivers
S_0x557cdce23230 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdceaca00;
 .timescale 0 0;
P_0x557cdd6441a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdce962a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce23230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd29420 .functor OR 1, L_0x557cddd29240, L_0x557cddd293b0, C4<0>, C4<0>;
v0x557cdd19a280_0 .net "S", 0 0, L_0x557cddd292b0;  1 drivers
v0x557cdd19a340_0 .net "a", 0 0, L_0x557cddd29490;  1 drivers
v0x557cdd199a50_0 .net "b", 0 0, L_0x557cddd295c0;  1 drivers
v0x557cdd1935e0_0 .net "c_1", 0 0, L_0x557cddd29240;  1 drivers
v0x557cdd196270_0 .net "c_2", 0 0, L_0x557cddd293b0;  1 drivers
v0x557cdd195ec0_0 .net "cin", 0 0, L_0x557cddd296f0;  1 drivers
v0x557cdd195340_0 .net "cout", 0 0, L_0x557cddd29420;  1 drivers
v0x557cdd1953e0_0 .net "h_1_out", 0 0, L_0x557cdd573280;  1 drivers
S_0x557cdce89f60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdd573280 .functor XOR 1, L_0x557cddd29490, L_0x557cddd295c0, C4<0>, C4<0>;
L_0x557cddd29240 .functor AND 1, L_0x557cddd29490, L_0x557cddd295c0, C4<1>, C4<1>;
v0x557cdd19c9b0_0 .net "S", 0 0, L_0x557cdd573280;  alias, 1 drivers
v0x557cdd19ca70_0 .net "a", 0 0, L_0x557cddd29490;  alias, 1 drivers
v0x557cdd19be30_0 .net "b", 0 0, L_0x557cddd295c0;  alias, 1 drivers
v0x557cdd19b4b0_0 .net "cout", 0 0, L_0x557cddd29240;  alias, 1 drivers
S_0x557cdce7da80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd292b0 .functor XOR 1, L_0x557cdd573280, L_0x557cddd296f0, C4<0>, C4<0>;
L_0x557cddd293b0 .functor AND 1, L_0x557cdd573280, L_0x557cddd296f0, C4<1>, C4<1>;
v0x557cdd19b010_0 .net "S", 0 0, L_0x557cddd292b0;  alias, 1 drivers
v0x557cdd19b0b0_0 .net "a", 0 0, L_0x557cdd573280;  alias, 1 drivers
v0x557cdd19e760_0 .net "b", 0 0, L_0x557cddd296f0;  alias, 1 drivers
v0x557cdd19dde0_0 .net "cout", 0 0, L_0x557cddd293b0;  alias, 1 drivers
S_0x557cdce717d0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcdcd8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6b8860 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd2029f0_0 .net "S", 1 0, L_0x557cddd2b160;  alias, 1 drivers
v0x557cdd202ab0_0 .net "a", 1 0, L_0x557cddd2a2a0;  alias, 1 drivers
v0x557cdd1f8fe0_0 .net "b", 1 0, L_0x557cddd2a3a0;  alias, 1 drivers
v0x557cdd1f89c0_0 .net "carin", 1 0, L_0x557cddd2b200;  1 drivers
v0x557cdd1f5ad0_0 .net "cin", 0 0, L_0x557cddd2b340;  1 drivers
v0x557cdd1f4bd0_0 .net "cout", 0 0, L_0x557cddd2b2a0;  alias, 1 drivers
L_0x557cddd2a700 .part L_0x557cddd2a2a0, 1, 1;
L_0x557cddd2a830 .part L_0x557cddd2a3a0, 1, 1;
L_0x557cddd2a960 .part L_0x557cddd2b200, 0, 1;
L_0x557cddd2ade0 .part L_0x557cddd2a2a0, 0, 1;
L_0x557cddd2afa0 .part L_0x557cddd2a3a0, 0, 1;
L_0x557cddd2b160 .concat8 [ 1 1 0 0], L_0x557cddd2ab70, L_0x557cddd2a520;
L_0x557cddd2b200 .concat8 [ 1 1 0 0], L_0x557cddd2ad70, L_0x557cddd2a690;
L_0x557cddd2b2a0 .part L_0x557cddd2b200, 1, 1;
S_0x557cdd131160 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdce717d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2ad70 .functor OR 1, L_0x557cddd2ab00, L_0x557cddd2ac70, C4<0>, C4<0>;
v0x557cdd205580_0 .net "S", 0 0, L_0x557cddd2ab70;  1 drivers
v0x557cdd1fa1e0_0 .net "a", 0 0, L_0x557cddd2ade0;  1 drivers
v0x557cdd205170_0 .net "b", 0 0, L_0x557cddd2afa0;  1 drivers
v0x557cdd204be0_0 .net "c_1", 0 0, L_0x557cddd2ab00;  1 drivers
v0x557cdd201ea0_0 .net "c_2", 0 0, L_0x557cddd2ac70;  1 drivers
v0x557cdd201f40_0 .net "cin", 0 0, L_0x557cddd2b340;  alias, 1 drivers
v0x557cdd200fa0_0 .net "cout", 0 0, L_0x557cddd2ad70;  1 drivers
v0x557cdd201040_0 .net "h_1_out", 0 0, L_0x557cddd2aa90;  1 drivers
S_0x557cdcfc50e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd131160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2aa90 .functor XOR 1, L_0x557cddd2ade0, L_0x557cddd2afa0, C4<0>, C4<0>;
L_0x557cddd2ab00 .functor AND 1, L_0x557cddd2ade0, L_0x557cddd2afa0, C4<1>, C4<1>;
v0x557cdd18de70_0 .net "S", 0 0, L_0x557cddd2aa90;  alias, 1 drivers
v0x557cdd18d630_0 .net "a", 0 0, L_0x557cddd2ade0;  alias, 1 drivers
v0x557cdd18d6f0_0 .net "b", 0 0, L_0x557cddd2afa0;  alias, 1 drivers
v0x557cdd18d230_0 .net "cout", 0 0, L_0x557cddd2ab00;  alias, 1 drivers
S_0x557cdcfb8da0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd131160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2ab70 .functor XOR 1, L_0x557cddd2aa90, L_0x557cddd2b340, C4<0>, C4<0>;
L_0x557cddd2ac70 .functor AND 1, L_0x557cddd2aa90, L_0x557cddd2b340, C4<1>, C4<1>;
v0x557cdd1907a0_0 .net "S", 0 0, L_0x557cddd2ab70;  alias, 1 drivers
v0x557cdd190860_0 .net "a", 0 0, L_0x557cddd2aa90;  alias, 1 drivers
v0x557cdd18fe20_0 .net "b", 0 0, L_0x557cddd2b340;  alias, 1 drivers
v0x557cdd205da0_0 .net "cout", 0 0, L_0x557cddd2ac70;  alias, 1 drivers
S_0x557cdcfad400 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdce717d0;
 .timescale 0 0;
P_0x557cdd5ee8d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcfa10c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfad400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2a690 .functor OR 1, L_0x557cddd2a4b0, L_0x557cddd2a620, C4<0>, C4<0>;
v0x557cdd1fcd30_0 .net "S", 0 0, L_0x557cddd2a520;  1 drivers
v0x557cdd1fcdf0_0 .net "a", 0 0, L_0x557cddd2a700;  1 drivers
v0x557cdd1fc980_0 .net "b", 0 0, L_0x557cddd2a830;  1 drivers
v0x557cdd1fbe00_0 .net "c_1", 0 0, L_0x557cddd2a4b0;  1 drivers
v0x557cdd1fb480_0 .net "c_2", 0 0, L_0x557cddd2a620;  1 drivers
v0x557cdd203810_0 .net "cin", 0 0, L_0x557cddd2a960;  1 drivers
v0x557cdd202e90_0 .net "cout", 0 0, L_0x557cddd2a690;  1 drivers
v0x557cdd202f30_0 .net "h_1_out", 0 0, L_0x557cddd2a440;  1 drivers
S_0x557cdd106c70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfa10c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2a440 .functor XOR 1, L_0x557cddd2a700, L_0x557cddd2a830, C4<0>, C4<0>;
L_0x557cddd2a4b0 .functor AND 1, L_0x557cddd2a700, L_0x557cddd2a830, C4<1>, C4<1>;
v0x557cdd200620_0 .net "S", 0 0, L_0x557cddd2a440;  alias, 1 drivers
v0x557cdd2006e0_0 .net "a", 0 0, L_0x557cddd2a700;  alias, 1 drivers
v0x557cdd200180_0 .net "b", 0 0, L_0x557cddd2a830;  alias, 1 drivers
v0x557cdd1ff630_0 .net "cout", 0 0, L_0x557cddd2a4b0;  alias, 1 drivers
S_0x557cdd0f0d40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfa10c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2a520 .functor XOR 1, L_0x557cddd2a440, L_0x557cddd2a960, C4<0>, C4<0>;
L_0x557cddd2a620 .functor AND 1, L_0x557cddd2a440, L_0x557cddd2a960, C4<1>, C4<1>;
v0x557cdd1fe730_0 .net "S", 0 0, L_0x557cddd2a520;  alias, 1 drivers
v0x557cdd1fe7d0_0 .net "a", 0 0, L_0x557cddd2a440;  alias, 1 drivers
v0x557cdd1fddb0_0 .net "b", 0 0, L_0x557cddd2a960;  alias, 1 drivers
v0x557cdd1fd910_0 .net "cout", 0 0, L_0x557cddd2a620;  alias, 1 drivers
S_0x557cdd0dac10 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1ed690 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448f88 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddd2b5f0 .functor XOR 2, L_0x7f5061448f88, L_0x557cddd15f50, C4<00>, C4<00>;
L_0x557cddd2c440 .functor NOT 1, L_0x557cddd2c3a0, C4<0>, C4<0>, C4<0>;
L_0x557cddd2c540 .functor AND 1, L_0x7f5061442418, L_0x557cddd2c440, C4<1>, C4<1>;
L_0x557cddd2c650 .functor NOT 2, L_0x557cddd2c5b0, C4<00>, C4<00>, C4<00>;
L_0x557cddd2c6c0 .functor AND 2, L_0x557cddd2c260, L_0x557cddd2c650, C4<11>, C4<11>;
L_0x557cddd2c730 .functor NOT 2, L_0x557cddd2c260, C4<00>, C4<00>, C4<00>;
L_0x557cddd2da40 .functor AND 2, L_0x557cddd2d5f0, L_0x557cddd2d910, C4<11>, C4<11>;
L_0x557cddd2db00 .functor OR 2, L_0x557cddd2c6c0, L_0x557cddd2da40, C4<00>, C4<00>;
v0x557cdd48e4f0_0 .net *"_s0", 1 0, L_0x7f5061448f88;  1 drivers
v0x557cdd48d9a0_0 .net *"_s10", 1 0, L_0x557cddd2c650;  1 drivers
L_0x7f50614424f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd48caa0_0 .net/2s *"_s18", 0 0, L_0x7f50614424f0;  1 drivers
L_0x7f5061442538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd48c120_0 .net/2s *"_s23", 0 0, L_0x7f5061442538;  1 drivers
v0x557cdd48bc80_0 .net *"_s27", 1 0, L_0x557cddd2d910;  1 drivers
v0x557cdd48b130_0 .net *"_s4", 0 0, L_0x557cddd2c440;  1 drivers
v0x557cdd48a230_0 .net *"_s8", 1 0, L_0x557cddd2c5b0;  1 drivers
v0x557cdd4898b0_0 .net "a", 1 0, L_0x557cddd15e20;  alias, 1 drivers
v0x557cdd489970_0 .net "a_or_s", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd489410_0 .net "add_1", 1 0, L_0x557cddd2c830;  1 drivers
v0x557cdd4894b0_0 .net "b", 1 0, L_0x557cddd15f50;  alias, 1 drivers
v0x557cdd4888c0_0 .net "cout", 0 0, L_0x557cddd2c3a0;  alias, 1 drivers
v0x557cdd4879c0_0 .net "diff_is_negative", 0 0, L_0x557cddd2c540;  1 drivers
v0x557cdd487a60_0 .net "dummy_cout", 0 0, L_0x557cddd2d730;  1 drivers
v0x557cdd487040_0 .net "input_b", 1 0, L_0x557cddd2b5f0;  1 drivers
v0x557cdd486ba0_0 .net "inverted_out", 1 0, L_0x557cddd2c730;  1 drivers
v0x557cdd486050_0 .net "n_out", 1 0, L_0x557cddd2da40;  1 drivers
v0x557cdd4860f0_0 .net "negated_out", 1 0, L_0x557cddd2d5f0;  1 drivers
v0x557cdd4847d0_0 .net "out", 1 0, L_0x557cddd2db00;  alias, 1 drivers
v0x557cdd484890_0 .net "p_out", 1 0, L_0x557cddd2c6c0;  1 drivers
v0x557cdd484330_0 .net "t_out", 1 0, L_0x557cddd2c260;  1 drivers
L_0x557cddd2c5b0 .concat [ 1 1 0 0], L_0x557cddd2c540, L_0x557cddd2c540;
L_0x557cddd2c830 .concat8 [ 1 1 0 0], L_0x7f5061442538, L_0x7f50614424f0;
L_0x557cddd2d870 .part L_0x557cddd2c830, 1, 1;
L_0x557cddd2d910 .concat [ 1 1 0 0], L_0x557cddd2c540, L_0x557cddd2c540;
S_0x557cdd0c4ce0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd0dac10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd617330 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd1d9c60_0 .net "S", 1 0, L_0x557cddd2c260;  alias, 1 drivers
v0x557cdd1d9d00_0 .net "a", 1 0, L_0x557cddd15e20;  alias, 1 drivers
v0x557cdd1d92e0_0 .net "b", 1 0, L_0x557cddd2b5f0;  alias, 1 drivers
v0x557cdd1d8e40_0 .net "carin", 1 0, L_0x557cddd2c300;  1 drivers
v0x557cdd1d8260_0 .net "cin", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd1d7eb0_0 .net "cout", 0 0, L_0x557cddd2c3a0;  alias, 1 drivers
L_0x557cddd2b920 .part L_0x557cddd15e20, 1, 1;
L_0x557cddd2ba50 .part L_0x557cddd2b5f0, 1, 1;
L_0x557cddd2bb80 .part L_0x557cddd2c300, 0, 1;
L_0x557cddd2bf70 .part L_0x557cddd15e20, 0, 1;
L_0x557cddd2c0a0 .part L_0x557cddd2b5f0, 0, 1;
L_0x557cddd2c260 .concat8 [ 1 1 0 0], L_0x557cddd2bd90, L_0x557cddd2b740;
L_0x557cddd2c300 .concat8 [ 1 1 0 0], L_0x557cddd2bf00, L_0x557cddd2b8b0;
L_0x557cddd2c3a0 .part L_0x557cddd2c300, 1, 1;
S_0x557cdd95b570 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd0c4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2bf00 .functor OR 1, L_0x557cddd2bd20, L_0x557cddd2be90, C4<0>, C4<0>;
v0x557cdd1e6e10_0 .net "S", 0 0, L_0x557cddd2bd90;  1 drivers
v0x557cdd1e5f10_0 .net "a", 0 0, L_0x557cddd2bf70;  1 drivers
v0x557cdd1e5590_0 .net "b", 0 0, L_0x557cddd2c0a0;  1 drivers
v0x557cdd1e50f0_0 .net "c_1", 0 0, L_0x557cddd2bd20;  1 drivers
v0x557cdd1e4510_0 .net "c_2", 0 0, L_0x557cddd2be90;  1 drivers
v0x557cdd1e45b0_0 .net "cin", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd1e4160_0 .net "cout", 0 0, L_0x557cddd2bf00;  1 drivers
v0x557cdd1e4200_0 .net "h_1_out", 0 0, L_0x557cddd2bcb0;  1 drivers
S_0x557cdd4f4940 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd95b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2bcb0 .functor XOR 1, L_0x557cddd2bf70, L_0x557cddd2c0a0, C4<0>, C4<0>;
L_0x557cddd2bd20 .functor AND 1, L_0x557cddd2bf70, L_0x557cddd2c0a0, C4<1>, C4<1>;
v0x557cdd1ec950_0 .net "S", 0 0, L_0x557cddd2bcb0;  alias, 1 drivers
v0x557cdd1eca10_0 .net "a", 0 0, L_0x557cddd2bf70;  alias, 1 drivers
v0x557cdd1ec3c0_0 .net "b", 0 0, L_0x557cddd2c0a0;  alias, 1 drivers
v0x557cdd1e9680_0 .net "cout", 0 0, L_0x557cddd2bd20;  alias, 1 drivers
S_0x557cdd4dea10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd95b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2bd90 .functor XOR 1, L_0x557cddd2bcb0, L_0x7f5061442418, C4<0>, C4<0>;
L_0x557cddd2be90 .functor AND 1, L_0x557cddd2bcb0, L_0x7f5061442418, C4<1>, C4<1>;
v0x557cdd1e8780_0 .net "S", 0 0, L_0x557cddd2bd90;  alias, 1 drivers
v0x557cdd1e8820_0 .net "a", 0 0, L_0x557cddd2bcb0;  alias, 1 drivers
v0x557cdd1e7e00_0 .net "b", 0 0, L_0x7f5061442418;  alias, 1 drivers
v0x557cdd1e7960_0 .net "cout", 0 0, L_0x557cddd2be90;  alias, 1 drivers
S_0x557cdd4c9420 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd0c4ce0;
 .timescale 0 0;
P_0x557cdd62cd40 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd4b34f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4c9420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2b8b0 .functor OR 1, L_0x557cddd2b6d0, L_0x557cddd2b840, C4<0>, C4<0>;
v0x557cdd1e01a0_0 .net "S", 0 0, L_0x557cddd2b740;  1 drivers
v0x557cdd1dd3d0_0 .net "a", 0 0, L_0x557cddd2b920;  1 drivers
v0x557cdd1dc4d0_0 .net "b", 0 0, L_0x557cddd2ba50;  1 drivers
v0x557cdd1dbb50_0 .net "c_1", 0 0, L_0x557cddd2b6d0;  1 drivers
v0x557cdd1db6b0_0 .net "c_2", 0 0, L_0x557cddd2b840;  1 drivers
v0x557cdd1db750_0 .net "cin", 0 0, L_0x557cddd2bb80;  1 drivers
v0x557cdd1dab60_0 .net "cout", 0 0, L_0x557cddd2b8b0;  1 drivers
v0x557cdd1dac00_0 .net "h_1_out", 0 0, L_0x557cddd2b660;  1 drivers
S_0x557cdd9093e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4b34f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2b660 .functor XOR 1, L_0x557cddd2b920, L_0x557cddd2ba50, C4<0>, C4<0>;
L_0x557cddd2b6d0 .functor AND 1, L_0x557cddd2b920, L_0x557cddd2ba50, C4<1>, C4<1>;
v0x557cdd1e35e0_0 .net "S", 0 0, L_0x557cddd2b660;  alias, 1 drivers
v0x557cdd1e2c60_0 .net "a", 0 0, L_0x557cddd2b920;  alias, 1 drivers
v0x557cdd1e2d20_0 .net "b", 0 0, L_0x557cddd2ba50;  alias, 1 drivers
v0x557cdd1eaff0_0 .net "cout", 0 0, L_0x557cddd2b6d0;  alias, 1 drivers
S_0x557cdd8dfca0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4b34f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2b740 .functor XOR 1, L_0x557cddd2b660, L_0x557cddd2bb80, C4<0>, C4<0>;
L_0x557cddd2b840 .functor AND 1, L_0x557cddd2b660, L_0x557cddd2bb80, C4<1>, C4<1>;
v0x557cdd1ea670_0 .net "S", 0 0, L_0x557cddd2b740;  alias, 1 drivers
v0x557cdd1ea730_0 .net "a", 0 0, L_0x557cddd2b660;  alias, 1 drivers
v0x557cdd1ea1d0_0 .net "b", 0 0, L_0x557cddd2bb80;  alias, 1 drivers
v0x557cdd1e07c0_0 .net "cout", 0 0, L_0x557cddd2b840;  alias, 1 drivers
S_0x557cdd8b62b0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd0dac10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd66c640 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd491200_0 .net "S", 1 0, L_0x557cddd2d5f0;  alias, 1 drivers
v0x557cdd4912c0_0 .net "a", 1 0, L_0x557cddd2c730;  alias, 1 drivers
v0x557cdd490d60_0 .net "b", 1 0, L_0x557cddd2c830;  alias, 1 drivers
v0x557cdd490210_0 .net "carin", 1 0, L_0x557cddd2d690;  1 drivers
v0x557cdd48f310_0 .net "cin", 0 0, L_0x557cddd2d870;  1 drivers
v0x557cdd48e990_0 .net "cout", 0 0, L_0x557cddd2d730;  alias, 1 drivers
L_0x557cddd2cb90 .part L_0x557cddd2c730, 1, 1;
L_0x557cddd2ccc0 .part L_0x557cddd2c830, 1, 1;
L_0x557cddd2cdf0 .part L_0x557cddd2d690, 0, 1;
L_0x557cddd2d270 .part L_0x557cddd2c730, 0, 1;
L_0x557cddd2d430 .part L_0x557cddd2c830, 0, 1;
L_0x557cddd2d5f0 .concat8 [ 1 1 0 0], L_0x557cddd2d000, L_0x557cddd2c9b0;
L_0x557cddd2d690 .concat8 [ 1 1 0 0], L_0x557cddd2d200, L_0x557cddd2cb20;
L_0x557cddd2d730 .part L_0x557cddd2d690, 1, 1;
S_0x557cdd88cb30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd8b62b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2d200 .functor OR 1, L_0x557cddd2cf90, L_0x557cddd2d100, C4<0>, C4<0>;
v0x557cdd49cc40_0 .net "S", 0 0, L_0x557cddd2d000;  1 drivers
v0x557cdd49bd40_0 .net "a", 0 0, L_0x557cddd2d270;  1 drivers
v0x557cdd49b3c0_0 .net "b", 0 0, L_0x557cddd2d430;  1 drivers
v0x557cdd49af20_0 .net "c_1", 0 0, L_0x557cddd2cf90;  1 drivers
v0x557cdd49a3d0_0 .net "c_2", 0 0, L_0x557cddd2d100;  1 drivers
v0x557cdd49a470_0 .net "cin", 0 0, L_0x557cddd2d870;  alias, 1 drivers
v0x557cdd4994d0_0 .net "cout", 0 0, L_0x557cddd2d200;  1 drivers
v0x557cdd499570_0 .net "h_1_out", 0 0, L_0x557cddd2cf20;  1 drivers
S_0x557cdd791980 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd88cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2cf20 .functor XOR 1, L_0x557cddd2d270, L_0x557cddd2d430, C4<0>, C4<0>;
L_0x557cddd2cf90 .functor AND 1, L_0x557cddd2d270, L_0x557cddd2d430, C4<1>, C4<1>;
v0x557cdd1d73d0_0 .net "S", 0 0, L_0x557cddd2cf20;  alias, 1 drivers
v0x557cdd1d6b90_0 .net "a", 0 0, L_0x557cddd2d270;  alias, 1 drivers
v0x557cdd1d6c50_0 .net "b", 0 0, L_0x557cddd2d430;  alias, 1 drivers
v0x557cdd1d6790_0 .net "cout", 0 0, L_0x557cddd2cf90;  alias, 1 drivers
S_0x557cdd782d60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd88cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2d000 .functor XOR 1, L_0x557cddd2cf20, L_0x557cddd2d870, C4<0>, C4<0>;
L_0x557cddd2d100 .functor AND 1, L_0x557cddd2cf20, L_0x557cddd2d870, C4<1>, C4<1>;
v0x557cdd1ded40_0 .net "S", 0 0, L_0x557cddd2d000;  alias, 1 drivers
v0x557cdd1dee00_0 .net "a", 0 0, L_0x557cddd2cf20;  alias, 1 drivers
v0x557cdd1de3c0_0 .net "b", 0 0, L_0x557cddd2d870;  alias, 1 drivers
v0x557cdd1ddf20_0 .net "cout", 0 0, L_0x557cddd2d100;  alias, 1 drivers
S_0x557cdd748160 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd8b62b0;
 .timescale 0 0;
P_0x557cdd6803e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd739540 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd748160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2cb20 .functor OR 1, L_0x557cddd2c940, L_0x557cddd2cab0, C4<0>, C4<0>;
v0x557cdd4952f0_0 .net "S", 0 0, L_0x557cddd2c9b0;  1 drivers
v0x557cdd4953b0_0 .net "a", 0 0, L_0x557cddd2cb90;  1 drivers
v0x557cdd4943f0_0 .net "b", 0 0, L_0x557cddd2ccc0;  1 drivers
v0x557cdd493a70_0 .net "c_1", 0 0, L_0x557cddd2c940;  1 drivers
v0x557cdd4935d0_0 .net "c_2", 0 0, L_0x557cddd2cab0;  1 drivers
v0x557cdd492a80_0 .net "cin", 0 0, L_0x557cddd2cdf0;  1 drivers
v0x557cdd491b80_0 .net "cout", 0 0, L_0x557cddd2cb20;  1 drivers
v0x557cdd491c20_0 .net "h_1_out", 0 0, L_0x557cddd2c8d0;  1 drivers
S_0x557cdd71b240 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd739540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2c8d0 .functor XOR 1, L_0x557cddd2cb90, L_0x557cddd2ccc0, C4<0>, C4<0>;
L_0x557cddd2c940 .functor AND 1, L_0x557cddd2cb90, L_0x557cddd2ccc0, C4<1>, C4<1>;
v0x557cdd498b50_0 .net "S", 0 0, L_0x557cddd2c8d0;  alias, 1 drivers
v0x557cdd498c10_0 .net "a", 0 0, L_0x557cddd2cb90;  alias, 1 drivers
v0x557cdd4986b0_0 .net "b", 0 0, L_0x557cddd2ccc0;  alias, 1 drivers
v0x557cdd497b60_0 .net "cout", 0 0, L_0x557cddd2c940;  alias, 1 drivers
S_0x557cdd70c620 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd739540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2c9b0 .functor XOR 1, L_0x557cddd2c8d0, L_0x557cddd2cdf0, C4<0>, C4<0>;
L_0x557cddd2cab0 .functor AND 1, L_0x557cddd2c8d0, L_0x557cddd2cdf0, C4<1>, C4<1>;
v0x557cdd496c60_0 .net "S", 0 0, L_0x557cddd2c9b0;  alias, 1 drivers
v0x557cdd496d00_0 .net "a", 0 0, L_0x557cddd2c8d0;  alias, 1 drivers
v0x557cdd4962e0_0 .net "b", 0 0, L_0x557cddd2cdf0;  alias, 1 drivers
v0x557cdd495e40_0 .net "cout", 0 0, L_0x557cddd2cab0;  alias, 1 drivers
S_0x557cdd76ffd0 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7acae0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd30e480_0 .net "S", 7 0, L_0x557cddd44cc0;  alias, 1 drivers
v0x557cdd30db00_0 .net "a", 7 0, L_0x557cddd40b10;  alias, 1 drivers
v0x557cdd30dba0_0 .net "b", 7 0, L_0x557cddd40dd0;  alias, 1 drivers
v0x557cdd30d660_0 .net "carin", 7 0, L_0x557cddd44ec0;  1 drivers
L_0x7f5061442ad8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd4762d0_0 .net "cin", 0 0, L_0x7f5061442ad8;  1 drivers
v0x557cdd4755c0_0 .net "cout", 0 0, L_0x557cddd452f0;  alias, 1 drivers
L_0x557cddd413c0 .part L_0x557cddd40b10, 1, 1;
L_0x557cddd414f0 .part L_0x557cddd40dd0, 1, 1;
L_0x557cddd41620 .part L_0x557cddd44ec0, 0, 1;
L_0x557cddd41b00 .part L_0x557cddd40b10, 2, 1;
L_0x557cddd41cc0 .part L_0x557cddd40dd0, 2, 1;
L_0x557cddd41e80 .part L_0x557cddd44ec0, 1, 1;
L_0x557cddd42310 .part L_0x557cddd40b10, 3, 1;
L_0x557cddd42440 .part L_0x557cddd40dd0, 3, 1;
L_0x557cddd425c0 .part L_0x557cddd44ec0, 2, 1;
L_0x557cddd42aa0 .part L_0x557cddd40b10, 4, 1;
L_0x557cddd42bd0 .part L_0x557cddd40dd0, 4, 1;
L_0x557cddd42d00 .part L_0x557cddd44ec0, 3, 1;
L_0x557cddd43240 .part L_0x557cddd40b10, 5, 1;
L_0x557cddd43370 .part L_0x557cddd40dd0, 5, 1;
L_0x557cddd43520 .part L_0x557cddd44ec0, 4, 1;
L_0x557cddd43990 .part L_0x557cddd40b10, 6, 1;
L_0x557cddd43c60 .part L_0x557cddd40dd0, 6, 1;
L_0x557cddd43e10 .part L_0x557cddd44ec0, 5, 1;
L_0x557cddd44270 .part L_0x557cddd40b10, 7, 1;
L_0x557cddd443a0 .part L_0x557cddd40dd0, 7, 1;
L_0x557cddd43eb0 .part L_0x557cddd44ec0, 6, 1;
L_0x557cddd44a40 .part L_0x557cddd40b10, 0, 1;
L_0x557cddd444d0 .part L_0x557cddd40dd0, 0, 1;
LS_0x557cddd44cc0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd446f0, L_0x557cddd41180, L_0x557cddd41830, L_0x557cddd42090;
LS_0x557cddd44cc0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd427d0, L_0x557cddd43010, L_0x557cddd436c0, L_0x557cddd44030;
L_0x557cddd44cc0 .concat8 [ 4 4 0 0], LS_0x557cddd44cc0_0_0, LS_0x557cddd44cc0_0_4;
LS_0x557cddd44ec0_0_0 .concat8 [ 1 1 1 1], L_0x557cddd449b0, L_0x557cddd41350, L_0x557cddd41a90, L_0x557cddd422a0;
LS_0x557cddd44ec0_0_4 .concat8 [ 1 1 1 1], L_0x557cddd42a30, L_0x557cddd431d0, L_0x557cddd43920, L_0x557cddd44200;
L_0x557cddd44ec0 .concat8 [ 4 4 0 0], LS_0x557cddd44ec0_0_0, LS_0x557cddd44ec0_0_4;
L_0x557cddd452f0 .part L_0x557cddd44ec0, 7, 1;
S_0x557cdd761ef0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd76ffd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd449b0 .functor OR 1, L_0x557cddd44680, L_0x557cddd44840, C4<0>, C4<0>;
v0x557cdd47f6f0_0 .net "S", 0 0, L_0x557cddd446f0;  1 drivers
v0x557cdd47f250_0 .net "a", 0 0, L_0x557cddd44a40;  1 drivers
v0x557cdd47e700_0 .net "b", 0 0, L_0x557cddd444d0;  1 drivers
v0x557cdd47d800_0 .net "c_1", 0 0, L_0x557cddd44680;  1 drivers
v0x557cdd47ce80_0 .net "c_2", 0 0, L_0x557cddd44840;  1 drivers
v0x557cdd47cf20_0 .net "cin", 0 0, L_0x7f5061442ad8;  alias, 1 drivers
v0x557cdd47c9e0_0 .net "cout", 0 0, L_0x557cddd449b0;  1 drivers
v0x557cdd47ca80_0 .net "h_1_out", 0 0, L_0x557cddd44610;  1 drivers
S_0x557cdd677c00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd761ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd44610 .functor XOR 1, L_0x557cddd44a40, L_0x557cddd444d0, C4<0>, C4<0>;
L_0x557cddd44680 .functor AND 1, L_0x557cddd44a40, L_0x557cddd444d0, C4<1>, C4<1>;
v0x557cdd4837e0_0 .net "S", 0 0, L_0x557cddd44610;  alias, 1 drivers
v0x557cdd4828e0_0 .net "a", 0 0, L_0x557cddd44a40;  alias, 1 drivers
v0x557cdd4829a0_0 .net "b", 0 0, L_0x557cddd444d0;  alias, 1 drivers
v0x557cdd481f60_0 .net "cout", 0 0, L_0x557cddd44680;  alias, 1 drivers
S_0x557cdd668fe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd761ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd446f0 .functor XOR 1, L_0x557cddd44610, L_0x7f5061442ad8, C4<0>, C4<0>;
L_0x557cddd44840 .functor AND 1, L_0x557cddd44610, L_0x7f5061442ad8, C4<1>, C4<1>;
v0x557cdd481ac0_0 .net "S", 0 0, L_0x557cddd446f0;  alias, 1 drivers
v0x557cdd481b80_0 .net "a", 0 0, L_0x557cddd44610;  alias, 1 drivers
v0x557cdd480f70_0 .net "b", 0 0, L_0x7f5061442ad8;  alias, 1 drivers
v0x557cdd480070_0 .net "cout", 0 0, L_0x557cddd44840;  alias, 1 drivers
S_0x557cdd62e3e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd76ffd0;
 .timescale 0 0;
P_0x557cdd7c3850 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd61f7c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd62e3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd41350 .functor OR 1, L_0x557cddd410c0, L_0x557cddd41290, C4<0>, C4<0>;
v0x557cdd478660_0 .net "S", 0 0, L_0x557cddd41180;  1 drivers
v0x557cdd478720_0 .net "a", 0 0, L_0x557cddd413c0;  1 drivers
v0x557cdd477d80_0 .net "b", 0 0, L_0x557cddd414f0;  1 drivers
v0x557cdd49e5b0_0 .net "c_1", 0 0, L_0x557cddd410c0;  1 drivers
v0x557cdd49dc30_0 .net "c_2", 0 0, L_0x557cddd41290;  1 drivers
v0x557cdd49d790_0 .net "cin", 0 0, L_0x557cddd41620;  1 drivers
v0x557cdd334be0_0 .net "cout", 0 0, L_0x557cddd41350;  1 drivers
v0x557cdd334c80_0 .net "h_1_out", 0 0, L_0x557cddd40fb0;  1 drivers
S_0x557cdd6014c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd61f7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd40fb0 .functor XOR 1, L_0x557cddd413c0, L_0x557cddd414f0, C4<0>, C4<0>;
L_0x557cddd410c0 .functor AND 1, L_0x557cddd413c0, L_0x557cddd414f0, C4<1>, C4<1>;
v0x557cdd47be90_0 .net "S", 0 0, L_0x557cddd40fb0;  alias, 1 drivers
v0x557cdd47bf50_0 .net "a", 0 0, L_0x557cddd413c0;  alias, 1 drivers
v0x557cdd47af90_0 .net "b", 0 0, L_0x557cddd414f0;  alias, 1 drivers
v0x557cdd47a610_0 .net "cout", 0 0, L_0x557cddd410c0;  alias, 1 drivers
S_0x557cdd5f28a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd61f7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd41180 .functor XOR 1, L_0x557cddd40fb0, L_0x557cddd41620, C4<0>, C4<0>;
L_0x557cddd41290 .functor AND 1, L_0x557cddd40fb0, L_0x557cddd41620, C4<1>, C4<1>;
v0x557cdd47a170_0 .net "S", 0 0, L_0x557cddd41180;  alias, 1 drivers
v0x557cdd47a210_0 .net "a", 0 0, L_0x557cddd40fb0;  alias, 1 drivers
v0x557cdd479590_0 .net "b", 0 0, L_0x557cddd41620;  alias, 1 drivers
v0x557cdd4791e0_0 .net "cout", 0 0, L_0x557cddd41290;  alias, 1 drivers
S_0x557cdd656250 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd76ffd0;
 .timescale 0 0;
P_0x557cdd765330 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd648170 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd656250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd41a90 .functor OR 1, L_0x557cddd417c0, L_0x557cddd419d0, C4<0>, C4<0>;
v0x557cdd32f460_0 .net "S", 0 0, L_0x557cddd41830;  1 drivers
v0x557cdd32f520_0 .net "a", 0 0, L_0x557cddd41b00;  1 drivers
v0x557cdd32efc0_0 .net "b", 0 0, L_0x557cddd41cc0;  1 drivers
v0x557cdd32e470_0 .net "c_1", 0 0, L_0x557cddd417c0;  1 drivers
v0x557cdd32d570_0 .net "c_2", 0 0, L_0x557cddd419d0;  1 drivers
v0x557cdd32cbf0_0 .net "cin", 0 0, L_0x557cddd41e80;  1 drivers
v0x557cdd32c750_0 .net "cout", 0 0, L_0x557cddd41a90;  1 drivers
v0x557cdd32c7f0_0 .net "h_1_out", 0 0, L_0x557cddd41750;  1 drivers
S_0x557cdd58df80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd648170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd41750 .functor XOR 1, L_0x557cddd41b00, L_0x557cddd41cc0, C4<0>, C4<0>;
L_0x557cddd417c0 .functor AND 1, L_0x557cddd41b00, L_0x557cddd41cc0, C4<1>, C4<1>;
v0x557cdd3343c0_0 .net "S", 0 0, L_0x557cddd41750;  alias, 1 drivers
v0x557cdd334480_0 .net "a", 0 0, L_0x557cddd41b00;  alias, 1 drivers
v0x557cdd329020_0 .net "b", 0 0, L_0x557cddd41cc0;  alias, 1 drivers
v0x557cdd333fb0_0 .net "cout", 0 0, L_0x557cddd417c0;  alias, 1 drivers
S_0x557cdd57f360 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd648170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd41830 .functor XOR 1, L_0x557cddd41750, L_0x557cddd41e80, C4<0>, C4<0>;
L_0x557cddd419d0 .functor AND 1, L_0x557cddd41750, L_0x557cddd41e80, C4<1>, C4<1>;
v0x557cdd333a20_0 .net "S", 0 0, L_0x557cddd41830;  alias, 1 drivers
v0x557cdd333ac0_0 .net "a", 0 0, L_0x557cddd41750;  alias, 1 drivers
v0x557cdd330ce0_0 .net "b", 0 0, L_0x557cddd41e80;  alias, 1 drivers
v0x557cdd32fde0_0 .net "cout", 0 0, L_0x557cddd419d0;  alias, 1 drivers
S_0x557cdd544760 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd76ffd0;
 .timescale 0 0;
P_0x557cdd7d6920 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd535b40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd544760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd422a0 .functor OR 1, L_0x557cddd42020, L_0x557cddd421e0, C4<0>, C4<0>;
v0x557cdd331830_0 .net "S", 0 0, L_0x557cddd42090;  1 drivers
v0x557cdd327e20_0 .net "a", 0 0, L_0x557cddd42310;  1 drivers
v0x557cdd327800_0 .net "b", 0 0, L_0x557cddd42440;  1 drivers
v0x557cdd324910_0 .net "c_1", 0 0, L_0x557cddd42020;  1 drivers
v0x557cdd323a10_0 .net "c_2", 0 0, L_0x557cddd421e0;  1 drivers
v0x557cdd323ab0_0 .net "cin", 0 0, L_0x557cddd425c0;  1 drivers
v0x557cdd323090_0 .net "cout", 0 0, L_0x557cddd422a0;  1 drivers
v0x557cdd323130_0 .net "h_1_out", 0 0, L_0x557cddd41fb0;  1 drivers
S_0x557cdd517840 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd535b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd41fb0 .functor XOR 1, L_0x557cddd42310, L_0x557cddd42440, C4<0>, C4<0>;
L_0x557cddd42020 .functor AND 1, L_0x557cddd42310, L_0x557cddd42440, C4<1>, C4<1>;
v0x557cdd32bb70_0 .net "S", 0 0, L_0x557cddd41fb0;  alias, 1 drivers
v0x557cdd32b7c0_0 .net "a", 0 0, L_0x557cddd42310;  alias, 1 drivers
v0x557cdd32b880_0 .net "b", 0 0, L_0x557cddd42440;  alias, 1 drivers
v0x557cdd32ac40_0 .net "cout", 0 0, L_0x557cddd42020;  alias, 1 drivers
S_0x557cdd508c20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd535b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd42090 .functor XOR 1, L_0x557cddd41fb0, L_0x557cddd425c0, C4<0>, C4<0>;
L_0x557cddd421e0 .functor AND 1, L_0x557cddd41fb0, L_0x557cddd425c0, C4<1>, C4<1>;
v0x557cdd32a2c0_0 .net "S", 0 0, L_0x557cddd42090;  alias, 1 drivers
v0x557cdd32a380_0 .net "a", 0 0, L_0x557cddd41fb0;  alias, 1 drivers
v0x557cdd332650_0 .net "b", 0 0, L_0x557cddd425c0;  alias, 1 drivers
v0x557cdd331cd0_0 .net "cout", 0 0, L_0x557cddd421e0;  alias, 1 drivers
S_0x557cdd56c5d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd76ffd0;
 .timescale 0 0;
P_0x557cdd71a4c0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd55e4f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd56c5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd42a30 .functor OR 1, L_0x557cddd42760, L_0x557cddd42970, C4<0>, C4<0>;
v0x557cdd31f3f0_0 .net "S", 0 0, L_0x557cddd427d0;  1 drivers
v0x557cdd31f4b0_0 .net "a", 0 0, L_0x557cddd42aa0;  1 drivers
v0x557cdd31e870_0 .net "b", 0 0, L_0x557cddd42bd0;  1 drivers
v0x557cdd31df90_0 .net "c_1", 0 0, L_0x557cddd42760;  1 drivers
v0x557cdd31db90_0 .net "c_2", 0 0, L_0x557cddd42970;  1 drivers
v0x557cdd326280_0 .net "cin", 0 0, L_0x557cddd42d00;  1 drivers
v0x557cdd325900_0 .net "cout", 0 0, L_0x557cddd42a30;  1 drivers
v0x557cdd3259a0_0 .net "h_1_out", 0 0, L_0x557cddd426f0;  1 drivers
S_0x557cdd3cc420 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd55e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd426f0 .functor XOR 1, L_0x557cddd42aa0, L_0x557cddd42bd0, C4<0>, C4<0>;
L_0x557cddd42760 .functor AND 1, L_0x557cddd42aa0, L_0x557cddd42bd0, C4<1>, C4<1>;
v0x557cdd322bf0_0 .net "S", 0 0, L_0x557cddd426f0;  alias, 1 drivers
v0x557cdd322cb0_0 .net "a", 0 0, L_0x557cddd42aa0;  alias, 1 drivers
v0x557cdd3220a0_0 .net "b", 0 0, L_0x557cddd42bd0;  alias, 1 drivers
v0x557cdd3211a0_0 .net "cout", 0 0, L_0x557cddd42760;  alias, 1 drivers
S_0x557cdd3bd800 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd55e4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd427d0 .functor XOR 1, L_0x557cddd426f0, L_0x557cddd42d00, C4<0>, C4<0>;
L_0x557cddd42970 .functor AND 1, L_0x557cddd426f0, L_0x557cddd42d00, C4<1>, C4<1>;
v0x557cdd320820_0 .net "S", 0 0, L_0x557cddd427d0;  alias, 1 drivers
v0x557cdd3208c0_0 .net "a", 0 0, L_0x557cddd426f0;  alias, 1 drivers
v0x557cdd320380_0 .net "b", 0 0, L_0x557cddd42d00;  alias, 1 drivers
v0x557cdd31f7a0_0 .net "cout", 0 0, L_0x557cddd42970;  alias, 1 drivers
S_0x557cdd382c00 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd76ffd0;
 .timescale 0 0;
P_0x557cdd7310b0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd373fe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd382c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd431d0 .functor OR 1, L_0x557cddd42fa0, L_0x557cddd43110, C4<0>, C4<0>;
v0x557cdd319000_0 .net "S", 0 0, L_0x557cddd43010;  1 drivers
v0x557cdd318100_0 .net "a", 0 0, L_0x557cddd43240;  1 drivers
v0x557cdd317780_0 .net "b", 0 0, L_0x557cddd43370;  1 drivers
v0x557cdd3172e0_0 .net "c_1", 0 0, L_0x557cddd42fa0;  1 drivers
v0x557cdd316790_0 .net "c_2", 0 0, L_0x557cddd43110;  1 drivers
v0x557cdd316830_0 .net "cin", 0 0, L_0x557cddd43520;  1 drivers
v0x557cdd315890_0 .net "cout", 0 0, L_0x557cddd431d0;  1 drivers
v0x557cdd315930_0 .net "h_1_out", 0 0, L_0x557cddd42f30;  1 drivers
S_0x557cdd355ce0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd373fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd42f30 .functor XOR 1, L_0x557cddd43240, L_0x557cddd43370, C4<0>, C4<0>;
L_0x557cddd42fa0 .functor AND 1, L_0x557cddd43240, L_0x557cddd43370, C4<1>, C4<1>;
v0x557cdd325460_0 .net "S", 0 0, L_0x557cddd42f30;  alias, 1 drivers
v0x557cdd31cf00_0 .net "a", 0 0, L_0x557cddd43240;  alias, 1 drivers
v0x557cdd31cfc0_0 .net "b", 0 0, L_0x557cddd43370;  alias, 1 drivers
v0x557cdd31c6e0_0 .net "cout", 0 0, L_0x557cddd42fa0;  alias, 1 drivers
S_0x557cdd3470c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd373fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd43010 .functor XOR 1, L_0x557cddd42f30, L_0x557cddd43520, C4<0>, C4<0>;
L_0x557cddd43110 .functor AND 1, L_0x557cddd42f30, L_0x557cddd43520, C4<1>, C4<1>;
v0x557cdd311340_0 .net "S", 0 0, L_0x557cddd43010;  alias, 1 drivers
v0x557cdd311400_0 .net "a", 0 0, L_0x557cddd42f30;  alias, 1 drivers
v0x557cdd31c2d0_0 .net "b", 0 0, L_0x557cddd43520;  alias, 1 drivers
v0x557cdd31bd40_0 .net "cout", 0 0, L_0x557cddd43110;  alias, 1 drivers
S_0x557cdd3aaa70 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd76ffd0;
 .timescale 0 0;
P_0x557cdd746ac0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd39c990 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd3aaa70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd43920 .functor OR 1, L_0x557cddd43650, L_0x557cddd43860, C4<0>, C4<0>;
v0x557cdd31a970_0 .net "S", 0 0, L_0x557cddd436c0;  1 drivers
v0x557cdd31aa30_0 .net "a", 0 0, L_0x557cddd43990;  1 drivers
v0x557cdd319ff0_0 .net "b", 0 0, L_0x557cddd43c60;  1 drivers
v0x557cdd319b50_0 .net "c_1", 0 0, L_0x557cddd43650;  1 drivers
v0x557cdd310140_0 .net "c_2", 0 0, L_0x557cddd43860;  1 drivers
v0x557cdd30fb20_0 .net "cin", 0 0, L_0x557cddd43e10;  1 drivers
v0x557cdd30cb10_0 .net "cout", 0 0, L_0x557cddd43920;  1 drivers
v0x557cdd30cbb0_0 .net "h_1_out", 0 0, L_0x557cddd42ec0;  1 drivers
S_0x557cdd2b26a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd39c990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd42ec0 .functor XOR 1, L_0x557cddd43990, L_0x557cddd43c60, C4<0>, C4<0>;
L_0x557cddd43650 .functor AND 1, L_0x557cddd43990, L_0x557cddd43c60, C4<1>, C4<1>;
v0x557cdd314f10_0 .net "S", 0 0, L_0x557cddd42ec0;  alias, 1 drivers
v0x557cdd314fd0_0 .net "a", 0 0, L_0x557cddd43990;  alias, 1 drivers
v0x557cdd314a70_0 .net "b", 0 0, L_0x557cddd43c60;  alias, 1 drivers
v0x557cdd313e90_0 .net "cout", 0 0, L_0x557cddd43650;  alias, 1 drivers
S_0x557cdd2a3a80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd39c990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd436c0 .functor XOR 1, L_0x557cddd42ec0, L_0x557cddd43e10, C4<0>, C4<0>;
L_0x557cddd43860 .functor AND 1, L_0x557cddd42ec0, L_0x557cddd43e10, C4<1>, C4<1>;
v0x557cdd313ae0_0 .net "S", 0 0, L_0x557cddd436c0;  alias, 1 drivers
v0x557cdd313b80_0 .net "a", 0 0, L_0x557cddd42ec0;  alias, 1 drivers
v0x557cdd312f60_0 .net "b", 0 0, L_0x557cddd43e10;  alias, 1 drivers
v0x557cdd3125e0_0 .net "cout", 0 0, L_0x557cddd43860;  alias, 1 drivers
S_0x557cdd268e80 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd76ffd0;
 .timescale 0 0;
P_0x557cdd77b700 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd25a260 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd268e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd44200 .functor OR 1, L_0x557cddd43fc0, L_0x557cddd44140, C4<0>, C4<0>;
v0x557cdd308580_0 .net "S", 0 0, L_0x557cddd44030;  1 drivers
v0x557cdd3079a0_0 .net "a", 0 0, L_0x557cddd44270;  1 drivers
v0x557cdd3075f0_0 .net "b", 0 0, L_0x557cddd443a0;  1 drivers
v0x557cdd306a70_0 .net "c_1", 0 0, L_0x557cddd43fc0;  1 drivers
v0x557cdd3062d0_0 .net "c_2", 0 0, L_0x557cddd44140;  1 drivers
v0x557cdd306370_0 .net "cin", 0 0, L_0x557cddd43eb0;  1 drivers
v0x557cdd305f70_0 .net "cout", 0 0, L_0x557cddd44200;  1 drivers
v0x557cdd306010_0 .net "h_1_out", 0 0, L_0x557cddd43f50;  1 drivers
S_0x557cdd23bf60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd25a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd43f50 .functor XOR 1, L_0x557cddd44270, L_0x557cddd443a0, C4<0>, C4<0>;
L_0x557cddd43fc0 .functor AND 1, L_0x557cddd44270, L_0x557cddd443a0, C4<1>, C4<1>;
v0x557cdd30bc10_0 .net "S", 0 0, L_0x557cddd43f50;  alias, 1 drivers
v0x557cdd30b290_0 .net "a", 0 0, L_0x557cddd44270;  alias, 1 drivers
v0x557cdd30b350_0 .net "b", 0 0, L_0x557cddd443a0;  alias, 1 drivers
v0x557cdd30adf0_0 .net "cout", 0 0, L_0x557cddd43fc0;  alias, 1 drivers
S_0x557cdd22d340 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd25a260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd44030 .functor XOR 1, L_0x557cddd43f50, L_0x557cddd43eb0, C4<0>, C4<0>;
L_0x557cddd44140 .functor AND 1, L_0x557cddd43f50, L_0x557cddd43eb0, C4<1>, C4<1>;
v0x557cdd30a2a0_0 .net "S", 0 0, L_0x557cddd44030;  alias, 1 drivers
v0x557cdd30a360_0 .net "a", 0 0, L_0x557cddd43f50;  alias, 1 drivers
v0x557cdd3093a0_0 .net "b", 0 0, L_0x557cddd43eb0;  alias, 1 drivers
v0x557cdd308a20_0 .net "cout", 0 0, L_0x557cddd44140;  alias, 1 drivers
S_0x557cdd290cf0 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd16230 .functor BUFZ 2, L_0x557cddd15c80, C4<00>, C4<00>, C4<00>;
L_0x557cddd16470 .functor BUFZ 2, L_0x557cddd15f50, C4<00>, C4<00>, C4<00>;
L_0x557cddd16570 .functor AND 1, L_0x557cddd16190, L_0x557cddd163d0, C4<1>, C4<1>;
L_0x557cddd16680 .functor AND 1, L_0x557cddd160f0, L_0x557cddd16330, C4<1>, C4<1>;
L_0x557cddd16790 .functor NOT 1, L_0x557cddd160f0, C4<0>, C4<0>, C4<0>;
L_0x557cddd16800 .functor AND 1, L_0x557cddd16790, L_0x557cddd16190, C4<1>, C4<1>;
L_0x557cddd16870 .functor NOT 1, L_0x557cddd16330, C4<0>, C4<0>, C4<0>;
L_0x557cddd168e0 .functor AND 1, L_0x557cddd16870, L_0x557cddd163d0, C4<1>, C4<1>;
L_0x557cddd16950 .functor XOR 1, L_0x557cddd160f0, L_0x557cddd16190, C4<0>, C4<0>;
L_0x557cddd16ae0 .functor XOR 1, L_0x557cddd16330, L_0x557cddd163d0, C4<0>, C4<0>;
L_0x557cddd16c70 .functor AND 1, L_0x557cddd16950, L_0x557cddd16ae0, C4<1>, C4<1>;
L_0x557cddd19770 .functor NOT 1, L_0x557cddd16800, C4<0>, C4<0>, C4<0>;
L_0x557cddd198a0 .functor NOT 1, L_0x557cddd168e0, C4<0>, C4<0>, C4<0>;
L_0x557cddd19960 .functor XOR 1, L_0x557cddd19770, L_0x557cddd198a0, C4<0>, C4<0>;
L_0x557cddd1ca30 .functor BUFZ 2, L_0x557cddd165e0, C4<00>, C4<00>, C4<00>;
L_0x557cddd1cc30 .functor BUFZ 2, L_0x557cddd166f0, C4<00>, C4<00>, C4<00>;
L_0x557cddd1ce10 .functor BUFZ 2, L_0x557cddd1c880, C4<00>, C4<00>, C4<00>;
v0x557cdd018d70_0 .net "X", 1 0, L_0x557cddd15c80;  alias, 1 drivers
v0x557cdd0181f0_0 .net "Xe", 0 0, L_0x557cddd16190;  1 drivers
v0x557cdd018290_0 .net "Xn", 0 0, L_0x557cddd160f0;  1 drivers
v0x557cdd017910_0 .net "Y", 1 0, L_0x557cddd15f50;  alias, 1 drivers
v0x557cdd01fc00_0 .net "Ye", 0 0, L_0x557cddd163d0;  1 drivers
v0x557cdd01f280_0 .net "Yn", 0 0, L_0x557cddd16330;  1 drivers
v0x557cdd01f340_0 .net "Z", 3 0, L_0x557cddd1ee80;  alias, 1 drivers
v0x557cdd01ede0_0 .net *"_s12", 0 0, L_0x557cddd16570;  1 drivers
L_0x7f5061441d58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd01eea0_0 .net/2s *"_s17", 0 0, L_0x7f5061441d58;  1 drivers
v0x557cdd015b20_0 .net *"_s21", 0 0, L_0x557cddd16680;  1 drivers
L_0x7f5061441da0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd0152f0_0 .net/2s *"_s26", 0 0, L_0x7f5061441da0;  1 drivers
v0x557cdd00ee80_0 .net *"_s30", 0 0, L_0x557cddd16790;  1 drivers
v0x557cdd011b10_0 .net *"_s34", 0 0, L_0x557cddd16870;  1 drivers
v0x557cdd011760_0 .net *"_s4", 1 0, L_0x557cddd16230;  1 drivers
v0x557cdd010be0_0 .net *"_s46", 0 0, L_0x557cddd16c70;  1 drivers
L_0x7f5061441e78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd010260_0 .net/2s *"_s51", 0 0, L_0x7f5061441e78;  1 drivers
v0x557cdd013510_0 .net *"_s53", 0 0, L_0x557cddd19770;  1 drivers
v0x557cdd0135b0_0 .net *"_s55", 0 0, L_0x557cddd198a0;  1 drivers
v0x557cdd00a520_0 .net *"_s62", 1 0, L_0x557cddd1ca30;  1 drivers
v0x557cdd00a5e0_0 .net *"_s67", 1 0, L_0x557cddd1cc30;  1 drivers
L_0x7f5061441fe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd00a170_0 .net/2s *"_s70", 0 0, L_0x7f5061441fe0;  1 drivers
v0x557cdd0095f0_0 .net *"_s75", 1 0, L_0x557cddd1ce10;  1 drivers
L_0x7f5061442028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd008c70_0 .net/2s *"_s79", 0 0, L_0x7f5061442028;  1 drivers
v0x557cdd0087d0_0 .net *"_s9", 1 0, L_0x557cddd16470;  1 drivers
L_0x7f5061441e30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd00bf20_0 .net "add", 0 0, L_0x7f5061441e30;  1 drivers
v0x557cdd00bfc0_0 .net "big_z0_z2", 3 0, L_0x557cddd1caa0;  1 drivers
v0x557cdd00b5a0_0 .net "big_z1", 3 0, L_0x557cddd1ce80;  1 drivers
v0x557cdd006f00_0 .net "cout_z1", 0 0, L_0x557cddd1acc0;  1 drivers
v0x557cdd006fa0_0 .net "cout_z1_1", 0 0, L_0x557cddd17bc0;  1 drivers
v0x557cdd0066d0_0 .net "dummy_cout", 0 0, L_0x557cddd1f0c0;  1 drivers
v0x557cdd006770_0 .net "signX", 0 0, L_0x557cddd16800;  1 drivers
v0x557cdd000260_0 .net "signY", 0 0, L_0x557cddd168e0;  1 drivers
v0x557cdd000300_0 .net "sign_z3", 0 0, L_0x557cddd19960;  1 drivers
L_0x7f5061441de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd002ef0_0 .net "sub", 0 0, L_0x7f5061441de8;  1 drivers
v0x557cdd002f90_0 .net "z0", 1 0, L_0x557cddd165e0;  1 drivers
v0x557cdd002b40_0 .net "z1", 1 0, L_0x557cddd1c880;  1 drivers
v0x557cdd002be0_0 .net "z1_1", 1 0, L_0x557cddd195d0;  1 drivers
v0x557cdd001fc0_0 .net "z2", 1 0, L_0x557cddd166f0;  1 drivers
v0x557cdd002060_0 .net "z3", 1 0, L_0x557cddd16ce0;  1 drivers
v0x557cdd001640_0 .net "z3_1", 0 0, L_0x557cddd16950;  1 drivers
v0x557cdd0016e0_0 .net "z3_2", 0 0, L_0x557cddd16ae0;  1 drivers
L_0x557cddd160f0 .part L_0x557cddd16230, 1, 1;
L_0x557cddd16190 .part L_0x557cddd16230, 0, 1;
L_0x557cddd16330 .part L_0x557cddd16470, 1, 1;
L_0x557cddd163d0 .part L_0x557cddd16470, 0, 1;
L_0x557cddd165e0 .concat8 [ 1 1 0 0], L_0x557cddd16570, L_0x7f5061441d58;
L_0x557cddd166f0 .concat8 [ 1 1 0 0], L_0x557cddd16680, L_0x7f5061441da0;
L_0x557cddd16ce0 .concat8 [ 1 1 0 0], L_0x557cddd16c70, L_0x7f5061441e78;
L_0x557cddd1caa0 .concat8 [ 2 2 0 0], L_0x557cddd1ca30, L_0x557cddd1cc30;
L_0x557cddd1ce80 .concat8 [ 1 2 1 0], L_0x7f5061441fe0, L_0x557cddd1ce10, L_0x7f5061442028;
S_0x557cdd282c10 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd290cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd79aa80 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd16d80 .functor XOR 2, L_0x7f5061448eb0, L_0x557cddd166f0, C4<00>, C4<00>;
L_0x557cddd17c60 .functor NOT 1, L_0x557cddd17bc0, C4<0>, C4<0>, C4<0>;
L_0x557cddd17d60 .functor AND 1, L_0x7f5061441e30, L_0x557cddd17c60, C4<1>, C4<1>;
L_0x557cddd17f80 .functor NOT 2, L_0x557cddd17ee0, C4<00>, C4<00>, C4<00>;
L_0x557cddd17ff0 .functor AND 2, L_0x557cddd17a80, L_0x557cddd17f80, C4<11>, C4<11>;
L_0x557cddd18060 .functor NOT 2, L_0x557cddd17a80, C4<00>, C4<00>, C4<00>;
L_0x557cddd19510 .functor AND 2, L_0x557cddd18f80, L_0x557cddd193e0, C4<11>, C4<11>;
L_0x557cddd195d0 .functor OR 2, L_0x557cddd17ff0, L_0x557cddd19510, C4<00>, C4<00>;
v0x557cdd44d4f0_0 .net *"_s0", 1 0, L_0x7f5061448eb0;  1 drivers
v0x557cdd44d140_0 .net *"_s10", 1 0, L_0x557cddd17f80;  1 drivers
L_0x7f5061441ec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd44c5c0_0 .net/2s *"_s18", 0 0, L_0x7f5061441ec0;  1 drivers
L_0x7f5061441f08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd44bc40_0 .net/2s *"_s23", 0 0, L_0x7f5061441f08;  1 drivers
v0x557cdd44b7a0_0 .net *"_s27", 1 0, L_0x557cddd193e0;  1 drivers
v0x557cdd45e190_0 .net *"_s4", 0 0, L_0x557cddd17c60;  1 drivers
v0x557cdd45d810_0 .net *"_s8", 1 0, L_0x557cddd17ee0;  1 drivers
v0x557cdd45d370_0 .net "a", 1 0, L_0x557cddd165e0;  alias, 1 drivers
v0x557cdd45d430_0 .net "a_or_s", 0 0, L_0x7f5061441e30;  alias, 1 drivers
v0x557cdd44a270_0 .net "add_1", 1 0, L_0x557cddd180d0;  1 drivers
v0x557cdd44a310_0 .net "b", 1 0, L_0x557cddd166f0;  alias, 1 drivers
v0x557cdd449560_0 .net "cout", 0 0, L_0x557cddd17bc0;  alias, 1 drivers
v0x557cdd43a640_0 .net "diff_is_negative", 0 0, L_0x557cddd17d60;  1 drivers
v0x557cdd43a6e0_0 .net "dummy_cout", 0 0, L_0x557cddd19200;  1 drivers
v0x557cdd446810_0 .net "input_b", 1 0, L_0x557cddd16d80;  1 drivers
v0x557cdd445910_0 .net "inverted_out", 1 0, L_0x557cddd18060;  1 drivers
v0x557cdd444f90_0 .net "n_out", 1 0, L_0x557cddd19510;  1 drivers
v0x557cdd445030_0 .net "negated_out", 1 0, L_0x557cddd18f80;  1 drivers
v0x557cdd443fa0_0 .net "out", 1 0, L_0x557cddd195d0;  alias, 1 drivers
v0x557cdd444060_0 .net "p_out", 1 0, L_0x557cddd17ff0;  1 drivers
v0x557cdd4430a0_0 .net "t_out", 1 0, L_0x557cddd17a80;  1 drivers
L_0x557cddd17ee0 .concat [ 1 1 0 0], L_0x557cddd17d60, L_0x557cddd17d60;
L_0x557cddd180d0 .concat8 [ 1 1 0 0], L_0x7f5061441f08, L_0x7f5061441ec0;
L_0x557cddd19340 .part L_0x557cddd180d0, 1, 1;
L_0x557cddd193e0 .concat [ 1 1 0 0], L_0x557cddd17d60, L_0x557cddd17d60;
S_0x557cdd1c8a20 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd282c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd752500 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd464120_0 .net "S", 1 0, L_0x557cddd17a80;  alias, 1 drivers
v0x557cdd4641c0_0 .net "a", 1 0, L_0x557cddd165e0;  alias, 1 drivers
v0x557cdd463540_0 .net "b", 1 0, L_0x557cddd16d80;  alias, 1 drivers
v0x557cdd463190_0 .net "carin", 1 0, L_0x557cddd17b20;  1 drivers
v0x557cdd462610_0 .net "cin", 0 0, L_0x7f5061441e30;  alias, 1 drivers
v0x557cdd461c90_0 .net "cout", 0 0, L_0x557cddd17bc0;  alias, 1 drivers
L_0x557cddd170b0 .part L_0x557cddd165e0, 1, 1;
L_0x557cddd17270 .part L_0x557cddd16d80, 1, 1;
L_0x557cddd173a0 .part L_0x557cddd17b20, 0, 1;
L_0x557cddd17790 .part L_0x557cddd165e0, 0, 1;
L_0x557cddd178c0 .part L_0x557cddd16d80, 0, 1;
L_0x557cddd17a80 .concat8 [ 1 1 0 0], L_0x557cddd175b0, L_0x557cddd16ed0;
L_0x557cddd17b20 .concat8 [ 1 1 0 0], L_0x557cddd17720, L_0x557cddd17040;
L_0x557cddd17bc0 .part L_0x557cddd17b20, 1, 1;
S_0x557cdd1b9e00 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd1c8a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd17720 .functor OR 1, L_0x557cddd17540, L_0x557cddd176b0, C4<0>, C4<0>;
v0x557cdd46f100_0 .net "S", 0 0, L_0x557cddd175b0;  1 drivers
v0x557cdd46f1c0_0 .net "a", 0 0, L_0x557cddd17790;  1 drivers
v0x557cdd46e780_0 .net "b", 0 0, L_0x557cddd178c0;  1 drivers
v0x557cdd46e2e0_0 .net "c_1", 0 0, L_0x557cddd17540;  1 drivers
v0x557cdd46d790_0 .net "c_2", 0 0, L_0x557cddd176b0;  1 drivers
v0x557cdd46c890_0 .net "cin", 0 0, L_0x7f5061441e30;  alias, 1 drivers
v0x557cdd46bf10_0 .net "cout", 0 0, L_0x557cddd17720;  1 drivers
v0x557cdd46bfb0_0 .net "h_1_out", 0 0, L_0x557cddd174d0;  1 drivers
S_0x557cdd17f200 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1b9e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd174d0 .functor XOR 1, L_0x557cddd17790, L_0x557cddd178c0, C4<0>, C4<0>;
L_0x557cddd17540 .functor AND 1, L_0x557cddd17790, L_0x557cddd178c0, C4<1>, C4<1>;
v0x557cdd4666a0_0 .net "S", 0 0, L_0x557cddd174d0;  alias, 1 drivers
v0x557cdd466760_0 .net "a", 0 0, L_0x557cddd17790;  alias, 1 drivers
v0x557cdd472870_0 .net "b", 0 0, L_0x557cddd178c0;  alias, 1 drivers
v0x557cdd471970_0 .net "cout", 0 0, L_0x557cddd17540;  alias, 1 drivers
S_0x557cdd1705e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1b9e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd175b0 .functor XOR 1, L_0x557cddd174d0, L_0x7f5061441e30, C4<0>, C4<0>;
L_0x557cddd176b0 .functor AND 1, L_0x557cddd174d0, L_0x7f5061441e30, C4<1>, C4<1>;
v0x557cdd470ff0_0 .net "S", 0 0, L_0x557cddd175b0;  alias, 1 drivers
v0x557cdd471090_0 .net "a", 0 0, L_0x557cddd174d0;  alias, 1 drivers
v0x557cdd470b50_0 .net "b", 0 0, L_0x7f5061441e30;  alias, 1 drivers
v0x557cdd470000_0 .net "cout", 0 0, L_0x557cddd176b0;  alias, 1 drivers
S_0x557cdd1522e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd1c8a20;
 .timescale 0 0;
P_0x557cdd714550 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd1436c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1522e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd17040 .functor OR 1, L_0x557cddd16e60, L_0x557cddd16fd0, C4<0>, C4<0>;
v0x557cdd4677b0_0 .net "S", 0 0, L_0x557cddd16ed0;  1 drivers
v0x557cdd466e30_0 .net "a", 0 0, L_0x557cddd170b0;  1 drivers
v0x557cdd466990_0 .net "b", 0 0, L_0x557cddd17270;  1 drivers
v0x557cdd465e40_0 .net "c_1", 0 0, L_0x557cddd16e60;  1 drivers
v0x557cdd464f40_0 .net "c_2", 0 0, L_0x557cddd16fd0;  1 drivers
v0x557cdd464fe0_0 .net "cin", 0 0, L_0x557cddd173a0;  1 drivers
v0x557cdd4645c0_0 .net "cout", 0 0, L_0x557cddd17040;  1 drivers
v0x557cdd464660_0 .net "h_1_out", 0 0, L_0x557cddd16df0;  1 drivers
S_0x557cdd1a7070 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1436c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd16df0 .functor XOR 1, L_0x557cddd170b0, L_0x557cddd17270, C4<0>, C4<0>;
L_0x557cddd16e60 .functor AND 1, L_0x557cddd170b0, L_0x557cddd17270, C4<1>, C4<1>;
v0x557cdd46ba70_0 .net "S", 0 0, L_0x557cddd16df0;  alias, 1 drivers
v0x557cdd46af20_0 .net "a", 0 0, L_0x557cddd170b0;  alias, 1 drivers
v0x557cdd46afe0_0 .net "b", 0 0, L_0x557cddd17270;  alias, 1 drivers
v0x557cdd46a020_0 .net "cout", 0 0, L_0x557cddd16e60;  alias, 1 drivers
S_0x557cdd198f90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1436c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd16ed0 .functor XOR 1, L_0x557cddd16df0, L_0x557cddd173a0, C4<0>, C4<0>;
L_0x557cddd16fd0 .functor AND 1, L_0x557cddd16df0, L_0x557cddd173a0, C4<1>, C4<1>;
v0x557cdd4696a0_0 .net "S", 0 0, L_0x557cddd16ed0;  alias, 1 drivers
v0x557cdd469760_0 .net "a", 0 0, L_0x557cddd16df0;  alias, 1 drivers
v0x557cdd469200_0 .net "b", 0 0, L_0x557cddd173a0;  alias, 1 drivers
v0x557cdd4686b0_0 .net "cout", 0 0, L_0x557cddd16fd0;  alias, 1 drivers
S_0x557cdd05e050 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd282c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6a0510 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd450940_0 .net "S", 1 0, L_0x557cddd18f80;  alias, 1 drivers
v0x557cdd450a00_0 .net "a", 1 0, L_0x557cddd18060;  alias, 1 drivers
v0x557cdd44fdf0_0 .net "b", 1 0, L_0x557cddd180d0;  alias, 1 drivers
v0x557cdd44eef0_0 .net "carin", 1 0, L_0x557cddd19070;  1 drivers
v0x557cdd44e570_0 .net "cin", 0 0, L_0x557cddd19340;  1 drivers
v0x557cdd44e0d0_0 .net "cout", 0 0, L_0x557cddd19200;  alias, 1 drivers
L_0x557cddd18430 .part L_0x557cddd18060, 1, 1;
L_0x557cddd18560 .part L_0x557cddd180d0, 1, 1;
L_0x557cddd18690 .part L_0x557cddd19070, 0, 1;
L_0x557cddd18c00 .part L_0x557cddd18060, 0, 1;
L_0x557cddd18dc0 .part L_0x557cddd180d0, 0, 1;
L_0x557cddd18f80 .concat8 [ 1 1 0 0], L_0x557cddd188f0, L_0x557cddd18250;
L_0x557cddd19070 .concat8 [ 1 1 0 0], L_0x557cddd18b90, L_0x557cddd183c0;
L_0x557cddd19200 .part L_0x557cddd19070, 1, 1;
S_0x557cdd04f430 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd05e050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd18b90 .functor OR 1, L_0x557cddd18830, L_0x557cddd18a40, C4<0>, C4<0>;
v0x557cdd45b920_0 .net "S", 0 0, L_0x557cddd188f0;  1 drivers
v0x557cdd45afa0_0 .net "a", 0 0, L_0x557cddd18c00;  1 drivers
v0x557cdd45ab00_0 .net "b", 0 0, L_0x557cddd18dc0;  1 drivers
v0x557cdd459fb0_0 .net "c_1", 0 0, L_0x557cddd18830;  1 drivers
v0x557cdd4590b0_0 .net "c_2", 0 0, L_0x557cddd18a40;  1 drivers
v0x557cdd459150_0 .net "cin", 0 0, L_0x557cddd19340;  alias, 1 drivers
v0x557cdd458730_0 .net "cout", 0 0, L_0x557cddd18b90;  1 drivers
v0x557cdd4587d0_0 .net "h_1_out", 0 0, L_0x557cddd187c0;  1 drivers
S_0x557cdd014830 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd04f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd187c0 .functor XOR 1, L_0x557cddd18c00, L_0x557cddd18dc0, C4<0>, C4<0>;
L_0x557cddd18830 .functor AND 1, L_0x557cddd18c00, L_0x557cddd18dc0, C4<1>, C4<1>;
v0x557cdd4741e0_0 .net "S", 0 0, L_0x557cddd187c0;  alias, 1 drivers
v0x557cdd473860_0 .net "a", 0 0, L_0x557cddd18c00;  alias, 1 drivers
v0x557cdd473920_0 .net "b", 0 0, L_0x557cddd18dc0;  alias, 1 drivers
v0x557cdd4733c0_0 .net "cout", 0 0, L_0x557cddd18830;  alias, 1 drivers
S_0x557cdd005c10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd04f430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd188f0 .functor XOR 1, L_0x557cddd187c0, L_0x557cddd19340, C4<0>, C4<0>;
L_0x557cddd18a40 .functor AND 1, L_0x557cddd187c0, L_0x557cddd19340, C4<1>, C4<1>;
v0x557cdd45f7b0_0 .net "S", 0 0, L_0x557cddd188f0;  alias, 1 drivers
v0x557cdd45f870_0 .net "a", 0 0, L_0x557cddd187c0;  alias, 1 drivers
v0x557cdd455730_0 .net "b", 0 0, L_0x557cddd19340;  alias, 1 drivers
v0x557cdd45c820_0 .net "cout", 0 0, L_0x557cddd18a40;  alias, 1 drivers
S_0x557cdcfe7910 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd05e050;
 .timescale 0 0;
P_0x557cdd5092e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcfd8cf0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfe7910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd183c0 .functor OR 1, L_0x557cddd181e0, L_0x557cddd18350, C4<0>, C4<0>;
v0x557cdd453fd0_0 .net "S", 0 0, L_0x557cddd18250;  1 drivers
v0x557cdd454090_0 .net "a", 0 0, L_0x557cddd18430;  1 drivers
v0x557cdd453650_0 .net "b", 0 0, L_0x557cddd18560;  1 drivers
v0x557cdd4531b0_0 .net "c_1", 0 0, L_0x557cddd181e0;  1 drivers
v0x557cdd452660_0 .net "c_2", 0 0, L_0x557cddd18350;  1 drivers
v0x557cdd451760_0 .net "cin", 0 0, L_0x557cddd18690;  1 drivers
v0x557cdd450de0_0 .net "cout", 0 0, L_0x557cddd183c0;  1 drivers
v0x557cdd450e80_0 .net "h_1_out", 0 0, L_0x557cddd18170;  1 drivers
S_0x557cdd03c6a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfd8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd18170 .functor XOR 1, L_0x557cddd18430, L_0x557cddd18560, C4<0>, C4<0>;
L_0x557cddd181e0 .functor AND 1, L_0x557cddd18430, L_0x557cddd18560, C4<1>, C4<1>;
v0x557cdd458290_0 .net "S", 0 0, L_0x557cddd18170;  alias, 1 drivers
v0x557cdd458350_0 .net "a", 0 0, L_0x557cddd18430;  alias, 1 drivers
v0x557cdd457740_0 .net "b", 0 0, L_0x557cddd18560;  alias, 1 drivers
v0x557cdd456840_0 .net "cout", 0 0, L_0x557cddd181e0;  alias, 1 drivers
S_0x557cdd02e5c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfd8cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd18250 .functor XOR 1, L_0x557cddd18170, L_0x557cddd18690, C4<0>, C4<0>;
L_0x557cddd18350 .functor AND 1, L_0x557cddd18170, L_0x557cddd18690, C4<1>, C4<1>;
v0x557cdd455ec0_0 .net "S", 0 0, L_0x557cddd18250;  alias, 1 drivers
v0x557cdd455f60_0 .net "a", 0 0, L_0x557cddd18170;  alias, 1 drivers
v0x557cdd455a20_0 .net "b", 0 0, L_0x557cddd18690;  alias, 1 drivers
v0x557cdd454ed0_0 .net "cout", 0 0, L_0x557cddd18350;  alias, 1 drivers
S_0x557cdcf442d0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd290cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd444c00 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd19830 .functor XOR 2, L_0x557cddd19af0, L_0x557cddd16ce0, C4<00>, C4<00>;
L_0x557cddd1adb0 .functor NOT 1, L_0x557cddd1acc0, C4<0>, C4<0>, C4<0>;
L_0x557cddd1aeb0 .functor AND 1, L_0x557cddd19960, L_0x557cddd1adb0, C4<1>, C4<1>;
L_0x557cddd1b010 .functor NOT 2, L_0x557cddd1af20, C4<00>, C4<00>, C4<00>;
L_0x557cddd1b0d0 .functor AND 2, L_0x557cddd1ab30, L_0x557cddd1b010, C4<11>, C4<11>;
L_0x557cddd1b190 .functor NOT 2, L_0x557cddd1ab30, C4<00>, C4<00>, C4<00>;
L_0x557cddd1c810 .functor AND 2, L_0x557cddd1c3c0, L_0x557cddd1c6e0, C4<11>, C4<11>;
L_0x557cddd1c880 .functor OR 2, L_0x557cddd1b0d0, L_0x557cddd1c810, C4<00>, C4<00>;
v0x557cdd431720_0 .net *"_s0", 1 0, L_0x557cddd19af0;  1 drivers
v0x557cdd431280_0 .net *"_s10", 1 0, L_0x557cddd1b010;  1 drivers
L_0x7f5061441f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd06b3a0_0 .net/2s *"_s18", 0 0, L_0x7f5061441f50;  1 drivers
L_0x7f5061441f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd041af0_0 .net/2s *"_s23", 0 0, L_0x7f5061441f98;  1 drivers
v0x557cdd041730_0 .net *"_s27", 1 0, L_0x557cddd1c6e0;  1 drivers
v0x557cdd0412f0_0 .net *"_s4", 0 0, L_0x557cddd1adb0;  1 drivers
v0x557cdd06b0e0_0 .net *"_s8", 1 0, L_0x557cddd1af20;  1 drivers
v0x557cdd06aac0_0 .net "a", 1 0, L_0x557cddd195d0;  alias, 1 drivers
v0x557cdd067ab0_0 .net "a_or_s", 0 0, L_0x557cddd19960;  alias, 1 drivers
v0x557cdd067b50_0 .net "add_1", 1 0, L_0x557cddd1b2e0;  1 drivers
v0x557cdd066bb0_0 .net "b", 1 0, L_0x557cddd16ce0;  alias, 1 drivers
v0x557cdd066c70_0 .net "cout", 0 0, L_0x557cddd1acc0;  alias, 1 drivers
v0x557cdd066230_0 .net "diff_is_negative", 0 0, L_0x557cddd1aeb0;  1 drivers
v0x557cdd0662d0_0 .net "dummy_cout", 0 0, L_0x557cddd1c500;  1 drivers
v0x557cdd065d90_0 .net "input_b", 1 0, L_0x557cddd19830;  1 drivers
v0x557cdd065240_0 .net "inverted_out", 1 0, L_0x557cddd1b190;  1 drivers
v0x557cdd064340_0 .net "n_out", 1 0, L_0x557cddd1c810;  1 drivers
v0x557cdd0643e0_0 .net "negated_out", 1 0, L_0x557cddd1c3c0;  1 drivers
v0x557cdd063520_0 .net "out", 1 0, L_0x557cddd1c880;  alias, 1 drivers
v0x557cdd0635e0_0 .net "p_out", 1 0, L_0x557cddd1b0d0;  1 drivers
v0x557cdd062940_0 .net "t_out", 1 0, L_0x557cddd1ab30;  1 drivers
L_0x557cddd19af0 .concat [ 1 1 0 0], L_0x557cddd19960, L_0x557cddd19960;
L_0x557cddd1af20 .concat [ 1 1 0 0], L_0x557cddd1aeb0, L_0x557cddd1aeb0;
L_0x557cddd1b2e0 .concat8 [ 1 1 0 0], L_0x7f5061441f98, L_0x7f5061441f50;
L_0x557cddd1c640 .part L_0x557cddd1b2e0, 1, 1;
L_0x557cddd1c6e0 .concat [ 1 1 0 0], L_0x557cddd1aeb0, L_0x557cddd1aeb0;
S_0x557cdcf356b0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcf442d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7fd410 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd447360_0 .net "S", 1 0, L_0x557cddd1ab30;  alias, 1 drivers
v0x557cdd447420_0 .net "a", 1 0, L_0x557cddd195d0;  alias, 1 drivers
v0x557cdd433750_0 .net "b", 1 0, L_0x557cddd19830;  alias, 1 drivers
v0x557cdd429640_0 .net "carin", 1 0, L_0x557cddd1abd0;  1 drivers
v0x557cdd429700_0 .net "cin", 0 0, L_0x557cddd19960;  alias, 1 drivers
v0x557cdd430730_0 .net "cout", 0 0, L_0x557cddd1acc0;  alias, 1 drivers
L_0x557cddd1a0d0 .part L_0x557cddd195d0, 1, 1;
L_0x557cddd1a200 .part L_0x557cddd19830, 1, 1;
L_0x557cddd1a330 .part L_0x557cddd1abd0, 0, 1;
L_0x557cddd1a8d0 .part L_0x557cddd195d0, 0, 1;
L_0x557cddd1a970 .part L_0x557cddd19830, 0, 1;
L_0x557cddd1ab30 .concat8 [ 1 1 0 0], L_0x557cddd1a540, L_0x557cddd19e00;
L_0x557cddd1abd0 .concat8 [ 1 1 0 0], L_0x557cddd1a860, L_0x557cddd1a060;
L_0x557cddd1acc0 .part L_0x557cddd1abd0, 1, 1;
S_0x557cdcefaab0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcf356b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1a860 .functor OR 1, L_0x557cddd1a4d0, L_0x557cddd1a7a0, C4<0>, C4<0>;
v0x557cdd43eec0_0 .net "S", 0 0, L_0x557cddd1a540;  1 drivers
v0x557cdd43dfc0_0 .net "a", 0 0, L_0x557cddd1a8d0;  1 drivers
v0x557cdd43d640_0 .net "b", 0 0, L_0x557cddd1a970;  1 drivers
v0x557cdd43d1a0_0 .net "c_1", 0 0, L_0x557cddd1a4d0;  1 drivers
v0x557cdd43c650_0 .net "c_2", 0 0, L_0x557cddd1a7a0;  1 drivers
v0x557cdd43c6f0_0 .net "cin", 0 0, L_0x557cddd19960;  alias, 1 drivers
v0x557cdd43b750_0 .net "cout", 0 0, L_0x557cddd1a860;  1 drivers
v0x557cdd43b7f0_0 .net "h_1_out", 0 0, L_0x557cddd1a460;  1 drivers
S_0x557cdceebe90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcefaab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1a460 .functor XOR 1, L_0x557cddd1a8d0, L_0x557cddd1a970, C4<0>, C4<0>;
L_0x557cddd1a4d0 .functor AND 1, L_0x557cddd1a8d0, L_0x557cddd1a970, C4<1>, C4<1>;
v0x557cdd442720_0 .net "S", 0 0, L_0x557cddd1a460;  alias, 1 drivers
v0x557cdd442280_0 .net "a", 0 0, L_0x557cddd1a8d0;  alias, 1 drivers
v0x557cdd442340_0 .net "b", 0 0, L_0x557cddd1a970;  alias, 1 drivers
v0x557cdd441730_0 .net "cout", 0 0, L_0x557cddd1a4d0;  alias, 1 drivers
S_0x557cdcecdb90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcefaab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1a540 .functor XOR 1, L_0x557cddd1a460, L_0x557cddd19960, C4<0>, C4<0>;
L_0x557cddd1a7a0 .functor AND 1, L_0x557cddd1a460, L_0x557cddd19960, C4<1>, C4<1>;
v0x557cdd440830_0 .net "S", 0 0, L_0x557cddd1a540;  alias, 1 drivers
v0x557cdd4408f0_0 .net "a", 0 0, L_0x557cddd1a460;  alias, 1 drivers
v0x557cdd43feb0_0 .net "b", 0 0, L_0x557cddd19960;  alias, 1 drivers
v0x557cdd43fa10_0 .net "cout", 0 0, L_0x557cddd1a7a0;  alias, 1 drivers
S_0x557cdcebef70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcf356b0;
 .timescale 0 0;
P_0x557cdd3795d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcf22920 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcebef70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1a060 .functor OR 1, L_0x557cddd19d40, L_0x557cddd19fa0, C4<0>, C4<0>;
v0x557cdd4374e0_0 .net "S", 0 0, L_0x557cddd19e00;  1 drivers
v0x557cdd4375a0_0 .net "a", 0 0, L_0x557cddd1a0d0;  1 drivers
v0x557cdd437130_0 .net "b", 0 0, L_0x557cddd1a200;  1 drivers
v0x557cdd4365b0_0 .net "c_1", 0 0, L_0x557cddd19d40;  1 drivers
v0x557cdd435c30_0 .net "c_2", 0 0, L_0x557cddd19fa0;  1 drivers
v0x557cdd448180_0 .net "cin", 0 0, L_0x557cddd1a330;  1 drivers
v0x557cdd447800_0 .net "cout", 0 0, L_0x557cddd1a060;  1 drivers
v0x557cdd4478a0_0 .net "h_1_out", 0 0, L_0x557cddd19c30;  1 drivers
S_0x557cdcf14840 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf22920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd19c30 .functor XOR 1, L_0x557cddd1a0d0, L_0x557cddd1a200, C4<0>, C4<0>;
L_0x557cddd19d40 .functor AND 1, L_0x557cddd1a0d0, L_0x557cddd1a200, C4<1>, C4<1>;
v0x557cdd43add0_0 .net "S", 0 0, L_0x557cddd19c30;  alias, 1 drivers
v0x557cdd43ae90_0 .net "a", 0 0, L_0x557cddd1a0d0;  alias, 1 drivers
v0x557cdd43a930_0 .net "b", 0 0, L_0x557cddd1a200;  alias, 1 drivers
v0x557cdd439de0_0 .net "cout", 0 0, L_0x557cddd19d40;  alias, 1 drivers
S_0x557cdce5a650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf22920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd19e00 .functor XOR 1, L_0x557cddd19c30, L_0x557cddd1a330, C4<0>, C4<0>;
L_0x557cddd19fa0 .functor AND 1, L_0x557cddd19c30, L_0x557cddd1a330, C4<1>, C4<1>;
v0x557cdd438ee0_0 .net "S", 0 0, L_0x557cddd19e00;  alias, 1 drivers
v0x557cdd438f80_0 .net "a", 0 0, L_0x557cddd19c30;  alias, 1 drivers
v0x557cdd438560_0 .net "b", 0 0, L_0x557cddd1a330;  alias, 1 drivers
v0x557cdd4380c0_0 .net "cout", 0 0, L_0x557cddd19fa0;  alias, 1 drivers
S_0x557cdce4ba30 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcf442d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd319940 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd421050_0 .net "S", 1 0, L_0x557cddd1c3c0;  alias, 1 drivers
v0x557cdd421110_0 .net "a", 1 0, L_0x557cddd1b190;  alias, 1 drivers
v0x557cdd420610_0 .net "b", 1 0, L_0x557cddd1b2e0;  alias, 1 drivers
v0x557cdd41fe70_0 .net "carin", 1 0, L_0x557cddd1c460;  1 drivers
v0x557cdd41fb10_0 .net "cin", 0 0, L_0x557cddd1c640;  1 drivers
v0x557cdd4320a0_0 .net "cout", 0 0, L_0x557cddd1c500;  alias, 1 drivers
L_0x557cddd1b8c0 .part L_0x557cddd1b190, 1, 1;
L_0x557cddd1b9f0 .part L_0x557cddd1b2e0, 1, 1;
L_0x557cddd1bb20 .part L_0x557cddd1c460, 0, 1;
L_0x557cddd1c040 .part L_0x557cddd1b190, 0, 1;
L_0x557cddd1c200 .part L_0x557cddd1b2e0, 0, 1;
L_0x557cddd1c3c0 .concat8 [ 1 1 0 0], L_0x557cddd1bd30, L_0x557cddd1b5f0;
L_0x557cddd1c460 .concat8 [ 1 1 0 0], L_0x557cddd1bfd0, L_0x557cddd1b850;
L_0x557cddd1c500 .part L_0x557cddd1c460, 1, 1;
S_0x557cdce10e30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdce4ba30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1bfd0 .functor OR 1, L_0x557cddd1bcc0, L_0x557cddd1be80, C4<0>, C4<0>;
v0x557cdd42c1a0_0 .net "S", 0 0, L_0x557cddd1bd30;  1 drivers
v0x557cdd42b650_0 .net "a", 0 0, L_0x557cddd1c040;  1 drivers
v0x557cdd42a750_0 .net "b", 0 0, L_0x557cddd1c200;  1 drivers
v0x557cdd429dd0_0 .net "c_1", 0 0, L_0x557cddd1bcc0;  1 drivers
v0x557cdd429930_0 .net "c_2", 0 0, L_0x557cddd1be80;  1 drivers
v0x557cdd4299d0_0 .net "cin", 0 0, L_0x557cddd1c640;  alias, 1 drivers
v0x557cdd428de0_0 .net "cout", 0 0, L_0x557cddd1bfd0;  1 drivers
v0x557cdd428e80_0 .net "h_1_out", 0 0, L_0x557cddd1bc50;  1 drivers
S_0x557cdce02210 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce10e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1bc50 .functor XOR 1, L_0x557cddd1c040, L_0x557cddd1c200, C4<0>, C4<0>;
L_0x557cddd1bcc0 .functor AND 1, L_0x557cddd1c040, L_0x557cddd1c200, C4<1>, C4<1>;
v0x557cdd42f830_0 .net "S", 0 0, L_0x557cddd1bc50;  alias, 1 drivers
v0x557cdd42eeb0_0 .net "a", 0 0, L_0x557cddd1c040;  alias, 1 drivers
v0x557cdd42ef70_0 .net "b", 0 0, L_0x557cddd1c200;  alias, 1 drivers
v0x557cdd42ea10_0 .net "cout", 0 0, L_0x557cddd1bcc0;  alias, 1 drivers
S_0x557cdcde3f10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce10e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1bd30 .functor XOR 1, L_0x557cddd1bc50, L_0x557cddd1c640, C4<0>, C4<0>;
L_0x557cddd1be80 .functor AND 1, L_0x557cddd1bc50, L_0x557cddd1c640, C4<1>, C4<1>;
v0x557cdd42dec0_0 .net "S", 0 0, L_0x557cddd1bd30;  alias, 1 drivers
v0x557cdd42df80_0 .net "a", 0 0, L_0x557cddd1bc50;  alias, 1 drivers
v0x557cdd42cfc0_0 .net "b", 0 0, L_0x557cddd1c640;  alias, 1 drivers
v0x557cdd42c640_0 .net "cout", 0 0, L_0x557cddd1be80;  alias, 1 drivers
S_0x557cdcdd52f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdce4ba30;
 .timescale 0 0;
P_0x557cdd092d30 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdce38ca0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcdd52f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1b850 .functor OR 1, L_0x557cddd1b530, L_0x557cddd1b790, C4<0>, C4<0>;
v0x557cdd424850_0 .net "S", 0 0, L_0x557cddd1b5f0;  1 drivers
v0x557cdd424910_0 .net "a", 0 0, L_0x557cddd1b8c0;  1 drivers
v0x557cdd423d00_0 .net "b", 0 0, L_0x557cddd1b9f0;  1 drivers
v0x557cdd422e00_0 .net "c_1", 0 0, L_0x557cddd1b530;  1 drivers
v0x557cdd422480_0 .net "c_2", 0 0, L_0x557cddd1b790;  1 drivers
v0x557cdd421fe0_0 .net "cin", 0 0, L_0x557cddd1bb20;  1 drivers
v0x557cdd421400_0 .net "cout", 0 0, L_0x557cddd1b850;  1 drivers
v0x557cdd4214a0_0 .net "h_1_out", 0 0, L_0x557cddd1b420;  1 drivers
S_0x557cdce2abc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce38ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1b420 .functor XOR 1, L_0x557cddd1b8c0, L_0x557cddd1b9f0, C4<0>, C4<0>;
L_0x557cddd1b530 .functor AND 1, L_0x557cddd1b8c0, L_0x557cddd1b9f0, C4<1>, C4<1>;
v0x557cdd427ee0_0 .net "S", 0 0, L_0x557cddd1b420;  alias, 1 drivers
v0x557cdd427fa0_0 .net "a", 0 0, L_0x557cddd1b8c0;  alias, 1 drivers
v0x557cdd427560_0 .net "b", 0 0, L_0x557cddd1b9f0;  alias, 1 drivers
v0x557cdd4270c0_0 .net "cout", 0 0, L_0x557cddd1b530;  alias, 1 drivers
S_0x557cdd738d30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce38ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1b5f0 .functor XOR 1, L_0x557cddd1b420, L_0x557cddd1bb20, C4<0>, C4<0>;
L_0x557cddd1b790 .functor AND 1, L_0x557cddd1b420, L_0x557cddd1bb20, C4<1>, C4<1>;
v0x557cdd426570_0 .net "S", 0 0, L_0x557cddd1b5f0;  alias, 1 drivers
v0x557cdd426610_0 .net "a", 0 0, L_0x557cddd1b420;  alias, 1 drivers
v0x557cdd425670_0 .net "b", 0 0, L_0x557cddd1bb20;  alias, 1 drivers
v0x557cdd424cf0_0 .net "cout", 0 0, L_0x557cddd1b790;  alias, 1 drivers
S_0x557cdd731740 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd290cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd06abd0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd01ba20_0 .net "S", 3 0, L_0x557cddd1ee80;  alias, 1 drivers
v0x557cdd01ab20_0 .net "a", 3 0, L_0x557cddd1caa0;  alias, 1 drivers
v0x557cdd01a1a0_0 .net "b", 3 0, L_0x557cddd1ce80;  alias, 1 drivers
v0x557cdd01a260_0 .net "carin", 3 0, L_0x557cddd1ef90;  1 drivers
L_0x7f5061442070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd019d00_0 .net "cin", 0 0, L_0x7f5061442070;  1 drivers
v0x557cdd019120_0 .net "cout", 0 0, L_0x557cddd1f0c0;  alias, 1 drivers
L_0x557cddd1d500 .part L_0x557cddd1caa0, 1, 1;
L_0x557cddd1d630 .part L_0x557cddd1ce80, 1, 1;
L_0x557cddd1d760 .part L_0x557cddd1ef90, 0, 1;
L_0x557cddd1dc40 .part L_0x557cddd1caa0, 2, 1;
L_0x557cddd1de00 .part L_0x557cddd1ce80, 2, 1;
L_0x557cddd1dfc0 .part L_0x557cddd1ef90, 1, 1;
L_0x557cddd1e450 .part L_0x557cddd1caa0, 3, 1;
L_0x557cddd1e580 .part L_0x557cddd1ce80, 3, 1;
L_0x557cddd1e700 .part L_0x557cddd1ef90, 2, 1;
L_0x557cddd1ec20 .part L_0x557cddd1caa0, 0, 1;
L_0x557cddd1ed50 .part L_0x557cddd1ce80, 0, 1;
L_0x557cddd1ee80 .concat8 [ 1 1 1 1], L_0x557cddd1e910, L_0x557cddd1d230, L_0x557cddd1d970, L_0x557cddd1e1d0;
L_0x557cddd1ef90 .concat8 [ 1 1 1 1], L_0x557cddd1ebb0, L_0x557cddd1d490, L_0x557cddd1dbd0, L_0x557cddd1e3e0;
L_0x557cddd1f0c0 .part L_0x557cddd1ef90, 3, 1;
S_0x557cdd727240 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd731740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1ebb0 .functor OR 1, L_0x557cddd1e8a0, L_0x557cddd1ea60, C4<0>, C4<0>;
v0x557cdd05f340_0 .net "S", 0 0, L_0x557cddd1e910;  1 drivers
v0x557cdd05f400_0 .net "a", 0 0, L_0x557cddd1ec20;  1 drivers
v0x557cdd05eb10_0 .net "b", 0 0, L_0x557cddd1ed50;  1 drivers
v0x557cdd0586a0_0 .net "c_1", 0 0, L_0x557cddd1e8a0;  1 drivers
v0x557cdd05b330_0 .net "c_2", 0 0, L_0x557cddd1ea60;  1 drivers
v0x557cdd05af80_0 .net "cin", 0 0, L_0x7f5061442070;  alias, 1 drivers
v0x557cdd05a400_0 .net "cout", 0 0, L_0x557cddd1ebb0;  1 drivers
v0x557cdd05a4a0_0 .net "h_1_out", 0 0, L_0x557cddd1e830;  1 drivers
S_0x557cdd71aa30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd727240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1e830 .functor XOR 1, L_0x557cddd1ec20, L_0x557cddd1ed50, C4<0>, C4<0>;
L_0x557cddd1e8a0 .functor AND 1, L_0x557cddd1ec20, L_0x557cddd1ed50, C4<1>, C4<1>;
v0x557cdd062590_0 .net "S", 0 0, L_0x557cddd1e830;  alias, 1 drivers
v0x557cdd062650_0 .net "a", 0 0, L_0x557cddd1ec20;  alias, 1 drivers
v0x557cdd061a10_0 .net "b", 0 0, L_0x557cddd1ed50;  alias, 1 drivers
v0x557cdd061130_0 .net "cout", 0 0, L_0x557cddd1e8a0;  alias, 1 drivers
S_0x557cdd713440 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd727240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1e910 .functor XOR 1, L_0x557cddd1e830, L_0x7f5061442070, C4<0>, C4<0>;
L_0x557cddd1ea60 .functor AND 1, L_0x557cddd1e830, L_0x7f5061442070, C4<1>, C4<1>;
v0x557cdd069420_0 .net "S", 0 0, L_0x557cddd1e910;  alias, 1 drivers
v0x557cdd0694c0_0 .net "a", 0 0, L_0x557cddd1e830;  alias, 1 drivers
v0x557cdd068aa0_0 .net "b", 0 0, L_0x7f5061442070;  alias, 1 drivers
v0x557cdd068600_0 .net "cout", 0 0, L_0x557cddd1ea60;  alias, 1 drivers
S_0x557cdd70be10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd731740;
 .timescale 0 0;
P_0x557cdcec4250 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd704820 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd70be10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1d490 .functor OR 1, L_0x557cddd1d170, L_0x557cddd1d3d0, C4<0>, C4<0>;
v0x557cdd052490_0 .net "S", 0 0, L_0x557cddd1d230;  1 drivers
v0x557cdd051ff0_0 .net "a", 0 0, L_0x557cddd1d500;  1 drivers
v0x557cdd055740_0 .net "b", 0 0, L_0x557cddd1d630;  1 drivers
v0x557cdd054dc0_0 .net "c_1", 0 0, L_0x557cddd1d170;  1 drivers
v0x557cdd050720_0 .net "c_2", 0 0, L_0x557cddd1d3d0;  1 drivers
v0x557cdd0507c0_0 .net "cin", 0 0, L_0x557cddd1d760;  1 drivers
v0x557cdd04fef0_0 .net "cout", 0 0, L_0x557cddd1d490;  1 drivers
v0x557cdd04ff90_0 .net "h_1_out", 0 0, L_0x557cddd1d060;  1 drivers
S_0x557cdd76f7c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd704820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1d060 .functor XOR 1, L_0x557cddd1d500, L_0x557cddd1d630, C4<0>, C4<0>;
L_0x557cddd1d170 .functor AND 1, L_0x557cddd1d500, L_0x557cddd1d630, C4<1>, C4<1>;
v0x557cdd059a80_0 .net "S", 0 0, L_0x557cddd1d060;  alias, 1 drivers
v0x557cdd05cd30_0 .net "a", 0 0, L_0x557cddd1d500;  alias, 1 drivers
v0x557cdd05cdf0_0 .net "b", 0 0, L_0x557cddd1d630;  alias, 1 drivers
v0x557cdd05c3b0_0 .net "cout", 0 0, L_0x557cddd1d170;  alias, 1 drivers
S_0x557cdd7681d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd704820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1d230 .functor XOR 1, L_0x557cddd1d060, L_0x557cddd1d760, C4<0>, C4<0>;
L_0x557cddd1d3d0 .functor AND 1, L_0x557cddd1d060, L_0x557cddd1d760, C4<1>, C4<1>;
v0x557cdd053d40_0 .net "S", 0 0, L_0x557cddd1d230;  alias, 1 drivers
v0x557cdd053e00_0 .net "a", 0 0, L_0x557cddd1d060;  alias, 1 drivers
v0x557cdd053990_0 .net "b", 0 0, L_0x557cddd1d760;  alias, 1 drivers
v0x557cdd052e10_0 .net "cout", 0 0, L_0x557cddd1d3d0;  alias, 1 drivers
S_0x557cdd7616e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd731740;
 .timescale 0 0;
P_0x557cdce07800 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd75a210 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7616e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1dbd0 .functor OR 1, L_0x557cddd1d900, L_0x557cddd1db10, C4<0>, C4<0>;
v0x557cdd04d790_0 .net "S", 0 0, L_0x557cddd1d970;  1 drivers
v0x557cdd045000_0 .net "a", 0 0, L_0x557cddd1dc40;  1 drivers
v0x557cdd044c50_0 .net "b", 0 0, L_0x557cddd1de00;  1 drivers
v0x557cdd0440d0_0 .net "c_1", 0 0, L_0x557cddd1d900;  1 drivers
v0x557cdd043750_0 .net "c_2", 0 0, L_0x557cddd1db10;  1 drivers
v0x557cdd0437f0_0 .net "cin", 0 0, L_0x557cddd1dfc0;  1 drivers
v0x557cdd0432b0_0 .net "cout", 0 0, L_0x557cddd1dbd0;  1 drivers
v0x557cdd043350_0 .net "h_1_out", 0 0, L_0x557cddd1d890;  1 drivers
S_0x557cdd7cd280 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd75a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1d890 .functor XOR 1, L_0x557cddd1dc40, L_0x557cddd1de00, C4<0>, C4<0>;
L_0x557cddd1d900 .functor AND 1, L_0x557cddd1dc40, L_0x557cddd1de00, C4<1>, C4<1>;
v0x557cdd049a80_0 .net "S", 0 0, L_0x557cddd1d890;  alias, 1 drivers
v0x557cdd04c710_0 .net "a", 0 0, L_0x557cddd1dc40;  alias, 1 drivers
v0x557cdd04c7d0_0 .net "b", 0 0, L_0x557cddd1de00;  alias, 1 drivers
v0x557cdd04c360_0 .net "cout", 0 0, L_0x557cddd1d900;  alias, 1 drivers
S_0x557cdd7c0eb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd75a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1d970 .functor XOR 1, L_0x557cddd1d890, L_0x557cddd1dfc0, C4<0>, C4<0>;
L_0x557cddd1db10 .functor AND 1, L_0x557cddd1d890, L_0x557cddd1dfc0, C4<1>, C4<1>;
v0x557cdd04b7e0_0 .net "S", 0 0, L_0x557cddd1d970;  alias, 1 drivers
v0x557cdd04b8a0_0 .net "a", 0 0, L_0x557cddd1d890;  alias, 1 drivers
v0x557cdd04ae60_0 .net "b", 0 0, L_0x557cddd1dfc0;  alias, 1 drivers
v0x557cdd04e110_0 .net "cout", 0 0, L_0x557cddd1db10;  alias, 1 drivers
S_0x557cdd7b4a60 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd731740;
 .timescale 0 0;
P_0x557cdce31fb0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd7a87b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7b4a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd1e3e0 .functor OR 1, L_0x557cddd1e160, L_0x557cddd1e320, C4<0>, C4<0>;
v0x557cdd0218c0_0 .net "S", 0 0, L_0x557cddd1e1d0;  1 drivers
v0x557cdd021980_0 .net "a", 0 0, L_0x557cddd1e450;  1 drivers
v0x557cdd0212a0_0 .net "b", 0 0, L_0x557cddd1e580;  1 drivers
v0x557cdd01e290_0 .net "c_1", 0 0, L_0x557cddd1e160;  1 drivers
v0x557cdd01d390_0 .net "c_2", 0 0, L_0x557cddd1e320;  1 drivers
v0x557cdd01ca10_0 .net "cin", 0 0, L_0x557cddd1e700;  1 drivers
v0x557cdd01c570_0 .net "cout", 0 0, L_0x557cddd1e3e0;  1 drivers
v0x557cdd01c610_0 .net "h_1_out", 0 0, L_0x557cddd1e0f0;  1 drivers
S_0x557cdd683c00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd7a87b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1e0f0 .functor XOR 1, L_0x557cddd1e450, L_0x557cddd1e580, C4<0>, C4<0>;
L_0x557cddd1e160 .functor AND 1, L_0x557cddd1e450, L_0x557cddd1e580, C4<1>, C4<1>;
v0x557cdd046a00_0 .net "S", 0 0, L_0x557cddd1e0f0;  alias, 1 drivers
v0x557cdd046ac0_0 .net "a", 0 0, L_0x557cddd1e450;  alias, 1 drivers
v0x557cdd046080_0 .net "b", 0 0, L_0x557cddd1e580;  alias, 1 drivers
v0x557cdd021b80_0 .net "cout", 0 0, L_0x557cddd1e160;  alias, 1 drivers
S_0x557cdd6773f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd7a87b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd1e1d0 .functor XOR 1, L_0x557cddd1e0f0, L_0x557cddd1e700, C4<0>, C4<0>;
L_0x557cddd1e320 .functor AND 1, L_0x557cddd1e0f0, L_0x557cddd1e700, C4<1>, C4<1>;
v0x557cdcff8360_0 .net "S", 0 0, L_0x557cddd1e1d0;  alias, 1 drivers
v0x557cdcff8400_0 .net "a", 0 0, L_0x557cddd1e0f0;  alias, 1 drivers
v0x557cdcff7fa0_0 .net "b", 0 0, L_0x557cddd1e700;  alias, 1 drivers
v0x557cdcff7b60_0 .net "cout", 0 0, L_0x557cddd1e320;  alias, 1 drivers
S_0x557cdd66fe00 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd1ef20 .functor BUFZ 2, L_0x557cddd15be0, C4<00>, C4<00>, C4<00>;
L_0x557cddd1f4d0 .functor BUFZ 2, L_0x557cddd15e20, C4<00>, C4<00>, C4<00>;
L_0x557cddd1f540 .functor AND 1, L_0x557cddd1f250, L_0x557cddd1f3e0, C4<1>, C4<1>;
L_0x557cddd1f790 .functor AND 1, L_0x557cddd1f1b0, L_0x557cddd1f340, C4<1>, C4<1>;
L_0x557cddd1fa30 .functor NOT 1, L_0x557cddd1f1b0, C4<0>, C4<0>, C4<0>;
L_0x557cddd1faa0 .functor AND 1, L_0x557cddd1fa30, L_0x557cddd1f250, C4<1>, C4<1>;
L_0x557cddd1fb60 .functor NOT 1, L_0x557cddd1f340, C4<0>, C4<0>, C4<0>;
L_0x557cddd1fbd0 .functor AND 1, L_0x557cddd1fb60, L_0x557cddd1f3e0, C4<1>, C4<1>;
L_0x557cddd1fce0 .functor XOR 1, L_0x557cddd1f1b0, L_0x557cddd1f250, C4<0>, C4<0>;
L_0x557cddd1fe70 .functor XOR 1, L_0x557cddd1f340, L_0x557cddd1f3e0, C4<0>, C4<0>;
L_0x557cddd20000 .functor AND 1, L_0x557cddd1fce0, L_0x557cddd1fe70, C4<1>, C4<1>;
L_0x557cddd23000 .functor NOT 1, L_0x557cddd1faa0, C4<0>, C4<0>, C4<0>;
L_0x557cddd23130 .functor NOT 1, L_0x557cddd1fbd0, C4<0>, C4<0>, C4<0>;
L_0x557cddd231f0 .functor XOR 1, L_0x557cddd23000, L_0x557cddd23130, C4<0>, C4<0>;
L_0x557cddd262c0 .functor BUFZ 2, L_0x557cddd1f650, C4<00>, C4<00>, C4<00>;
L_0x557cddd264c0 .functor BUFZ 2, L_0x557cddd1f8a0, C4<00>, C4<00>, C4<00>;
L_0x557cddd266a0 .functor BUFZ 2, L_0x557cddd26110, C4<00>, C4<00>, C4<00>;
v0x557cdd074370_0 .net "X", 1 0, L_0x557cddd15be0;  alias, 1 drivers
v0x557cdd0739f0_0 .net "Xe", 0 0, L_0x557cddd1f250;  1 drivers
v0x557cdd073ab0_0 .net "Xn", 0 0, L_0x557cddd1f1b0;  1 drivers
v0x557cdd073550_0 .net "Y", 1 0, L_0x557cddd15e20;  alias, 1 drivers
v0x557cdcf51620_0 .net "Ye", 0 0, L_0x557cddd1f3e0;  1 drivers
v0x557cdcf516e0_0 .net "Yn", 0 0, L_0x557cddd1f340;  1 drivers
v0x557cdcf27d70_0 .net "Z", 3 0, L_0x557cddd286c0;  alias, 1 drivers
v0x557cdcf279b0_0 .net *"_s12", 0 0, L_0x557cddd1f540;  1 drivers
L_0x7f50614420b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf27570_0 .net/2s *"_s17", 0 0, L_0x7f50614420b8;  1 drivers
v0x557cdcf51360_0 .net *"_s21", 0 0, L_0x557cddd1f790;  1 drivers
L_0x7f5061442100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf50d40_0 .net/2s *"_s26", 0 0, L_0x7f5061442100;  1 drivers
v0x557cdcf4dd30_0 .net *"_s30", 0 0, L_0x557cddd1fa30;  1 drivers
v0x557cdcf4ce30_0 .net *"_s34", 0 0, L_0x557cddd1fb60;  1 drivers
v0x557cdcf4c4b0_0 .net *"_s4", 1 0, L_0x557cddd1ef20;  1 drivers
v0x557cdcf4c010_0 .net *"_s46", 0 0, L_0x557cddd20000;  1 drivers
L_0x7f50614421d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf4b4c0_0 .net/2s *"_s51", 0 0, L_0x7f50614421d8;  1 drivers
v0x557cdcf4a5c0_0 .net *"_s53", 0 0, L_0x557cddd23000;  1 drivers
v0x557cdcf4a660_0 .net *"_s55", 0 0, L_0x557cddd23130;  1 drivers
v0x557cdcf497a0_0 .net *"_s62", 1 0, L_0x557cddd262c0;  1 drivers
v0x557cdcf49860_0 .net *"_s67", 1 0, L_0x557cddd264c0;  1 drivers
L_0x7f5061442340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf48bc0_0 .net/2s *"_s70", 0 0, L_0x7f5061442340;  1 drivers
v0x557cdcf48810_0 .net *"_s75", 1 0, L_0x557cddd266a0;  1 drivers
L_0x7f5061442388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf47c90_0 .net/2s *"_s79", 0 0, L_0x7f5061442388;  1 drivers
v0x557cdcf473b0_0 .net *"_s9", 1 0, L_0x557cddd1f4d0;  1 drivers
L_0x7f5061442190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf4f6a0_0 .net "add", 0 0, L_0x7f5061442190;  1 drivers
v0x557cdcf4f740_0 .net "big_z0_z2", 3 0, L_0x557cddd26330;  1 drivers
v0x557cdcf4ed20_0 .net "big_z1", 3 0, L_0x557cddd26710;  1 drivers
v0x557cdcf4edc0_0 .net "cout_z1", 0 0, L_0x557cddd24550;  1 drivers
v0x557cdcf4e880_0 .net "cout_z1_1", 0 0, L_0x557cddd21220;  1 drivers
v0x557cdcf4e920_0 .net "dummy_cout", 0 0, L_0x557cddd28990;  1 drivers
v0x557cdcf455c0_0 .net "signX", 0 0, L_0x557cddd1faa0;  1 drivers
v0x557cdcf45660_0 .net "signY", 0 0, L_0x557cddd1fbd0;  1 drivers
v0x557cdcf44d90_0 .net "sign_z3", 0 0, L_0x557cddd231f0;  1 drivers
L_0x7f5061442148 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcf44e30_0 .net "sub", 0 0, L_0x7f5061442148;  1 drivers
v0x557cdcf3e920_0 .net "z0", 1 0, L_0x557cddd1f650;  1 drivers
v0x557cdcf415b0_0 .net "z1", 1 0, L_0x557cddd26110;  1 drivers
v0x557cdcf41650_0 .net "z1_1", 1 0, L_0x557cddd22e60;  1 drivers
v0x557cdcf41200_0 .net "z2", 1 0, L_0x557cddd1f8a0;  1 drivers
v0x557cdcf412a0_0 .net "z3", 1 0, L_0x557cddd20070;  1 drivers
v0x557cdcf40680_0 .net "z3_1", 0 0, L_0x557cddd1fce0;  1 drivers
v0x557cdcf40720_0 .net "z3_2", 0 0, L_0x557cddd1fe70;  1 drivers
L_0x557cddd1f1b0 .part L_0x557cddd1ef20, 1, 1;
L_0x557cddd1f250 .part L_0x557cddd1ef20, 0, 1;
L_0x557cddd1f340 .part L_0x557cddd1f4d0, 1, 1;
L_0x557cddd1f3e0 .part L_0x557cddd1f4d0, 0, 1;
L_0x557cddd1f650 .concat8 [ 1 1 0 0], L_0x557cddd1f540, L_0x7f50614420b8;
L_0x557cddd1f8a0 .concat8 [ 1 1 0 0], L_0x557cddd1f790, L_0x7f5061442100;
L_0x557cddd20070 .concat8 [ 1 1 0 0], L_0x557cddd20000, L_0x7f50614421d8;
L_0x557cddd26330 .concat8 [ 2 2 0 0], L_0x557cddd262c0, L_0x557cddd264c0;
L_0x557cddd26710 .concat8 [ 1 2 1 0], L_0x7f5061442340, L_0x557cddd266a0, L_0x7f5061442388;
S_0x557cdd6687d0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd66fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd12a0d0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd20110 .functor XOR 2, L_0x7f5061448ef8, L_0x557cddd1f8a0, C4<00>, C4<00>;
L_0x557cddd21310 .functor NOT 1, L_0x557cddd21220, C4<0>, C4<0>, C4<0>;
L_0x557cddd21410 .functor AND 1, L_0x7f5061442190, L_0x557cddd21310, C4<1>, C4<1>;
L_0x557cddd21680 .functor NOT 2, L_0x557cddd21590, C4<00>, C4<00>, C4<00>;
L_0x557cddd21740 .functor AND 2, L_0x557cddd21090, L_0x557cddd21680, C4<11>, C4<11>;
L_0x557cddd21800 .functor NOT 2, L_0x557cddd21090, C4<00>, C4<00>, C4<00>;
L_0x557cddd22df0 .functor AND 2, L_0x557cddd229a0, L_0x557cddd22cc0, C4<11>, C4<11>;
L_0x557cddd22e60 .functor OR 2, L_0x557cddd21740, L_0x557cddd22df0, C4<00>, C4<00>;
v0x557cdcfcd010_0 .net *"_s0", 1 0, L_0x7f5061448ef8;  1 drivers
v0x557cdcfccb70_0 .net *"_s10", 1 0, L_0x557cddd21680;  1 drivers
L_0x7f5061442220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcfd02c0_0 .net/2s *"_s18", 0 0, L_0x7f5061442220;  1 drivers
L_0x7f5061442268 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcfcf940_0 .net/2s *"_s23", 0 0, L_0x7f5061442268;  1 drivers
v0x557cdd0b0aa0_0 .net *"_s27", 1 0, L_0x557cddd22cc0;  1 drivers
v0x557cdd0a6a20_0 .net *"_s4", 0 0, L_0x557cddd21310;  1 drivers
v0x557cdd0adb10_0 .net *"_s8", 1 0, L_0x557cddd21590;  1 drivers
v0x557cdd0acc10_0 .net "a", 1 0, L_0x557cddd1f650;  alias, 1 drivers
v0x557cdd0accd0_0 .net "a_or_s", 0 0, L_0x7f5061442190;  alias, 1 drivers
v0x557cdd0ac290_0 .net "add_1", 1 0, L_0x557cddd218c0;  1 drivers
v0x557cdd0ac330_0 .net "b", 1 0, L_0x557cddd1f8a0;  alias, 1 drivers
v0x557cdd0abdf0_0 .net "cout", 0 0, L_0x557cddd21220;  alias, 1 drivers
v0x557cdd0ab2a0_0 .net "diff_is_negative", 0 0, L_0x557cddd21410;  1 drivers
v0x557cdd0ab340_0 .net "dummy_cout", 0 0, L_0x557cddd22ae0;  1 drivers
v0x557cdd0aa3a0_0 .net "input_b", 1 0, L_0x557cddd20110;  1 drivers
v0x557cdd0a9a20_0 .net "inverted_out", 1 0, L_0x557cddd21800;  1 drivers
v0x557cdd0a9580_0 .net "n_out", 1 0, L_0x557cddd22df0;  1 drivers
v0x557cdd0a9620_0 .net "negated_out", 1 0, L_0x557cddd229a0;  1 drivers
v0x557cdd0a8a30_0 .net "out", 1 0, L_0x557cddd22e60;  alias, 1 drivers
v0x557cdd0a8af0_0 .net "p_out", 1 0, L_0x557cddd21740;  1 drivers
v0x557cdd0a7b30_0 .net "t_out", 1 0, L_0x557cddd21090;  1 drivers
L_0x557cddd21590 .concat [ 1 1 0 0], L_0x557cddd21410, L_0x557cddd21410;
L_0x557cddd218c0 .concat8 [ 1 1 0 0], L_0x7f5061442268, L_0x7f5061442220;
L_0x557cddd22c20 .part L_0x557cddd218c0, 1, 1;
L_0x557cddd22cc0 .concat [ 1 1 0 0], L_0x557cddd21410, L_0x557cddd21410;
S_0x557cdd6611e0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd6687d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0dfaf0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdcfebe50_0 .net "S", 1 0, L_0x557cddd21090;  alias, 1 drivers
v0x557cdcfebf10_0 .net "a", 1 0, L_0x557cddd1f650;  alias, 1 drivers
v0x557cdcfeb2d0_0 .net "b", 1 0, L_0x557cddd20110;  alias, 1 drivers
v0x557cdcfea9f0_0 .net "carin", 1 0, L_0x557cddd21130;  1 drivers
v0x557cdcff2ce0_0 .net "cin", 0 0, L_0x7f5061442190;  alias, 1 drivers
v0x557cdcff2360_0 .net "cout", 0 0, L_0x557cddd21220;  alias, 1 drivers
L_0x557cddd20670 .part L_0x557cddd1f650, 1, 1;
L_0x557cddd20830 .part L_0x557cddd20110, 1, 1;
L_0x557cddd20960 .part L_0x557cddd21130, 0, 1;
L_0x557cddd20da0 .part L_0x557cddd1f650, 0, 1;
L_0x557cddd20ed0 .part L_0x557cddd20110, 0, 1;
L_0x557cddd21090 .concat8 [ 1 1 0 0], L_0x557cddd20b70, L_0x557cddd203a0;
L_0x557cddd21130 .concat8 [ 1 1 0 0], L_0x557cddd20d30, L_0x557cddd20600;
L_0x557cddd21220 .part L_0x557cddd21130, 1, 1;
S_0x557cdd63a3e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd6611e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd20d30 .functor OR 1, L_0x557cddd20b00, L_0x557cddd20c70, C4<0>, C4<0>;
v0x557cdcff9a90_0 .net "S", 0 0, L_0x557cddd20b70;  1 drivers
v0x557cdcffd1e0_0 .net "a", 0 0, L_0x557cddd20da0;  1 drivers
v0x557cdcffc860_0 .net "b", 0 0, L_0x557cddd20ed0;  1 drivers
v0x557cdcff4c60_0 .net "c_1", 0 0, L_0x557cddd20b00;  1 drivers
v0x557cdcfcb3b0_0 .net "c_2", 0 0, L_0x557cddd20c70;  1 drivers
v0x557cdcfcb450_0 .net "cin", 0 0, L_0x7f5061442190;  alias, 1 drivers
v0x557cdcfcaff0_0 .net "cout", 0 0, L_0x557cddd20d30;  1 drivers
v0x557cdcfcb090_0 .net "h_1_out", 0 0, L_0x557cddd20a90;  1 drivers
S_0x557cdd62dbd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd63a3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd20a90 .functor XOR 1, L_0x557cddd20da0, L_0x557cddd20ed0, C4<0>, C4<0>;
L_0x557cddd20b00 .functor AND 1, L_0x557cddd20da0, L_0x557cddd20ed0, C4<1>, C4<1>;
v0x557cdd0048f0_0 .net "S", 0 0, L_0x557cddd20a90;  alias, 1 drivers
v0x557cdd003f70_0 .net "a", 0 0, L_0x557cddd20da0;  alias, 1 drivers
v0x557cdd004030_0 .net "b", 0 0, L_0x557cddd20ed0;  alias, 1 drivers
v0x557cdcffb7e0_0 .net "cout", 0 0, L_0x557cddd20b00;  alias, 1 drivers
S_0x557cdd6265e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd63a3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd20b70 .functor XOR 1, L_0x557cddd20a90, L_0x7f5061442190, C4<0>, C4<0>;
L_0x557cddd20c70 .functor AND 1, L_0x557cddd20a90, L_0x7f5061442190, C4<1>, C4<1>;
v0x557cdcffb430_0 .net "S", 0 0, L_0x557cddd20b70;  alias, 1 drivers
v0x557cdcffb4f0_0 .net "a", 0 0, L_0x557cddd20a90;  alias, 1 drivers
v0x557cdcffa8b0_0 .net "b", 0 0, L_0x7f5061442190;  alias, 1 drivers
v0x557cdcff9f30_0 .net "cout", 0 0, L_0x557cddd20c70;  alias, 1 drivers
S_0x557cdd61efb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd6611e0;
 .timescale 0 0;
P_0x557cdd912980 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd6179c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd61efb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd20600 .functor OR 1, L_0x557cddd202e0, L_0x557cddd20540, C4<0>, C4<0>;
v0x557cdcfef650_0 .net "S", 0 0, L_0x557cddd203a0;  1 drivers
v0x557cdcfef710_0 .net "a", 0 0, L_0x557cddd20670;  1 drivers
v0x557cdcfeeb00_0 .net "b", 0 0, L_0x557cddd20830;  1 drivers
v0x557cdcfedc00_0 .net "c_1", 0 0, L_0x557cddd202e0;  1 drivers
v0x557cdcfed280_0 .net "c_2", 0 0, L_0x557cddd20540;  1 drivers
v0x557cdcfecde0_0 .net "cin", 0 0, L_0x557cddd20960;  1 drivers
v0x557cdcfec200_0 .net "cout", 0 0, L_0x557cddd20600;  1 drivers
v0x557cdcfec2a0_0 .net "h_1_out", 0 0, L_0x557cddd201d0;  1 drivers
S_0x557cdd60d4c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6179c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd201d0 .functor XOR 1, L_0x557cddd20670, L_0x557cddd20830, C4<0>, C4<0>;
L_0x557cddd202e0 .functor AND 1, L_0x557cddd20670, L_0x557cddd20830, C4<1>, C4<1>;
v0x557cdcfcabb0_0 .net "S", 0 0, L_0x557cddd201d0;  alias, 1 drivers
v0x557cdcfcac70_0 .net "a", 0 0, L_0x557cddd20670;  alias, 1 drivers
v0x557cdcff49a0_0 .net "b", 0 0, L_0x557cddd20830;  alias, 1 drivers
v0x557cdcff4380_0 .net "cout", 0 0, L_0x557cddd202e0;  alias, 1 drivers
S_0x557cdd600cb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6179c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd203a0 .functor XOR 1, L_0x557cddd201d0, L_0x557cddd20960, C4<0>, C4<0>;
L_0x557cddd20540 .functor AND 1, L_0x557cddd201d0, L_0x557cddd20960, C4<1>, C4<1>;
v0x557cdcff1370_0 .net "S", 0 0, L_0x557cddd203a0;  alias, 1 drivers
v0x557cdcff1410_0 .net "a", 0 0, L_0x557cddd201d0;  alias, 1 drivers
v0x557cdcff0470_0 .net "b", 0 0, L_0x557cddd20960;  alias, 1 drivers
v0x557cdcfefaf0_0 .net "cout", 0 0, L_0x557cddd20540;  alias, 1 drivers
S_0x557cdd5f96c0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd6687d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd93d920 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdcfd79d0_0 .net "S", 1 0, L_0x557cddd229a0;  alias, 1 drivers
v0x557cdcfd7a90_0 .net "a", 1 0, L_0x557cddd21800;  alias, 1 drivers
v0x557cdcfd7050_0 .net "b", 1 0, L_0x557cddd218c0;  alias, 1 drivers
v0x557cdcfce8c0_0 .net "carin", 1 0, L_0x557cddd22a40;  1 drivers
v0x557cdcfce510_0 .net "cin", 0 0, L_0x557cddd22c20;  1 drivers
v0x557cdcfcd990_0 .net "cout", 0 0, L_0x557cddd22ae0;  alias, 1 drivers
L_0x557cddd21ea0 .part L_0x557cddd21800, 1, 1;
L_0x557cddd21fd0 .part L_0x557cddd218c0, 1, 1;
L_0x557cddd22100 .part L_0x557cddd22a40, 0, 1;
L_0x557cddd22620 .part L_0x557cddd21800, 0, 1;
L_0x557cddd227e0 .part L_0x557cddd218c0, 0, 1;
L_0x557cddd229a0 .concat8 [ 1 1 0 0], L_0x557cddd22310, L_0x557cddd21bd0;
L_0x557cddd22a40 .concat8 [ 1 1 0 0], L_0x557cddd225b0, L_0x557cddd21e30;
L_0x557cddd22ae0 .part L_0x557cddd22a40, 1, 1;
S_0x557cdd5f2090 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd5f96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd225b0 .functor OR 1, L_0x557cddd222a0, L_0x557cddd22460, C4<0>, C4<0>;
v0x557cdcfe3cc0_0 .net "S", 0 0, L_0x557cddd22310;  1 drivers
v0x557cdcfe3340_0 .net "a", 0 0, L_0x557cddd22620;  1 drivers
v0x557cdcfe65f0_0 .net "b", 0 0, L_0x557cddd227e0;  1 drivers
v0x557cdcfe5c70_0 .net "c_1", 0 0, L_0x557cddd222a0;  1 drivers
v0x557cdcfdd600_0 .net "c_2", 0 0, L_0x557cddd22460;  1 drivers
v0x557cdcfdd6a0_0 .net "cin", 0 0, L_0x557cddd22c20;  alias, 1 drivers
v0x557cdcfdd250_0 .net "cout", 0 0, L_0x557cddd225b0;  1 drivers
v0x557cdcfdd2f0_0 .net "h_1_out", 0 0, L_0x557cddd22230;  1 drivers
S_0x557cdd5eaaa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5f2090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd22230 .functor XOR 1, L_0x557cddd22620, L_0x557cddd227e0, C4<0>, C4<0>;
L_0x557cddd222a0 .functor AND 1, L_0x557cddd22620, L_0x557cddd227e0, C4<1>, C4<1>;
v0x557cdcff1ec0_0 .net "S", 0 0, L_0x557cddd22230;  alias, 1 drivers
v0x557cdcfe8c00_0 .net "a", 0 0, L_0x557cddd22620;  alias, 1 drivers
v0x557cdcfe8cc0_0 .net "b", 0 0, L_0x557cddd227e0;  alias, 1 drivers
v0x557cdcfe83d0_0 .net "cout", 0 0, L_0x557cddd222a0;  alias, 1 drivers
S_0x557cdd655a40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5f2090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd22310 .functor XOR 1, L_0x557cddd22230, L_0x557cddd22c20, C4<0>, C4<0>;
L_0x557cddd22460 .functor AND 1, L_0x557cddd22230, L_0x557cddd22c20, C4<1>, C4<1>;
v0x557cdcfe1f60_0 .net "S", 0 0, L_0x557cddd22310;  alias, 1 drivers
v0x557cdcfe2020_0 .net "a", 0 0, L_0x557cddd22230;  alias, 1 drivers
v0x557cdcfe4bf0_0 .net "b", 0 0, L_0x557cddd22c20;  alias, 1 drivers
v0x557cdcfe4840_0 .net "cout", 0 0, L_0x557cddd22460;  alias, 1 drivers
S_0x557cdd64e450 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd5f96c0;
 .timescale 0 0;
P_0x557cdd910110 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd647960 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd64e450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd21e30 .functor OR 1, L_0x557cddd21b10, L_0x557cddd21d70, C4<0>, C4<0>;
v0x557cdcfd97b0_0 .net "S", 0 0, L_0x557cddd21bd0;  1 drivers
v0x557cdcfd9870_0 .net "a", 0 0, L_0x557cddd21ea0;  1 drivers
v0x557cdcfd3340_0 .net "b", 0 0, L_0x557cddd21fd0;  1 drivers
v0x557cdcfd5fd0_0 .net "c_1", 0 0, L_0x557cddd21b10;  1 drivers
v0x557cdcfd5c20_0 .net "c_2", 0 0, L_0x557cddd21d70;  1 drivers
v0x557cdcfd50a0_0 .net "cin", 0 0, L_0x557cddd22100;  1 drivers
v0x557cdcfd4720_0 .net "cout", 0 0, L_0x557cddd21e30;  1 drivers
v0x557cdcfd47c0_0 .net "h_1_out", 0 0, L_0x557cddd21a00;  1 drivers
S_0x557cdd640490 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd647960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd21a00 .functor XOR 1, L_0x557cddd21ea0, L_0x557cddd21fd0, C4<0>, C4<0>;
L_0x557cddd21b10 .functor AND 1, L_0x557cddd21ea0, L_0x557cddd21fd0, C4<1>, C4<1>;
v0x557cdcfdc6d0_0 .net "S", 0 0, L_0x557cddd21a00;  alias, 1 drivers
v0x557cdcfdc790_0 .net "a", 0 0, L_0x557cddd21ea0;  alias, 1 drivers
v0x557cdcfdbd50_0 .net "b", 0 0, L_0x557cddd21fd0;  alias, 1 drivers
v0x557cdcfdb8b0_0 .net "cout", 0 0, L_0x557cddd21b10;  alias, 1 drivers
S_0x557cdd6b3500 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd647960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd21bd0 .functor XOR 1, L_0x557cddd21a00, L_0x557cddd22100, C4<0>, C4<0>;
L_0x557cddd21d70 .functor AND 1, L_0x557cddd21a00, L_0x557cddd22100, C4<1>, C4<1>;
v0x557cdcfdf000_0 .net "S", 0 0, L_0x557cddd21bd0;  alias, 1 drivers
v0x557cdcfdf0a0_0 .net "a", 0 0, L_0x557cddd21a00;  alias, 1 drivers
v0x557cdcfde680_0 .net "b", 0 0, L_0x557cddd22100;  alias, 1 drivers
v0x557cdcfd9fe0_0 .net "cout", 0 0, L_0x557cddd21d70;  alias, 1 drivers
S_0x557cdd6a7130 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd66fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8d63a0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd230c0 .functor XOR 2, L_0x557cddd23380, L_0x557cddd20070, C4<00>, C4<00>;
L_0x557cddd24640 .functor NOT 1, L_0x557cddd24550, C4<0>, C4<0>, C4<0>;
L_0x557cddd24740 .functor AND 1, L_0x557cddd231f0, L_0x557cddd24640, C4<1>, C4<1>;
L_0x557cddd248a0 .functor NOT 2, L_0x557cddd247b0, C4<00>, C4<00>, C4<00>;
L_0x557cddd24960 .functor AND 2, L_0x557cddd243c0, L_0x557cddd248a0, C4<11>, C4<11>;
L_0x557cddd24a20 .functor NOT 2, L_0x557cddd243c0, C4<00>, C4<00>, C4<00>;
L_0x557cddd260a0 .functor AND 2, L_0x557cddd25c50, L_0x557cddd25f70, C4<11>, C4<11>;
L_0x557cddd26110 .functor OR 2, L_0x557cddd24960, L_0x557cddd260a0, C4<00>, C4<00>;
v0x557cdd09a210_0 .net *"_s0", 1 0, L_0x557cddd23380;  1 drivers
v0x557cdd0974d0_0 .net *"_s10", 1 0, L_0x557cddd248a0;  1 drivers
L_0x7f50614422b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd0965d0_0 .net/2s *"_s18", 0 0, L_0x7f50614422b0;  1 drivers
L_0x7f50614422f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd095c50_0 .net/2s *"_s23", 0 0, L_0x7f50614422f8;  1 drivers
v0x557cdd0957b0_0 .net *"_s27", 1 0, L_0x557cddd25f70;  1 drivers
v0x557cdd094c60_0 .net *"_s4", 0 0, L_0x557cddd24640;  1 drivers
v0x557cdd093d60_0 .net *"_s8", 1 0, L_0x557cddd247b0;  1 drivers
v0x557cdd0933e0_0 .net "a", 1 0, L_0x557cddd22e60;  alias, 1 drivers
v0x557cdd092f40_0 .net "a_or_s", 0 0, L_0x557cddd231f0;  alias, 1 drivers
v0x557cdd092fe0_0 .net "add_1", 1 0, L_0x557cddd24b70;  1 drivers
v0x557cdd092360_0 .net "b", 1 0, L_0x557cddd20070;  alias, 1 drivers
v0x557cdd092420_0 .net "cout", 0 0, L_0x557cddd24550;  alias, 1 drivers
v0x557cdd091fb0_0 .net "diff_is_negative", 0 0, L_0x557cddd24740;  1 drivers
v0x557cdd092050_0 .net "dummy_cout", 0 0, L_0x557cddd25d90;  1 drivers
v0x557cdd091430_0 .net "input_b", 1 0, L_0x557cddd230c0;  1 drivers
v0x557cdd090ab0_0 .net "inverted_out", 1 0, L_0x557cddd24a20;  1 drivers
v0x557cdd098e40_0 .net "n_out", 1 0, L_0x557cddd260a0;  1 drivers
v0x557cdd098ee0_0 .net "negated_out", 1 0, L_0x557cddd25c50;  1 drivers
v0x557cdd098020_0 .net "out", 1 0, L_0x557cddd26110;  alias, 1 drivers
v0x557cdd0980e0_0 .net "p_out", 1 0, L_0x557cddd24960;  1 drivers
v0x557cdd08e610_0 .net "t_out", 1 0, L_0x557cddd243c0;  1 drivers
L_0x557cddd23380 .concat [ 1 1 0 0], L_0x557cddd231f0, L_0x557cddd231f0;
L_0x557cddd247b0 .concat [ 1 1 0 0], L_0x557cddd24740, L_0x557cddd24740;
L_0x557cddd24b70 .concat8 [ 1 1 0 0], L_0x7f50614422f8, L_0x7f50614422b0;
L_0x557cddd25ed0 .part L_0x557cddd24b70, 1, 1;
L_0x557cddd25f70 .concat [ 1 1 0 0], L_0x557cddd24740, L_0x557cddd24740;
S_0x557cdd69ace0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd6a7130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd873f90 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd039980_0 .net "S", 1 0, L_0x557cddd243c0;  alias, 1 drivers
v0x557cdd039a40_0 .net "a", 1 0, L_0x557cddd22e60;  alias, 1 drivers
v0x557cdd0395d0_0 .net "b", 1 0, L_0x557cddd230c0;  alias, 1 drivers
v0x557cdd038a50_0 .net "carin", 1 0, L_0x557cddd24460;  1 drivers
v0x557cdd038b10_0 .net "cin", 0 0, L_0x557cddd231f0;  alias, 1 drivers
v0x557cdd0380d0_0 .net "cout", 0 0, L_0x557cddd24550;  alias, 1 drivers
L_0x557cddd23960 .part L_0x557cddd22e60, 1, 1;
L_0x557cddd23a90 .part L_0x557cddd230c0, 1, 1;
L_0x557cddd23bc0 .part L_0x557cddd24460, 0, 1;
L_0x557cddd24160 .part L_0x557cddd22e60, 0, 1;
L_0x557cddd24200 .part L_0x557cddd230c0, 0, 1;
L_0x557cddd243c0 .concat8 [ 1 1 0 0], L_0x557cddd23dd0, L_0x557cddd23690;
L_0x557cddd24460 .concat8 [ 1 1 0 0], L_0x557cddd240f0, L_0x557cddd238f0;
L_0x557cddd24550 .part L_0x557cddd24460, 1, 1;
S_0x557cdd68ea30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd69ace0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd240f0 .functor OR 1, L_0x557cddd23d60, L_0x557cddd24030, C4<0>, C4<0>;
v0x557cdd0a3950_0 .net "S", 0 0, L_0x557cddd23dd0;  1 drivers
v0x557cdd0a2a50_0 .net "a", 0 0, L_0x557cddd24160;  1 drivers
v0x557cdd0a20d0_0 .net "b", 0 0, L_0x557cddd24200;  1 drivers
v0x557cdd0a1c30_0 .net "c_1", 0 0, L_0x557cddd23d60;  1 drivers
v0x557cdd0a10e0_0 .net "c_2", 0 0, L_0x557cddd24030;  1 drivers
v0x557cdd0a1180_0 .net "cin", 0 0, L_0x557cddd231f0;  alias, 1 drivers
v0x557cdd0a01e0_0 .net "cout", 0 0, L_0x557cddd240f0;  1 drivers
v0x557cdd0a0280_0 .net "h_1_out", 0 0, L_0x557cddd23cf0;  1 drivers
S_0x557cdd599f80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd68ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd23cf0 .functor XOR 1, L_0x557cddd24160, L_0x557cddd24200, C4<0>, C4<0>;
L_0x557cddd23d60 .functor AND 1, L_0x557cddd24160, L_0x557cddd24200, C4<1>, C4<1>;
v0x557cdd0a71b0_0 .net "S", 0 0, L_0x557cddd23cf0;  alias, 1 drivers
v0x557cdd0a6d10_0 .net "a", 0 0, L_0x557cddd24160;  alias, 1 drivers
v0x557cdd0a6dd0_0 .net "b", 0 0, L_0x557cddd24200;  alias, 1 drivers
v0x557cdd0a61c0_0 .net "cout", 0 0, L_0x557cddd23d60;  alias, 1 drivers
S_0x557cdd58d770 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd68ea30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd23dd0 .functor XOR 1, L_0x557cddd23cf0, L_0x557cddd231f0, C4<0>, C4<0>;
L_0x557cddd24030 .functor AND 1, L_0x557cddd23cf0, L_0x557cddd231f0, C4<1>, C4<1>;
v0x557cdd0a52c0_0 .net "S", 0 0, L_0x557cddd23dd0;  alias, 1 drivers
v0x557cdd0a5380_0 .net "a", 0 0, L_0x557cddd23cf0;  alias, 1 drivers
v0x557cdd0a4940_0 .net "b", 0 0, L_0x557cddd231f0;  alias, 1 drivers
v0x557cdd0a44a0_0 .net "cout", 0 0, L_0x557cddd24030;  alias, 1 drivers
S_0x557cdd586180 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd69ace0;
 .timescale 0 0;
P_0x557cdd6c54b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd57eb50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd586180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd238f0 .functor OR 1, L_0x557cddd235d0, L_0x557cddd23830, C4<0>, C4<0>;
v0x557cdd0af480_0 .net "S", 0 0, L_0x557cddd23690;  1 drivers
v0x557cdd0af540_0 .net "a", 0 0, L_0x557cddd23960;  1 drivers
v0x557cdd0aeb00_0 .net "b", 0 0, L_0x557cddd23a90;  1 drivers
v0x557cdd0ae660_0 .net "c_1", 0 0, L_0x557cddd235d0;  1 drivers
v0x557cdd03d990_0 .net "c_2", 0 0, L_0x557cddd23830;  1 drivers
v0x557cdd03d160_0 .net "cin", 0 0, L_0x557cddd23bc0;  1 drivers
v0x557cdd036cf0_0 .net "cout", 0 0, L_0x557cddd238f0;  1 drivers
v0x557cdd036d90_0 .net "h_1_out", 0 0, L_0x557cddd234c0;  1 drivers
S_0x557cdd577560 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd57eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd234c0 .functor XOR 1, L_0x557cddd23960, L_0x557cddd23a90, C4<0>, C4<0>;
L_0x557cddd235d0 .functor AND 1, L_0x557cddd23960, L_0x557cddd23a90, C4<1>, C4<1>;
v0x557cdd09f860_0 .net "S", 0 0, L_0x557cddd234c0;  alias, 1 drivers
v0x557cdd09f920_0 .net "a", 0 0, L_0x557cddd23960;  alias, 1 drivers
v0x557cdd09f3c0_0 .net "b", 0 0, L_0x557cddd23a90;  alias, 1 drivers
v0x557cdd09e7e0_0 .net "cout", 0 0, L_0x557cddd235d0;  alias, 1 drivers
S_0x557cdd550760 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd57eb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd23690 .functor XOR 1, L_0x557cddd234c0, L_0x557cddd23bc0, C4<0>, C4<0>;
L_0x557cddd23830 .functor AND 1, L_0x557cddd234c0, L_0x557cddd23bc0, C4<1>, C4<1>;
v0x557cdd09e430_0 .net "S", 0 0, L_0x557cddd23690;  alias, 1 drivers
v0x557cdd09e4d0_0 .net "a", 0 0, L_0x557cddd234c0;  alias, 1 drivers
v0x557cdd09d8b0_0 .net "b", 0 0, L_0x557cddd23bc0;  alias, 1 drivers
v0x557cdd09cfd0_0 .net "cout", 0 0, L_0x557cddd23830;  alias, 1 drivers
S_0x557cdd543f50 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd6a7130;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7f1210 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd025450_0 .net "S", 1 0, L_0x557cddd25c50;  alias, 1 drivers
v0x557cdd025510_0 .net "a", 1 0, L_0x557cddd24a20;  alias, 1 drivers
v0x557cdd09b3d0_0 .net "b", 1 0, L_0x557cddd24b70;  alias, 1 drivers
v0x557cdd09abb0_0 .net "carin", 1 0, L_0x557cddd25cf0;  1 drivers
v0x557cdd08f810_0 .net "cin", 0 0, L_0x557cddd25ed0;  1 drivers
v0x557cdd09a7a0_0 .net "cout", 0 0, L_0x557cddd25d90;  alias, 1 drivers
L_0x557cddd25150 .part L_0x557cddd24a20, 1, 1;
L_0x557cddd25280 .part L_0x557cddd24b70, 1, 1;
L_0x557cddd253b0 .part L_0x557cddd25cf0, 0, 1;
L_0x557cddd258d0 .part L_0x557cddd24a20, 0, 1;
L_0x557cddd25a90 .part L_0x557cddd24b70, 0, 1;
L_0x557cddd25c50 .concat8 [ 1 1 0 0], L_0x557cddd255c0, L_0x557cddd24e80;
L_0x557cddd25cf0 .concat8 [ 1 1 0 0], L_0x557cddd25860, L_0x557cddd250e0;
L_0x557cddd25d90 .part L_0x557cddd25cf0, 1, 1;
S_0x557cdd53c960 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd543f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd25860 .functor OR 1, L_0x557cddd25550, L_0x557cddd25710, C4<0>, C4<0>;
v0x557cdd030640_0 .net "S", 0 0, L_0x557cddd255c0;  1 drivers
v0x557cdd033d90_0 .net "a", 0 0, L_0x557cddd258d0;  1 drivers
v0x557cdd033410_0 .net "b", 0 0, L_0x557cddd25a90;  1 drivers
v0x557cdd02f8b0_0 .net "c_1", 0 0, L_0x557cddd25550;  1 drivers
v0x557cdd02f080_0 .net "c_2", 0 0, L_0x557cddd25710;  1 drivers
v0x557cdd02f120_0 .net "cin", 0 0, L_0x557cddd25ed0;  alias, 1 drivers
v0x557cdd028c10_0 .net "cout", 0 0, L_0x557cddd25860;  1 drivers
v0x557cdd028cb0_0 .net "h_1_out", 0 0, L_0x557cddd254e0;  1 drivers
S_0x557cdd535330 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd53c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd254e0 .functor XOR 1, L_0x557cddd258d0, L_0x557cddd25a90, C4<0>, C4<0>;
L_0x557cddd25550 .functor AND 1, L_0x557cddd258d0, L_0x557cddd25a90, C4<1>, C4<1>;
v0x557cdd03b380_0 .net "S", 0 0, L_0x557cddd254e0;  alias, 1 drivers
v0x557cdd03aa00_0 .net "a", 0 0, L_0x557cddd258d0;  alias, 1 drivers
v0x557cdd03aac0_0 .net "b", 0 0, L_0x557cddd25a90;  alias, 1 drivers
v0x557cdd032390_0 .net "cout", 0 0, L_0x557cddd25550;  alias, 1 drivers
S_0x557cdd52dd40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd53c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd255c0 .functor XOR 1, L_0x557cddd254e0, L_0x557cddd25ed0, C4<0>, C4<0>;
L_0x557cddd25710 .functor AND 1, L_0x557cddd254e0, L_0x557cddd25ed0, C4<1>, C4<1>;
v0x557cdd031fe0_0 .net "S", 0 0, L_0x557cddd255c0;  alias, 1 drivers
v0x557cdd0320a0_0 .net "a", 0 0, L_0x557cddd254e0;  alias, 1 drivers
v0x557cdd031460_0 .net "b", 0 0, L_0x557cddd25ed0;  alias, 1 drivers
v0x557cdd030ae0_0 .net "cout", 0 0, L_0x557cddd25710;  alias, 1 drivers
S_0x557cdd523840 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd543f50;
 .timescale 0 0;
P_0x557cdd2c4e40 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd517030 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd523840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd250e0 .functor OR 1, L_0x557cddd24dc0, L_0x557cddd25020, C4<0>, C4<0>;
v0x557cdd0243d0_0 .net "S", 0 0, L_0x557cddd24e80;  1 drivers
v0x557cdd024490_0 .net "a", 0 0, L_0x557cddd25150;  1 drivers
v0x557cdd024020_0 .net "b", 0 0, L_0x557cddd25280;  1 drivers
v0x557cdd0234a0_0 .net "c_1", 0 0, L_0x557cddd24dc0;  1 drivers
v0x557cdd022c60_0 .net "c_2", 0 0, L_0x557cddd25020;  1 drivers
v0x557cdd022860_0 .net "cin", 0 0, L_0x557cddd253b0;  1 drivers
v0x557cdd025dd0_0 .net "cout", 0 0, L_0x557cddd250e0;  1 drivers
v0x557cdd025e70_0 .net "h_1_out", 0 0, L_0x557cddd24cb0;  1 drivers
S_0x557cdd50fa40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd517030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd24cb0 .functor XOR 1, L_0x557cddd25150, L_0x557cddd25280, C4<0>, C4<0>;
L_0x557cddd24dc0 .functor AND 1, L_0x557cddd25150, L_0x557cddd25280, C4<1>, C4<1>;
v0x557cdd02b8a0_0 .net "S", 0 0, L_0x557cddd24cb0;  alias, 1 drivers
v0x557cdd02b960_0 .net "a", 0 0, L_0x557cddd25150;  alias, 1 drivers
v0x557cdd02b4f0_0 .net "b", 0 0, L_0x557cddd25280;  alias, 1 drivers
v0x557cdd02a970_0 .net "cout", 0 0, L_0x557cddd24dc0;  alias, 1 drivers
S_0x557cdd508410 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd517030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd24e80 .functor XOR 1, L_0x557cddd24cb0, L_0x557cddd253b0, C4<0>, C4<0>;
L_0x557cddd25020 .functor AND 1, L_0x557cddd24cb0, L_0x557cddd253b0, C4<1>, C4<1>;
v0x557cdd029ff0_0 .net "S", 0 0, L_0x557cddd24e80;  alias, 1 drivers
v0x557cdd02a090_0 .net "a", 0 0, L_0x557cddd24cb0;  alias, 1 drivers
v0x557cdd02d2a0_0 .net "b", 0 0, L_0x557cddd253b0;  alias, 1 drivers
v0x557cdd02c920_0 .net "cout", 0 0, L_0x557cddd25020;  alias, 1 drivers
S_0x557cdd500e20 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd66fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0934f0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd06d4e0_0 .net "S", 3 0, L_0x557cddd286c0;  alias, 1 drivers
v0x557cdd06ca00_0 .net "a", 3 0, L_0x557cddd26330;  alias, 1 drivers
v0x557cdd06cac0_0 .net "b", 3 0, L_0x557cddd26710;  alias, 1 drivers
v0x557cdd06c1c0_0 .net "carin", 3 0, L_0x557cddd28860;  1 drivers
L_0x7f50614423d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd06c280_0 .net "cin", 0 0, L_0x7f50614423d0;  1 drivers
v0x557cdd06bdc0_0 .net "cout", 0 0, L_0x557cddd28990;  alias, 1 drivers
L_0x557cddd26d40 .part L_0x557cddd26330, 1, 1;
L_0x557cddd26e70 .part L_0x557cddd26710, 1, 1;
L_0x557cddd26fa0 .part L_0x557cddd28860, 0, 1;
L_0x557cddd27480 .part L_0x557cddd26330, 2, 1;
L_0x557cddd27640 .part L_0x557cddd26710, 2, 1;
L_0x557cddd27800 .part L_0x557cddd28860, 1, 1;
L_0x557cddd27c90 .part L_0x557cddd26330, 3, 1;
L_0x557cddd27dc0 .part L_0x557cddd26710, 3, 1;
L_0x557cddd27f40 .part L_0x557cddd28860, 2, 1;
L_0x557cddd28460 .part L_0x557cddd26330, 0, 1;
L_0x557cddd28590 .part L_0x557cddd26710, 0, 1;
L_0x557cddd286c0 .concat8 [ 1 1 1 1], L_0x557cddd28150, L_0x557cddd26a70, L_0x557cddd271b0, L_0x557cddd27a10;
L_0x557cddd28860 .concat8 [ 1 1 1 1], L_0x557cddd283f0, L_0x557cddd26cd0, L_0x557cddd27410, L_0x557cddd27c20;
L_0x557cddd28990 .part L_0x557cddd28860, 3, 1;
S_0x557cdd56bdc0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd500e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd283f0 .functor OR 1, L_0x557cddd280e0, L_0x557cddd282a0, C4<0>, C4<0>;
v0x557cdd087990_0 .net "S", 0 0, L_0x557cddd28150;  1 drivers
v0x557cdd087a50_0 .net "a", 0 0, L_0x557cddd28460;  1 drivers
v0x557cdd087010_0 .net "b", 0 0, L_0x557cddd28590;  1 drivers
v0x557cdd086b70_0 .net "c_1", 0 0, L_0x557cddd280e0;  1 drivers
v0x557cdd085f90_0 .net "c_2", 0 0, L_0x557cddd282a0;  1 drivers
v0x557cdd085be0_0 .net "cin", 0 0, L_0x7f50614423d0;  alias, 1 drivers
v0x557cdd085060_0 .net "cout", 0 0, L_0x557cddd283f0;  1 drivers
v0x557cdd085100_0 .net "h_1_out", 0 0, L_0x557cddd28070;  1 drivers
S_0x557cdd5647d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd56bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd28070 .functor XOR 1, L_0x557cddd28460, L_0x557cddd28590, C4<0>, C4<0>;
L_0x557cddd280e0 .functor AND 1, L_0x557cddd28460, L_0x557cddd28590, C4<1>, C4<1>;
v0x557cdd08dff0_0 .net "S", 0 0, L_0x557cddd28070;  alias, 1 drivers
v0x557cdd08e0b0_0 .net "a", 0 0, L_0x557cddd28460;  alias, 1 drivers
v0x557cdd08b100_0 .net "b", 0 0, L_0x557cddd28590;  alias, 1 drivers
v0x557cdd08a200_0 .net "cout", 0 0, L_0x557cddd280e0;  alias, 1 drivers
S_0x557cdd55dce0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd56bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd28150 .functor XOR 1, L_0x557cddd28070, L_0x7f50614423d0, C4<0>, C4<0>;
L_0x557cddd282a0 .functor AND 1, L_0x557cddd28070, L_0x7f50614423d0, C4<1>, C4<1>;
v0x557cdd089880_0 .net "S", 0 0, L_0x557cddd28150;  alias, 1 drivers
v0x557cdd089920_0 .net "a", 0 0, L_0x557cddd28070;  alias, 1 drivers
v0x557cdd0893e0_0 .net "b", 0 0, L_0x7f50614423d0;  alias, 1 drivers
v0x557cdd088890_0 .net "cout", 0 0, L_0x557cddd282a0;  alias, 1 drivers
S_0x557cdd556810 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd500e20;
 .timescale 0 0;
P_0x557cdd43a440 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd5c9880 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd556810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd26cd0 .functor OR 1, L_0x557cddd269b0, L_0x557cddd26c10, C4<0>, C4<0>;
v0x557cdd082390_0 .net "S", 0 0, L_0x557cddd26a70;  1 drivers
v0x557cdd076ff0_0 .net "a", 0 0, L_0x557cddd26d40;  1 drivers
v0x557cdd081f80_0 .net "b", 0 0, L_0x557cddd26e70;  1 drivers
v0x557cdd0819f0_0 .net "c_1", 0 0, L_0x557cddd269b0;  1 drivers
v0x557cdd07ecb0_0 .net "c_2", 0 0, L_0x557cddd26c10;  1 drivers
v0x557cdd07ed50_0 .net "cin", 0 0, L_0x557cddd26fa0;  1 drivers
v0x557cdd07ddb0_0 .net "cout", 0 0, L_0x557cddd26cd0;  1 drivers
v0x557cdd07de50_0 .net "h_1_out", 0 0, L_0x557cddd268a0;  1 drivers
S_0x557cdd5bd4b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5c9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd268a0 .functor XOR 1, L_0x557cddd26d40, L_0x557cddd26e70, C4<0>, C4<0>;
L_0x557cddd269b0 .functor AND 1, L_0x557cddd26d40, L_0x557cddd26e70, C4<1>, C4<1>;
v0x557cdd0846e0_0 .net "S", 0 0, L_0x557cddd268a0;  alias, 1 drivers
v0x557cdd084240_0 .net "a", 0 0, L_0x557cddd26d40;  alias, 1 drivers
v0x557cdd084300_0 .net "b", 0 0, L_0x557cddd26e70;  alias, 1 drivers
v0x557cdd08ca70_0 .net "cout", 0 0, L_0x557cddd269b0;  alias, 1 drivers
S_0x557cdd5b1060 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5c9880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd26a70 .functor XOR 1, L_0x557cddd268a0, L_0x557cddd26fa0, C4<0>, C4<0>;
L_0x557cddd26c10 .functor AND 1, L_0x557cddd268a0, L_0x557cddd26fa0, C4<1>, C4<1>;
v0x557cdd08c0f0_0 .net "S", 0 0, L_0x557cddd26a70;  alias, 1 drivers
v0x557cdd08c1b0_0 .net "a", 0 0, L_0x557cddd268a0;  alias, 1 drivers
v0x557cdd08bc50_0 .net "b", 0 0, L_0x557cddd26fa0;  alias, 1 drivers
v0x557cdd082bb0_0 .net "cout", 0 0, L_0x557cddd26c10;  alias, 1 drivers
S_0x557cdd5a4db0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd500e20;
 .timescale 0 0;
P_0x557cdd097b30 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd6f86c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd5a4db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd27410 .functor OR 1, L_0x557cddd27140, L_0x557cddd27350, C4<0>, C4<0>;
v0x557cdd079b40_0 .net "S", 0 0, L_0x557cddd271b0;  1 drivers
v0x557cdd079790_0 .net "a", 0 0, L_0x557cddd27480;  1 drivers
v0x557cdd078c10_0 .net "b", 0 0, L_0x557cddd27640;  1 drivers
v0x557cdd078290_0 .net "c_1", 0 0, L_0x557cddd27140;  1 drivers
v0x557cdd080620_0 .net "c_2", 0 0, L_0x557cddd27350;  1 drivers
v0x557cdd0806c0_0 .net "cin", 0 0, L_0x557cddd27800;  1 drivers
v0x557cdd07fca0_0 .net "cout", 0 0, L_0x557cddd27410;  1 drivers
v0x557cdd07fd40_0 .net "h_1_out", 0 0, L_0x557cddd270d0;  1 drivers
S_0x557cdd6ec2f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd6f86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd270d0 .functor XOR 1, L_0x557cddd27480, L_0x557cddd27640, C4<0>, C4<0>;
L_0x557cddd27140 .functor AND 1, L_0x557cddd27480, L_0x557cddd27640, C4<1>, C4<1>;
v0x557cdd07d430_0 .net "S", 0 0, L_0x557cddd270d0;  alias, 1 drivers
v0x557cdd07cf90_0 .net "a", 0 0, L_0x557cddd27480;  alias, 1 drivers
v0x557cdd07d050_0 .net "b", 0 0, L_0x557cddd27640;  alias, 1 drivers
v0x557cdd07c440_0 .net "cout", 0 0, L_0x557cddd27140;  alias, 1 drivers
S_0x557cdd6e09e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd6f86c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd271b0 .functor XOR 1, L_0x557cddd270d0, L_0x557cddd27800, C4<0>, C4<0>;
L_0x557cddd27350 .functor AND 1, L_0x557cddd270d0, L_0x557cddd27800, C4<1>, C4<1>;
v0x557cdd07b540_0 .net "S", 0 0, L_0x557cddd271b0;  alias, 1 drivers
v0x557cdd07b600_0 .net "a", 0 0, L_0x557cddd270d0;  alias, 1 drivers
v0x557cdd07abc0_0 .net "b", 0 0, L_0x557cddd27800;  alias, 1 drivers
v0x557cdd07a720_0 .net "cout", 0 0, L_0x557cddd27350;  alias, 1 drivers
S_0x557cdd6d4610 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd500e20;
 .timescale 0 0;
P_0x557cdd12c660 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd3d8420 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6d4610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd27c20 .functor OR 1, L_0x557cddd279a0, L_0x557cddd27b60, C4<0>, C4<0>;
v0x557cdd070ce0_0 .net "S", 0 0, L_0x557cddd27a10;  1 drivers
v0x557cdd070da0_0 .net "a", 0 0, L_0x557cddd27c90;  1 drivers
v0x557cdd070190_0 .net "b", 0 0, L_0x557cddd27dc0;  1 drivers
v0x557cdd06f290_0 .net "c_1", 0 0, L_0x557cddd279a0;  1 drivers
v0x557cdd06e910_0 .net "c_2", 0 0, L_0x557cddd27b60;  1 drivers
v0x557cdd06e470_0 .net "cin", 0 0, L_0x557cddd27f40;  1 drivers
v0x557cdd06d890_0 .net "cout", 0 0, L_0x557cddd27c20;  1 drivers
v0x557cdd06d930_0 .net "h_1_out", 0 0, L_0x557cddd27930;  1 drivers
S_0x557cdd3cbc10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3d8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd27930 .functor XOR 1, L_0x557cddd27c90, L_0x557cddd27dc0, C4<0>, C4<0>;
L_0x557cddd279a0 .functor AND 1, L_0x557cddd27c90, L_0x557cddd27dc0, C4<1>, C4<1>;
v0x557cdd07f800_0 .net "S", 0 0, L_0x557cddd27930;  alias, 1 drivers
v0x557cdd07f8c0_0 .net "a", 0 0, L_0x557cddd27c90;  alias, 1 drivers
v0x557cdd075df0_0 .net "b", 0 0, L_0x557cddd27dc0;  alias, 1 drivers
v0x557cdd0757d0_0 .net "cout", 0 0, L_0x557cddd279a0;  alias, 1 drivers
S_0x557cdd3c4620 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3d8420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd27a10 .functor XOR 1, L_0x557cddd27930, L_0x557cddd27f40, C4<0>, C4<0>;
L_0x557cddd27b60 .functor AND 1, L_0x557cddd27930, L_0x557cddd27f40, C4<1>, C4<1>;
v0x557cdd072a00_0 .net "S", 0 0, L_0x557cddd27a10;  alias, 1 drivers
v0x557cdd072aa0_0 .net "a", 0 0, L_0x557cddd27930;  alias, 1 drivers
v0x557cdd071b00_0 .net "b", 0 0, L_0x557cddd27f40;  alias, 1 drivers
v0x557cdd071180_0 .net "cout", 0 0, L_0x557cddd27b60;  alias, 1 drivers
S_0x557cdd3554d0 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cdd30f490;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd2ddf0 .functor BUFZ 2, L_0x557cddd2b580, C4<00>, C4<00>, C4<00>;
L_0x557cddd2e030 .functor BUFZ 2, L_0x557cddd2db00, C4<00>, C4<00>, C4<00>;
L_0x557cddd2e130 .functor AND 1, L_0x557cddd2dd00, L_0x557cddd2df90, C4<1>, C4<1>;
L_0x557cddd2e330 .functor AND 1, L_0x557cddd2dc60, L_0x557cddd2def0, C4<1>, C4<1>;
L_0x557cddd2e5d0 .functor NOT 1, L_0x557cddd2dc60, C4<0>, C4<0>, C4<0>;
L_0x557cddd2e640 .functor AND 1, L_0x557cddd2e5d0, L_0x557cddd2dd00, C4<1>, C4<1>;
L_0x557cddd2e700 .functor NOT 1, L_0x557cddd2def0, C4<0>, C4<0>, C4<0>;
L_0x557cddd2e770 .functor AND 1, L_0x557cddd2e700, L_0x557cddd2df90, C4<1>, C4<1>;
L_0x557cddd2e880 .functor XOR 1, L_0x557cddd2dc60, L_0x557cddd2dd00, C4<0>, C4<0>;
L_0x557cddd2ea10 .functor XOR 1, L_0x557cddd2def0, L_0x557cddd2df90, C4<0>, C4<0>;
L_0x557cddd2eba0 .functor AND 1, L_0x557cddd2e880, L_0x557cddd2ea10, C4<1>, C4<1>;
L_0x557cddd31bf0 .functor NOT 1, L_0x557cddd2e640, C4<0>, C4<0>, C4<0>;
L_0x557cddd31d20 .functor NOT 1, L_0x557cddd2e770, C4<0>, C4<0>, C4<0>;
L_0x557cddd31de0 .functor XOR 1, L_0x557cddd31bf0, L_0x557cddd31d20, C4<0>, C4<0>;
L_0x557cddd344b0 .functor BUFZ 2, L_0x557cddd2e1f0, C4<00>, C4<00>, C4<00>;
L_0x557cddd345c0 .functor BUFZ 2, L_0x557cddd2e440, C4<00>, C4<00>, C4<00>;
L_0x557cddd34750 .functor BUFZ 2, L_0x557cddd34440, C4<00>, C4<00>, C4<00>;
v0x557cdcf80a20_0 .net "X", 1 0, L_0x557cddd2b580;  alias, 1 drivers
v0x557cdcf80490_0 .net "Xe", 0 0, L_0x557cddd2dd00;  1 drivers
v0x557cdcf80530_0 .net "Xn", 0 0, L_0x557cddd2dc60;  1 drivers
v0x557cdcf7d750_0 .net "Y", 1 0, L_0x557cddd2db00;  alias, 1 drivers
v0x557cdcf7c850_0 .net "Ye", 0 0, L_0x557cddd2df90;  1 drivers
v0x557cdcf7c8f0_0 .net "Yn", 0 0, L_0x557cddd2def0;  1 drivers
v0x557cdcf7bed0_0 .net "Z", 3 0, L_0x557cddd36680;  alias, 1 drivers
v0x557cdcf7ba30_0 .net *"_s12", 0 0, L_0x557cddd2e130;  1 drivers
L_0x7f50614425c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf7aee0_0 .net/2s *"_s17", 0 0, L_0x7f50614425c8;  1 drivers
v0x557cdcf79fe0_0 .net *"_s21", 0 0, L_0x557cddd2e330;  1 drivers
L_0x7f5061442610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf79660_0 .net/2s *"_s26", 0 0, L_0x7f5061442610;  1 drivers
v0x557cdcf791c0_0 .net *"_s30", 0 0, L_0x557cddd2e5d0;  1 drivers
v0x557cdcf785e0_0 .net *"_s34", 0 0, L_0x557cddd2e700;  1 drivers
v0x557cdcf78230_0 .net *"_s4", 1 0, L_0x557cddd2ddf0;  1 drivers
v0x557cdcf776b0_0 .net *"_s46", 0 0, L_0x557cddd2eba0;  1 drivers
L_0x7f50614426e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf76d30_0 .net/2s *"_s51", 0 0, L_0x7f50614426e8;  1 drivers
v0x557cdcf7f0c0_0 .net *"_s53", 0 0, L_0x557cddd31bf0;  1 drivers
v0x557cdcf7f160_0 .net *"_s55", 0 0, L_0x557cddd31d20;  1 drivers
v0x557cdcf7e2a0_0 .net *"_s62", 1 0, L_0x557cddd344b0;  1 drivers
v0x557cdcf7e360_0 .net *"_s67", 1 0, L_0x557cddd345c0;  1 drivers
L_0x7f5061442850 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf74890_0 .net/2s *"_s70", 0 0, L_0x7f5061442850;  1 drivers
v0x557cdcf74270_0 .net *"_s75", 1 0, L_0x557cddd34750;  1 drivers
L_0x7f5061442898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf71380_0 .net/2s *"_s79", 0 0, L_0x7f5061442898;  1 drivers
v0x557cdcf70480_0 .net *"_s9", 1 0, L_0x557cddd2e030;  1 drivers
L_0x7f50614426a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf6fb00_0 .net "add", 0 0, L_0x7f50614426a0;  1 drivers
v0x557cdcf6fba0_0 .net "big_z0_z2", 3 0, L_0x557cddd34520;  1 drivers
v0x557cdcf6f660_0 .net "big_z1", 3 0, L_0x557cddd347c0;  1 drivers
v0x557cdcf6eb10_0 .net "cout_z1", 0 0, L_0x557cddd32dd0;  1 drivers
v0x557cdcf6ebb0_0 .net "cout_z1_1", 0 0, L_0x557cddd2fe10;  1 drivers
v0x557cdcf6dc10_0 .net "dummy_cout", 0 0, L_0x557cddd36950;  1 drivers
v0x557cdcf6dcb0_0 .net "signX", 0 0, L_0x557cddd2e640;  1 drivers
v0x557cdcf6d290_0 .net "signY", 0 0, L_0x557cddd2e770;  1 drivers
v0x557cdcf6d330_0 .net "sign_z3", 0 0, L_0x557cddd31de0;  1 drivers
L_0x7f5061442658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcf6cdf0_0 .net "sub", 0 0, L_0x7f5061442658;  1 drivers
v0x557cdcf6ce90_0 .net "z0", 1 0, L_0x557cddd2e1f0;  1 drivers
v0x557cdcf6c210_0 .net "z1", 1 0, L_0x557cddd34440;  1 drivers
v0x557cdcf6c2b0_0 .net "z1_1", 1 0, L_0x557cddd31a50;  1 drivers
v0x557cdcf6be60_0 .net "z2", 1 0, L_0x557cddd2e440;  1 drivers
v0x557cdcf6bf00_0 .net "z3", 1 0, L_0x557cddd2ec10;  1 drivers
v0x557cdcf6b2e0_0 .net "z3_1", 0 0, L_0x557cddd2e880;  1 drivers
v0x557cdcf6b380_0 .net "z3_2", 0 0, L_0x557cddd2ea10;  1 drivers
L_0x557cddd2dc60 .part L_0x557cddd2ddf0, 1, 1;
L_0x557cddd2dd00 .part L_0x557cddd2ddf0, 0, 1;
L_0x557cddd2def0 .part L_0x557cddd2e030, 1, 1;
L_0x557cddd2df90 .part L_0x557cddd2e030, 0, 1;
L_0x557cddd2e1f0 .concat8 [ 1 1 0 0], L_0x557cddd2e130, L_0x7f50614425c8;
L_0x557cddd2e440 .concat8 [ 1 1 0 0], L_0x557cddd2e330, L_0x7f5061442610;
L_0x557cddd2ec10 .concat8 [ 1 1 0 0], L_0x557cddd2eba0, L_0x7f50614426e8;
L_0x557cddd34520 .concat8 [ 2 2 0 0], L_0x557cddd344b0, L_0x557cddd345c0;
L_0x557cddd347c0 .concat8 [ 1 2 1 0], L_0x7f5061442850, L_0x557cddd34750, L_0x7f5061442898;
S_0x557cdd34dee0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd3554d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0b8800 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061448fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd2ecb0 .functor XOR 2, L_0x7f5061448fd0, L_0x557cddd2e440, C4<00>, C4<00>;
L_0x557cddd2ff00 .functor NOT 1, L_0x557cddd2fe10, C4<0>, C4<0>, C4<0>;
L_0x557cddd30000 .functor AND 1, L_0x7f50614426a0, L_0x557cddd2ff00, C4<1>, C4<1>;
L_0x557cddd30270 .functor NOT 2, L_0x557cddd30180, C4<00>, C4<00>, C4<00>;
L_0x557cddd30330 .functor AND 2, L_0x557cddd2fc80, L_0x557cddd30270, C4<11>, C4<11>;
L_0x557cddd303f0 .functor NOT 2, L_0x557cddd2fc80, C4<00>, C4<00>, C4<00>;
L_0x557cddd319e0 .functor AND 2, L_0x557cddd31590, L_0x557cddd318b0, C4<11>, C4<11>;
L_0x557cddd31a50 .functor OR 2, L_0x557cddd30330, L_0x557cddd319e0, C4<00>, C4<00>;
v0x557cdceef870_0 .net *"_s0", 1 0, L_0x7f5061448fd0;  1 drivers
v0x557cdceeeef0_0 .net *"_s10", 1 0, L_0x557cddd30270;  1 drivers
L_0x7f5061442730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdceeea50_0 .net/2s *"_s18", 0 0, L_0x7f5061442730;  1 drivers
L_0x7f5061442778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcef21a0_0 .net/2s *"_s23", 0 0, L_0x7f5061442778;  1 drivers
v0x557cdcef1820_0 .net *"_s27", 1 0, L_0x557cddd318b0;  1 drivers
v0x557cdceed180_0 .net *"_s4", 0 0, L_0x557cddd2ff00;  1 drivers
v0x557cdceec950_0 .net *"_s8", 1 0, L_0x557cddd30180;  1 drivers
v0x557cdcee64e0_0 .net "a", 1 0, L_0x557cddd2e1f0;  alias, 1 drivers
v0x557cdcee65a0_0 .net "a_or_s", 0 0, L_0x7f50614426a0;  alias, 1 drivers
v0x557cdcee9170_0 .net "add_1", 1 0, L_0x557cddd304b0;  1 drivers
v0x557cdcee9210_0 .net "b", 1 0, L_0x557cddd2e440;  alias, 1 drivers
v0x557cdcee8dc0_0 .net "cout", 0 0, L_0x557cddd2fe10;  alias, 1 drivers
v0x557cdcee8240_0 .net "diff_is_negative", 0 0, L_0x557cddd30000;  1 drivers
v0x557cdcee82e0_0 .net "dummy_cout", 0 0, L_0x557cddd316d0;  1 drivers
v0x557cdcee78c0_0 .net "input_b", 1 0, L_0x557cddd2ecb0;  1 drivers
v0x557cdceeab70_0 .net "inverted_out", 1 0, L_0x557cddd303f0;  1 drivers
v0x557cdceea1f0_0 .net "n_out", 1 0, L_0x557cddd319e0;  1 drivers
v0x557cdceea290_0 .net "negated_out", 1 0, L_0x557cddd31590;  1 drivers
v0x557cdcee1a60_0 .net "out", 1 0, L_0x557cddd31a50;  alias, 1 drivers
v0x557cdcee1b20_0 .net "p_out", 1 0, L_0x557cddd30330;  1 drivers
v0x557cdcee16b0_0 .net "t_out", 1 0, L_0x557cddd2fc80;  1 drivers
L_0x557cddd30180 .concat [ 1 1 0 0], L_0x557cddd30000, L_0x557cddd30000;
L_0x557cddd304b0 .concat8 [ 1 1 0 0], L_0x7f5061442778, L_0x7f5061442730;
L_0x557cddd31810 .part L_0x557cddd304b0, 1, 1;
L_0x557cddd318b0 .concat [ 1 1 0 0], L_0x557cddd30000, L_0x557cddd30000;
S_0x557cdd3468b0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd34dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4a7010 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdcf2cc80_0 .net "S", 1 0, L_0x557cddd2fc80;  alias, 1 drivers
v0x557cdcf2cd40_0 .net "a", 1 0, L_0x557cddd2e1f0;  alias, 1 drivers
v0x557cdcf2c300_0 .net "b", 1 0, L_0x557cddd2ecb0;  alias, 1 drivers
v0x557cdcf07e00_0 .net "carin", 1 0, L_0x557cddd2fd20;  1 drivers
v0x557cdcede5e0_0 .net "cin", 0 0, L_0x7f50614426a0;  alias, 1 drivers
v0x557cdcede220_0 .net "cout", 0 0, L_0x557cddd2fe10;  alias, 1 drivers
L_0x557cddd2f210 .part L_0x557cddd2e1f0, 1, 1;
L_0x557cddd2f3d0 .part L_0x557cddd2ecb0, 1, 1;
L_0x557cddd2f500 .part L_0x557cddd2fd20, 0, 1;
L_0x557cddd2f990 .part L_0x557cddd2e1f0, 0, 1;
L_0x557cddd2fac0 .part L_0x557cddd2ecb0, 0, 1;
L_0x557cddd2fc80 .concat8 [ 1 1 0 0], L_0x557cddd2f710, L_0x557cddd2ef40;
L_0x557cddd2fd20 .concat8 [ 1 1 0 0], L_0x557cddd2f920, L_0x557cddd2f1a0;
L_0x557cddd2fe10 .part L_0x557cddd2fd20, 1, 1;
S_0x557cdd33f2c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd3468b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2f920 .functor OR 1, L_0x557cddd2f6a0, L_0x557cddd2f860, C4<0>, C4<0>;
v0x557cdcf38710_0 .net "S", 0 0, L_0x557cddd2f710;  1 drivers
v0x557cdcf38270_0 .net "a", 0 0, L_0x557cddd2f990;  1 drivers
v0x557cdcf3b9c0_0 .net "b", 0 0, L_0x557cddd2fac0;  1 drivers
v0x557cdcf3b040_0 .net "c_1", 0 0, L_0x557cddd2f6a0;  1 drivers
v0x557cdcf369a0_0 .net "c_2", 0 0, L_0x557cddd2f860;  1 drivers
v0x557cdcf36a40_0 .net "cin", 0 0, L_0x7f50614426a0;  alias, 1 drivers
v0x557cdcf36170_0 .net "cout", 0 0, L_0x557cddd2f920;  1 drivers
v0x557cdcf36210_0 .net "h_1_out", 0 0, L_0x557cddd2f630;  1 drivers
S_0x557cdd3aa260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd33f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2f630 .functor XOR 1, L_0x557cddd2f990, L_0x557cddd2fac0, C4<0>, C4<0>;
L_0x557cddd2f6a0 .functor AND 1, L_0x557cddd2f990, L_0x557cddd2fac0, C4<1>, C4<1>;
v0x557cdcf3fd00_0 .net "S", 0 0, L_0x557cddd2f630;  alias, 1 drivers
v0x557cdcf42fb0_0 .net "a", 0 0, L_0x557cddd2f990;  alias, 1 drivers
v0x557cdcf43070_0 .net "b", 0 0, L_0x557cddd2fac0;  alias, 1 drivers
v0x557cdcf42630_0 .net "cout", 0 0, L_0x557cddd2f6a0;  alias, 1 drivers
S_0x557cdd3a2c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd33f2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2f710 .functor XOR 1, L_0x557cddd2f630, L_0x7f50614426a0, C4<0>, C4<0>;
L_0x557cddd2f860 .functor AND 1, L_0x557cddd2f630, L_0x7f50614426a0, C4<1>, C4<1>;
v0x557cdcf39fc0_0 .net "S", 0 0, L_0x557cddd2f710;  alias, 1 drivers
v0x557cdcf3a080_0 .net "a", 0 0, L_0x557cddd2f630;  alias, 1 drivers
v0x557cdcf39c10_0 .net "b", 0 0, L_0x7f50614426a0;  alias, 1 drivers
v0x557cdcf39090_0 .net "cout", 0 0, L_0x557cddd2f860;  alias, 1 drivers
S_0x557cdd39c180 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd3468b0;
 .timescale 0 0;
P_0x557cdd87b600 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd394cb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd39c180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd2f1a0 .functor OR 1, L_0x557cddd2ee80, L_0x557cddd2f0e0, C4<0>, C4<0>;
v0x557cdcf33a10_0 .net "S", 0 0, L_0x557cddd2ef40;  1 drivers
v0x557cdcf33ad0_0 .net "a", 0 0, L_0x557cddd2f210;  1 drivers
v0x557cdcf2b280_0 .net "b", 0 0, L_0x557cddd2f3d0;  1 drivers
v0x557cdcf2aed0_0 .net "c_1", 0 0, L_0x557cddd2ee80;  1 drivers
v0x557cdcf2a350_0 .net "c_2", 0 0, L_0x557cddd2f0e0;  1 drivers
v0x557cdcf299d0_0 .net "cin", 0 0, L_0x557cddd2f500;  1 drivers
v0x557cdcf29530_0 .net "cout", 0 0, L_0x557cddd2f1a0;  1 drivers
v0x557cdcf295d0_0 .net "h_1_out", 0 0, L_0x557cddd2ed70;  1 drivers
S_0x557cdd407d20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd394cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2ed70 .functor XOR 1, L_0x557cddd2f210, L_0x557cddd2f3d0, C4<0>, C4<0>;
L_0x557cddd2ee80 .functor AND 1, L_0x557cddd2f210, L_0x557cddd2f3d0, C4<1>, C4<1>;
v0x557cdcf2fd00_0 .net "S", 0 0, L_0x557cddd2ed70;  alias, 1 drivers
v0x557cdcf2fdc0_0 .net "a", 0 0, L_0x557cddd2f210;  alias, 1 drivers
v0x557cdcf32990_0 .net "b", 0 0, L_0x557cddd2f3d0;  alias, 1 drivers
v0x557cdcf325e0_0 .net "cout", 0 0, L_0x557cddd2ee80;  alias, 1 drivers
S_0x557cdd3fb950 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd394cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd2ef40 .functor XOR 1, L_0x557cddd2ed70, L_0x557cddd2f500, C4<0>, C4<0>;
L_0x557cddd2f0e0 .functor AND 1, L_0x557cddd2ed70, L_0x557cddd2f500, C4<1>, C4<1>;
v0x557cdcf31a60_0 .net "S", 0 0, L_0x557cddd2ef40;  alias, 1 drivers
v0x557cdcf31b00_0 .net "a", 0 0, L_0x557cddd2ed70;  alias, 1 drivers
v0x557cdcf310e0_0 .net "b", 0 0, L_0x557cddd2f500;  alias, 1 drivers
v0x557cdcf34390_0 .net "cout", 0 0, L_0x557cddd2f0e0;  alias, 1 drivers
S_0x557cdd3ef500 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd34dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd785ec0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdcef64e0_0 .net "S", 1 0, L_0x557cddd31590;  alias, 1 drivers
v0x557cdcef65a0_0 .net "a", 1 0, L_0x557cddd303f0;  alias, 1 drivers
v0x557cdcef9790_0 .net "b", 1 0, L_0x557cddd304b0;  alias, 1 drivers
v0x557cdcef8e10_0 .net "carin", 1 0, L_0x557cddd31630;  1 drivers
v0x557cdcef07a0_0 .net "cin", 0 0, L_0x557cddd31810;  1 drivers
v0x557cdcef03f0_0 .net "cout", 0 0, L_0x557cddd316d0;  alias, 1 drivers
L_0x557cddd30a90 .part L_0x557cddd303f0, 1, 1;
L_0x557cddd30bc0 .part L_0x557cddd304b0, 1, 1;
L_0x557cddd30cf0 .part L_0x557cddd31630, 0, 1;
L_0x557cddd31210 .part L_0x557cddd303f0, 0, 1;
L_0x557cddd313d0 .part L_0x557cddd304b0, 0, 1;
L_0x557cddd31590 .concat8 [ 1 1 0 0], L_0x557cddd30f00, L_0x557cddd307c0;
L_0x557cddd31630 .concat8 [ 1 1 0 0], L_0x557cddd311a0, L_0x557cddd30a20;
L_0x557cddd316d0 .part L_0x557cddd31630, 1, 1;
S_0x557cdd3e3250 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd3ef500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd311a0 .functor OR 1, L_0x557cddd30e90, L_0x557cddd31050, C4<0>, C4<0>;
v0x557cdcf027f0_0 .net "S", 0 0, L_0x557cddd30f00;  1 drivers
v0x557cdcf01ca0_0 .net "a", 0 0, L_0x557cddd31210;  1 drivers
v0x557cdcf00da0_0 .net "b", 0 0, L_0x557cddd313d0;  1 drivers
v0x557cdcf00420_0 .net "c_1", 0 0, L_0x557cddd30e90;  1 drivers
v0x557cdcefff80_0 .net "c_2", 0 0, L_0x557cddd31050;  1 drivers
v0x557cdcf00020_0 .net "cin", 0 0, L_0x557cddd31810;  alias, 1 drivers
v0x557cdceff3a0_0 .net "cout", 0 0, L_0x557cddd311a0;  1 drivers
v0x557cdceff440_0 .net "h_1_out", 0 0, L_0x557cddd30e20;  1 drivers
S_0x557cdd2be6a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd3e3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd30e20 .functor XOR 1, L_0x557cddd31210, L_0x557cddd313d0, C4<0>, C4<0>;
L_0x557cddd30e90 .functor AND 1, L_0x557cddd31210, L_0x557cddd313d0, C4<1>, C4<1>;
v0x557cdceddde0_0 .net "S", 0 0, L_0x557cddd30e20;  alias, 1 drivers
v0x557cdcf07b40_0 .net "a", 0 0, L_0x557cddd31210;  alias, 1 drivers
v0x557cdcf07c00_0 .net "b", 0 0, L_0x557cddd313d0;  alias, 1 drivers
v0x557cdcf07520_0 .net "cout", 0 0, L_0x557cddd30e90;  alias, 1 drivers
S_0x557cdd2b1e90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd3e3250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd30f00 .functor XOR 1, L_0x557cddd30e20, L_0x557cddd31810, C4<0>, C4<0>;
L_0x557cddd31050 .functor AND 1, L_0x557cddd30e20, L_0x557cddd31810, C4<1>, C4<1>;
v0x557cdcf04510_0 .net "S", 0 0, L_0x557cddd30f00;  alias, 1 drivers
v0x557cdcf045d0_0 .net "a", 0 0, L_0x557cddd30e20;  alias, 1 drivers
v0x557cdcf03610_0 .net "b", 0 0, L_0x557cddd31810;  alias, 1 drivers
v0x557cdcf02c90_0 .net "cout", 0 0, L_0x557cddd31050;  alias, 1 drivers
S_0x557cdd2aa8a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd3ef500;
 .timescale 0 0;
P_0x557cdd752810 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd2a3270 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2aa8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd30a20 .functor OR 1, L_0x557cddd30700, L_0x557cddd30960, C4<0>, C4<0>;
v0x557cdcefbda0_0 .net "S", 0 0, L_0x557cddd307c0;  1 drivers
v0x557cdcefbe60_0 .net "a", 0 0, L_0x557cddd30a90;  1 drivers
v0x557cdcefb570_0 .net "b", 0 0, L_0x557cddd30bc0;  1 drivers
v0x557cdcef5100_0 .net "c_1", 0 0, L_0x557cddd30700;  1 drivers
v0x557cdcef7d90_0 .net "c_2", 0 0, L_0x557cddd30960;  1 drivers
v0x557cdcef79e0_0 .net "cin", 0 0, L_0x557cddd30cf0;  1 drivers
v0x557cdcef6e60_0 .net "cout", 0 0, L_0x557cddd30a20;  1 drivers
v0x557cdcef6f00_0 .net "h_1_out", 0 0, L_0x557cddd305f0;  1 drivers
S_0x557cdd29bc80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2a3270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd305f0 .functor XOR 1, L_0x557cddd30a90, L_0x557cddd30bc0, C4<0>, C4<0>;
L_0x557cddd30700 .functor AND 1, L_0x557cddd30a90, L_0x557cddd30bc0, C4<1>, C4<1>;
v0x557cdcefeff0_0 .net "S", 0 0, L_0x557cddd305f0;  alias, 1 drivers
v0x557cdceff0b0_0 .net "a", 0 0, L_0x557cddd30a90;  alias, 1 drivers
v0x557cdcefe470_0 .net "b", 0 0, L_0x557cddd30bc0;  alias, 1 drivers
v0x557cdcefdb90_0 .net "cout", 0 0, L_0x557cddd30700;  alias, 1 drivers
S_0x557cdd274e80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2a3270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd307c0 .functor XOR 1, L_0x557cddd305f0, L_0x557cddd30cf0, C4<0>, C4<0>;
L_0x557cddd30960 .functor AND 1, L_0x557cddd305f0, L_0x557cddd30cf0, C4<1>, C4<1>;
v0x557cdcf05e80_0 .net "S", 0 0, L_0x557cddd307c0;  alias, 1 drivers
v0x557cdcf05f20_0 .net "a", 0 0, L_0x557cddd305f0;  alias, 1 drivers
v0x557cdcf05500_0 .net "b", 0 0, L_0x557cddd30cf0;  alias, 1 drivers
v0x557cdcf05060_0 .net "cout", 0 0, L_0x557cddd30960;  alias, 1 drivers
S_0x557cdd268670 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd3554d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7196a0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd31cb0 .functor XOR 2, L_0x557cddd31f70, L_0x557cddd2ec10, C4<00>, C4<00>;
L_0x557cddd32e70 .functor NOT 1, L_0x557cddd32dd0, C4<0>, C4<0>, C4<0>;
L_0x557cddd32f70 .functor AND 1, L_0x557cddd31de0, L_0x557cddd32e70, C4<1>, C4<1>;
L_0x557cddd33080 .functor NOT 2, L_0x557cddd32fe0, C4<00>, C4<00>, C4<00>;
L_0x557cddd330f0 .functor AND 2, L_0x557cddd32c90, L_0x557cddd33080, C4<11>, C4<11>;
L_0x557cddd33160 .functor NOT 2, L_0x557cddd32c90, C4<00>, C4<00>, C4<00>;
L_0x557cddd343d0 .functor AND 2, L_0x557cddd34020, L_0x557cddd342a0, C4<11>, C4<11>;
L_0x557cddd34440 .functor OR 2, L_0x557cddd330f0, L_0x557cddd343d0, C4<00>, C4<00>;
v0x557cdceb5bc0_0 .net *"_s0", 1 0, L_0x557cddd31f70;  1 drivers
v0x557cdcf96d20_0 .net *"_s10", 1 0, L_0x557cddd33080;  1 drivers
L_0x7f50614427c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf8cca0_0 .net/2s *"_s18", 0 0, L_0x7f50614427c0;  1 drivers
L_0x7f5061442808 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcf93d90_0 .net/2s *"_s23", 0 0, L_0x7f5061442808;  1 drivers
v0x557cdcf92e90_0 .net *"_s27", 1 0, L_0x557cddd342a0;  1 drivers
v0x557cdcf92510_0 .net *"_s4", 0 0, L_0x557cddd32e70;  1 drivers
v0x557cdcf92070_0 .net *"_s8", 1 0, L_0x557cddd32fe0;  1 drivers
v0x557cdcf91520_0 .net "a", 1 0, L_0x557cddd31a50;  alias, 1 drivers
v0x557cdcf90620_0 .net "a_or_s", 0 0, L_0x557cddd31de0;  alias, 1 drivers
v0x557cdcf906c0_0 .net "add_1", 1 0, L_0x557cddd33260;  1 drivers
v0x557cdcf8fca0_0 .net "b", 1 0, L_0x557cddd2ec10;  alias, 1 drivers
v0x557cdcf8fd60_0 .net "cout", 0 0, L_0x557cddd32dd0;  alias, 1 drivers
v0x557cdcf8f800_0 .net "diff_is_negative", 0 0, L_0x557cddd32f70;  1 drivers
v0x557cdcf8f8a0_0 .net "dummy_cout", 0 0, L_0x557cddd34160;  1 drivers
v0x557cdcf8ecb0_0 .net "input_b", 1 0, L_0x557cddd31cb0;  1 drivers
v0x557cdcf8ddb0_0 .net "inverted_out", 1 0, L_0x557cddd33160;  1 drivers
v0x557cdcf8d430_0 .net "n_out", 1 0, L_0x557cddd343d0;  1 drivers
v0x557cdcf8d4d0_0 .net "negated_out", 1 0, L_0x557cddd34020;  1 drivers
v0x557cdcf8c440_0 .net "out", 1 0, L_0x557cddd34440;  alias, 1 drivers
v0x557cdcf8c500_0 .net "p_out", 1 0, L_0x557cddd330f0;  1 drivers
v0x557cdcf8b540_0 .net "t_out", 1 0, L_0x557cddd32c90;  1 drivers
L_0x557cddd31f70 .concat [ 1 1 0 0], L_0x557cddd31de0, L_0x557cddd31de0;
L_0x557cddd32fe0 .concat [ 1 1 0 0], L_0x557cddd32f70, L_0x557cddd32f70;
L_0x557cddd33260 .concat8 [ 1 1 0 0], L_0x7f5061442808, L_0x7f50614427c0;
L_0x557cddd34200 .part L_0x557cddd33260, 1, 1;
L_0x557cddd342a0 .concat [ 1 1 0 0], L_0x557cddd32f70, L_0x557cddd32f70;
S_0x557cdd261080 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd268670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7005a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdced85e0_0 .net "S", 1 0, L_0x557cddd32c90;  alias, 1 drivers
v0x557cdced86a0_0 .net "a", 1 0, L_0x557cddd31a50;  alias, 1 drivers
v0x557cdced8140_0 .net "b", 1 0, L_0x557cddd31cb0;  alias, 1 drivers
v0x557cdcecee80_0 .net "carin", 1 0, L_0x557cddd32d30;  1 drivers
v0x557cdcecef40_0 .net "cin", 0 0, L_0x557cddd31de0;  alias, 1 drivers
v0x557cdcece650_0 .net "cout", 0 0, L_0x557cddd32dd0;  alias, 1 drivers
L_0x557cddd322d0 .part L_0x557cddd31a50, 1, 1;
L_0x557cddd32400 .part L_0x557cddd31cb0, 1, 1;
L_0x557cddd32530 .part L_0x557cddd32d30, 0, 1;
L_0x557cddd32a30 .part L_0x557cddd31a50, 0, 1;
L_0x557cddd32ad0 .part L_0x557cddd31cb0, 0, 1;
L_0x557cddd32c90 .concat8 [ 1 1 0 0], L_0x557cddd32740, L_0x557cddd320f0;
L_0x557cddd32d30 .concat8 [ 1 1 0 0], L_0x557cddd329c0, L_0x557cddd32260;
L_0x557cddd32dd0 .part L_0x557cddd32d30, 1, 1;
S_0x557cdd259a50 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd261080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd329c0 .functor OR 1, L_0x557cddd326d0, L_0x557cddd32950, C4<0>, C4<0>;
v0x557cdceb1630_0 .net "S", 0 0, L_0x557cddd32740;  1 drivers
v0x557cdceb1270_0 .net "a", 0 0, L_0x557cddd32a30;  1 drivers
v0x557cdceb0e30_0 .net "b", 0 0, L_0x557cddd32ad0;  1 drivers
v0x557cdcedac20_0 .net "c_1", 0 0, L_0x557cddd326d0;  1 drivers
v0x557cdceda600_0 .net "c_2", 0 0, L_0x557cddd32950;  1 drivers
v0x557cdceda6a0_0 .net "cin", 0 0, L_0x557cddd31de0;  alias, 1 drivers
v0x557cdced75f0_0 .net "cout", 0 0, L_0x557cddd329c0;  1 drivers
v0x557cdced7690_0 .net "h_1_out", 0 0, L_0x557cddd32660;  1 drivers
S_0x557cdd252460 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd259a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd32660 .functor XOR 1, L_0x557cddd32a30, L_0x557cddd32ad0, C4<0>, C4<0>;
L_0x557cddd326d0 .functor AND 1, L_0x557cddd32a30, L_0x557cddd32ad0, C4<1>, C4<1>;
v0x557cdcee0b30_0 .net "S", 0 0, L_0x557cddd32660;  alias, 1 drivers
v0x557cdcee01b0_0 .net "a", 0 0, L_0x557cddd32a30;  alias, 1 drivers
v0x557cdcee0270_0 .net "b", 0 0, L_0x557cddd32ad0;  alias, 1 drivers
v0x557cdcedfd10_0 .net "cout", 0 0, L_0x557cddd326d0;  alias, 1 drivers
S_0x557cdd247f60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd259a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd32740 .functor XOR 1, L_0x557cddd32660, L_0x557cddd31de0, C4<0>, C4<0>;
L_0x557cddd32950 .functor AND 1, L_0x557cddd32660, L_0x557cddd31de0, C4<1>, C4<1>;
v0x557cdcee3460_0 .net "S", 0 0, L_0x557cddd32740;  alias, 1 drivers
v0x557cdcee3520_0 .net "a", 0 0, L_0x557cddd32660;  alias, 1 drivers
v0x557cdcee2ae0_0 .net "b", 0 0, L_0x557cddd31de0;  alias, 1 drivers
v0x557cdcedaee0_0 .net "cout", 0 0, L_0x557cddd32950;  alias, 1 drivers
S_0x557cdd23b750 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd261080;
 .timescale 0 0;
P_0x557cdd764e90 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd234160 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd23b750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd32260 .functor OR 1, L_0x557cddd32080, L_0x557cddd321f0, C4<0>, C4<0>;
v0x557cdced3060_0 .net "S", 0 0, L_0x557cddd320f0;  1 drivers
v0x557cdced3120_0 .net "a", 0 0, L_0x557cddd322d0;  1 drivers
v0x557cdced2480_0 .net "b", 0 0, L_0x557cddd32400;  1 drivers
v0x557cdced20d0_0 .net "c_1", 0 0, L_0x557cddd32080;  1 drivers
v0x557cdced1550_0 .net "c_2", 0 0, L_0x557cddd321f0;  1 drivers
v0x557cdced0c70_0 .net "cin", 0 0, L_0x557cddd32530;  1 drivers
v0x557cdced8f60_0 .net "cout", 0 0, L_0x557cddd32260;  1 drivers
v0x557cdced9000_0 .net "h_1_out", 0 0, L_0x557cddd32010;  1 drivers
S_0x557cdd22cb30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd234160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd32010 .functor XOR 1, L_0x557cddd322d0, L_0x557cddd32400, C4<0>, C4<0>;
L_0x557cddd32080 .functor AND 1, L_0x557cddd322d0, L_0x557cddd32400, C4<1>, C4<1>;
v0x557cdced66f0_0 .net "S", 0 0, L_0x557cddd32010;  alias, 1 drivers
v0x557cdced67b0_0 .net "a", 0 0, L_0x557cddd322d0;  alias, 1 drivers
v0x557cdced5d70_0 .net "b", 0 0, L_0x557cddd32400;  alias, 1 drivers
v0x557cdced58d0_0 .net "cout", 0 0, L_0x557cddd32080;  alias, 1 drivers
S_0x557cdd225540 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd234160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd320f0 .functor XOR 1, L_0x557cddd32010, L_0x557cddd32530, C4<0>, C4<0>;
L_0x557cddd321f0 .functor AND 1, L_0x557cddd32010, L_0x557cddd32530, C4<1>, C4<1>;
v0x557cdced4d80_0 .net "S", 0 0, L_0x557cddd320f0;  alias, 1 drivers
v0x557cdced4e20_0 .net "a", 0 0, L_0x557cddd32010;  alias, 1 drivers
v0x557cdced3e80_0 .net "b", 0 0, L_0x557cddd32530;  alias, 1 drivers
v0x557cdced3500_0 .net "cout", 0 0, L_0x557cddd321f0;  alias, 1 drivers
S_0x557cdd2904e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd268670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd65afa0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdceb4790_0 .net "S", 1 0, L_0x557cddd34020;  alias, 1 drivers
v0x557cdceb4850_0 .net "a", 1 0, L_0x557cddd33160;  alias, 1 drivers
v0x557cdceb3c10_0 .net "b", 1 0, L_0x557cddd33260;  alias, 1 drivers
v0x557cdceb3290_0 .net "carin", 1 0, L_0x557cddd340c0;  1 drivers
v0x557cdceb2df0_0 .net "cin", 0 0, L_0x557cddd34200;  1 drivers
v0x557cdceb6540_0 .net "cout", 0 0, L_0x557cddd34160;  alias, 1 drivers
L_0x557cddd335c0 .part L_0x557cddd33160, 1, 1;
L_0x557cddd336f0 .part L_0x557cddd33260, 1, 1;
L_0x557cddd33820 .part L_0x557cddd340c0, 0, 1;
L_0x557cddd33ca0 .part L_0x557cddd33160, 0, 1;
L_0x557cddd33e60 .part L_0x557cddd33260, 0, 1;
L_0x557cddd34020 .concat8 [ 1 1 0 0], L_0x557cddd33a30, L_0x557cddd333e0;
L_0x557cddd340c0 .concat8 [ 1 1 0 0], L_0x557cddd33c30, L_0x557cddd33550;
L_0x557cddd34160 .part L_0x557cddd340c0, 1, 1;
S_0x557cdd288ef0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd2904e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd33c30 .functor OR 1, L_0x557cddd339c0, L_0x557cddd33b30, C4<0>, C4<0>;
v0x557cdcecbef0_0 .net "S", 0 0, L_0x557cddd33a30;  1 drivers
v0x557cdcec3880_0 .net "a", 0 0, L_0x557cddd33ca0;  1 drivers
v0x557cdcec34d0_0 .net "b", 0 0, L_0x557cddd33e60;  1 drivers
v0x557cdcec2950_0 .net "c_1", 0 0, L_0x557cddd339c0;  1 drivers
v0x557cdcec1fd0_0 .net "c_2", 0 0, L_0x557cddd33b30;  1 drivers
v0x557cdcec2070_0 .net "cin", 0 0, L_0x557cddd34200;  alias, 1 drivers
v0x557cdcec1b30_0 .net "cout", 0 0, L_0x557cddd33c30;  1 drivers
v0x557cdcec1bd0_0 .net "h_1_out", 0 0, L_0x557cddd33950;  1 drivers
S_0x557cdd282400 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd33950 .functor XOR 1, L_0x557cddd33ca0, L_0x557cddd33e60, C4<0>, C4<0>;
L_0x557cddd339c0 .functor AND 1, L_0x557cddd33ca0, L_0x557cddd33e60, C4<1>, C4<1>;
v0x557cdcec81e0_0 .net "S", 0 0, L_0x557cddd33950;  alias, 1 drivers
v0x557cdcecae70_0 .net "a", 0 0, L_0x557cddd33ca0;  alias, 1 drivers
v0x557cdcecaf30_0 .net "b", 0 0, L_0x557cddd33e60;  alias, 1 drivers
v0x557cdcecaac0_0 .net "cout", 0 0, L_0x557cddd339c0;  alias, 1 drivers
S_0x557cdd27af30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd288ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd33a30 .functor XOR 1, L_0x557cddd33950, L_0x557cddd34200, C4<0>, C4<0>;
L_0x557cddd33b30 .functor AND 1, L_0x557cddd33950, L_0x557cddd34200, C4<1>, C4<1>;
v0x557cdcec9f40_0 .net "S", 0 0, L_0x557cddd33a30;  alias, 1 drivers
v0x557cdceca000_0 .net "a", 0 0, L_0x557cddd33950;  alias, 1 drivers
v0x557cdcec95c0_0 .net "b", 0 0, L_0x557cddd34200;  alias, 1 drivers
v0x557cdcecc870_0 .net "cout", 0 0, L_0x557cddd33b30;  alias, 1 drivers
S_0x557cdd2edfa0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd2904e0;
 .timescale 0 0;
P_0x557cdd65dd80 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd2e1bd0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd2edfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd33550 .functor OR 1, L_0x557cddd33370, L_0x557cddd334e0, C4<0>, C4<0>;
v0x557cdcebbea0_0 .net "S", 0 0, L_0x557cddd333e0;  1 drivers
v0x557cdcebbf60_0 .net "a", 0 0, L_0x557cddd335c0;  1 drivers
v0x557cdcebb320_0 .net "b", 0 0, L_0x557cddd336f0;  1 drivers
v0x557cdceba9a0_0 .net "c_1", 0 0, L_0x557cddd33370;  1 drivers
v0x557cdcebdc50_0 .net "c_2", 0 0, L_0x557cddd334e0;  1 drivers
v0x557cdcebd2d0_0 .net "cin", 0 0, L_0x557cddd33820;  1 drivers
v0x557cdceb4b40_0 .net "cout", 0 0, L_0x557cddd33550;  1 drivers
v0x557cdceb4be0_0 .net "h_1_out", 0 0, L_0x557cddd33300;  1 drivers
S_0x557cdd2d5780 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd2e1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd33300 .functor XOR 1, L_0x557cddd335c0, L_0x557cddd336f0, C4<0>, C4<0>;
L_0x557cddd33370 .functor AND 1, L_0x557cddd335c0, L_0x557cddd336f0, C4<1>, C4<1>;
v0x557cdcec5280_0 .net "S", 0 0, L_0x557cddd33300;  alias, 1 drivers
v0x557cdcec5340_0 .net "a", 0 0, L_0x557cddd335c0;  alias, 1 drivers
v0x557cdcec4900_0 .net "b", 0 0, L_0x557cddd336f0;  alias, 1 drivers
v0x557cdcec0260_0 .net "cout", 0 0, L_0x557cddd33370;  alias, 1 drivers
S_0x557cdd2c94d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd2e1bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd333e0 .functor XOR 1, L_0x557cddd33300, L_0x557cddd33820, C4<0>, C4<0>;
L_0x557cddd334e0 .functor AND 1, L_0x557cddd33300, L_0x557cddd33820, C4<1>, C4<1>;
v0x557cdcebfa30_0 .net "S", 0 0, L_0x557cddd333e0;  alias, 1 drivers
v0x557cdcebfad0_0 .net "a", 0 0, L_0x557cddd33300;  alias, 1 drivers
v0x557cdceb95c0_0 .net "b", 0 0, L_0x557cddd33820;  alias, 1 drivers
v0x557cdcebc250_0 .net "cout", 0 0, L_0x557cddd334e0;  alias, 1 drivers
S_0x557cdd1d4a20 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd3554d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcf91630 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdcf0b6d0_0 .net "S", 3 0, L_0x557cddd36680;  alias, 1 drivers
v0x557cdcf81650_0 .net "a", 3 0, L_0x557cddd34520;  alias, 1 drivers
v0x557cdcf81710_0 .net "b", 3 0, L_0x557cddd347c0;  alias, 1 drivers
v0x557cdcf80e30_0 .net "carin", 3 0, L_0x557cddd36820;  1 drivers
L_0x7f50614428e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf80ef0_0 .net "cin", 0 0, L_0x7f50614428e0;  1 drivers
v0x557cdcf75a90_0 .net "cout", 0 0, L_0x557cddd36950;  alias, 1 drivers
L_0x557cddd34c10 .part L_0x557cddd34520, 1, 1;
L_0x557cddd34d40 .part L_0x557cddd347c0, 1, 1;
L_0x557cddd34e70 .part L_0x557cddd36820, 0, 1;
L_0x557cddd353f0 .part L_0x557cddd34520, 2, 1;
L_0x557cddd355b0 .part L_0x557cddd347c0, 2, 1;
L_0x557cddd35770 .part L_0x557cddd36820, 1, 1;
L_0x557cddd35c50 .part L_0x557cddd34520, 3, 1;
L_0x557cddd35d80 .part L_0x557cddd347c0, 3, 1;
L_0x557cddd35f00 .part L_0x557cddd36820, 2, 1;
L_0x557cddd36420 .part L_0x557cddd34520, 0, 1;
L_0x557cddd36550 .part L_0x557cddd347c0, 0, 1;
L_0x557cddd36680 .concat8 [ 1 1 1 1], L_0x557cddd36110, L_0x557cddd34940, L_0x557cddd35120, L_0x557cddd35980;
L_0x557cddd36820 .concat8 [ 1 1 1 1], L_0x557cddd363b0, L_0x557cddd34ba0, L_0x557cddd35380, L_0x557cddd35be0;
L_0x557cddd36950 .part L_0x557cddd36820, 3, 1;
S_0x557cdd1c8210 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd1d4a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd363b0 .functor OR 1, L_0x557cddd360a0, L_0x557cddd36260, C4<0>, C4<0>;
v0x557cdcf87360_0 .net "S", 0 0, L_0x557cddd36110;  1 drivers
v0x557cdcf87420_0 .net "a", 0 0, L_0x557cddd36420;  1 drivers
v0x557cdcf86460_0 .net "b", 0 0, L_0x557cddd36550;  1 drivers
v0x557cdcf85ae0_0 .net "c_1", 0 0, L_0x557cddd360a0;  1 drivers
v0x557cdcf85640_0 .net "c_2", 0 0, L_0x557cddd36260;  1 drivers
v0x557cdcf84a60_0 .net "cin", 0 0, L_0x7f50614428e0;  alias, 1 drivers
v0x557cdcf846b0_0 .net "cout", 0 0, L_0x557cddd363b0;  1 drivers
v0x557cdcf84750_0 .net "h_1_out", 0 0, L_0x557cddd36030;  1 drivers
S_0x557cdd1c0c20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1c8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd36030 .functor XOR 1, L_0x557cddd36420, L_0x557cddd36550, C4<0>, C4<0>;
L_0x557cddd360a0 .functor AND 1, L_0x557cddd36420, L_0x557cddd36550, C4<1>, C4<1>;
v0x557cdcf8abc0_0 .net "S", 0 0, L_0x557cddd36030;  alias, 1 drivers
v0x557cdcf8ac80_0 .net "a", 0 0, L_0x557cddd36420;  alias, 1 drivers
v0x557cdcf8a720_0 .net "b", 0 0, L_0x557cddd36550;  alias, 1 drivers
v0x557cdcf89bd0_0 .net "cout", 0 0, L_0x557cddd360a0;  alias, 1 drivers
S_0x557cdd1b95f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1c8210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd36110 .functor XOR 1, L_0x557cddd36030, L_0x7f50614428e0, C4<0>, C4<0>;
L_0x557cddd36260 .functor AND 1, L_0x557cddd36030, L_0x7f50614428e0, C4<1>, C4<1>;
v0x557cdcf88cd0_0 .net "S", 0 0, L_0x557cddd36110;  alias, 1 drivers
v0x557cdcf88d70_0 .net "a", 0 0, L_0x557cddd36030;  alias, 1 drivers
v0x557cdcf88350_0 .net "b", 0 0, L_0x7f50614428e0;  alias, 1 drivers
v0x557cdcf87eb0_0 .net "cout", 0 0, L_0x557cddd36260;  alias, 1 drivers
S_0x557cdd1b2000 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd1d4a20;
 .timescale 0 0;
P_0x557cdd5fcff0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd18b200 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1b2000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd34ba0 .functor OR 1, L_0x557cddd348d0, L_0x557cddd34ae0, C4<0>, C4<0>;
v0x557cdcf233e0_0 .net "S", 0 0, L_0x557cddd34940;  1 drivers
v0x557cdcf1cf70_0 .net "a", 0 0, L_0x557cddd34c10;  1 drivers
v0x557cdcf1fc00_0 .net "b", 0 0, L_0x557cddd34d40;  1 drivers
v0x557cdcf1f850_0 .net "c_1", 0 0, L_0x557cddd348d0;  1 drivers
v0x557cdcf1ecd0_0 .net "c_2", 0 0, L_0x557cddd34ae0;  1 drivers
v0x557cdcf1ed70_0 .net "cin", 0 0, L_0x557cddd34e70;  1 drivers
v0x557cdcf1e350_0 .net "cout", 0 0, L_0x557cddd34ba0;  1 drivers
v0x557cdcf1e3f0_0 .net "h_1_out", 0 0, L_0x557cddd34860;  1 drivers
S_0x557cdd17e9f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd18b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd34860 .functor XOR 1, L_0x557cddd34c10, L_0x557cddd34d40, C4<0>, C4<0>;
L_0x557cddd348d0 .functor AND 1, L_0x557cddd34c10, L_0x557cddd34d40, C4<1>, C4<1>;
v0x557cdcf83b30_0 .net "S", 0 0, L_0x557cddd34860;  alias, 1 drivers
v0x557cdcf83250_0 .net "a", 0 0, L_0x557cddd34c10;  alias, 1 drivers
v0x557cdcf83310_0 .net "b", 0 0, L_0x557cddd34d40;  alias, 1 drivers
v0x557cdcf95700_0 .net "cout", 0 0, L_0x557cddd348d0;  alias, 1 drivers
S_0x557cdd177400 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd18b200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd34940 .functor XOR 1, L_0x557cddd34860, L_0x557cddd34e70, C4<0>, C4<0>;
L_0x557cddd34ae0 .functor AND 1, L_0x557cddd34860, L_0x557cddd34e70, C4<1>, C4<1>;
v0x557cdcf94d80_0 .net "S", 0 0, L_0x557cddd34940;  alias, 1 drivers
v0x557cdcf94e40_0 .net "a", 0 0, L_0x557cddd34860;  alias, 1 drivers
v0x557cdcf948e0_0 .net "b", 0 0, L_0x557cddd34e70;  alias, 1 drivers
v0x557cdcf23c10_0 .net "cout", 0 0, L_0x557cddd34ae0;  alias, 1 drivers
S_0x557cdd16fdd0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd1d4a20;
 .timescale 0 0;
P_0x557cdd6b3ec0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd1687e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd16fdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd35380 .functor OR 1, L_0x557cddd35060, L_0x557cddd352c0, C4<0>, C4<0>;
v0x557cdcf168c0_0 .net "S", 0 0, L_0x557cddd35120;  1 drivers
v0x557cdcf1a010_0 .net "a", 0 0, L_0x557cddd353f0;  1 drivers
v0x557cdcf19690_0 .net "b", 0 0, L_0x557cddd355b0;  1 drivers
v0x557cdcf15b30_0 .net "c_1", 0 0, L_0x557cddd35060;  1 drivers
v0x557cdcf15300_0 .net "c_2", 0 0, L_0x557cddd352c0;  1 drivers
v0x557cdcf153a0_0 .net "cin", 0 0, L_0x557cddd35770;  1 drivers
v0x557cdcf0ee90_0 .net "cout", 0 0, L_0x557cddd35380;  1 drivers
v0x557cdcf0ef30_0 .net "h_1_out", 0 0, L_0x557cddd34fa0;  1 drivers
S_0x557cdd15e2e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd1687e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd34fa0 .functor XOR 1, L_0x557cddd353f0, L_0x557cddd355b0, C4<0>, C4<0>;
L_0x557cddd35060 .functor AND 1, L_0x557cddd353f0, L_0x557cddd355b0, C4<1>, C4<1>;
v0x557cdcf21600_0 .net "S", 0 0, L_0x557cddd34fa0;  alias, 1 drivers
v0x557cdcf20c80_0 .net "a", 0 0, L_0x557cddd353f0;  alias, 1 drivers
v0x557cdcf20d40_0 .net "b", 0 0, L_0x557cddd355b0;  alias, 1 drivers
v0x557cdcf18610_0 .net "cout", 0 0, L_0x557cddd35060;  alias, 1 drivers
S_0x557cdd151ad0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd1687e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd35120 .functor XOR 1, L_0x557cddd34fa0, L_0x557cddd35770, C4<0>, C4<0>;
L_0x557cddd352c0 .functor AND 1, L_0x557cddd34fa0, L_0x557cddd35770, C4<1>, C4<1>;
v0x557cdcf18260_0 .net "S", 0 0, L_0x557cddd35120;  alias, 1 drivers
v0x557cdcf18320_0 .net "a", 0 0, L_0x557cddd34fa0;  alias, 1 drivers
v0x557cdcf176e0_0 .net "b", 0 0, L_0x557cddd35770;  alias, 1 drivers
v0x557cdcf16d60_0 .net "cout", 0 0, L_0x557cddd352c0;  alias, 1 drivers
S_0x557cdd14a4e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd1d4a20;
 .timescale 0 0;
P_0x557cdd696c40 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd142eb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd14a4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd35be0 .functor OR 1, L_0x557cddd35910, L_0x557cddd35b20, C4<0>, C4<0>;
v0x557cdcf0a650_0 .net "S", 0 0, L_0x557cddd35980;  1 drivers
v0x557cdcf0a710_0 .net "a", 0 0, L_0x557cddd35c50;  1 drivers
v0x557cdcf0a2a0_0 .net "b", 0 0, L_0x557cddd35d80;  1 drivers
v0x557cdcf09720_0 .net "c_1", 0 0, L_0x557cddd35910;  1 drivers
v0x557cdcf08ee0_0 .net "c_2", 0 0, L_0x557cddd35b20;  1 drivers
v0x557cdcf08ae0_0 .net "cin", 0 0, L_0x557cddd35f00;  1 drivers
v0x557cdcf0c050_0 .net "cout", 0 0, L_0x557cddd35be0;  1 drivers
v0x557cdcf0c0f0_0 .net "h_1_out", 0 0, L_0x557cddd358a0;  1 drivers
S_0x557cdd13b8c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd142eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd358a0 .functor XOR 1, L_0x557cddd35c50, L_0x557cddd35d80, C4<0>, C4<0>;
L_0x557cddd35910 .functor AND 1, L_0x557cddd35c50, L_0x557cddd35d80, C4<1>, C4<1>;
v0x557cdcf11b20_0 .net "S", 0 0, L_0x557cddd358a0;  alias, 1 drivers
v0x557cdcf11be0_0 .net "a", 0 0, L_0x557cddd35c50;  alias, 1 drivers
v0x557cdcf11770_0 .net "b", 0 0, L_0x557cddd35d80;  alias, 1 drivers
v0x557cdcf10bf0_0 .net "cout", 0 0, L_0x557cddd35910;  alias, 1 drivers
S_0x557cdd1a6860 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd142eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd35980 .functor XOR 1, L_0x557cddd358a0, L_0x557cddd35f00, C4<0>, C4<0>;
L_0x557cddd35b20 .functor AND 1, L_0x557cddd358a0, L_0x557cddd35f00, C4<1>, C4<1>;
v0x557cdcf10270_0 .net "S", 0 0, L_0x557cddd35980;  alias, 1 drivers
v0x557cdcf10310_0 .net "a", 0 0, L_0x557cddd358a0;  alias, 1 drivers
v0x557cdcf13520_0 .net "b", 0 0, L_0x557cddd35f00;  alias, 1 drivers
v0x557cdcf12ba0_0 .net "cout", 0 0, L_0x557cddd35b20;  alias, 1 drivers
S_0x557cdd19f270 .scope module, "dut2" "karatsuba_8" 3 231, 3 176 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X"
    .port_info 1 /INPUT 8 "Y"
    .port_info 2 /OUTPUT 16 "Z"
L_0x557cddd60c10 .functor BUFZ 8, L_0x557cddca8df0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddd60ea0 .functor BUFZ 8, L_0x557cddca90c0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde00290 .functor NOT 1, L_0x557cdddc1820, C4<0>, C4<0>, C4<0>;
L_0x557cdde00300 .functor NOT 1, L_0x557cdddc65b0, C4<0>, C4<0>, C4<0>;
L_0x557cdde00370 .functor XOR 1, L_0x557cdde00290, L_0x557cdde00300, C4<0>, C4<0>;
L_0x557cdde09970 .functor BUFZ 8, L_0x557cddd90490, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde09b20 .functor BUFZ 8, L_0x557cdddbf0f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde09be0 .functor BUFZ 8, L_0x557cdde097c0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x557cdda60d10_0 .net "X", 7 0, L_0x557cddca8df0;  alias, 1 drivers
v0x557cdda60e20_0 .net "Xe", 3 0, L_0x557cddd60b20;  1 drivers
v0x557cdda60f30_0 .net "Xn", 3 0, L_0x557cddd609f0;  1 drivers
v0x557cdda60fd0_0 .net "Y", 7 0, L_0x557cddca90c0;  alias, 1 drivers
v0x557cdda610e0_0 .net "Ye", 3 0, L_0x557cddd60db0;  1 drivers
v0x557cdda61240_0 .net "Yn", 3 0, L_0x557cddd60c80;  1 drivers
v0x557cdda61300_0 .net "Z", 15 0, L_0x557cdde12450;  alias, 1 drivers
v0x557cdda61410_0 .net *"_s14", 0 0, L_0x557cdde00290;  1 drivers
v0x557cdda614f0_0 .net *"_s16", 0 0, L_0x557cdde00300;  1 drivers
v0x557cdda61660_0 .net *"_s23", 7 0, L_0x557cdde09970;  1 drivers
v0x557cdda61740_0 .net *"_s28", 7 0, L_0x557cdde09b20;  1 drivers
L_0x7f5061445940 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557cdda61820_0 .net/2s *"_s31", 3 0, L_0x7f5061445940;  1 drivers
v0x557cdda61900_0 .net *"_s36", 7 0, L_0x557cdde09be0;  1 drivers
v0x557cdda619e0_0 .net *"_s4", 7 0, L_0x557cddd60c10;  1 drivers
L_0x7f5061445988 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557cdda61ac0_0 .net/2s *"_s40", 3 0, L_0x7f5061445988;  1 drivers
v0x557cdda61ba0_0 .net *"_s9", 7 0, L_0x557cddd60ea0;  1 drivers
L_0x7f5061444a10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda61c80_0 .net "add", 0 0, L_0x7f5061444a10;  1 drivers
v0x557cdda61d20_0 .net "big_z0_z2", 15 0, L_0x557cdde099e0;  1 drivers
v0x557cdda61de0_0 .net "big_z1", 15 0, L_0x557cdde09ca0;  1 drivers
v0x557cdda61e80_0 .net "cout_z1", 0 0, L_0x557cdde04750;  1 drivers
v0x557cdda61f20_0 .net "cout_z1_1", 0 0, L_0x557cdddfb4b0;  1 drivers
v0x557cdda62010_0 .net "dummy_cout", 0 0, L_0x557cdde12ef0;  1 drivers
v0x557cdda620b0_0 .net "signX", 0 0, L_0x557cdddc1820;  1 drivers
v0x557cdda621a0_0 .net "signY", 0 0, L_0x557cdddc65b0;  1 drivers
v0x557cdda62290_0 .net "sign_z3", 0 0, L_0x557cdde00370;  1 drivers
L_0x7f50614448a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda623c0_0 .net "sub", 0 0, L_0x7f50614448a8;  1 drivers
v0x557cdda62570_0 .net "z0", 7 0, L_0x557cddd90490;  1 drivers
v0x557cdda62610_0 .net "z1", 7 0, L_0x557cdde097c0;  1 drivers
v0x557cdda626b0_0 .net "z1_1", 7 0, L_0x557cdde00180;  1 drivers
v0x557cdda62750_0 .net "z2", 7 0, L_0x557cdddbf0f0;  1 drivers
v0x557cdda62810_0 .net "z3", 7 0, L_0x557cdddf7620;  1 drivers
v0x557cdda628d0_0 .net "z3_1", 3 0, L_0x557cdddc43c0;  1 drivers
v0x557cdda62990_0 .net "z3_2", 3 0, L_0x557cdddc91d0;  1 drivers
L_0x557cddd609f0 .part L_0x557cddd60c10, 4, 4;
L_0x557cddd60b20 .part L_0x557cddd60c10, 0, 4;
L_0x557cddd60c80 .part L_0x557cddd60ea0, 4, 4;
L_0x557cddd60db0 .part L_0x557cddd60ea0, 0, 4;
L_0x557cdde099e0 .concat8 [ 8 8 0 0], L_0x557cdde09970, L_0x557cdde09b20;
L_0x557cdde09ca0 .concat8 [ 4 8 4 0], L_0x7f5061445940, L_0x557cdde09be0, L_0x7f5061445988;
S_0x557cdd198780 .scope module, "A_1" "adder_subtractor_Nbit" 3 199, 3 48 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd50d280 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x7f5061449648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x557cdddf7750 .functor XOR 8, L_0x7f5061449648, L_0x557cdddbf0f0, C4<00000000>, C4<00000000>;
L_0x557cdddfb2d0 .functor NOT 1, L_0x557cdddfb4b0, C4<0>, C4<0>, C4<0>;
L_0x557cdddfb630 .functor AND 1, L_0x7f5061444a10, L_0x557cdddfb2d0, C4<1>, C4<1>;
L_0x557cdddfb960 .functor NOT 8, L_0x557cdddfb7b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdddfb9d0 .functor AND 8, L_0x557cdddfb230, L_0x557cdddfb960, C4<11111111>, C4<11111111>;
L_0x557cdddfba40 .functor NOT 8, L_0x557cdddfb230, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde000c0 .functor AND 8, L_0x557cdddff6a0, L_0x557cdddffdc0, C4<11111111>, C4<11111111>;
L_0x557cdde00180 .functor OR 8, L_0x557cdddfb9d0, L_0x557cdde000c0, C4<00000000>, C4<00000000>;
v0x557cdce2cc40_0 .net *"_s0", 7 0, L_0x7f5061449648;  1 drivers
v0x557cdce30390_0 .net *"_s10", 7 0, L_0x557cdddfb960;  1 drivers
L_0x7f5061445820 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdce2fa10_0 .net/2s *"_s18", 6 0, L_0x7f5061445820;  1 drivers
L_0x7f5061445868 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdce2fad0_0 .net/2s *"_s23", 0 0, L_0x7f5061445868;  1 drivers
v0x557cdce2beb0_0 .net *"_s27", 7 0, L_0x557cdddffdc0;  1 drivers
v0x557cdce2b680_0 .net *"_s4", 0 0, L_0x557cdddfb2d0;  1 drivers
v0x557cdce25210_0 .net *"_s8", 7 0, L_0x557cdddfb7b0;  1 drivers
v0x557cdce27ea0_0 .net "a", 7 0, L_0x557cddd90490;  alias, 1 drivers
v0x557cdce27f60_0 .net "a_or_s", 0 0, L_0x7f5061444a10;  alias, 1 drivers
v0x557cdce27af0_0 .net "add_1", 7 0, L_0x557cdddfbab0;  1 drivers
v0x557cdce27b90_0 .net "b", 7 0, L_0x557cdddbf0f0;  alias, 1 drivers
v0x557cdce26f70_0 .net "cout", 0 0, L_0x557cdddfb4b0;  alias, 1 drivers
v0x557cdce265f0_0 .net "diff_is_negative", 0 0, L_0x557cdddfb630;  1 drivers
v0x557cdce26690_0 .net "dummy_cout", 0 0, L_0x557cdddffbf0;  1 drivers
v0x557cdce298a0_0 .net "input_b", 7 0, L_0x557cdddf7750;  1 drivers
v0x557cdce28f20_0 .net "inverted_out", 7 0, L_0x557cdddfba40;  1 drivers
v0x557cdce209d0_0 .net "n_out", 7 0, L_0x557cdde000c0;  1 drivers
v0x557cdce20a70_0 .net "negated_out", 7 0, L_0x557cdddff6a0;  1 drivers
v0x557cdce20620_0 .net "out", 7 0, L_0x557cdde00180;  alias, 1 drivers
v0x557cdce206e0_0 .net "p_out", 7 0, L_0x557cdddfb9d0;  1 drivers
v0x557cdce1faa0_0 .net "t_out", 7 0, L_0x557cdddfb230;  1 drivers
LS_0x557cdddfb7b0_0_0 .concat [ 1 1 1 1], L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630;
LS_0x557cdddfb7b0_0_4 .concat [ 1 1 1 1], L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630;
L_0x557cdddfb7b0 .concat [ 4 4 0 0], LS_0x557cdddfb7b0_0_0, LS_0x557cdddfb7b0_0_4;
L_0x557cdddfbab0 .concat8 [ 1 7 0 0], L_0x7f5061445868, L_0x7f5061445820;
L_0x557cdddff740 .part L_0x557cdddfbab0, 7, 1;
LS_0x557cdddffdc0_0_0 .concat [ 1 1 1 1], L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630;
LS_0x557cdddffdc0_0_4 .concat [ 1 1 1 1], L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630, L_0x557cdddfb630;
L_0x557cdddffdc0 .concat [ 4 4 0 0], LS_0x557cdddffdc0_0_0, LS_0x557cdddffdc0_0_4;
S_0x557cdd1912b0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd198780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd5d61f0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdcdf7a30_0 .net "S", 7 0, L_0x557cdddfb230;  alias, 1 drivers
v0x557cdcdf7ad0_0 .net "a", 7 0, L_0x557cddd90490;  alias, 1 drivers
v0x557cdcdf6eb0_0 .net "b", 7 0, L_0x557cdddf7750;  alias, 1 drivers
v0x557cdcdf6f50_0 .net "carin", 7 0, L_0x557cdddfb0e0;  1 drivers
v0x557cdcdf6530_0 .net "cin", 0 0, L_0x7f5061444a10;  alias, 1 drivers
v0x557cdcdf6090_0 .net "cout", 0 0, L_0x557cdddfb4b0;  alias, 1 drivers
L_0x557cdddf8030 .part L_0x557cddd90490, 1, 1;
L_0x557cdddf8160 .part L_0x557cdddf7750, 1, 1;
L_0x557cdddf8290 .part L_0x557cdddfb0e0, 0, 1;
L_0x557cdddf8680 .part L_0x557cddd90490, 2, 1;
L_0x557cdddf87b0 .part L_0x557cdddf7750, 2, 1;
L_0x557cdddf8970 .part L_0x557cdddfb0e0, 1, 1;
L_0x557cdddf8d60 .part L_0x557cddd90490, 3, 1;
L_0x557cdddf8fa0 .part L_0x557cdddf7750, 3, 1;
L_0x557cdddf9040 .part L_0x557cdddfb0e0, 2, 1;
L_0x557cdddf9430 .part L_0x557cddd90490, 4, 1;
L_0x557cdddf9560 .part L_0x557cdddf7750, 4, 1;
L_0x557cdddf9690 .part L_0x557cdddfb0e0, 3, 1;
L_0x557cdddf9b80 .part L_0x557cddd90490, 5, 1;
L_0x557cdddf9cb0 .part L_0x557cdddf7750, 5, 1;
L_0x557cdddf9e60 .part L_0x557cdddfb0e0, 4, 1;
L_0x557cdddfa1e0 .part L_0x557cddd90490, 6, 1;
L_0x557cdddfa3a0 .part L_0x557cdddf7750, 6, 1;
L_0x557cdddfa5e0 .part L_0x557cdddfb0e0, 5, 1;
L_0x557cdddfa950 .part L_0x557cddd90490, 7, 1;
L_0x557cdddfaa80 .part L_0x557cdddf7750, 7, 1;
L_0x557cdddfa680 .part L_0x557cdddfb0e0, 6, 1;
L_0x557cdddfafb0 .part L_0x557cddd90490, 0, 1;
L_0x557cdddfabb0 .part L_0x557cdddf7750, 0, 1;
LS_0x557cdddfb230_0_0 .concat8 [ 1 1 1 1], L_0x557cdddfadd0, L_0x557cdddf7eb0, L_0x557cdddf84a0, L_0x557cdddf8b80;
LS_0x557cdddfb230_0_4 .concat8 [ 1 1 1 1], L_0x557cdddf9250, L_0x557cdddf99a0, L_0x557cdddfa000, L_0x557cdddfa800;
L_0x557cdddfb230 .concat8 [ 4 4 0 0], LS_0x557cdddfb230_0_0, LS_0x557cdddfb230_0_4;
LS_0x557cdddfb0e0_0_0 .concat8 [ 1 1 1 1], L_0x557cdddfaf40, L_0x557cdddf7fc0, L_0x557cdddf8610, L_0x557cdddf8cf0;
LS_0x557cdddfb0e0_0_4 .concat8 [ 1 1 1 1], L_0x557cdddf93c0, L_0x557cdddf9b10, L_0x557cdddfa170, L_0x557cdddfa8e0;
L_0x557cdddfb0e0 .concat8 [ 4 4 0 0], LS_0x557cdddfb0e0_0_0, LS_0x557cdddfb0e0_0_4;
L_0x557cdddfb4b0 .part L_0x557cdddfb0e0, 7, 1;
S_0x557cdd204320 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd1912b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfaf40 .functor OR 1, L_0x557cdddfad60, L_0x557cdddfaed0, C4<0>, C4<0>;
v0x557cdce61840_0 .net "S", 0 0, L_0x557cdddfadd0;  1 drivers
v0x557cdce60940_0 .net "a", 0 0, L_0x557cdddfafb0;  1 drivers
v0x557cdce5ffc0_0 .net "b", 0 0, L_0x557cdddfabb0;  1 drivers
v0x557cdce5fb20_0 .net "c_1", 0 0, L_0x557cdddfad60;  1 drivers
v0x557cdce5ef40_0 .net "c_2", 0 0, L_0x557cdddfaed0;  1 drivers
v0x557cdce5efe0_0 .net "cin", 0 0, L_0x7f5061444a10;  alias, 1 drivers
v0x557cdce5eb90_0 .net "cout", 0 0, L_0x557cdddfaf40;  1 drivers
v0x557cdce5ec30_0 .net "h_1_out", 0 0, L_0x557cdddfacf0;  1 drivers
S_0x557cdd1f7f50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd204320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfacf0 .functor XOR 1, L_0x557cdddfafb0, L_0x557cdddfabb0, C4<0>, C4<0>;
L_0x557cdddfad60 .functor AND 1, L_0x557cdddfafb0, L_0x557cdddfabb0, C4<1>, C4<1>;
v0x557cdce676e0_0 .net "S", 0 0, L_0x557cdddfacf0;  alias, 1 drivers
v0x557cdce670c0_0 .net "a", 0 0, L_0x557cdddfafb0;  alias, 1 drivers
v0x557cdce67180_0 .net "b", 0 0, L_0x557cdddfabb0;  alias, 1 drivers
v0x557cdce640b0_0 .net "cout", 0 0, L_0x557cdddfad60;  alias, 1 drivers
S_0x557cdd1ebb00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd204320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfadd0 .functor XOR 1, L_0x557cdddfacf0, L_0x7f5061444a10, C4<0>, C4<0>;
L_0x557cdddfaed0 .functor AND 1, L_0x557cdddfacf0, L_0x7f5061444a10, C4<1>, C4<1>;
v0x557cdce631b0_0 .net "S", 0 0, L_0x557cdddfadd0;  alias, 1 drivers
v0x557cdce63270_0 .net "a", 0 0, L_0x557cdddfacf0;  alias, 1 drivers
v0x557cdce62830_0 .net "b", 0 0, L_0x7f5061444a10;  alias, 1 drivers
v0x557cdce62390_0 .net "cout", 0 0, L_0x557cdddfaed0;  alias, 1 drivers
S_0x557cdd1df850 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd1912b0;
 .timescale 0 0;
P_0x557cdd55b520 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd333160 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd1df850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf7fc0 .functor OR 1, L_0x557cdddf7df0, L_0x557cdddf5f30, C4<0>, C4<0>;
v0x557cdce5b110_0 .net "S", 0 0, L_0x557cdddf7eb0;  1 drivers
v0x557cdce5b1d0_0 .net "a", 0 0, L_0x557cdddf8030;  1 drivers
v0x557cdce54ca0_0 .net "b", 0 0, L_0x557cdddf8160;  1 drivers
v0x557cdce57930_0 .net "c_1", 0 0, L_0x557cdddf7df0;  1 drivers
v0x557cdce57580_0 .net "c_2", 0 0, L_0x557cdddf5f30;  1 drivers
v0x557cdce56a00_0 .net "cin", 0 0, L_0x557cdddf8290;  1 drivers
v0x557cdce56080_0 .net "cout", 0 0, L_0x557cdddf7fc0;  1 drivers
v0x557cdce56120_0 .net "h_1_out", 0 0, L_0x557cdddf7ce0;  1 drivers
S_0x557cdd326d90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd333160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf7ce0 .functor XOR 1, L_0x557cdddf8030, L_0x557cdddf8160, C4<0>, C4<0>;
L_0x557cdddf7df0 .functor AND 1, L_0x557cdddf8030, L_0x557cdddf8160, C4<1>, C4<1>;
v0x557cdce5e010_0 .net "S", 0 0, L_0x557cdddf7ce0;  alias, 1 drivers
v0x557cdce5e0d0_0 .net "a", 0 0, L_0x557cdddf8030;  alias, 1 drivers
v0x557cdce5d730_0 .net "b", 0 0, L_0x557cdddf8160;  alias, 1 drivers
v0x557cdce65a20_0 .net "cout", 0 0, L_0x557cdddf7df0;  alias, 1 drivers
S_0x557cdd31b480 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd333160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf7eb0 .functor XOR 1, L_0x557cdddf7ce0, L_0x557cdddf8290, C4<0>, C4<0>;
L_0x557cdddf5f30 .functor AND 1, L_0x557cdddf7ce0, L_0x557cdddf8290, C4<1>, C4<1>;
v0x557cdce650a0_0 .net "S", 0 0, L_0x557cdddf7eb0;  alias, 1 drivers
v0x557cdce65140_0 .net "a", 0 0, L_0x557cdddf7ce0;  alias, 1 drivers
v0x557cdce64c00_0 .net "b", 0 0, L_0x557cdddf8290;  alias, 1 drivers
v0x557cdce5b940_0 .net "cout", 0 0, L_0x557cdddf5f30;  alias, 1 drivers
S_0x557cdd30f0b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd1912b0;
 .timescale 0 0;
P_0x557cdd5b1a20 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd06a050 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd30f0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf8610 .functor OR 1, L_0x557cdddf8430, L_0x557cdddf85a0, C4<0>, C4<0>;
v0x557cdce4e5f0_0 .net "S", 0 0, L_0x557cdddf84a0;  1 drivers
v0x557cdce4e6b0_0 .net "a", 0 0, L_0x557cdddf8680;  1 drivers
v0x557cdce51d40_0 .net "b", 0 0, L_0x557cdddf87b0;  1 drivers
v0x557cdce513c0_0 .net "c_1", 0 0, L_0x557cdddf8430;  1 drivers
v0x557cdce4cd20_0 .net "c_2", 0 0, L_0x557cdddf85a0;  1 drivers
v0x557cdce4c4f0_0 .net "cin", 0 0, L_0x557cdddf8970;  1 drivers
v0x557cdce46080_0 .net "cout", 0 0, L_0x557cdddf8610;  1 drivers
v0x557cdce46120_0 .net "h_1_out", 0 0, L_0x557cdddf83c0;  1 drivers
S_0x557cdd05d840 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd06a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf83c0 .functor XOR 1, L_0x557cdddf8680, L_0x557cdddf87b0, C4<0>, C4<0>;
L_0x557cdddf8430 .functor AND 1, L_0x557cdddf8680, L_0x557cdddf87b0, C4<1>, C4<1>;
v0x557cdce59330_0 .net "S", 0 0, L_0x557cdddf83c0;  alias, 1 drivers
v0x557cdce593f0_0 .net "a", 0 0, L_0x557cdddf8680;  alias, 1 drivers
v0x557cdce589b0_0 .net "b", 0 0, L_0x557cdddf87b0;  alias, 1 drivers
v0x557cdce50340_0 .net "cout", 0 0, L_0x557cdddf8430;  alias, 1 drivers
S_0x557cdd056250 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd06a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf84a0 .functor XOR 1, L_0x557cdddf83c0, L_0x557cdddf8970, C4<0>, C4<0>;
L_0x557cdddf85a0 .functor AND 1, L_0x557cdddf83c0, L_0x557cdddf8970, C4<1>, C4<1>;
v0x557cdce4ff90_0 .net "S", 0 0, L_0x557cdddf84a0;  alias, 1 drivers
v0x557cdce50030_0 .net "a", 0 0, L_0x557cdddf83c0;  alias, 1 drivers
v0x557cdce4f410_0 .net "b", 0 0, L_0x557cdddf8970;  alias, 1 drivers
v0x557cdce4ea90_0 .net "cout", 0 0, L_0x557cdddf85a0;  alias, 1 drivers
S_0x557cdd04ec20 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd1912b0;
 .timescale 0 0;
P_0x557cdd85a950 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd047630 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd04ec20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf8cf0 .functor OR 1, L_0x557cdddf8b10, L_0x557cdddf8c80, C4<0>, C4<0>;
v0x557cdce41600_0 .net "S", 0 0, L_0x557cdddf8b80;  1 drivers
v0x557cdce41250_0 .net "a", 0 0, L_0x557cdddf8d60;  1 drivers
v0x557cdce406d0_0 .net "b", 0 0, L_0x557cdddf8fa0;  1 drivers
v0x557cdce3fd50_0 .net "c_1", 0 0, L_0x557cdddf8b10;  1 drivers
v0x557cdce3f8b0_0 .net "c_2", 0 0, L_0x557cdddf8c80;  1 drivers
v0x557cdce3f950_0 .net "cin", 0 0, L_0x557cdddf9040;  1 drivers
v0x557cdce43000_0 .net "cout", 0 0, L_0x557cdddf8cf0;  1 drivers
v0x557cdce430a0_0 .net "h_1_out", 0 0, L_0x557cdddf8aa0;  1 drivers
S_0x557cdd020830 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd047630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf8aa0 .functor XOR 1, L_0x557cdddf8d60, L_0x557cdddf8fa0, C4<0>, C4<0>;
L_0x557cdddf8b10 .functor AND 1, L_0x557cdddf8d60, L_0x557cdddf8fa0, C4<1>, C4<1>;
v0x557cdce48d10_0 .net "S", 0 0, L_0x557cdddf8aa0;  alias, 1 drivers
v0x557cdce48960_0 .net "a", 0 0, L_0x557cdddf8d60;  alias, 1 drivers
v0x557cdce48a20_0 .net "b", 0 0, L_0x557cdddf8fa0;  alias, 1 drivers
v0x557cdce47de0_0 .net "cout", 0 0, L_0x557cdddf8b10;  alias, 1 drivers
S_0x557cdd014020 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd047630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf8b80 .functor XOR 1, L_0x557cdddf8aa0, L_0x557cdddf9040, C4<0>, C4<0>;
L_0x557cdddf8c80 .functor AND 1, L_0x557cdddf8aa0, L_0x557cdddf9040, C4<1>, C4<1>;
v0x557cdce47460_0 .net "S", 0 0, L_0x557cdddf8b80;  alias, 1 drivers
v0x557cdce47520_0 .net "a", 0 0, L_0x557cdddf8aa0;  alias, 1 drivers
v0x557cdce4a710_0 .net "b", 0 0, L_0x557cdddf9040;  alias, 1 drivers
v0x557cdce49d90_0 .net "cout", 0 0, L_0x557cdddf8c80;  alias, 1 drivers
S_0x557cdd00ca30 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd1912b0;
 .timescale 0 0;
P_0x557cdd83d3e0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd005400 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd00ca30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf93c0 .functor OR 1, L_0x557cdddf91e0, L_0x557cdddf9350, C4<0>, C4<0>;
v0x557cdce1d8a0_0 .net "S", 0 0, L_0x557cdddf9250;  1 drivers
v0x557cdce1d960_0 .net "a", 0 0, L_0x557cdddf9430;  1 drivers
v0x557cdce1a890_0 .net "b", 0 0, L_0x557cdddf9560;  1 drivers
v0x557cdce19990_0 .net "c_1", 0 0, L_0x557cdddf91e0;  1 drivers
v0x557cdce19010_0 .net "c_2", 0 0, L_0x557cdddf9350;  1 drivers
v0x557cdce18b70_0 .net "cin", 0 0, L_0x557cdddf9690;  1 drivers
v0x557cdce18020_0 .net "cout", 0 0, L_0x557cdddf93c0;  1 drivers
v0x557cdce180c0_0 .net "h_1_out", 0 0, L_0x557cdddf9170;  1 drivers
S_0x557cdcffde10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd005400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf9170 .functor XOR 1, L_0x557cdddf9430, L_0x557cdddf9560, C4<0>, C4<0>;
L_0x557cdddf91e0 .functor AND 1, L_0x557cdddf9430, L_0x557cdddf9560, C4<1>, C4<1>;
v0x557cdce42680_0 .net "S", 0 0, L_0x557cdddf9170;  alias, 1 drivers
v0x557cdce42740_0 .net "a", 0 0, L_0x557cdddf9430;  alias, 1 drivers
v0x557cdce1e180_0 .net "b", 0 0, L_0x557cdddf9560;  alias, 1 drivers
v0x557cdcdf4960_0 .net "cout", 0 0, L_0x557cdddf91e0;  alias, 1 drivers
S_0x557cdcff3910 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd005400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf9250 .functor XOR 1, L_0x557cdddf9170, L_0x557cdddf9690, C4<0>, C4<0>;
L_0x557cdddf9350 .functor AND 1, L_0x557cdddf9170, L_0x557cdddf9690, C4<1>, C4<1>;
v0x557cdcdf45a0_0 .net "S", 0 0, L_0x557cdddf9250;  alias, 1 drivers
v0x557cdcdf4640_0 .net "a", 0 0, L_0x557cdddf9170;  alias, 1 drivers
v0x557cdcdf4160_0 .net "b", 0 0, L_0x557cdddf9690;  alias, 1 drivers
v0x557cdce1dec0_0 .net "cout", 0 0, L_0x557cdddf9350;  alias, 1 drivers
S_0x557cdcfe7100 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd1912b0;
 .timescale 0 0;
P_0x557cdd49f8f0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdcfdfb10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfe7100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf9b10 .functor OR 1, L_0x557cdddf9930, L_0x557cdddf9aa0, C4<0>, C4<0>;
v0x557cdce13f10_0 .net "S", 0 0, L_0x557cdddf99a0;  1 drivers
v0x557cdce1c200_0 .net "a", 0 0, L_0x557cdddf9b80;  1 drivers
v0x557cdce1b880_0 .net "b", 0 0, L_0x557cdddf9cb0;  1 drivers
v0x557cdce1b3e0_0 .net "c_1", 0 0, L_0x557cdddf9930;  1 drivers
v0x557cdce12120_0 .net "c_2", 0 0, L_0x557cdddf9aa0;  1 drivers
v0x557cdce121c0_0 .net "cin", 0 0, L_0x557cdddf9e60;  1 drivers
v0x557cdce118f0_0 .net "cout", 0 0, L_0x557cdddf9b10;  1 drivers
v0x557cdce11990_0 .net "h_1_out", 0 0, L_0x557cdddf98c0;  1 drivers
S_0x557cdcfd84e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfdfb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf98c0 .functor XOR 1, L_0x557cdddf9b80, L_0x557cdddf9cb0, C4<0>, C4<0>;
L_0x557cdddf9930 .functor AND 1, L_0x557cdddf9b80, L_0x557cdddf9cb0, C4<1>, C4<1>;
v0x557cdce17120_0 .net "S", 0 0, L_0x557cdddf98c0;  alias, 1 drivers
v0x557cdce167a0_0 .net "a", 0 0, L_0x557cdddf9b80;  alias, 1 drivers
v0x557cdce16860_0 .net "b", 0 0, L_0x557cdddf9cb0;  alias, 1 drivers
v0x557cdce16300_0 .net "cout", 0 0, L_0x557cdddf9930;  alias, 1 drivers
S_0x557cdcfd0ef0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfdfb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf99a0 .functor XOR 1, L_0x557cdddf98c0, L_0x557cdddf9e60, C4<0>, C4<0>;
L_0x557cdddf9aa0 .functor AND 1, L_0x557cdddf98c0, L_0x557cdddf9e60, C4<1>, C4<1>;
v0x557cdce15720_0 .net "S", 0 0, L_0x557cdddf99a0;  alias, 1 drivers
v0x557cdce157e0_0 .net "a", 0 0, L_0x557cdddf98c0;  alias, 1 drivers
v0x557cdce15370_0 .net "b", 0 0, L_0x557cdddf9e60;  alias, 1 drivers
v0x557cdce147f0_0 .net "cout", 0 0, L_0x557cdddf9aa0;  alias, 1 drivers
S_0x557cdd03be90 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd1912b0;
 .timescale 0 0;
P_0x557cdd791640 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd0348a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd03be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfa170 .functor OR 1, L_0x557cdddf9f90, L_0x557cdddfa100, C4<0>, C4<0>;
v0x557cdce0f190_0 .net "S", 0 0, L_0x557cdddfa000;  1 drivers
v0x557cdce0f250_0 .net "a", 0 0, L_0x557cdddfa1e0;  1 drivers
v0x557cdce06b20_0 .net "b", 0 0, L_0x557cdddfa3a0;  1 drivers
v0x557cdce06770_0 .net "c_1", 0 0, L_0x557cdddf9f90;  1 drivers
v0x557cdce05bf0_0 .net "c_2", 0 0, L_0x557cdddfa100;  1 drivers
v0x557cdce05270_0 .net "cin", 0 0, L_0x557cdddfa5e0;  1 drivers
v0x557cdce04dd0_0 .net "cout", 0 0, L_0x557cdddfa170;  1 drivers
v0x557cdce04e70_0 .net "h_1_out", 0 0, L_0x557cdddf9850;  1 drivers
S_0x557cdd02ddb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0348a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf9850 .functor XOR 1, L_0x557cdddfa1e0, L_0x557cdddfa3a0, C4<0>, C4<0>;
L_0x557cdddf9f90 .functor AND 1, L_0x557cdddfa1e0, L_0x557cdddfa3a0, C4<1>, C4<1>;
v0x557cdce0b480_0 .net "S", 0 0, L_0x557cdddf9850;  alias, 1 drivers
v0x557cdce0b540_0 .net "a", 0 0, L_0x557cdddfa1e0;  alias, 1 drivers
v0x557cdce0e110_0 .net "b", 0 0, L_0x557cdddfa3a0;  alias, 1 drivers
v0x557cdce0dd60_0 .net "cout", 0 0, L_0x557cdddf9f90;  alias, 1 drivers
S_0x557cdd0268e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0348a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfa000 .functor XOR 1, L_0x557cdddf9850, L_0x557cdddfa5e0, C4<0>, C4<0>;
L_0x557cdddfa100 .functor AND 1, L_0x557cdddf9850, L_0x557cdddfa5e0, C4<1>, C4<1>;
v0x557cdce0d1e0_0 .net "S", 0 0, L_0x557cdddfa000;  alias, 1 drivers
v0x557cdce0d280_0 .net "a", 0 0, L_0x557cdddf9850;  alias, 1 drivers
v0x557cdce0c860_0 .net "b", 0 0, L_0x557cdddfa5e0;  alias, 1 drivers
v0x557cdce0fb10_0 .net "cout", 0 0, L_0x557cdddfa100;  alias, 1 drivers
S_0x557cdd099950 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd1912b0;
 .timescale 0 0;
P_0x557cdd6e35f0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd08d580 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd099950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfa8e0 .functor OR 1, L_0x557cdddfa790, L_0x557cdddfa870, C4<0>, C4<0>;
v0x557cdcdff140_0 .net "S", 0 0, L_0x557cdddfa800;  1 drivers
v0x557cdcdfe5c0_0 .net "a", 0 0, L_0x557cdddfa950;  1 drivers
v0x557cdcdfdc40_0 .net "b", 0 0, L_0x557cdddfaa80;  1 drivers
v0x557cdce00ef0_0 .net "c_1", 0 0, L_0x557cdddfa790;  1 drivers
v0x557cdce00570_0 .net "c_2", 0 0, L_0x557cdddfa870;  1 drivers
v0x557cdce00610_0 .net "cin", 0 0, L_0x557cdddfa680;  1 drivers
v0x557cdcdf7de0_0 .net "cout", 0 0, L_0x557cdddfa8e0;  1 drivers
v0x557cdcdf7e80_0 .net "h_1_out", 0 0, L_0x557cdddfa720;  1 drivers
S_0x557cdd081130 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd08d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfa720 .functor XOR 1, L_0x557cdddfa950, L_0x557cdddfaa80, C4<0>, C4<0>;
L_0x557cdddfa790 .functor AND 1, L_0x557cdddfa950, L_0x557cdddfaa80, C4<1>, C4<1>;
v0x557cdce08520_0 .net "S", 0 0, L_0x557cdddfa720;  alias, 1 drivers
v0x557cdce07ba0_0 .net "a", 0 0, L_0x557cdddfa950;  alias, 1 drivers
v0x557cdce07c60_0 .net "b", 0 0, L_0x557cdddfaa80;  alias, 1 drivers
v0x557cdce03500_0 .net "cout", 0 0, L_0x557cdddfa790;  alias, 1 drivers
S_0x557cdd074e80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd08d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfa800 .functor XOR 1, L_0x557cdddfa720, L_0x557cdddfa680, C4<0>, C4<0>;
L_0x557cdddfa870 .functor AND 1, L_0x557cdddfa720, L_0x557cdddfa680, C4<1>, C4<1>;
v0x557cdce02cd0_0 .net "S", 0 0, L_0x557cdddfa800;  alias, 1 drivers
v0x557cdce02d90_0 .net "a", 0 0, L_0x557cdddfa720;  alias, 1 drivers
v0x557cdcdfc860_0 .net "b", 0 0, L_0x557cdddfa680;  alias, 1 drivers
v0x557cdcdff4f0_0 .net "cout", 0 0, L_0x557cdddfa870;  alias, 1 drivers
S_0x557cdcf502d0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd198780;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7408c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdce37000_0 .net "S", 7 0, L_0x557cdddff6a0;  alias, 1 drivers
v0x557cdce370c0_0 .net "a", 7 0, L_0x557cdddfba40;  alias, 1 drivers
v0x557cdce2e990_0 .net "b", 7 0, L_0x557cdddfbab0;  alias, 1 drivers
v0x557cdce2e5e0_0 .net "carin", 7 0, L_0x557cdddff550;  1 drivers
v0x557cdce2da60_0 .net "cin", 0 0, L_0x557cdddff740;  1 drivers
v0x557cdce2d0e0_0 .net "cout", 0 0, L_0x557cdddffbf0;  alias, 1 drivers
L_0x557cdddfbe10 .part L_0x557cdddfba40, 1, 1;
L_0x557cdddfbf40 .part L_0x557cdddfbab0, 1, 1;
L_0x557cdddfc070 .part L_0x557cdddff550, 0, 1;
L_0x557cdddfc460 .part L_0x557cdddfba40, 2, 1;
L_0x557cdddfc620 .part L_0x557cdddfbab0, 2, 1;
L_0x557cdddfc7e0 .part L_0x557cdddff550, 1, 1;
L_0x557cdddfcd60 .part L_0x557cdddfba40, 3, 1;
L_0x557cdddfce90 .part L_0x557cdddfbab0, 3, 1;
L_0x557cdddfd010 .part L_0x557cdddff550, 2, 1;
L_0x557cdddfd540 .part L_0x557cdddfba40, 4, 1;
L_0x557cdddfd670 .part L_0x557cdddfbab0, 4, 1;
L_0x557cdddfd7a0 .part L_0x557cdddff550, 3, 1;
L_0x557cdddfdce0 .part L_0x557cdddfba40, 5, 1;
L_0x557cdddfde10 .part L_0x557cdddfbab0, 5, 1;
L_0x557cdddfdf40 .part L_0x557cdddff550, 4, 1;
L_0x557cdddfe3b0 .part L_0x557cdddfba40, 6, 1;
L_0x557cdddfe680 .part L_0x557cdddfbab0, 6, 1;
L_0x557cdddfe830 .part L_0x557cdddff550, 5, 1;
L_0x557cdddfec90 .part L_0x557cdddfba40, 7, 1;
L_0x557cdddfedc0 .part L_0x557cdddfbab0, 7, 1;
L_0x557cdddfe8d0 .part L_0x557cdddff550, 6, 1;
L_0x557cdddff420 .part L_0x557cdddfba40, 0, 1;
L_0x557cdddfeef0 .part L_0x557cdddfbab0, 0, 1;
LS_0x557cdddff6a0_0_0 .concat8 [ 1 1 1 1], L_0x557cdddff110, L_0x557cdddfbc30, L_0x557cdddfc280, L_0x557cdddfca90;
LS_0x557cdddff6a0_0_4 .concat8 [ 1 1 1 1], L_0x557cdddfd270, L_0x557cdddfdab0, L_0x557cdddfe0e0, L_0x557cdddfea50;
L_0x557cdddff6a0 .concat8 [ 4 4 0 0], LS_0x557cdddff6a0_0_0, LS_0x557cdddff6a0_0_4;
LS_0x557cdddff550_0_0 .concat8 [ 1 1 1 1], L_0x557cdddff3b0, L_0x557cdddfbda0, L_0x557cdddfc3f0, L_0x557cdddfccf0;
LS_0x557cdddff550_0_4 .concat8 [ 1 1 1 1], L_0x557cdddfd4d0, L_0x557cdddfdc70, L_0x557cdddfe340, L_0x557cdddfec20;
L_0x557cdddff550 .concat8 [ 4 4 0 0], LS_0x557cdddff550_0_0, LS_0x557cdddff550_0_4;
L_0x557cdddffbf0 .part L_0x557cdddff550, 7, 1;
S_0x557cdcf43ac0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcf502d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddff3b0 .functor OR 1, L_0x557cdddff0a0, L_0x557cdddff260, C4<0>, C4<0>;
v0x557cdcdf0fa0_0 .net "S", 0 0, L_0x557cdddff110;  1 drivers
v0x557cdcdf1060_0 .net "a", 0 0, L_0x557cdddff420;  1 drivers
v0x557cdcdf0980_0 .net "b", 0 0, L_0x557cdddfeef0;  1 drivers
v0x557cdcded970_0 .net "c_1", 0 0, L_0x557cdddff0a0;  1 drivers
v0x557cdcdeca70_0 .net "c_2", 0 0, L_0x557cdddff260;  1 drivers
v0x557cdcdec0f0_0 .net "cin", 0 0, L_0x557cdddff740;  alias, 1 drivers
v0x557cdcdebc50_0 .net "cout", 0 0, L_0x557cdddff3b0;  1 drivers
v0x557cdcdebcf0_0 .net "h_1_out", 0 0, L_0x557cdddff030;  1 drivers
S_0x557cdcf3c4d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf43ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddff030 .functor XOR 1, L_0x557cdddff420, L_0x557cdddfeef0, C4<0>, C4<0>;
L_0x557cdddff0a0 .functor AND 1, L_0x557cdddff420, L_0x557cdddfeef0, C4<1>, C4<1>;
v0x557cdcdf97e0_0 .net "S", 0 0, L_0x557cdddff030;  alias, 1 drivers
v0x557cdcdf98a0_0 .net "a", 0 0, L_0x557cdddff420;  alias, 1 drivers
v0x557cdcdf8e60_0 .net "b", 0 0, L_0x557cdddfeef0;  alias, 1 drivers
v0x557cdcdf1260_0 .net "cout", 0 0, L_0x557cdddff0a0;  alias, 1 drivers
S_0x557cdcf34ea0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf43ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddff110 .functor XOR 1, L_0x557cdddff030, L_0x557cdddff740, C4<0>, C4<0>;
L_0x557cdddff260 .functor AND 1, L_0x557cdddff030, L_0x557cdddff740, C4<1>, C4<1>;
v0x557cdcdc79b0_0 .net "S", 0 0, L_0x557cdddff110;  alias, 1 drivers
v0x557cdcdc7a50_0 .net "a", 0 0, L_0x557cdddff030;  alias, 1 drivers
v0x557cdcdc75f0_0 .net "b", 0 0, L_0x557cdddff740;  alias, 1 drivers
v0x557cdcdc71b0_0 .net "cout", 0 0, L_0x557cdddff260;  alias, 1 drivers
S_0x557cdcf2d8b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcf502d0;
 .timescale 0 0;
P_0x557cdd6da570 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdcf06ab0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf2d8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfbda0 .functor OR 1, L_0x557cdddfbbc0, L_0x557cdddfbd30, C4<0>, C4<0>;
v0x557cdcde78d0_0 .net "S", 0 0, L_0x557cdddfbc30;  1 drivers
v0x557cdcde6ff0_0 .net "a", 0 0, L_0x557cdddfbe10;  1 drivers
v0x557cdcdef2e0_0 .net "b", 0 0, L_0x557cdddfbf40;  1 drivers
v0x557cdcdee960_0 .net "c_1", 0 0, L_0x557cdddfbbc0;  1 drivers
v0x557cdcdee4c0_0 .net "c_2", 0 0, L_0x557cdddfbd30;  1 drivers
v0x557cdcdee560_0 .net "cin", 0 0, L_0x557cdddfc070;  1 drivers
v0x557cdcde5200_0 .net "cout", 0 0, L_0x557cdddfbda0;  1 drivers
v0x557cdcde52a0_0 .net "h_1_out", 0 0, L_0x557cdddfbb50;  1 drivers
S_0x557cdcefa2a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf06ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfbb50 .functor XOR 1, L_0x557cdddfbe10, L_0x557cdddfbf40, C4<0>, C4<0>;
L_0x557cdddfbbc0 .functor AND 1, L_0x557cdddfbe10, L_0x557cdddfbf40, C4<1>, C4<1>;
v0x557cdcdeb100_0 .net "S", 0 0, L_0x557cdddfbb50;  alias, 1 drivers
v0x557cdcdea200_0 .net "a", 0 0, L_0x557cdddfbe10;  alias, 1 drivers
v0x557cdcdea2c0_0 .net "b", 0 0, L_0x557cdddfbf40;  alias, 1 drivers
v0x557cdcde9880_0 .net "cout", 0 0, L_0x557cdddfbbc0;  alias, 1 drivers
S_0x557cdcef2cb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf06ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfbc30 .functor XOR 1, L_0x557cdddfbb50, L_0x557cdddfc070, C4<0>, C4<0>;
L_0x557cdddfbd30 .functor AND 1, L_0x557cdddfbb50, L_0x557cdddfc070, C4<1>, C4<1>;
v0x557cdcde93e0_0 .net "S", 0 0, L_0x557cdddfbc30;  alias, 1 drivers
v0x557cdcde94a0_0 .net "a", 0 0, L_0x557cdddfbb50;  alias, 1 drivers
v0x557cdcde8800_0 .net "b", 0 0, L_0x557cdddfc070;  alias, 1 drivers
v0x557cdcde8450_0 .net "cout", 0 0, L_0x557cdddfbd30;  alias, 1 drivers
S_0x557cdceeb680 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcf502d0;
 .timescale 0 0;
P_0x557cdd7139a0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdcee4090 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdceeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfc3f0 .functor OR 1, L_0x557cdddfc210, L_0x557cdddfc380, C4<0>, C4<0>;
v0x557cdcde2bf0_0 .net "S", 0 0, L_0x557cdddfc280;  1 drivers
v0x557cdcde2270_0 .net "a", 0 0, L_0x557cdddfc460;  1 drivers
v0x557cdcdd9c00_0 .net "b", 0 0, L_0x557cdddfc620;  1 drivers
v0x557cdcdd9850_0 .net "c_1", 0 0, L_0x557cdddfc210;  1 drivers
v0x557cdcdd8cd0_0 .net "c_2", 0 0, L_0x557cdddfc380;  1 drivers
v0x557cdcdd8d70_0 .net "cin", 0 0, L_0x557cdddfc7e0;  1 drivers
v0x557cdcdd8350_0 .net "cout", 0 0, L_0x557cdddfc3f0;  1 drivers
v0x557cdcdd83f0_0 .net "h_1_out", 0 0, L_0x557cdddfc1a0;  1 drivers
S_0x557cdced9b90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcee4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfc1a0 .functor XOR 1, L_0x557cdddfc460, L_0x557cdddfc620, C4<0>, C4<0>;
L_0x557cdddfc210 .functor AND 1, L_0x557cdddfc460, L_0x557cdddfc620, C4<1>, C4<1>;
v0x557cdcde49d0_0 .net "S", 0 0, L_0x557cdddfc1a0;  alias, 1 drivers
v0x557cdcdde560_0 .net "a", 0 0, L_0x557cdddfc460;  alias, 1 drivers
v0x557cdcdde620_0 .net "b", 0 0, L_0x557cdddfc620;  alias, 1 drivers
v0x557cdcde11f0_0 .net "cout", 0 0, L_0x557cdddfc210;  alias, 1 drivers
S_0x557cdcecd380 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcee4090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfc280 .functor XOR 1, L_0x557cdddfc1a0, L_0x557cdddfc7e0, C4<0>, C4<0>;
L_0x557cdddfc380 .functor AND 1, L_0x557cdddfc1a0, L_0x557cdddfc7e0, C4<1>, C4<1>;
v0x557cdcde0e40_0 .net "S", 0 0, L_0x557cdddfc280;  alias, 1 drivers
v0x557cdcde0f00_0 .net "a", 0 0, L_0x557cdddfc1a0;  alias, 1 drivers
v0x557cdcde02c0_0 .net "b", 0 0, L_0x557cdddfc7e0;  alias, 1 drivers
v0x557cdcddf940_0 .net "cout", 0 0, L_0x557cdddfc380;  alias, 1 drivers
S_0x557cdcec5d90 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcf502d0;
 .timescale 0 0;
P_0x557cdd704d80 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcebe760 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcec5d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfccf0 .functor OR 1, L_0x557cdddfc9d0, L_0x557cdddfcc30, C4<0>, C4<0>;
v0x557cdcdd25d0_0 .net "S", 0 0, L_0x557cdddfca90;  1 drivers
v0x557cdcdd2690_0 .net "a", 0 0, L_0x557cdddfcd60;  1 drivers
v0x557cdcdd2220_0 .net "b", 0 0, L_0x557cdddfce90;  1 drivers
v0x557cdcdd16a0_0 .net "c_1", 0 0, L_0x557cdddfc9d0;  1 drivers
v0x557cdcdd0d20_0 .net "c_2", 0 0, L_0x557cdddfcc30;  1 drivers
v0x557cdcdd3fd0_0 .net "cin", 0 0, L_0x557cdddfd010;  1 drivers
v0x557cdcdd3650_0 .net "cout", 0 0, L_0x557cdddfccf0;  1 drivers
v0x557cdcdd36f0_0 .net "h_1_out", 0 0, L_0x557cdddfc910;  1 drivers
S_0x557cdceb7170 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcebe760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfc910 .functor XOR 1, L_0x557cdddfcd60, L_0x557cdddfce90, C4<0>, C4<0>;
L_0x557cdddfc9d0 .functor AND 1, L_0x557cdddfcd60, L_0x557cdddfce90, C4<1>, C4<1>;
v0x557cdcdd7eb0_0 .net "S", 0 0, L_0x557cdddfc910;  alias, 1 drivers
v0x557cdcdd7f70_0 .net "a", 0 0, L_0x557cdddfcd60;  alias, 1 drivers
v0x557cdcddb600_0 .net "b", 0 0, L_0x557cdddfce90;  alias, 1 drivers
v0x557cdcddac80_0 .net "cout", 0 0, L_0x557cdddfc9d0;  alias, 1 drivers
S_0x557cdcf22110 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcebe760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfca90 .functor XOR 1, L_0x557cdddfc910, L_0x557cdddfd010, C4<0>, C4<0>;
L_0x557cdddfcc30 .functor AND 1, L_0x557cdddfc910, L_0x557cdddfd010, C4<1>, C4<1>;
v0x557cdcdd65e0_0 .net "S", 0 0, L_0x557cdddfca90;  alias, 1 drivers
v0x557cdcdd6680_0 .net "a", 0 0, L_0x557cdddfc910;  alias, 1 drivers
v0x557cdcdd5db0_0 .net "b", 0 0, L_0x557cdddfd010;  alias, 1 drivers
v0x557cdcdcf940_0 .net "cout", 0 0, L_0x557cdddfcc30;  alias, 1 drivers
S_0x557cdcf1ab20 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdcf502d0;
 .timescale 0 0;
P_0x557cdd837ed0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdcf14030 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf1ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfd4d0 .functor OR 1, L_0x557cdddfd1b0, L_0x557cdddfd410, C4<0>, C4<0>;
v0x557cdcdcbf40_0 .net "S", 0 0, L_0x557cdddfd270;  1 drivers
v0x557cdcead0a0_0 .net "a", 0 0, L_0x557cdddfd540;  1 drivers
v0x557cdcea3020_0 .net "b", 0 0, L_0x557cdddfd670;  1 drivers
v0x557cdceaa110_0 .net "c_1", 0 0, L_0x557cdddfd1b0;  1 drivers
v0x557cdcea9210_0 .net "c_2", 0 0, L_0x557cdddfd410;  1 drivers
v0x557cdcea92b0_0 .net "cin", 0 0, L_0x557cdddfd7a0;  1 drivers
v0x557cdcea8890_0 .net "cout", 0 0, L_0x557cdddfd4d0;  1 drivers
v0x557cdcea8930_0 .net "h_1_out", 0 0, L_0x557cdddfd140;  1 drivers
S_0x557cdcf0cb60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf14030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfd140 .functor XOR 1, L_0x557cdddfd540, L_0x557cdddfd670, C4<0>, C4<0>;
L_0x557cdddfd1b0 .functor AND 1, L_0x557cdddfd540, L_0x557cdddfd670, C4<1>, C4<1>;
v0x557cdcdcaec0_0 .net "S", 0 0, L_0x557cdddfd140;  alias, 1 drivers
v0x557cdcdcab10_0 .net "a", 0 0, L_0x557cdddfd540;  alias, 1 drivers
v0x557cdcdcabd0_0 .net "b", 0 0, L_0x557cdddfd670;  alias, 1 drivers
v0x557cdcdc9f90_0 .net "cout", 0 0, L_0x557cdddfd1b0;  alias, 1 drivers
S_0x557cdcf7fbd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf14030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfd270 .functor XOR 1, L_0x557cdddfd140, L_0x557cdddfd7a0, C4<0>, C4<0>;
L_0x557cdddfd410 .functor AND 1, L_0x557cdddfd140, L_0x557cdddfd7a0, C4<1>, C4<1>;
v0x557cdcdc9610_0 .net "S", 0 0, L_0x557cdddfd270;  alias, 1 drivers
v0x557cdcdc96d0_0 .net "a", 0 0, L_0x557cdddfd140;  alias, 1 drivers
v0x557cdcdc9170_0 .net "b", 0 0, L_0x557cdddfd7a0;  alias, 1 drivers
v0x557cdcdcc8c0_0 .net "cout", 0 0, L_0x557cdddfd410;  alias, 1 drivers
S_0x557cdcf73800 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdcf502d0;
 .timescale 0 0;
P_0x557cdd7cd750 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdcf673b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf73800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfdc70 .functor OR 1, L_0x557cdddfda40, L_0x557cdddfdbb0, C4<0>, C4<0>;
v0x557cdcea4130_0 .net "S", 0 0, L_0x557cdddfdab0;  1 drivers
v0x557cdcea41f0_0 .net "a", 0 0, L_0x557cdddfdce0;  1 drivers
v0x557cdcea37b0_0 .net "b", 0 0, L_0x557cdddfde10;  1 drivers
v0x557cdcea3310_0 .net "c_1", 0 0, L_0x557cdddfda40;  1 drivers
v0x557cdcea27c0_0 .net "c_2", 0 0, L_0x557cdddfdbb0;  1 drivers
v0x557cdcea18c0_0 .net "cin", 0 0, L_0x557cdddfdf40;  1 drivers
v0x557cdcea0f40_0 .net "cout", 0 0, L_0x557cdddfdc70;  1 drivers
v0x557cdcea0fe0_0 .net "h_1_out", 0 0, L_0x557cdddfd9d0;  1 drivers
S_0x557cdcf5b100 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcf673b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfd9d0 .functor XOR 1, L_0x557cdddfdce0, L_0x557cdddfde10, C4<0>, C4<0>;
L_0x557cdddfda40 .functor AND 1, L_0x557cdddfdce0, L_0x557cdddfde10, C4<1>, C4<1>;
v0x557cdcea83f0_0 .net "S", 0 0, L_0x557cdddfd9d0;  alias, 1 drivers
v0x557cdcea84b0_0 .net "a", 0 0, L_0x557cdddfdce0;  alias, 1 drivers
v0x557cdcea78a0_0 .net "b", 0 0, L_0x557cdddfde10;  alias, 1 drivers
v0x557cdcea69a0_0 .net "cout", 0 0, L_0x557cdddfda40;  alias, 1 drivers
S_0x557cdce66650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcf673b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfdab0 .functor XOR 1, L_0x557cdddfd9d0, L_0x557cdddfdf40, C4<0>, C4<0>;
L_0x557cdddfdbb0 .functor AND 1, L_0x557cdddfd9d0, L_0x557cdddfdf40, C4<1>, C4<1>;
v0x557cdcea6020_0 .net "S", 0 0, L_0x557cdddfdab0;  alias, 1 drivers
v0x557cdcea60c0_0 .net "a", 0 0, L_0x557cdddfd9d0;  alias, 1 drivers
v0x557cdcea5b80_0 .net "b", 0 0, L_0x557cdddfdf40;  alias, 1 drivers
v0x557cdcea5030_0 .net "cout", 0 0, L_0x557cdddfdbb0;  alias, 1 drivers
S_0x557cdce59e40 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdcf502d0;
 .timescale 0 0;
P_0x557cdd82a5a0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdce52850 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce59e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfe340 .functor OR 1, L_0x557cdddfe070, L_0x557cdddfe280, C4<0>, C4<0>;
v0x557cdce9c7e0_0 .net "S", 0 0, L_0x557cdddfe0e0;  1 drivers
v0x557cdce9be60_0 .net "a", 0 0, L_0x557cdddfe3b0;  1 drivers
v0x557cdce9b9c0_0 .net "b", 0 0, L_0x557cdddfe680;  1 drivers
v0x557cdce9ade0_0 .net "c_1", 0 0, L_0x557cdddfe070;  1 drivers
v0x557cdce9aa30_0 .net "c_2", 0 0, L_0x557cdddfe280;  1 drivers
v0x557cdce9aad0_0 .net "cin", 0 0, L_0x557cdddfe830;  1 drivers
v0x557cdce99eb0_0 .net "cout", 0 0, L_0x557cdddfe340;  1 drivers
v0x557cdce99f50_0 .net "h_1_out", 0 0, L_0x557cdddfd960;  1 drivers
S_0x557cdce4b220 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce52850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfd960 .functor XOR 1, L_0x557cdddfe3b0, L_0x557cdddfe680, C4<0>, C4<0>;
L_0x557cdddfe070 .functor AND 1, L_0x557cdddfe3b0, L_0x557cdddfe680, C4<1>, C4<1>;
v0x557cdcea0aa0_0 .net "S", 0 0, L_0x557cdddfd960;  alias, 1 drivers
v0x557cdce9ff50_0 .net "a", 0 0, L_0x557cdddfe3b0;  alias, 1 drivers
v0x557cdcea0010_0 .net "b", 0 0, L_0x557cdddfe680;  alias, 1 drivers
v0x557cdce9f050_0 .net "cout", 0 0, L_0x557cdddfe070;  alias, 1 drivers
S_0x557cdce43c30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce52850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfe0e0 .functor XOR 1, L_0x557cdddfd960, L_0x557cdddfe830, C4<0>, C4<0>;
L_0x557cdddfe280 .functor AND 1, L_0x557cdddfd960, L_0x557cdddfe830, C4<1>, C4<1>;
v0x557cdce9e6d0_0 .net "S", 0 0, L_0x557cdddfe0e0;  alias, 1 drivers
v0x557cdce9e790_0 .net "a", 0 0, L_0x557cdddfd960;  alias, 1 drivers
v0x557cdce9e230_0 .net "b", 0 0, L_0x557cdddfe830;  alias, 1 drivers
v0x557cdce9d6e0_0 .net "cout", 0 0, L_0x557cdddfe280;  alias, 1 drivers
S_0x557cdce1ce30 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdcf502d0;
 .timescale 0 0;
P_0x557cdd6778c0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdce10620 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce1ce30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddfec20 .functor OR 1, L_0x557cdddfe9e0, L_0x557cdddfeb60, C4<0>, C4<0>;
v0x557cdce332f0_0 .net "S", 0 0, L_0x557cdddfea50;  1 drivers
v0x557cdce333b0_0 .net "a", 0 0, L_0x557cdddfec90;  1 drivers
v0x557cdce35f80_0 .net "b", 0 0, L_0x557cdddfedc0;  1 drivers
v0x557cdce35bd0_0 .net "c_1", 0 0, L_0x557cdddfe9e0;  1 drivers
v0x557cdce35050_0 .net "c_2", 0 0, L_0x557cdddfeb60;  1 drivers
v0x557cdce346d0_0 .net "cin", 0 0, L_0x557cdddfe8d0;  1 drivers
v0x557cdce37980_0 .net "cout", 0 0, L_0x557cdddfec20;  1 drivers
v0x557cdce37a20_0 .net "h_1_out", 0 0, L_0x557cdddfe970;  1 drivers
S_0x557cdce09030 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce10620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfe970 .functor XOR 1, L_0x557cdddfec90, L_0x557cdddfedc0, C4<0>, C4<0>;
L_0x557cdddfe9e0 .functor AND 1, L_0x557cdddfec90, L_0x557cdddfedc0, C4<1>, C4<1>;
v0x557cdce995d0_0 .net "S", 0 0, L_0x557cdddfe970;  alias, 1 drivers
v0x557cdce99690_0 .net "a", 0 0, L_0x557cdddfec90;  alias, 1 drivers
v0x557cdceaba80_0 .net "b", 0 0, L_0x557cdddfedc0;  alias, 1 drivers
v0x557cdceab100_0 .net "cout", 0 0, L_0x557cdddfe9e0;  alias, 1 drivers
S_0x557cdce01a00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce10620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddfea50 .functor XOR 1, L_0x557cdddfe970, L_0x557cdddfe8d0, C4<0>, C4<0>;
L_0x557cdddfeb60 .functor AND 1, L_0x557cdddfe970, L_0x557cdddfe8d0, C4<1>, C4<1>;
v0x557cdceaac60_0 .net "S", 0 0, L_0x557cdddfea50;  alias, 1 drivers
v0x557cdceaad00_0 .net "a", 0 0, L_0x557cdddfe970;  alias, 1 drivers
v0x557cdce39f90_0 .net "b", 0 0, L_0x557cdddfe8d0;  alias, 1 drivers
v0x557cdce39760_0 .net "cout", 0 0, L_0x557cdddfeb60;  alias, 1 drivers
S_0x557cdcdfa410 .scope module, "A_2" "adder_subtractor_Nbit" 3 204, 3 48 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd661740 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x557cdde00570 .functor XOR 8, L_0x557cdde00480, L_0x557cdddf7620, C4<00000000>, C4<00000000>;
L_0x557cdde042a0 .functor NOT 1, L_0x557cdde04750, C4<0>, C4<0>, C4<0>;
L_0x557cdde048d0 .functor AND 1, L_0x557cdde00370, L_0x557cdde042a0, C4<1>, C4<1>;
L_0x557cdde04cd0 .functor NOT 8, L_0x557cdde04b50, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde04d40 .functor AND 8, L_0x557cdde04200, L_0x557cdde04cd0, C4<11111111>, C4<11111111>;
L_0x557cdde04e00 .functor NOT 8, L_0x557cdde04200, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde09700 .functor AND 8, L_0x557cdde08ce0, L_0x557cdde09400, C4<11111111>, C4<11111111>;
L_0x557cdde097c0 .functor OR 8, L_0x557cdde04d40, L_0x557cdde09700, C4<00000000>, C4<00000000>;
v0x557cdcfa8f10_0 .net *"_s0", 7 0, L_0x557cdde00480;  1 drivers
v0x557cdcfa83c0_0 .net *"_s10", 7 0, L_0x557cdde04cd0;  1 drivers
L_0x7f50614458b0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdcfa74c0_0 .net/2s *"_s18", 6 0, L_0x7f50614458b0;  1 drivers
L_0x7f50614458f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdcfa6b40_0 .net/2s *"_s23", 0 0, L_0x7f50614458f8;  1 drivers
v0x557cdcfa66a0_0 .net *"_s27", 7 0, L_0x557cdde09400;  1 drivers
v0x557cdcfa5ac0_0 .net *"_s4", 0 0, L_0x557cdde042a0;  1 drivers
v0x557cdcfa5710_0 .net *"_s8", 7 0, L_0x557cdde04b50;  1 drivers
v0x557cdcfa4b90_0 .net "a", 7 0, L_0x557cdde00180;  alias, 1 drivers
v0x557cdcfa4210_0 .net "a_or_s", 0 0, L_0x557cdde00370;  alias, 1 drivers
v0x557cdcfa42b0_0 .net "add_1", 7 0, L_0x557cdde04ec0;  1 drivers
v0x557cdcfac5a0_0 .net "b", 7 0, L_0x557cdddf7620;  alias, 1 drivers
v0x557cdcfac660_0 .net "cout", 0 0, L_0x557cdde04750;  alias, 1 drivers
v0x557cdcfabc20_0 .net "diff_is_negative", 0 0, L_0x557cdde048d0;  1 drivers
v0x557cdcfabcc0_0 .net "dummy_cout", 0 0, L_0x557cdde09230;  1 drivers
v0x557cdcfab780_0 .net "input_b", 7 0, L_0x557cdde00570;  1 drivers
v0x557cdcfa1d70_0 .net "inverted_out", 7 0, L_0x557cdde04e00;  1 drivers
v0x557cdcfa1750_0 .net "n_out", 7 0, L_0x557cdde09700;  1 drivers
v0x557cdcfa17f0_0 .net "negated_out", 7 0, L_0x557cdde08ce0;  1 drivers
v0x557cdcf9d840_0 .net "out", 7 0, L_0x557cdde097c0;  alias, 1 drivers
v0x557cdcf9d900_0 .net "p_out", 7 0, L_0x557cdde04d40;  1 drivers
v0x557cdcf9cec0_0 .net "t_out", 7 0, L_0x557cdde04200;  1 drivers
LS_0x557cdde00480_0_0 .concat [ 1 1 1 1], L_0x557cdde00370, L_0x557cdde00370, L_0x557cdde00370, L_0x557cdde00370;
LS_0x557cdde00480_0_4 .concat [ 1 1 1 1], L_0x557cdde00370, L_0x557cdde00370, L_0x557cdde00370, L_0x557cdde00370;
L_0x557cdde00480 .concat [ 4 4 0 0], LS_0x557cdde00480_0_0, LS_0x557cdde00480_0_4;
LS_0x557cdde04b50_0_0 .concat [ 1 1 1 1], L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0;
LS_0x557cdde04b50_0_4 .concat [ 1 1 1 1], L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0;
L_0x557cdde04b50 .concat [ 4 4 0 0], LS_0x557cdde04b50_0_0, LS_0x557cdde04b50_0_4;
L_0x557cdde04ec0 .concat8 [ 1 7 0 0], L_0x7f50614458f8, L_0x7f50614458b0;
L_0x557cdde08d80 .part L_0x557cdde04ec0, 7, 1;
LS_0x557cdde09400_0_0 .concat [ 1 1 1 1], L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0;
LS_0x557cdde09400_0_4 .concat [ 1 1 1 1], L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0, L_0x557cdde048d0;
L_0x557cdde09400 .concat [ 4 4 0 0], LS_0x557cdde09400_0_0, LS_0x557cdde09400_0_4;
S_0x557cdcdeff10 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdcdfa410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd62e0a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd126f20_0 .net "S", 7 0, L_0x557cdde04200;  alias, 1 drivers
v0x557cdd126fc0_0 .net "a", 7 0, L_0x557cdde00180;  alias, 1 drivers
v0x557cdd126020_0 .net "b", 7 0, L_0x557cdde00570;  alias, 1 drivers
v0x557cdd1256a0_0 .net "carin", 7 0, L_0x557cdde040b0;  1 drivers
v0x557cdd125200_0 .net "cin", 0 0, L_0x557cdde00370;  alias, 1 drivers
v0x557cdd1246b0_0 .net "cout", 0 0, L_0x557cdde04750;  alias, 1 drivers
L_0x557cdde00a90 .part L_0x557cdde00180, 1, 1;
L_0x557cdde00bc0 .part L_0x557cdde00570, 1, 1;
L_0x557cdde00cf0 .part L_0x557cdde040b0, 0, 1;
L_0x557cdde011d0 .part L_0x557cdde00180, 2, 1;
L_0x557cdde01300 .part L_0x557cdde00570, 2, 1;
L_0x557cdde014c0 .part L_0x557cdde040b0, 1, 1;
L_0x557cdde019a0 .part L_0x557cdde00180, 3, 1;
L_0x557cdde01ad0 .part L_0x557cdde00570, 3, 1;
L_0x557cdde01c50 .part L_0x557cdde040b0, 2, 1;
L_0x557cdde02130 .part L_0x557cdde00180, 4, 1;
L_0x557cdde02370 .part L_0x557cdde00570, 4, 1;
L_0x557cdde02410 .part L_0x557cdde040b0, 3, 1;
L_0x557cdde02950 .part L_0x557cdde00180, 5, 1;
L_0x557cdde02a80 .part L_0x557cdde00570, 5, 1;
L_0x557cdde02bb0 .part L_0x557cdde040b0, 4, 1;
L_0x557cdde03020 .part L_0x557cdde00180, 6, 1;
L_0x557cdde031e0 .part L_0x557cdde00570, 6, 1;
L_0x557cdde03420 .part L_0x557cdde040b0, 5, 1;
L_0x557cdde03880 .part L_0x557cdde00180, 7, 1;
L_0x557cdde039b0 .part L_0x557cdde00570, 7, 1;
L_0x557cdde034c0 .part L_0x557cdde040b0, 6, 1;
L_0x557cdde03f80 .part L_0x557cdde00180, 0, 1;
L_0x557cdde03ae0 .part L_0x557cdde00570, 0, 1;
LS_0x557cdde04200_0_0 .concat8 [ 1 1 1 1], L_0x557cdde03d00, L_0x557cdde00850, L_0x557cdde00f00, L_0x557cdde016d0;
LS_0x557cdde04200_0_4 .concat8 [ 1 1 1 1], L_0x557cdde01e60, L_0x557cdde02720, L_0x557cdde02d50, L_0x557cdde03640;
L_0x557cdde04200 .concat8 [ 4 4 0 0], LS_0x557cdde04200_0_0, LS_0x557cdde04200_0_4;
LS_0x557cdde040b0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde03f10, L_0x557cdde00a20, L_0x557cdde01160, L_0x557cdde01930;
LS_0x557cdde040b0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde020c0, L_0x557cdde028e0, L_0x557cdde02fb0, L_0x557cdde03810;
L_0x557cdde040b0 .concat8 [ 4 4 0 0], LS_0x557cdde040b0_0_0, LS_0x557cdde040b0_0_4;
L_0x557cdde04750 .part L_0x557cdde040b0, 7, 1;
S_0x557cdcde3700 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdcdeff10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde03f10 .functor OR 1, L_0x557cdde03c90, L_0x557cdde03e50, C4<0>, C4<0>;
v0x557cdce8be10_0 .net "S", 0 0, L_0x557cdde03d00;  1 drivers
v0x557cdce96da0_0 .net "a", 0 0, L_0x557cdde03f80;  1 drivers
v0x557cdce96810_0 .net "b", 0 0, L_0x557cdde03ae0;  1 drivers
v0x557cdce93ad0_0 .net "c_1", 0 0, L_0x557cdde03c90;  1 drivers
v0x557cdce92bd0_0 .net "c_2", 0 0, L_0x557cdde03e50;  1 drivers
v0x557cdce92c70_0 .net "cin", 0 0, L_0x557cdde00370;  alias, 1 drivers
v0x557cdce92250_0 .net "cout", 0 0, L_0x557cdde03f10;  1 drivers
v0x557cdce922f0_0 .net "h_1_out", 0 0, L_0x557cdde03c20;  1 drivers
S_0x557cdcddc110 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcde3700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde03c20 .functor XOR 1, L_0x557cdde03f80, L_0x557cdde03ae0, C4<0>, C4<0>;
L_0x557cdde03c90 .functor AND 1, L_0x557cdde03f80, L_0x557cdde03ae0, C4<1>, C4<1>;
v0x557cdce1f260_0 .net "S", 0 0, L_0x557cdde03c20;  alias, 1 drivers
v0x557cdce1ee60_0 .net "a", 0 0, L_0x557cdde03f80;  alias, 1 drivers
v0x557cdce1ef20_0 .net "b", 0 0, L_0x557cdde03ae0;  alias, 1 drivers
v0x557cdce223d0_0 .net "cout", 0 0, L_0x557cdde03c90;  alias, 1 drivers
S_0x557cdcdd4ae0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcde3700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde03d00 .functor XOR 1, L_0x557cdde03c20, L_0x557cdde00370, C4<0>, C4<0>;
L_0x557cdde03e50 .functor AND 1, L_0x557cdde03c20, L_0x557cdde00370, C4<1>, C4<1>;
v0x557cdce21a50_0 .net "S", 0 0, L_0x557cdde03d00;  alias, 1 drivers
v0x557cdce21b10_0 .net "a", 0 0, L_0x557cdde03c20;  alias, 1 drivers
v0x557cdce979d0_0 .net "b", 0 0, L_0x557cdde00370;  alias, 1 drivers
v0x557cdce971b0_0 .net "cout", 0 0, L_0x557cdde03e50;  alias, 1 drivers
S_0x557cdcdcd4f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdcdeff10;
 .timescale 0 0;
P_0x557cdd61f480 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdce38490 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcdcd4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde00a20 .functor OR 1, L_0x557cdde00790, L_0x557cdde00960, C4<0>, C4<0>;
v0x557cdce8e5b0_0 .net "S", 0 0, L_0x557cdde00850;  1 drivers
v0x557cdce8e670_0 .net "a", 0 0, L_0x557cdde00a90;  1 drivers
v0x557cdce8da30_0 .net "b", 0 0, L_0x557cdde00bc0;  1 drivers
v0x557cdce8d0b0_0 .net "c_1", 0 0, L_0x557cdde00790;  1 drivers
v0x557cdce95440_0 .net "c_2", 0 0, L_0x557cdde00960;  1 drivers
v0x557cdce94ac0_0 .net "cin", 0 0, L_0x557cdde00cf0;  1 drivers
v0x557cdce94620_0 .net "cout", 0 0, L_0x557cdde00a20;  1 drivers
v0x557cdce946c0_0 .net "h_1_out", 0 0, L_0x557cdde00680;  1 drivers
S_0x557cdce30ea0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce38490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde00680 .functor XOR 1, L_0x557cdde00a90, L_0x557cdde00bc0, C4<0>, C4<0>;
L_0x557cdde00790 .functor AND 1, L_0x557cdde00a90, L_0x557cdde00bc0, C4<1>, C4<1>;
v0x557cdce91db0_0 .net "S", 0 0, L_0x557cdde00680;  alias, 1 drivers
v0x557cdce91e70_0 .net "a", 0 0, L_0x557cdde00a90;  alias, 1 drivers
v0x557cdce91260_0 .net "b", 0 0, L_0x557cdde00bc0;  alias, 1 drivers
v0x557cdce90360_0 .net "cout", 0 0, L_0x557cdde00790;  alias, 1 drivers
S_0x557cdce2a3b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce38490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde00850 .functor XOR 1, L_0x557cdde00680, L_0x557cdde00cf0, C4<0>, C4<0>;
L_0x557cdde00960 .functor AND 1, L_0x557cdde00680, L_0x557cdde00cf0, C4<1>, C4<1>;
v0x557cdce8f9e0_0 .net "S", 0 0, L_0x557cdde00850;  alias, 1 drivers
v0x557cdce8fa80_0 .net "a", 0 0, L_0x557cdde00680;  alias, 1 drivers
v0x557cdce8f540_0 .net "b", 0 0, L_0x557cdde00cf0;  alias, 1 drivers
v0x557cdce8e960_0 .net "cout", 0 0, L_0x557cdde00960;  alias, 1 drivers
S_0x557cdce22ee0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdcdeff10;
 .timescale 0 0;
P_0x557cdd807d80 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdce95f50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce22ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde01160 .functor OR 1, L_0x557cdde00e90, L_0x557cdde010a0, C4<0>, C4<0>;
v0x557cdce84e90_0 .net "S", 0 0, L_0x557cdde00f00;  1 drivers
v0x557cdce84f50_0 .net "a", 0 0, L_0x557cdde011d0;  1 drivers
v0x557cdce83f90_0 .net "b", 0 0, L_0x557cdde01300;  1 drivers
v0x557cdce83610_0 .net "c_1", 0 0, L_0x557cdde00e90;  1 drivers
v0x557cdce83170_0 .net "c_2", 0 0, L_0x557cdde010a0;  1 drivers
v0x557cdce82590_0 .net "cin", 0 0, L_0x557cdde014c0;  1 drivers
v0x557cdce821e0_0 .net "cout", 0 0, L_0x557cdde01160;  1 drivers
v0x557cdce82280_0 .net "h_1_out", 0 0, L_0x557cdde00e20;  1 drivers
S_0x557cdce89b80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdce95f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde00e20 .functor XOR 1, L_0x557cdde011d0, L_0x557cdde01300, C4<0>, C4<0>;
L_0x557cdde00e90 .functor AND 1, L_0x557cdde011d0, L_0x557cdde01300, C4<1>, C4<1>;
v0x557cdce8ac10_0 .net "S", 0 0, L_0x557cdde00e20;  alias, 1 drivers
v0x557cdce8acd0_0 .net "a", 0 0, L_0x557cdde011d0;  alias, 1 drivers
v0x557cdce8a5f0_0 .net "b", 0 0, L_0x557cdde01300;  alias, 1 drivers
v0x557cdce87700_0 .net "cout", 0 0, L_0x557cdde00e90;  alias, 1 drivers
S_0x557cdce7d730 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdce95f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde00f00 .functor XOR 1, L_0x557cdde00e20, L_0x557cdde014c0, C4<0>, C4<0>;
L_0x557cdde010a0 .functor AND 1, L_0x557cdde00e20, L_0x557cdde014c0, C4<1>, C4<1>;
v0x557cdce86800_0 .net "S", 0 0, L_0x557cdde00f00;  alias, 1 drivers
v0x557cdce868a0_0 .net "a", 0 0, L_0x557cdde00e20;  alias, 1 drivers
v0x557cdce85e80_0 .net "b", 0 0, L_0x557cdde014c0;  alias, 1 drivers
v0x557cdce859e0_0 .net "cout", 0 0, L_0x557cdde010a0;  alias, 1 drivers
S_0x557cdce71480 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdcdeff10;
 .timescale 0 0;
P_0x557cdd5f2560 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcfc4d90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdce71480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde01930 .functor OR 1, L_0x557cdde01660, L_0x557cdde01870, C4<0>, C4<0>;
v0x557cdce7f1b0_0 .net "S", 0 0, L_0x557cdde016d0;  1 drivers
v0x557cdce7e990_0 .net "a", 0 0, L_0x557cdde019a0;  1 drivers
v0x557cdce735f0_0 .net "b", 0 0, L_0x557cdde01ad0;  1 drivers
v0x557cdce7e580_0 .net "c_1", 0 0, L_0x557cdde01660;  1 drivers
v0x557cdce7dff0_0 .net "c_2", 0 0, L_0x557cdde01870;  1 drivers
v0x557cdce7e090_0 .net "cin", 0 0, L_0x557cdde01c50;  1 drivers
v0x557cdce7b2b0_0 .net "cout", 0 0, L_0x557cdde01930;  1 drivers
v0x557cdce7b350_0 .net "h_1_out", 0 0, L_0x557cdde015f0;  1 drivers
S_0x557cdcfb89c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcfc4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde015f0 .functor XOR 1, L_0x557cdde019a0, L_0x557cdde01ad0, C4<0>, C4<0>;
L_0x557cdde01660 .functor AND 1, L_0x557cdde019a0, L_0x557cdde01ad0, C4<1>, C4<1>;
v0x557cdce81660_0 .net "S", 0 0, L_0x557cdde015f0;  alias, 1 drivers
v0x557cdce80ce0_0 .net "a", 0 0, L_0x557cdde019a0;  alias, 1 drivers
v0x557cdce80da0_0 .net "b", 0 0, L_0x557cdde01ad0;  alias, 1 drivers
v0x557cdce80840_0 .net "cout", 0 0, L_0x557cdde01660;  alias, 1 drivers
S_0x557cdcfad0b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcfc4d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde016d0 .functor XOR 1, L_0x557cdde015f0, L_0x557cdde01c50, C4<0>, C4<0>;
L_0x557cdde01870 .functor AND 1, L_0x557cdde015f0, L_0x557cdde01c50, C4<1>, C4<1>;
v0x557cdce89070_0 .net "S", 0 0, L_0x557cdde016d0;  alias, 1 drivers
v0x557cdce89130_0 .net "a", 0 0, L_0x557cdde015f0;  alias, 1 drivers
v0x557cdce886f0_0 .net "b", 0 0, L_0x557cdde01c50;  alias, 1 drivers
v0x557cdce88250_0 .net "cout", 0 0, L_0x557cdde01870;  alias, 1 drivers
S_0x557cdcfa0ce0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdcdeff10;
 .timescale 0 0;
P_0x557cdd64e9b0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd88dd40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcfa0ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde020c0 .functor OR 1, L_0x557cdde01df0, L_0x557cdde02000, C4<0>, C4<0>;
v0x557cdce76d20_0 .net "S", 0 0, L_0x557cdde01e60;  1 drivers
v0x557cdce76de0_0 .net "a", 0 0, L_0x557cdde02130;  1 drivers
v0x557cdce76140_0 .net "b", 0 0, L_0x557cdde02370;  1 drivers
v0x557cdce75d90_0 .net "c_1", 0 0, L_0x557cdde01df0;  1 drivers
v0x557cdce75210_0 .net "c_2", 0 0, L_0x557cdde02000;  1 drivers
v0x557cdce752b0_0 .net "cin", 0 0, L_0x557cdde02410;  1 drivers
v0x557cdce74890_0 .net "cout", 0 0, L_0x557cdde020c0;  1 drivers
v0x557cdce74930_0 .net "h_1_out", 0 0, L_0x557cdde01d80;  1 drivers
S_0x557cdd8b6c60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd88dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde01d80 .functor XOR 1, L_0x557cdde02130, L_0x557cdde02370, C4<0>, C4<0>;
L_0x557cdde01df0 .functor AND 1, L_0x557cdde02130, L_0x557cdde02370, C4<1>, C4<1>;
v0x557cdce7a3b0_0 .net "S", 0 0, L_0x557cdde01d80;  alias, 1 drivers
v0x557cdce79a30_0 .net "a", 0 0, L_0x557cdde02130;  alias, 1 drivers
v0x557cdce79af0_0 .net "b", 0 0, L_0x557cdde02370;  alias, 1 drivers
v0x557cdce79590_0 .net "cout", 0 0, L_0x557cdde01df0;  alias, 1 drivers
S_0x557cdd8b71f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd88dd40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde01e60 .functor XOR 1, L_0x557cdde01d80, L_0x557cdde02410, C4<0>, C4<0>;
L_0x557cdde02000 .functor AND 1, L_0x557cdde01d80, L_0x557cdde02410, C4<1>, C4<1>;
v0x557cdce78a40_0 .net "S", 0 0, L_0x557cdde01e60;  alias, 1 drivers
v0x557cdce78b00_0 .net "a", 0 0, L_0x557cdde01d80;  alias, 1 drivers
v0x557cdce77b40_0 .net "b", 0 0, L_0x557cdde02410;  alias, 1 drivers
v0x557cdce771c0_0 .net "cout", 0 0, L_0x557cdde02000;  alias, 1 drivers
S_0x557cdd8e0eb0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdcdeff10;
 .timescale 0 0;
P_0x557cdd640960 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd909d90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd8e0eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde028e0 .functor OR 1, L_0x557cdde026b0, L_0x557cdde02820, C4<0>, C4<0>;
v0x557cdce6e100_0 .net "S", 0 0, L_0x557cdde02720;  1 drivers
v0x557cdce6e1c0_0 .net "a", 0 0, L_0x557cdde02950;  1 drivers
v0x557cdce6d780_0 .net "b", 0 0, L_0x557cdde02a80;  1 drivers
v0x557cdce6d2e0_0 .net "c_1", 0 0, L_0x557cdde026b0;  1 drivers
v0x557cdce6c790_0 .net "c_2", 0 0, L_0x557cdde02820;  1 drivers
v0x557cdce6c830_0 .net "cin", 0 0, L_0x557cdde02bb0;  1 drivers
v0x557cdce6b890_0 .net "cout", 0 0, L_0x557cdde028e0;  1 drivers
v0x557cdce6b930_0 .net "h_1_out", 0 0, L_0x557cdde02640;  1 drivers
S_0x557cdd0b0d30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd909d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde02640 .functor XOR 1, L_0x557cdde02950, L_0x557cdde02a80, C4<0>, C4<0>;
L_0x557cdde026b0 .functor AND 1, L_0x557cdde02950, L_0x557cdde02a80, C4<1>, C4<1>;
v0x557cdce7cc20_0 .net "S", 0 0, L_0x557cdde02640;  alias, 1 drivers
v0x557cdce7c2a0_0 .net "a", 0 0, L_0x557cdde02950;  alias, 1 drivers
v0x557cdce7c360_0 .net "b", 0 0, L_0x557cdde02a80;  alias, 1 drivers
v0x557cdce7be00_0 .net "cout", 0 0, L_0x557cdde026b0;  alias, 1 drivers
S_0x557cdd41f100 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd909d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde02720 .functor XOR 1, L_0x557cdde02640, L_0x557cdde02bb0, C4<0>, C4<0>;
L_0x557cdde02820 .functor AND 1, L_0x557cdde02640, L_0x557cdde02bb0, C4<1>, C4<1>;
v0x557cdce723f0_0 .net "S", 0 0, L_0x557cdde02720;  alias, 1 drivers
v0x557cdce724b0_0 .net "a", 0 0, L_0x557cdde02640;  alias, 1 drivers
v0x557cdce71dd0_0 .net "b", 0 0, L_0x557cdde02bb0;  alias, 1 drivers
v0x557cdce6f000_0 .net "cout", 0 0, L_0x557cdde02820;  alias, 1 drivers
S_0x557cdd7e4660 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdcdeff10;
 .timescale 0 0;
P_0x557cdd69b1b0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd8654d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd7e4660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde02fb0 .functor OR 1, L_0x557cdde02ce0, L_0x557cdde02ef0, C4<0>, C4<0>;
v0x557cdce683c0_0 .net "S", 0 0, L_0x557cdde02d50;  1 drivers
v0x557cdce68480_0 .net "a", 0 0, L_0x557cdde03020;  1 drivers
v0x557cdce70970_0 .net "b", 0 0, L_0x557cdde031e0;  1 drivers
v0x557cdce6fff0_0 .net "c_1", 0 0, L_0x557cdde02ce0;  1 drivers
v0x557cdce6fb50_0 .net "c_2", 0 0, L_0x557cdde02ef0;  1 drivers
v0x557cdce6fbf0_0 .net "cin", 0 0, L_0x557cdde03420;  1 drivers
v0x557cdd12e870_0 .net "cout", 0 0, L_0x557cdde02fb0;  1 drivers
v0x557cdd12e910_0 .net "h_1_out", 0 0, L_0x557cdde025d0;  1 drivers
S_0x557cdd95c3b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8654d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde025d0 .functor XOR 1, L_0x557cdde03020, L_0x557cdde031e0, C4<0>, C4<0>;
L_0x557cdde02ce0 .functor AND 1, L_0x557cdde03020, L_0x557cdde031e0, C4<1>, C4<1>;
v0x557cdce6af10_0 .net "S", 0 0, L_0x557cdde025d0;  alias, 1 drivers
v0x557cdce6aa70_0 .net "a", 0 0, L_0x557cdde03020;  alias, 1 drivers
v0x557cdce6ab30_0 .net "b", 0 0, L_0x557cdde031e0;  alias, 1 drivers
v0x557cdce69e90_0 .net "cout", 0 0, L_0x557cdde02ce0;  alias, 1 drivers
S_0x557cdd7e3950 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8654d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde02d50 .functor XOR 1, L_0x557cdde025d0, L_0x557cdde03420, C4<0>, C4<0>;
L_0x557cdde02ef0 .functor AND 1, L_0x557cdde025d0, L_0x557cdde03420, C4<1>, C4<1>;
v0x557cdce69ae0_0 .net "S", 0 0, L_0x557cdde02d50;  alias, 1 drivers
v0x557cdce69ba0_0 .net "a", 0 0, L_0x557cdde025d0;  alias, 1 drivers
v0x557cdce69000_0 .net "b", 0 0, L_0x557cdde03420;  alias, 1 drivers
v0x557cdce687c0_0 .net "cout", 0 0, L_0x557cdde02ef0;  alias, 1 drivers
S_0x557cdd6c9bd0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdcdeff10;
 .timescale 0 0;
P_0x557cdd59a4e0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd5dff50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6c9bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde03810 .functor OR 1, L_0x557cdde035d0, L_0x557cdde03750, C4<0>, C4<0>;
v0x557cdd12a2e0_0 .net "S", 0 0, L_0x557cdde03640;  1 drivers
v0x557cdd12a3a0_0 .net "a", 0 0, L_0x557cdde03880;  1 drivers
v0x557cdd129790_0 .net "b", 0 0, L_0x557cdde039b0;  1 drivers
v0x557cdd128890_0 .net "c_1", 0 0, L_0x557cdde035d0;  1 drivers
v0x557cdd127f10_0 .net "c_2", 0 0, L_0x557cdde03750;  1 drivers
v0x557cdd127fb0_0 .net "cin", 0 0, L_0x557cdde034c0;  1 drivers
v0x557cdd127a70_0 .net "cout", 0 0, L_0x557cdde03810;  1 drivers
v0x557cdd127b10_0 .net "h_1_out", 0 0, L_0x557cdde03560;  1 drivers
S_0x557cdd8646b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd5dff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde03560 .functor XOR 1, L_0x557cdde03880, L_0x557cdde039b0, C4<0>, C4<0>;
L_0x557cdde035d0 .functor AND 1, L_0x557cdde03880, L_0x557cdde039b0, C4<1>, C4<1>;
v0x557cdd12d970_0 .net "S", 0 0, L_0x557cdde03560;  alias, 1 drivers
v0x557cdd12cff0_0 .net "a", 0 0, L_0x557cdde03880;  alias, 1 drivers
v0x557cdd12d0b0_0 .net "b", 0 0, L_0x557cdde039b0;  alias, 1 drivers
v0x557cdd12cb50_0 .net "cout", 0 0, L_0x557cdde035d0;  alias, 1 drivers
S_0x557cdd83a250 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd5dff50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde03640 .functor XOR 1, L_0x557cdde03560, L_0x557cdde034c0, C4<0>, C4<0>;
L_0x557cdde03750 .functor AND 1, L_0x557cdde03560, L_0x557cdde034c0, C4<1>, C4<1>;
v0x557cdd12c000_0 .net "S", 0 0, L_0x557cdde03640;  alias, 1 drivers
v0x557cdd12c0c0_0 .net "a", 0 0, L_0x557cdde03560;  alias, 1 drivers
v0x557cdd12b100_0 .net "b", 0 0, L_0x557cdde034c0;  alias, 1 drivers
v0x557cdd12a780_0 .net "cout", 0 0, L_0x557cdde03750;  alias, 1 drivers
S_0x557cdd824290 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdcdfa410;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd824480 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdcfad970_0 .net "S", 7 0, L_0x557cdde08ce0;  alias, 1 drivers
v0x557cdcfada10_0 .net "a", 7 0, L_0x557cdde04e00;  alias, 1 drivers
v0x557cdcfaac30_0 .net "b", 7 0, L_0x557cdde04ec0;  alias, 1 drivers
v0x557cdcfaacd0_0 .net "carin", 7 0, L_0x557cdde08b90;  1 drivers
v0x557cdcfa9d30_0 .net "cin", 0 0, L_0x557cdde08d80;  1 drivers
v0x557cdcfa93b0_0 .net "cout", 0 0, L_0x557cdde09230;  alias, 1 drivers
L_0x557cdde054a0 .part L_0x557cdde04e00, 1, 1;
L_0x557cdde055d0 .part L_0x557cdde04ec0, 1, 1;
L_0x557cdde05700 .part L_0x557cdde08b90, 0, 1;
L_0x557cdde05be0 .part L_0x557cdde04e00, 2, 1;
L_0x557cdde05da0 .part L_0x557cdde04ec0, 2, 1;
L_0x557cdde05f60 .part L_0x557cdde08b90, 1, 1;
L_0x557cdde063f0 .part L_0x557cdde04e00, 3, 1;
L_0x557cdde06520 .part L_0x557cdde04ec0, 3, 1;
L_0x557cdde066a0 .part L_0x557cdde08b90, 2, 1;
L_0x557cdde06b80 .part L_0x557cdde04e00, 4, 1;
L_0x557cdde06cb0 .part L_0x557cdde04ec0, 4, 1;
L_0x557cdde06de0 .part L_0x557cdde08b90, 3, 1;
L_0x557cdde07320 .part L_0x557cdde04e00, 5, 1;
L_0x557cdde07450 .part L_0x557cdde04ec0, 5, 1;
L_0x557cdde07580 .part L_0x557cdde08b90, 4, 1;
L_0x557cdde079f0 .part L_0x557cdde04e00, 6, 1;
L_0x557cdde07cc0 .part L_0x557cdde04ec0, 6, 1;
L_0x557cdde07e70 .part L_0x557cdde08b90, 5, 1;
L_0x557cdde082d0 .part L_0x557cdde04e00, 7, 1;
L_0x557cdde08400 .part L_0x557cdde04ec0, 7, 1;
L_0x557cdde07f10 .part L_0x557cdde08b90, 6, 1;
L_0x557cdde08a60 .part L_0x557cdde04e00, 0, 1;
L_0x557cdde08530 .part L_0x557cdde04ec0, 0, 1;
LS_0x557cdde08ce0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde08750, L_0x557cdde051d0, L_0x557cdde05910, L_0x557cdde06170;
LS_0x557cdde08ce0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde068b0, L_0x557cdde070f0, L_0x557cdde07720, L_0x557cdde08090;
L_0x557cdde08ce0 .concat8 [ 4 4 0 0], LS_0x557cdde08ce0_0_0, LS_0x557cdde08ce0_0_4;
LS_0x557cdde08b90_0_0 .concat8 [ 1 1 1 1], L_0x557cdde089f0, L_0x557cdde05430, L_0x557cdde05b70, L_0x557cdde06380;
LS_0x557cdde08b90_0_4 .concat8 [ 1 1 1 1], L_0x557cdde06b10, L_0x557cdde072b0, L_0x557cdde07980, L_0x557cdde08260;
L_0x557cdde08b90 .concat8 [ 4 4 0 0], LS_0x557cdde08b90_0_0, LS_0x557cdde08b90_0_4;
L_0x557cdde09230 .part L_0x557cdde08b90, 7, 1;
S_0x557cdd80e1f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd824290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde089f0 .functor OR 1, L_0x557cdde086e0, L_0x557cdde088a0, C4<0>, C4<0>;
v0x557cdd120120_0 .net "S", 0 0, L_0x557cdde08750;  1 drivers
v0x557cdd1201e0_0 .net "a", 0 0, L_0x557cdde08a60;  1 drivers
v0x557cdd11f5d0_0 .net "b", 0 0, L_0x557cdde08530;  1 drivers
v0x557cdd11e6d0_0 .net "c_1", 0 0, L_0x557cdde086e0;  1 drivers
v0x557cdd11dd50_0 .net "c_2", 0 0, L_0x557cdde088a0;  1 drivers
v0x557cdd11ddf0_0 .net "cin", 0 0, L_0x557cdde08d80;  alias, 1 drivers
v0x557cdd11d8b0_0 .net "cout", 0 0, L_0x557cdde089f0;  1 drivers
v0x557cdd11d950_0 .net "h_1_out", 0 0, L_0x557cdde08670;  1 drivers
S_0x557cdd7f8230 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd80e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde08670 .functor XOR 1, L_0x557cdde08a60, L_0x557cdde08530, C4<0>, C4<0>;
L_0x557cdde086e0 .functor AND 1, L_0x557cdde08a60, L_0x557cdde08530, C4<1>, C4<1>;
v0x557cdd1237b0_0 .net "S", 0 0, L_0x557cdde08670;  alias, 1 drivers
v0x557cdd122e30_0 .net "a", 0 0, L_0x557cdde08a60;  alias, 1 drivers
v0x557cdd122ef0_0 .net "b", 0 0, L_0x557cdde08530;  alias, 1 drivers
v0x557cdd122990_0 .net "cout", 0 0, L_0x557cdde086e0;  alias, 1 drivers
S_0x557cdd41e3f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd80e1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde08750 .functor XOR 1, L_0x557cdde08670, L_0x557cdde08d80, C4<0>, C4<0>;
L_0x557cdde088a0 .functor AND 1, L_0x557cdde08670, L_0x557cdde08d80, C4<1>, C4<1>;
v0x557cdd121e40_0 .net "S", 0 0, L_0x557cdde08750;  alias, 1 drivers
v0x557cdd121f00_0 .net "a", 0 0, L_0x557cdde08670;  alias, 1 drivers
v0x557cdd120f40_0 .net "b", 0 0, L_0x557cdde08d80;  alias, 1 drivers
v0x557cdd1205c0_0 .net "cout", 0 0, L_0x557cdde088a0;  alias, 1 drivers
S_0x557cdd304670 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd824290;
 .timescale 0 0;
P_0x557cdd550cc0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd21a9f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd304670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde05430 .functor OR 1, L_0x557cdde05110, L_0x557cdde05370, C4<0>, C4<0>;
v0x557cdd118c70_0 .net "S", 0 0, L_0x557cdde051d0;  1 drivers
v0x557cdd118d30_0 .net "a", 0 0, L_0x557cdde054a0;  1 drivers
v0x557cdd1187d0_0 .net "b", 0 0, L_0x557cdde055d0;  1 drivers
v0x557cdd117c80_0 .net "c_1", 0 0, L_0x557cdde05110;  1 drivers
v0x557cdd116d80_0 .net "c_2", 0 0, L_0x557cdde05370;  1 drivers
v0x557cdd116e20_0 .net "cin", 0 0, L_0x557cdde05700;  1 drivers
v0x557cdd116400_0 .net "cout", 0 0, L_0x557cdde05430;  1 drivers
v0x557cdd1164a0_0 .net "h_1_out", 0 0, L_0x557cdde05000;  1 drivers
S_0x557cdd49f150 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd21a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde05000 .functor XOR 1, L_0x557cdde054a0, L_0x557cdde055d0, C4<0>, C4<0>;
L_0x557cdde05110 .functor AND 1, L_0x557cdde054a0, L_0x557cdde055d0, C4<1>, C4<1>;
v0x557cdd11cd60_0 .net "S", 0 0, L_0x557cdde05000;  alias, 1 drivers
v0x557cdd11be60_0 .net "a", 0 0, L_0x557cdde054a0;  alias, 1 drivers
v0x557cdd11bf20_0 .net "b", 0 0, L_0x557cdde055d0;  alias, 1 drivers
v0x557cdd11b4e0_0 .net "cout", 0 0, L_0x557cdde05110;  alias, 1 drivers
S_0x557cdd474cf0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd21a9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde051d0 .functor XOR 1, L_0x557cdde05000, L_0x557cdde05700, C4<0>, C4<0>;
L_0x557cdde05370 .functor AND 1, L_0x557cdde05000, L_0x557cdde05700, C4<1>, C4<1>;
v0x557cdd11b040_0 .net "S", 0 0, L_0x557cdde051d0;  alias, 1 drivers
v0x557cdd11b100_0 .net "a", 0 0, L_0x557cdde05000;  alias, 1 drivers
v0x557cdd11a4f0_0 .net "b", 0 0, L_0x557cdde05700;  alias, 1 drivers
v0x557cdd1195f0_0 .net "cout", 0 0, L_0x557cdde05370;  alias, 1 drivers
S_0x557cdd45ed30 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd824290;
 .timescale 0 0;
P_0x557cdd53cec0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd448c90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd45ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde05b70 .functor OR 1, L_0x557cdde058a0, L_0x557cdde05ab0, C4<0>, C4<0>;
v0x557cdd111ca0_0 .net "S", 0 0, L_0x557cdde05910;  1 drivers
v0x557cdd111d60_0 .net "a", 0 0, L_0x557cdde05be0;  1 drivers
v0x557cdd111320_0 .net "b", 0 0, L_0x557cdde05da0;  1 drivers
v0x557cdd110e80_0 .net "c_1", 0 0, L_0x557cdde058a0;  1 drivers
v0x557cdd110330_0 .net "c_2", 0 0, L_0x557cdde05ab0;  1 drivers
v0x557cdd1103d0_0 .net "cin", 0 0, L_0x557cdde05f60;  1 drivers
v0x557cdd10f430_0 .net "cout", 0 0, L_0x557cdde05b70;  1 drivers
v0x557cdd10f4d0_0 .net "h_1_out", 0 0, L_0x557cdde05830;  1 drivers
S_0x557cdd432cd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd448c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde05830 .functor XOR 1, L_0x557cdde05be0, L_0x557cdde05da0, C4<0>, C4<0>;
L_0x557cdde058a0 .functor AND 1, L_0x557cdde05be0, L_0x557cdde05da0, C4<1>, C4<1>;
v0x557cdd115f60_0 .net "S", 0 0, L_0x557cdde05830;  alias, 1 drivers
v0x557cdd115410_0 .net "a", 0 0, L_0x557cdde05be0;  alias, 1 drivers
v0x557cdd1154d0_0 .net "b", 0 0, L_0x557cdde05da0;  alias, 1 drivers
v0x557cdd114510_0 .net "cout", 0 0, L_0x557cdde058a0;  alias, 1 drivers
S_0x557cdd0b0020 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd448c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde05910 .functor XOR 1, L_0x557cdde05830, L_0x557cdde05f60, C4<0>, C4<0>;
L_0x557cdde05ab0 .functor AND 1, L_0x557cdde05830, L_0x557cdde05f60, C4<1>, C4<1>;
v0x557cdd113b90_0 .net "S", 0 0, L_0x557cdde05910;  alias, 1 drivers
v0x557cdd113c50_0 .net "a", 0 0, L_0x557cdde05830;  alias, 1 drivers
v0x557cdd1136f0_0 .net "b", 0 0, L_0x557cdde05f60;  alias, 1 drivers
v0x557cdd112ba0_0 .net "cout", 0 0, L_0x557cdde05ab0;  alias, 1 drivers
S_0x557cdcf962a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd824290;
 .timescale 0 0;
P_0x557cdd523da0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdceac620 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdcf962a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde06380 .functor OR 1, L_0x557cdde06100, L_0x557cdde062c0, C4<0>, C4<0>;
v0x557cdd10b1c0_0 .net "S", 0 0, L_0x557cdde06170;  1 drivers
v0x557cdd10b280_0 .net "a", 0 0, L_0x557cdde063f0;  1 drivers
v0x557cdd10ae10_0 .net "b", 0 0, L_0x557cdde06520;  1 drivers
v0x557cdd10a290_0 .net "c_1", 0 0, L_0x557cdde06100;  1 drivers
v0x557cdd1099b0_0 .net "c_2", 0 0, L_0x557cdde062c0;  1 drivers
v0x557cdd109a50_0 .net "cin", 0 0, L_0x557cdde066a0;  1 drivers
v0x557cdd1301e0_0 .net "cout", 0 0, L_0x557cdde06380;  1 drivers
v0x557cdd130280_0 .net "h_1_out", 0 0, L_0x557cdde06090;  1 drivers
S_0x557cdd130d80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdceac620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde06090 .functor XOR 1, L_0x557cdde063f0, L_0x557cdde06520, C4<0>, C4<0>;
L_0x557cdde06100 .functor AND 1, L_0x557cdde063f0, L_0x557cdde06520, C4<1>, C4<1>;
v0x557cdd10eab0_0 .net "S", 0 0, L_0x557cdde06090;  alias, 1 drivers
v0x557cdd10e610_0 .net "a", 0 0, L_0x557cdde063f0;  alias, 1 drivers
v0x557cdd10e6d0_0 .net "b", 0 0, L_0x557cdde06520;  alias, 1 drivers
v0x557cdd10dac0_0 .net "cout", 0 0, L_0x557cdde06100;  alias, 1 drivers
S_0x557cdd106920 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdceac620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde06170 .functor XOR 1, L_0x557cdde06090, L_0x557cdde066a0, C4<0>, C4<0>;
L_0x557cdde062c0 .functor AND 1, L_0x557cdde06090, L_0x557cdde066a0, C4<1>, C4<1>;
v0x557cdd10cbc0_0 .net "S", 0 0, L_0x557cdde06170;  alias, 1 drivers
v0x557cdd10cc80_0 .net "a", 0 0, L_0x557cdde06090;  alias, 1 drivers
v0x557cdd10c240_0 .net "b", 0 0, L_0x557cdde066a0;  alias, 1 drivers
v0x557cdd10bda0_0 .net "cout", 0 0, L_0x557cdde062c0;  alias, 1 drivers
S_0x557cdd0f0960 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd824290;
 .timescale 0 0;
P_0x557cdd5088e0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd0da8c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd0f0960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde06b10 .functor OR 1, L_0x557cdde06840, L_0x557cdde06a50, C4<0>, C4<0>;
v0x557cdcfc5650_0 .net "S", 0 0, L_0x557cdde068b0;  1 drivers
v0x557cdcfc5710_0 .net "a", 0 0, L_0x557cdde06b80;  1 drivers
v0x557cdcfc2910_0 .net "b", 0 0, L_0x557cdde06cb0;  1 drivers
v0x557cdcfc1a10_0 .net "c_1", 0 0, L_0x557cdde06840;  1 drivers
v0x557cdcfc1090_0 .net "c_2", 0 0, L_0x557cdde06a50;  1 drivers
v0x557cdcfc0bf0_0 .net "cin", 0 0, L_0x557cdde06de0;  1 drivers
v0x557cdcfc00a0_0 .net "cout", 0 0, L_0x557cdde06b10;  1 drivers
v0x557cdcfc0140_0 .net "h_1_out", 0 0, L_0x557cdde067d0;  1 drivers
S_0x557cdd0c4900 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd0da8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde067d0 .functor XOR 1, L_0x557cdde06b80, L_0x557cdde06cb0, C4<0>, C4<0>;
L_0x557cdde06840 .functor AND 1, L_0x557cdde06b80, L_0x557cdde06cb0, C4<1>, C4<1>;
v0x557cdd12f860_0 .net "S", 0 0, L_0x557cdde067d0;  alias, 1 drivers
v0x557cdd12f3c0_0 .net "a", 0 0, L_0x557cdde06b80;  alias, 1 drivers
v0x557cdd12f480_0 .net "b", 0 0, L_0x557cdde06cb0;  alias, 1 drivers
v0x557cdcfc6810_0 .net "cout", 0 0, L_0x557cdde06840;  alias, 1 drivers
S_0x557cdd95b190 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd0da8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde068b0 .functor XOR 1, L_0x557cdde067d0, L_0x557cdde06de0, C4<0>, C4<0>;
L_0x557cdde06a50 .functor AND 1, L_0x557cdde067d0, L_0x557cdde06de0, C4<1>, C4<1>;
v0x557cdd95b310_0 .net "S", 0 0, L_0x557cdde068b0;  alias, 1 drivers
v0x557cdcfc5ff0_0 .net "a", 0 0, L_0x557cdde067d0;  alias, 1 drivers
v0x557cdcfbac50_0 .net "b", 0 0, L_0x557cdde06de0;  alias, 1 drivers
v0x557cdcfc5be0_0 .net "cout", 0 0, L_0x557cdde06a50;  alias, 1 drivers
S_0x557cdd4f45f0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd824290;
 .timescale 0 0;
P_0x557cdd56c290 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd4de630 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd4f45f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde072b0 .functor OR 1, L_0x557cdde07080, L_0x557cdde071f0, C4<0>, C4<0>;
v0x557cdcfbbef0_0 .net "S", 0 0, L_0x557cdde070f0;  1 drivers
v0x557cdcfbbfb0_0 .net "a", 0 0, L_0x557cdde07320;  1 drivers
v0x557cdcfc4280_0 .net "b", 0 0, L_0x557cdde07450;  1 drivers
v0x557cdcfc3900_0 .net "c_1", 0 0, L_0x557cdde07080;  1 drivers
v0x557cdcfc3460_0 .net "c_2", 0 0, L_0x557cdde071f0;  1 drivers
v0x557cdcfc3500_0 .net "cin", 0 0, L_0x557cdde07580;  1 drivers
v0x557cdcfb9a50_0 .net "cout", 0 0, L_0x557cdde072b0;  1 drivers
v0x557cdcfb9af0_0 .net "h_1_out", 0 0, L_0x557cdde07010;  1 drivers
S_0x557cdd4c90d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd4de630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde07010 .functor XOR 1, L_0x557cdde07320, L_0x557cdde07450, C4<0>, C4<0>;
L_0x557cdde07080 .functor AND 1, L_0x557cdde07320, L_0x557cdde07450, C4<1>, C4<1>;
v0x557cdcfbf1a0_0 .net "S", 0 0, L_0x557cdde07010;  alias, 1 drivers
v0x557cdcfbe820_0 .net "a", 0 0, L_0x557cdde07320;  alias, 1 drivers
v0x557cdcfbe8e0_0 .net "b", 0 0, L_0x557cdde07450;  alias, 1 drivers
v0x557cdcfbe380_0 .net "cout", 0 0, L_0x557cdde07080;  alias, 1 drivers
S_0x557cdd4b3110 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd4de630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde070f0 .functor XOR 1, L_0x557cdde07010, L_0x557cdde07580, C4<0>, C4<0>;
L_0x557cdde071f0 .functor AND 1, L_0x557cdde07010, L_0x557cdde07580, C4<1>, C4<1>;
v0x557cdcfbd7a0_0 .net "S", 0 0, L_0x557cdde070f0;  alias, 1 drivers
v0x557cdcfbd860_0 .net "a", 0 0, L_0x557cdde07010;  alias, 1 drivers
v0x557cdcfbd3f0_0 .net "b", 0 0, L_0x557cdde07580;  alias, 1 drivers
v0x557cdcfbc870_0 .net "cout", 0 0, L_0x557cdde071f0;  alias, 1 drivers
S_0x557cdd909090 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd824290;
 .timescale 0 0;
P_0x557cdd55e1b0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd8df8c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd909090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde07980 .functor OR 1, L_0x557cdde076b0, L_0x557cdde078c0, C4<0>, C4<0>;
v0x557cdcfb2dd0_0 .net "S", 0 0, L_0x557cdde07720;  1 drivers
v0x557cdcfb2e90_0 .net "a", 0 0, L_0x557cdde079f0;  1 drivers
v0x557cdcfb2450_0 .net "b", 0 0, L_0x557cdde07cc0;  1 drivers
v0x557cdcfb1fb0_0 .net "c_1", 0 0, L_0x557cdde076b0;  1 drivers
v0x557cdcfb13d0_0 .net "c_2", 0 0, L_0x557cdde078c0;  1 drivers
v0x557cdcfb1470_0 .net "cin", 0 0, L_0x557cdde07e70;  1 drivers
v0x557cdcfb1020_0 .net "cout", 0 0, L_0x557cdde07980;  1 drivers
v0x557cdcfb10c0_0 .net "h_1_out", 0 0, L_0x557cdde06fa0;  1 drivers
S_0x557cdd8b5f60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd8df8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde06fa0 .functor XOR 1, L_0x557cdde079f0, L_0x557cdde07cc0, C4<0>, C4<0>;
L_0x557cdde076b0 .functor AND 1, L_0x557cdde079f0, L_0x557cdde07cc0, C4<1>, C4<1>;
v0x557cdcfb9430_0 .net "S", 0 0, L_0x557cdde06fa0;  alias, 1 drivers
v0x557cdcfb6540_0 .net "a", 0 0, L_0x557cdde079f0;  alias, 1 drivers
v0x557cdcfb6600_0 .net "b", 0 0, L_0x557cdde07cc0;  alias, 1 drivers
v0x557cdcfb5640_0 .net "cout", 0 0, L_0x557cdde076b0;  alias, 1 drivers
S_0x557cdd88c750 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd8df8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde07720 .functor XOR 1, L_0x557cdde06fa0, L_0x557cdde07e70, C4<0>, C4<0>;
L_0x557cdde078c0 .functor AND 1, L_0x557cdde06fa0, L_0x557cdde07e70, C4<1>, C4<1>;
v0x557cdcfb4cc0_0 .net "S", 0 0, L_0x557cdde07720;  alias, 1 drivers
v0x557cdcfb4d80_0 .net "a", 0 0, L_0x557cdde06fa0;  alias, 1 drivers
v0x557cdcfb4820_0 .net "b", 0 0, L_0x557cdde07e70;  alias, 1 drivers
v0x557cdcfb3cd0_0 .net "cout", 0 0, L_0x557cdde078c0;  alias, 1 drivers
S_0x557cdc12ba90 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd824290;
 .timescale 0 0;
P_0x557cdc12bc60 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd9590c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdc12ba90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde08260 .functor OR 1, L_0x557cdde08020, L_0x557cdde081a0, C4<0>, C4<0>;
v0x557cdcfb7090_0 .net "S", 0 0, L_0x557cdde08090;  1 drivers
v0x557cdcfb7150_0 .net "a", 0 0, L_0x557cdde082d0;  1 drivers
v0x557cdcfaeb30_0 .net "b", 0 0, L_0x557cdde08400;  1 drivers
v0x557cdcfae310_0 .net "c_1", 0 0, L_0x557cdde08020;  1 drivers
v0x557cdcfa2f70_0 .net "c_2", 0 0, L_0x557cdde081a0;  1 drivers
v0x557cdcfa3010_0 .net "cin", 0 0, L_0x557cdde07f10;  1 drivers
v0x557cdcfadf00_0 .net "cout", 0 0, L_0x557cdde08260;  1 drivers
v0x557cdcfadfa0_0 .net "h_1_out", 0 0, L_0x557cdde07fb0;  1 drivers
S_0x557cdd956850 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9590c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde07fb0 .functor XOR 1, L_0x557cdde082d0, L_0x557cdde08400, C4<0>, C4<0>;
L_0x557cdde08020 .functor AND 1, L_0x557cdde082d0, L_0x557cdde08400, C4<1>, C4<1>;
v0x557cdd956a70_0 .net "S", 0 0, L_0x557cdde07fb0;  alias, 1 drivers
v0x557cdd959290_0 .net "a", 0 0, L_0x557cdde082d0;  alias, 1 drivers
v0x557cdcfb04a0_0 .net "b", 0 0, L_0x557cdde08400;  alias, 1 drivers
v0x557cdcfafbc0_0 .net "cout", 0 0, L_0x557cdde08020;  alias, 1 drivers
S_0x557cdd953fe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9590c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde08090 .functor XOR 1, L_0x557cdde07fb0, L_0x557cdde07f10, C4<0>, C4<0>;
L_0x557cdde081a0 .functor AND 1, L_0x557cdde07fb0, L_0x557cdde07f10, C4<1>, C4<1>;
v0x557cdd9541b0_0 .net "S", 0 0, L_0x557cdde08090;  alias, 1 drivers
v0x557cdcfaf7c0_0 .net "a", 0 0, L_0x557cdde07fb0;  alias, 1 drivers
v0x557cdcfb7eb0_0 .net "b", 0 0, L_0x557cdde07f10;  alias, 1 drivers
v0x557cdcfb7530_0 .net "cout", 0 0, L_0x557cdde081a0;  alias, 1 drivers
S_0x557cdd951770 .scope module, "S_1" "adder_subtractor_Nbit" 3 192, 3 48 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcfa4ca0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449408 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x557cdddbf220 .functor XOR 4, L_0x7f5061449408, L_0x557cddd60b20, C4<0000>, C4<0000>;
L_0x557cdddc1630 .functor NOT 1, L_0x557cdddc1820, C4<0>, C4<0>, C4<0>;
L_0x557cdddc1950 .functor AND 1, L_0x7f50614448a8, L_0x557cdddc1630, C4<1>, C4<1>;
L_0x557cdddc1b40 .functor NOT 4, L_0x557cdddc19c0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddc1bb0 .functor AND 4, L_0x557cdddc1590, L_0x557cdddc1b40, C4<1111>, C4<1111>;
L_0x557cdddc1c70 .functor NOT 4, L_0x557cdddc1590, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddc3dc0 .functor AND 4, L_0x557cdddc3d20, L_0x557cdddc41c0, C4<1111>, C4<1111>;
L_0x557cdddc43c0 .functor OR 4, L_0x557cdddc1bb0, L_0x557cdddc3dc0, C4<0000>, C4<0000>;
v0x557cdd0d7540_0 .net *"_s0", 3 0, L_0x7f5061449408;  1 drivers
v0x557cdd0d6bc0_0 .net *"_s10", 3 0, L_0x557cdddc1b40;  1 drivers
L_0x7f50614448f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd0d6720_0 .net/2s *"_s18", 2 0, L_0x7f50614448f0;  1 drivers
L_0x7f5061444938 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd0d67e0_0 .net/2s *"_s23", 0 0, L_0x7f5061444938;  1 drivers
v0x557cdd0d5bd0_0 .net *"_s27", 3 0, L_0x557cdddc41c0;  1 drivers
v0x557cdd0d4cd0_0 .net *"_s4", 0 0, L_0x557cdddc1630;  1 drivers
v0x557cdd0d4350_0 .net *"_s8", 3 0, L_0x557cdddc19c0;  1 drivers
v0x557cdd0d3eb0_0 .net "a", 3 0, L_0x557cddd609f0;  alias, 1 drivers
v0x557cdd0d3f70_0 .net "a_or_s", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdd0d3360_0 .net "add_1", 3 0, L_0x557cdddc1dc0;  1 drivers
v0x557cdd0d3400_0 .net "b", 3 0, L_0x557cddd60b20;  alias, 1 drivers
v0x557cdd0d2460_0 .net "cout", 0 0, L_0x557cdddc1820;  alias, 1 drivers
v0x557cdd0d1ae0_0 .net "diff_is_negative", 0 0, L_0x557cdddc1950;  1 drivers
v0x557cdd0d1b80_0 .net "dummy_cout", 0 0, L_0x557cdddc3fb0;  1 drivers
v0x557cdd0d1640_0 .net "input_b", 3 0, L_0x557cdddbf220;  1 drivers
v0x557cdd0d0af0_0 .net "inverted_out", 3 0, L_0x557cdddc1c70;  1 drivers
v0x557cdd0cfbf0_0 .net "n_out", 3 0, L_0x557cdddc3dc0;  1 drivers
v0x557cdd0cfc90_0 .net "negated_out", 3 0, L_0x557cdddc3d20;  1 drivers
v0x557cdd0cedd0_0 .net "out", 3 0, L_0x557cdddc43c0;  alias, 1 drivers
v0x557cdd0cee90_0 .net "p_out", 3 0, L_0x557cdddc1bb0;  1 drivers
v0x557cdd0ce280_0 .net "t_out", 3 0, L_0x557cdddc1590;  1 drivers
L_0x557cdddc19c0 .concat [ 1 1 1 1], L_0x557cdddc1950, L_0x557cdddc1950, L_0x557cdddc1950, L_0x557cdddc1950;
L_0x557cdddc1dc0 .concat8 [ 1 3 0 0], L_0x7f5061444938, L_0x7f50614448f0;
L_0x557cdddc4120 .part L_0x557cdddc1dc0, 3, 1;
L_0x557cdddc41c0 .concat [ 1 1 1 1], L_0x557cdddc1950, L_0x557cdddc1950, L_0x557cdddc1950, L_0x557cdddc1950;
S_0x557cdd94ef00 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd951770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd94f080 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd0f5d50_0 .net "S", 3 0, L_0x557cdddc1590;  alias, 1 drivers
v0x557cdd0f5df0_0 .net "a", 3 0, L_0x557cddd609f0;  alias, 1 drivers
v0x557cdd0f5170_0 .net "b", 3 0, L_0x557cdddbf220;  alias, 1 drivers
v0x557cdd0f5210_0 .net "carin", 3 0, L_0x557cdddc16a0;  1 drivers
v0x557cdd0f4dc0_0 .net "cin", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdd0f4240_0 .net "cout", 0 0, L_0x557cdddc1820;  alias, 1 drivers
L_0x557cdddbfc10 .part L_0x557cddd609f0, 1, 1;
L_0x557cdddbfd40 .part L_0x557cdddbf220, 1, 1;
L_0x557cdddbfe70 .part L_0x557cdddc16a0, 0, 1;
L_0x557cdddc0350 .part L_0x557cddd609f0, 2, 1;
L_0x557cdddc0480 .part L_0x557cdddbf220, 2, 1;
L_0x557cdddc0640 .part L_0x557cdddc16a0, 1, 1;
L_0x557cdddc0b70 .part L_0x557cddd609f0, 3, 1;
L_0x557cdddc0db0 .part L_0x557cdddbf220, 3, 1;
L_0x557cdddc0ea0 .part L_0x557cdddc16a0, 2, 1;
L_0x557cdddc1330 .part L_0x557cddd609f0, 0, 1;
L_0x557cdddc1460 .part L_0x557cdddbf220, 0, 1;
L_0x557cdddc1590 .concat8 [ 1 1 1 1], L_0x557cdddc10b0, L_0x557cdddbf9d0, L_0x557cdddc0080, L_0x557cdddc08a0;
L_0x557cdddc16a0 .concat8 [ 1 1 1 1], L_0x557cdddc12c0, L_0x557cdddbfba0, L_0x557cdddc02e0, L_0x557cdddc0b00;
L_0x557cdddc1820 .part L_0x557cdddc16a0, 3, 1;
S_0x557cdd94c690 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd94ef00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc12c0 .functor OR 1, L_0x557cdddc1040, L_0x557cdddc1200, C4<0>, C4<0>;
v0x557cdcf9a1b0_0 .net "S", 0 0, L_0x557cdddc10b0;  1 drivers
v0x557cdcf9a270_0 .net "a", 0 0, L_0x557cdddc1330;  1 drivers
v0x557cdcf995d0_0 .net "b", 0 0, L_0x557cdddc1460;  1 drivers
v0x557cdcf99220_0 .net "c_1", 0 0, L_0x557cdddc1040;  1 drivers
v0x557cdcf986a0_0 .net "c_2", 0 0, L_0x557cdddc1200;  1 drivers
v0x557cdcf97f00_0 .net "cin", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdcf97ba0_0 .net "cout", 0 0, L_0x557cdddc12c0;  1 drivers
v0x557cdcf97c40_0 .net "h_1_out", 0 0, L_0x557cdddc0fd0;  1 drivers
S_0x557cdd949e20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd94c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc0fd0 .functor XOR 1, L_0x557cdddc1330, L_0x557cdddc1460, C4<0>, C4<0>;
L_0x557cdddc1040 .functor AND 1, L_0x557cdddc1330, L_0x557cdddc1460, C4<1>, C4<1>;
v0x557cdd94c8b0_0 .net "S", 0 0, L_0x557cdddc0fd0;  alias, 1 drivers
v0x557cdd94a040_0 .net "a", 0 0, L_0x557cdddc1330;  alias, 1 drivers
v0x557cdcf9ca20_0 .net "b", 0 0, L_0x557cdddc1460;  alias, 1 drivers
v0x557cdcf9bed0_0 .net "cout", 0 0, L_0x557cdddc1040;  alias, 1 drivers
S_0x557cdd9475b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd94c690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc10b0 .functor XOR 1, L_0x557cdddc0fd0, L_0x7f50614448a8, C4<0>, C4<0>;
L_0x557cdddc1200 .functor AND 1, L_0x557cdddc0fd0, L_0x7f50614448a8, C4<1>, C4<1>;
v0x557cdd9477a0_0 .net "S", 0 0, L_0x557cdddc10b0;  alias, 1 drivers
v0x557cdcf9afd0_0 .net "a", 0 0, L_0x557cdddc0fd0;  alias, 1 drivers
v0x557cdcf9b090_0 .net "b", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdcf9a650_0 .net "cout", 0 0, L_0x557cdddc1200;  alias, 1 drivers
S_0x557cdd944d40 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd94ef00;
 .timescale 0 0;
P_0x557cdd944f10 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9424d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd944d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbfba0 .functor OR 1, L_0x557cdddbf910, L_0x557cdddbfae0, C4<0>, C4<0>;
v0x557cdd1071f0_0 .net "S", 0 0, L_0x557cdddbf9d0;  1 drivers
v0x557cdd1072b0_0 .net "a", 0 0, L_0x557cdddbfc10;  1 drivers
v0x557cdd0f82d0_0 .net "b", 0 0, L_0x557cdddbfd40;  1 drivers
v0x557cdd1044a0_0 .net "c_1", 0 0, L_0x557cdddbf910;  1 drivers
v0x557cdd1035a0_0 .net "c_2", 0 0, L_0x557cdddbfae0;  1 drivers
v0x557cdd102c20_0 .net "cin", 0 0, L_0x557cdddbfe70;  1 drivers
v0x557cdd102780_0 .net "cout", 0 0, L_0x557cdddbfba0;  1 drivers
v0x557cdd102820_0 .net "h_1_out", 0 0, L_0x557cdddbf800;  1 drivers
S_0x557cdd93fc60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9424d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbf800 .functor XOR 1, L_0x557cdddbfc10, L_0x557cdddbfd40, C4<0>, C4<0>;
L_0x557cdddbf910 .functor AND 1, L_0x557cdddbfc10, L_0x557cdddbfd40, C4<1>, C4<1>;
v0x557cdd93fe80_0 .net "S", 0 0, L_0x557cdddbf800;  alias, 1 drivers
v0x557cdcfa00b0_0 .net "a", 0 0, L_0x557cdddbfc10;  alias, 1 drivers
v0x557cdcfa0150_0 .net "b", 0 0, L_0x557cdddbfd40;  alias, 1 drivers
v0x557cdcf9f730_0 .net "cout", 0 0, L_0x557cdddbf910;  alias, 1 drivers
S_0x557cdd93d3f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9424d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbf9d0 .functor XOR 1, L_0x557cdddbf800, L_0x557cdddbfe70, C4<0>, C4<0>;
L_0x557cdddbfae0 .functor AND 1, L_0x557cdddbf800, L_0x557cdddbfe70, C4<1>, C4<1>;
v0x557cdd93d5e0_0 .net "S", 0 0, L_0x557cdddbf9d0;  alias, 1 drivers
v0x557cdcf9f290_0 .net "a", 0 0, L_0x557cdddbf800;  alias, 1 drivers
v0x557cdcf9f350_0 .net "b", 0 0, L_0x557cdddbfe70;  alias, 1 drivers
v0x557cdd107f00_0 .net "cout", 0 0, L_0x557cdddbfae0;  alias, 1 drivers
S_0x557cdd93ab80 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd94ef00;
 .timescale 0 0;
P_0x557cdd93ad50 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd938310 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd93ab80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc02e0 .functor OR 1, L_0x557cdddc0010, L_0x557cdddc0220, C4<0>, C4<0>;
v0x557cdd0fe4c0_0 .net "S", 0 0, L_0x557cdddc0080;  1 drivers
v0x557cdd0fe580_0 .net "a", 0 0, L_0x557cdddc0350;  1 drivers
v0x557cdd0fdb40_0 .net "b", 0 0, L_0x557cdddc0480;  1 drivers
v0x557cdd0fd6a0_0 .net "c_1", 0 0, L_0x557cdddc0010;  1 drivers
v0x557cdd0fcb50_0 .net "c_2", 0 0, L_0x557cdddc0220;  1 drivers
v0x557cdd0fcbf0_0 .net "cin", 0 0, L_0x557cdddc0640;  1 drivers
v0x557cdd0fbc50_0 .net "cout", 0 0, L_0x557cdddc02e0;  1 drivers
v0x557cdd0fbcf0_0 .net "h_1_out", 0 0, L_0x557cdddbffa0;  1 drivers
S_0x557cdd935aa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd938310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbffa0 .functor XOR 1, L_0x557cdddc0350, L_0x557cdddc0480, C4<0>, C4<0>;
L_0x557cdddc0010 .functor AND 1, L_0x557cdddc0350, L_0x557cdddc0480, C4<1>, C4<1>;
v0x557cdd935cc0_0 .net "S", 0 0, L_0x557cdddbffa0;  alias, 1 drivers
v0x557cdd938510_0 .net "a", 0 0, L_0x557cdddc0350;  alias, 1 drivers
v0x557cdd101c30_0 .net "b", 0 0, L_0x557cdddc0480;  alias, 1 drivers
v0x557cdd100d30_0 .net "cout", 0 0, L_0x557cdddc0010;  alias, 1 drivers
S_0x557cdd933230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd938310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc0080 .functor XOR 1, L_0x557cdddbffa0, L_0x557cdddc0640, C4<0>, C4<0>;
L_0x557cdddc0220 .functor AND 1, L_0x557cdddbffa0, L_0x557cdddc0640, C4<1>, C4<1>;
v0x557cdd933400_0 .net "S", 0 0, L_0x557cdddc0080;  alias, 1 drivers
v0x557cdd1003b0_0 .net "a", 0 0, L_0x557cdddbffa0;  alias, 1 drivers
v0x557cdd0fff10_0 .net "b", 0 0, L_0x557cdddc0640;  alias, 1 drivers
v0x557cdd0ff3c0_0 .net "cout", 0 0, L_0x557cdddc0220;  alias, 1 drivers
S_0x557cdd90a320 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd94ef00;
 .timescale 0 0;
P_0x557cdd90a4f0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdcead330 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd90a320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc0b00 .functor OR 1, L_0x557cdddc07e0, L_0x557cdddc0a40, C4<0>, C4<0>;
v0x557cdd0f8a60_0 .net "S", 0 0, L_0x557cdddc08a0;  1 drivers
v0x557cdd0f8b20_0 .net "a", 0 0, L_0x557cdddc0b70;  1 drivers
v0x557cdd0f85c0_0 .net "b", 0 0, L_0x557cdddc0db0;  1 drivers
v0x557cdd0f7a70_0 .net "c_1", 0 0, L_0x557cdddc07e0;  1 drivers
v0x557cdd0f6b70_0 .net "c_2", 0 0, L_0x557cdddc0a40;  1 drivers
v0x557cdd0f6c10_0 .net "cin", 0 0, L_0x557cdddc0ea0;  1 drivers
v0x557cdd0f61f0_0 .net "cout", 0 0, L_0x557cdddc0b00;  1 drivers
v0x557cdd0f6290_0 .net "h_1_out", 0 0, L_0x557cdddc0770;  1 drivers
S_0x557cdcead500 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdcead330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc0770 .functor XOR 1, L_0x557cdddc0b70, L_0x557cdddc0db0, C4<0>, C4<0>;
L_0x557cdddc07e0 .functor AND 1, L_0x557cdddc0b70, L_0x557cdddc0db0, C4<1>, C4<1>;
v0x557cdd90a590_0 .net "S", 0 0, L_0x557cdddc0770;  alias, 1 drivers
v0x557cdd0fb2d0_0 .net "a", 0 0, L_0x557cdddc0b70;  alias, 1 drivers
v0x557cdd0fb390_0 .net "b", 0 0, L_0x557cdddc0db0;  alias, 1 drivers
v0x557cdd0fae30_0 .net "cout", 0 0, L_0x557cdddc07e0;  alias, 1 drivers
S_0x557cdcf96fb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdcead330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc08a0 .functor XOR 1, L_0x557cdddc0770, L_0x557cdddc0ea0, C4<0>, C4<0>;
L_0x557cdddc0a40 .functor AND 1, L_0x557cdddc0770, L_0x557cdddc0ea0, C4<1>, C4<1>;
v0x557cdcf971b0_0 .net "S", 0 0, L_0x557cdddc08a0;  alias, 1 drivers
v0x557cdcf97270_0 .net "a", 0 0, L_0x557cdddc0770;  alias, 1 drivers
v0x557cdd0fa2e0_0 .net "b", 0 0, L_0x557cdddc0ea0;  alias, 1 drivers
v0x557cdd0f93e0_0 .net "cout", 0 0, L_0x557cdddc0a40;  alias, 1 drivers
S_0x557cdd131ba0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd951770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd131d70 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd0dbea0_0 .net "S", 3 0, L_0x557cdddc3d20;  alias, 1 drivers
v0x557cdd0dbf60_0 .net "a", 3 0, L_0x557cdddc1c70;  alias, 1 drivers
v0x557cdd0db190_0 .net "b", 3 0, L_0x557cdddc1dc0;  alias, 1 drivers
v0x557cdd0db250_0 .net "carin", 3 0, L_0x557cdddc3e30;  1 drivers
v0x557cdd0cc270_0 .net "cin", 0 0, L_0x557cdddc4120;  1 drivers
v0x557cdd0d8440_0 .net "cout", 0 0, L_0x557cdddc3fb0;  alias, 1 drivers
L_0x557cdddc23a0 .part L_0x557cdddc1c70, 1, 1;
L_0x557cdddc24d0 .part L_0x557cdddc1dc0, 1, 1;
L_0x557cdddc2600 .part L_0x557cdddc3e30, 0, 1;
L_0x557cdddc2ae0 .part L_0x557cdddc1c70, 2, 1;
L_0x557cdddc2ca0 .part L_0x557cdddc1dc0, 2, 1;
L_0x557cdddc2e60 .part L_0x557cdddc3e30, 1, 1;
L_0x557cdddc32f0 .part L_0x557cdddc1c70, 3, 1;
L_0x557cdddc3420 .part L_0x557cdddc1dc0, 3, 1;
L_0x557cdddc35a0 .part L_0x557cdddc3e30, 2, 1;
L_0x557cdddc3ac0 .part L_0x557cdddc1c70, 0, 1;
L_0x557cdddc3bf0 .part L_0x557cdddc1dc0, 0, 1;
L_0x557cdddc3d20 .concat8 [ 1 1 1 1], L_0x557cdddc37b0, L_0x557cdddc20d0, L_0x557cdddc2810, L_0x557cdddc3070;
L_0x557cdddc3e30 .concat8 [ 1 1 1 1], L_0x557cdddc3a50, L_0x557cdddc2330, L_0x557cdddc2a70, L_0x557cdddc3280;
L_0x557cdddc3fb0 .part L_0x557cdddc3e30, 3, 1;
S_0x557cdd21b700 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd131ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc3a50 .functor OR 1, L_0x557cdddc3740, L_0x557cdddc3900, C4<0>, C4<0>;
v0x557cdd104ff0_0 .net "S", 0 0, L_0x557cdddc37b0;  1 drivers
v0x557cdd1050b0_0 .net "a", 0 0, L_0x557cdddc3ac0;  1 drivers
v0x557cdd0f13e0_0 .net "b", 0 0, L_0x557cdddc3bf0;  1 drivers
v0x557cdd0e7360_0 .net "c_1", 0 0, L_0x557cdddc3740;  1 drivers
v0x557cdd0ee450_0 .net "c_2", 0 0, L_0x557cdddc3900;  1 drivers
v0x557cdd0ee4f0_0 .net "cin", 0 0, L_0x557cdddc4120;  alias, 1 drivers
v0x557cdd0ed550_0 .net "cout", 0 0, L_0x557cdddc3a50;  1 drivers
v0x557cdd0ed5f0_0 .net "h_1_out", 0 0, L_0x557cdddc36d0;  1 drivers
S_0x557cdd305380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd21b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc36d0 .functor XOR 1, L_0x557cdddc3ac0, L_0x557cdddc3bf0, C4<0>, C4<0>;
L_0x557cdddc3740 .functor AND 1, L_0x557cdddc3ac0, L_0x557cdddc3bf0, C4<1>, C4<1>;
v0x557cdd3055a0_0 .net "S", 0 0, L_0x557cdddc36d0;  alias, 1 drivers
v0x557cdd131e10_0 .net "a", 0 0, L_0x557cdddc3ac0;  alias, 1 drivers
v0x557cdd0f38c0_0 .net "b", 0 0, L_0x557cdddc3bf0;  alias, 1 drivers
v0x557cdd0f3960_0 .net "cout", 0 0, L_0x557cdddc3740;  alias, 1 drivers
S_0x557cdd5e0c60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd21b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc37b0 .functor XOR 1, L_0x557cdddc36d0, L_0x557cdddc4120, C4<0>, C4<0>;
L_0x557cdddc3900 .functor AND 1, L_0x557cdddc36d0, L_0x557cdddc4120, C4<1>, C4<1>;
v0x557cdd5e0e50_0 .net "S", 0 0, L_0x557cdddc37b0;  alias, 1 drivers
v0x557cdd5e0f10_0 .net "a", 0 0, L_0x557cdddc36d0;  alias, 1 drivers
v0x557cdd105e10_0 .net "b", 0 0, L_0x557cdddc4120;  alias, 1 drivers
v0x557cdd105490_0 .net "cout", 0 0, L_0x557cdddc3900;  alias, 1 drivers
S_0x557cdd6ca8e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd131ba0;
 .timescale 0 0;
P_0x557cdd6caab0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd49ff70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd6ca8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc2330 .functor OR 1, L_0x557cdddc2010, L_0x557cdddc2270, C4<0>, C4<0>;
v0x557cdd0ea360_0 .net "S", 0 0, L_0x557cdddc20d0;  1 drivers
v0x557cdd0ea420_0 .net "a", 0 0, L_0x557cdddc23a0;  1 drivers
v0x557cdd0e9ec0_0 .net "b", 0 0, L_0x557cdddc24d0;  1 drivers
v0x557cdd0e9370_0 .net "c_1", 0 0, L_0x557cdddc2010;  1 drivers
v0x557cdd0e8470_0 .net "c_2", 0 0, L_0x557cdddc2270;  1 drivers
v0x557cdd0e8510_0 .net "cin", 0 0, L_0x557cdddc2600;  1 drivers
v0x557cdd0e7af0_0 .net "cout", 0 0, L_0x557cdddc2330;  1 drivers
v0x557cdd0e7b90_0 .net "h_1_out", 0 0, L_0x557cdddc1f00;  1 drivers
S_0x557cdd4a0140 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd49ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc1f00 .functor XOR 1, L_0x557cdddc23a0, L_0x557cdddc24d0, C4<0>, C4<0>;
L_0x557cdddc2010 .functor AND 1, L_0x557cdddc23a0, L_0x557cdddc24d0, C4<1>, C4<1>;
v0x557cdd6cab50_0 .net "S", 0 0, L_0x557cdddc1f00;  alias, 1 drivers
v0x557cdd0ecbd0_0 .net "a", 0 0, L_0x557cdddc23a0;  alias, 1 drivers
v0x557cdd0ecc90_0 .net "b", 0 0, L_0x557cdddc24d0;  alias, 1 drivers
v0x557cdd0ec730_0 .net "cout", 0 0, L_0x557cdddc2010;  alias, 1 drivers
S_0x557cdd4a0520 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd49ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc20d0 .functor XOR 1, L_0x557cdddc1f00, L_0x557cdddc2600, C4<0>, C4<0>;
L_0x557cdddc2270 .functor AND 1, L_0x557cdddc1f00, L_0x557cdddc2600, C4<1>, C4<1>;
v0x557cdd4a0720_0 .net "S", 0 0, L_0x557cdddc20d0;  alias, 1 drivers
v0x557cdd4a07e0_0 .net "a", 0 0, L_0x557cdddc1f00;  alias, 1 drivers
v0x557cdd0ebbe0_0 .net "b", 0 0, L_0x557cdddc2600;  alias, 1 drivers
v0x557cdd0eace0_0 .net "cout", 0 0, L_0x557cdddc2270;  alias, 1 drivers
S_0x557cdc1334f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd131ba0;
 .timescale 0 0;
P_0x557cdc1336c0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdc133760 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdc1334f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc2a70 .functor OR 1, L_0x557cdddc27a0, L_0x557cdddc29b0, C4<0>, C4<0>;
v0x557cdd0e5280_0 .net "S", 0 0, L_0x557cdddc2810;  1 drivers
v0x557cdd0e5340_0 .net "a", 0 0, L_0x557cdddc2ae0;  1 drivers
v0x557cdd0e4de0_0 .net "b", 0 0, L_0x557cdddc2ca0;  1 drivers
v0x557cdd0e4290_0 .net "c_1", 0 0, L_0x557cdddc27a0;  1 drivers
v0x557cdd0e3390_0 .net "c_2", 0 0, L_0x557cdddc29b0;  1 drivers
v0x557cdd0e2a10_0 .net "cin", 0 0, L_0x557cdddc2e60;  1 drivers
v0x557cdd0e2570_0 .net "cout", 0 0, L_0x557cdddc2a70;  1 drivers
v0x557cdd0e2610_0 .net "h_1_out", 0 0, L_0x557cdddc2730;  1 drivers
S_0x557cdc11add0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdc133760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc2730 .functor XOR 1, L_0x557cdddc2ae0, L_0x557cdddc2ca0, C4<0>, C4<0>;
L_0x557cdddc27a0 .functor AND 1, L_0x557cdddc2ae0, L_0x557cdddc2ca0, C4<1>, C4<1>;
v0x557cdc11afd0_0 .net "S", 0 0, L_0x557cdddc2730;  alias, 1 drivers
v0x557cdc11b0b0_0 .net "a", 0 0, L_0x557cdddc2ae0;  alias, 1 drivers
v0x557cdd0e7650_0 .net "b", 0 0, L_0x557cdddc2ca0;  alias, 1 drivers
v0x557cdd0e6b00_0 .net "cout", 0 0, L_0x557cdddc27a0;  alias, 1 drivers
S_0x557cdc142de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdc133760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc2810 .functor XOR 1, L_0x557cdddc2730, L_0x557cdddc2e60, C4<0>, C4<0>;
L_0x557cdddc29b0 .functor AND 1, L_0x557cdddc2730, L_0x557cdddc2e60, C4<1>, C4<1>;
v0x557cdc142fb0_0 .net "S", 0 0, L_0x557cdddc2810;  alias, 1 drivers
v0x557cdc143070_0 .net "a", 0 0, L_0x557cdddc2730;  alias, 1 drivers
v0x557cdc143160_0 .net "b", 0 0, L_0x557cdddc2e60;  alias, 1 drivers
v0x557cdd0e5c00_0 .net "cout", 0 0, L_0x557cdddc29b0;  alias, 1 drivers
S_0x557cdc11e210 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd131ba0;
 .timescale 0 0;
P_0x557cdc11e3e0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdc11e4a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdc11e210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc3280 .functor OR 1, L_0x557cdddc3000, L_0x557cdddc31c0, C4<0>, C4<0>;
v0x557cdd0de1f0_0 .net "S", 0 0, L_0x557cdddc3070;  1 drivers
v0x557cdd0de2b0_0 .net "a", 0 0, L_0x557cdddc32f0;  1 drivers
v0x557cdd0dd870_0 .net "b", 0 0, L_0x557cdddc3420;  1 drivers
v0x557cdd0dd3d0_0 .net "c_1", 0 0, L_0x557cdddc3000;  1 drivers
v0x557cdd0efdc0_0 .net "c_2", 0 0, L_0x557cdddc31c0;  1 drivers
v0x557cdd0ef440_0 .net "cin", 0 0, L_0x557cdddc35a0;  1 drivers
v0x557cdd0eefa0_0 .net "cout", 0 0, L_0x557cdddc3280;  1 drivers
v0x557cdd0ef040_0 .net "h_1_out", 0 0, L_0x557cdddc2f90;  1 drivers
S_0x557cdd95d8e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdc11e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc2f90 .functor XOR 1, L_0x557cdddc32f0, L_0x557cdddc3420, C4<0>, C4<0>;
L_0x557cdddc3000 .functor AND 1, L_0x557cdddc32f0, L_0x557cdddc3420, C4<1>, C4<1>;
v0x557cdd0e1a20_0 .net "S", 0 0, L_0x557cdddc2f90;  alias, 1 drivers
v0x557cdd0e1ae0_0 .net "a", 0 0, L_0x557cdddc32f0;  alias, 1 drivers
v0x557cdd0e0b20_0 .net "b", 0 0, L_0x557cdddc3420;  alias, 1 drivers
v0x557cdd0e01a0_0 .net "cout", 0 0, L_0x557cdddc3000;  alias, 1 drivers
S_0x557cdd95da60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdc11e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc3070 .functor XOR 1, L_0x557cdddc2f90, L_0x557cdddc35a0, C4<0>, C4<0>;
L_0x557cdddc31c0 .functor AND 1, L_0x557cdddc2f90, L_0x557cdddc35a0, C4<1>, C4<1>;
v0x557cdd0dfd00_0 .net "S", 0 0, L_0x557cdddc3070;  alias, 1 drivers
v0x557cdd0dfda0_0 .net "a", 0 0, L_0x557cdddc2f90;  alias, 1 drivers
v0x557cdd0df120_0 .net "b", 0 0, L_0x557cdddc35a0;  alias, 1 drivers
v0x557cdd0ded70_0 .net "cout", 0 0, L_0x557cdddc31c0;  alias, 1 drivers
S_0x557cdd95dbe0 .scope module, "S_2" "adder_subtractor_Nbit" 3 193, 3 48 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0cf380 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449450 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x557cdddc4520 .functor XOR 4, L_0x7f5061449450, L_0x557cddd60db0, C4<0000>, C4<0000>;
L_0x557cdddc63c0 .functor NOT 1, L_0x557cdddc65b0, C4<0>, C4<0>, C4<0>;
L_0x557cdddc6760 .functor AND 1, L_0x7f50614448a8, L_0x557cdddc63c0, C4<1>, C4<1>;
L_0x557cdddc6950 .functor NOT 4, L_0x557cdddc67d0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddc69c0 .functor AND 4, L_0x557cdddc6320, L_0x557cdddc6950, C4<1111>, C4<1111>;
L_0x557cdddc6a80 .functor NOT 4, L_0x557cdddc6320, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddc8bd0 .functor AND 4, L_0x557cdddc8b30, L_0x557cdddc8fd0, C4<1111>, C4<1111>;
L_0x557cdddc91d0 .functor OR 4, L_0x557cdddc69c0, L_0x557cdddc8bd0, C4<0000>, C4<0000>;
v0x557cdd933de0_0 .net *"_s0", 3 0, L_0x7f5061449450;  1 drivers
v0x557cdd933940_0 .net *"_s10", 3 0, L_0x557cdddc6950;  1 drivers
L_0x7f5061444980 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd932df0_0 .net/2s *"_s18", 2 0, L_0x7f5061444980;  1 drivers
L_0x7f50614449c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd931ef0_0 .net/2s *"_s23", 0 0, L_0x7f50614449c8;  1 drivers
v0x557cdd931570_0 .net *"_s27", 3 0, L_0x557cdddc8fd0;  1 drivers
v0x557cdd9310d0_0 .net *"_s4", 0 0, L_0x557cdddc63c0;  1 drivers
v0x557cdd930580_0 .net *"_s8", 3 0, L_0x557cdddc67d0;  1 drivers
v0x557cdd92f680_0 .net "a", 3 0, L_0x557cddd60c80;  alias, 1 drivers
v0x557cdd92f740_0 .net "a_or_s", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdd92ed00_0 .net "add_1", 3 0, L_0x557cdddc6bd0;  1 drivers
v0x557cdd92eda0_0 .net "b", 3 0, L_0x557cddd60db0;  alias, 1 drivers
v0x557cdd92e860_0 .net "cout", 0 0, L_0x557cdddc65b0;  alias, 1 drivers
v0x557cdd92dd10_0 .net "diff_is_negative", 0 0, L_0x557cdddc6760;  1 drivers
v0x557cdd92ddb0_0 .net "dummy_cout", 0 0, L_0x557cdddc8dc0;  1 drivers
v0x557cdd92ce10_0 .net "input_b", 3 0, L_0x557cdddc4520;  1 drivers
v0x557cdd92c490_0 .net "inverted_out", 3 0, L_0x557cdddc6a80;  1 drivers
v0x557cdd92bff0_0 .net "n_out", 3 0, L_0x557cdddc8bd0;  1 drivers
v0x557cdd92c090_0 .net "negated_out", 3 0, L_0x557cdddc8b30;  1 drivers
v0x557cdd92a5a0_0 .net "out", 3 0, L_0x557cdddc91d0;  alias, 1 drivers
v0x557cdd92a660_0 .net "p_out", 3 0, L_0x557cdddc69c0;  1 drivers
v0x557cdd929c20_0 .net "t_out", 3 0, L_0x557cdddc6320;  1 drivers
L_0x557cdddc67d0 .concat [ 1 1 1 1], L_0x557cdddc6760, L_0x557cdddc6760, L_0x557cdddc6760, L_0x557cdddc6760;
L_0x557cdddc6bd0 .concat8 [ 1 3 0 0], L_0x7f50614449c8, L_0x7f5061444980;
L_0x557cdddc8f30 .part L_0x557cdddc6bd0, 3, 1;
L_0x557cdddc8fd0 .concat [ 1 1 1 1], L_0x557cdddc6760, L_0x557cdddc6760, L_0x557cdddc6760, L_0x557cdddc6760;
S_0x557cdd95dd60 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd95dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4151e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd958c80_0 .net "S", 3 0, L_0x557cdddc6320;  alias, 1 drivers
v0x557cdd958d40_0 .net "a", 3 0, L_0x557cddd60c80;  alias, 1 drivers
v0x557cdd957d80_0 .net "b", 3 0, L_0x557cdddc4520;  alias, 1 drivers
v0x557cdd957400_0 .net "carin", 3 0, L_0x557cdddc6430;  1 drivers
v0x557cdd956f60_0 .net "cin", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdd956410_0 .net "cout", 0 0, L_0x557cdddc65b0;  alias, 1 drivers
L_0x557cdddc49f0 .part L_0x557cddd60c80, 1, 1;
L_0x557cdddc4b20 .part L_0x557cdddc4520, 1, 1;
L_0x557cdddc4c50 .part L_0x557cdddc6430, 0, 1;
L_0x557cdddc5130 .part L_0x557cddd60c80, 2, 1;
L_0x557cdddc5260 .part L_0x557cdddc4520, 2, 1;
L_0x557cdddc5420 .part L_0x557cdddc6430, 1, 1;
L_0x557cdddc5900 .part L_0x557cddd60c80, 3, 1;
L_0x557cdddc5b40 .part L_0x557cdddc4520, 3, 1;
L_0x557cdddc5c30 .part L_0x557cdddc6430, 2, 1;
L_0x557cdddc60c0 .part L_0x557cddd60c80, 0, 1;
L_0x557cdddc61f0 .part L_0x557cdddc4520, 0, 1;
L_0x557cdddc6320 .concat8 [ 1 1 1 1], L_0x557cdddc5e40, L_0x557cdddc47b0, L_0x557cdddc4e60, L_0x557cdddc5630;
L_0x557cdddc6430 .concat8 [ 1 1 1 1], L_0x557cdddc6050, L_0x557cdddc4980, L_0x557cdddc50c0, L_0x557cdddc5890;
L_0x557cdddc65b0 .part L_0x557cdddc6430, 3, 1;
S_0x557cdd95dee0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd95dd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc6050 .functor OR 1, L_0x557cdddc5dd0, L_0x557cdddc5f90, C4<0>, C4<0>;
v0x557cdd0c9cf0_0 .net "S", 0 0, L_0x557cdddc5e40;  1 drivers
v0x557cdd0c9110_0 .net "a", 0 0, L_0x557cdddc60c0;  1 drivers
v0x557cdd0c8d60_0 .net "b", 0 0, L_0x557cdddc61f0;  1 drivers
v0x557cdd0c81e0_0 .net "c_1", 0 0, L_0x557cdddc5dd0;  1 drivers
v0x557cdd0c7860_0 .net "c_2", 0 0, L_0x557cdddc5f90;  1 drivers
v0x557cdd0c7900_0 .net "cin", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdd0d9db0_0 .net "cout", 0 0, L_0x557cdddc6050;  1 drivers
v0x557cdd0d9e50_0 .net "h_1_out", 0 0, L_0x557cdddc5d60;  1 drivers
S_0x557cdd95e060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd95dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc5d60 .functor XOR 1, L_0x557cdddc60c0, L_0x557cdddc61f0, C4<0>, C4<0>;
L_0x557cdddc5dd0 .functor AND 1, L_0x557cdddc60c0, L_0x557cdddc61f0, C4<1>, C4<1>;
v0x557cdd0cd380_0 .net "S", 0 0, L_0x557cdddc5d60;  alias, 1 drivers
v0x557cdd0cd440_0 .net "a", 0 0, L_0x557cdddc60c0;  alias, 1 drivers
v0x557cdd0cca00_0 .net "b", 0 0, L_0x557cdddc61f0;  alias, 1 drivers
v0x557cdd0cc560_0 .net "cout", 0 0, L_0x557cdddc5dd0;  alias, 1 drivers
S_0x557cdd95e1e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd95dee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc5e40 .functor XOR 1, L_0x557cdddc5d60, L_0x7f50614448a8, C4<0>, C4<0>;
L_0x557cdddc5f90 .functor AND 1, L_0x557cdddc5d60, L_0x7f50614448a8, C4<1>, C4<1>;
v0x557cdd0cba10_0 .net "S", 0 0, L_0x557cdddc5e40;  alias, 1 drivers
v0x557cdd0cbab0_0 .net "a", 0 0, L_0x557cdddc5d60;  alias, 1 drivers
v0x557cdd0cab10_0 .net "b", 0 0, L_0x7f50614448a8;  alias, 1 drivers
v0x557cdd0ca190_0 .net "cout", 0 0, L_0x557cdddc5f90;  alias, 1 drivers
S_0x557cdd95e360 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd95dd60;
 .timescale 0 0;
P_0x557cdd3559a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd95e4e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd95e360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc4980 .functor OR 1, L_0x557cdddc46f0, L_0x557cdddc48c0, C4<0>, C4<0>;
v0x557cdd0c0ae0_0 .net "S", 0 0, L_0x557cdddc47b0;  1 drivers
v0x557cdd0c0640_0 .net "a", 0 0, L_0x557cdddc49f0;  1 drivers
v0x557cdd0bfaf0_0 .net "b", 0 0, L_0x557cdddc4b20;  1 drivers
v0x557cdd0bebf0_0 .net "c_1", 0 0, L_0x557cdddc46f0;  1 drivers
v0x557cdd0be270_0 .net "c_2", 0 0, L_0x557cdddc48c0;  1 drivers
v0x557cdd0be310_0 .net "cin", 0 0, L_0x557cdddc4c50;  1 drivers
v0x557cdd0bddd0_0 .net "cout", 0 0, L_0x557cdddc4980;  1 drivers
v0x557cdd0bde70_0 .net "h_1_out", 0 0, L_0x557cdddc45e0;  1 drivers
S_0x557cdd95e660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd95e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc45e0 .functor XOR 1, L_0x557cdddc49f0, L_0x557cdddc4b20, C4<0>, C4<0>;
L_0x557cdddc46f0 .functor AND 1, L_0x557cdddc49f0, L_0x557cdddc4b20, C4<1>, C4<1>;
v0x557cdd0d9430_0 .net "S", 0 0, L_0x557cdddc45e0;  alias, 1 drivers
v0x557cdd0d8f90_0 .net "a", 0 0, L_0x557cdddc49f0;  alias, 1 drivers
v0x557cdd0d9050_0 .net "b", 0 0, L_0x557cdddc4b20;  alias, 1 drivers
v0x557cdd0c5380_0 .net "cout", 0 0, L_0x557cdddc46f0;  alias, 1 drivers
S_0x557cdd95e7e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd95e4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc47b0 .functor XOR 1, L_0x557cdddc45e0, L_0x557cdddc4c50, C4<0>, C4<0>;
L_0x557cdddc48c0 .functor AND 1, L_0x557cdddc45e0, L_0x557cdddc4c50, C4<1>, C4<1>;
v0x557cdd0bb270_0 .net "S", 0 0, L_0x557cdddc47b0;  alias, 1 drivers
v0x557cdd0bb330_0 .net "a", 0 0, L_0x557cdddc45e0;  alias, 1 drivers
v0x557cdd0c2360_0 .net "b", 0 0, L_0x557cdddc4c50;  alias, 1 drivers
v0x557cdd0c1460_0 .net "cout", 0 0, L_0x557cdddc48c0;  alias, 1 drivers
S_0x557cdd95e960 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd95dd60;
 .timescale 0 0;
P_0x557cdd404120 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd95eae0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd95e960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc50c0 .functor OR 1, L_0x557cdddc4df0, L_0x557cdddc5000, C4<0>, C4<0>;
v0x557cdd0b9190_0 .net "S", 0 0, L_0x557cdddc4e60;  1 drivers
v0x557cdd0b8cf0_0 .net "a", 0 0, L_0x557cdddc5130;  1 drivers
v0x557cdd0b81a0_0 .net "b", 0 0, L_0x557cdddc5260;  1 drivers
v0x557cdd0b72a0_0 .net "c_1", 0 0, L_0x557cdddc4df0;  1 drivers
v0x557cdd0b6920_0 .net "c_2", 0 0, L_0x557cdddc5000;  1 drivers
v0x557cdd0b69c0_0 .net "cin", 0 0, L_0x557cdddc5420;  1 drivers
v0x557cdd0b6480_0 .net "cout", 0 0, L_0x557cdddc50c0;  1 drivers
v0x557cdd0b6520_0 .net "h_1_out", 0 0, L_0x557cdddc4d80;  1 drivers
S_0x557cdd95ec60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd95eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc4d80 .functor XOR 1, L_0x557cdddc5130, L_0x557cdddc5260, C4<0>, C4<0>;
L_0x557cdddc4df0 .functor AND 1, L_0x557cdddc5130, L_0x557cdddc5260, C4<1>, C4<1>;
v0x557cdd0bd280_0 .net "S", 0 0, L_0x557cdddc4d80;  alias, 1 drivers
v0x557cdd0bc380_0 .net "a", 0 0, L_0x557cdddc5130;  alias, 1 drivers
v0x557cdd0bc440_0 .net "b", 0 0, L_0x557cdddc5260;  alias, 1 drivers
v0x557cdd0bba00_0 .net "cout", 0 0, L_0x557cdddc4df0;  alias, 1 drivers
S_0x557cdd95ede0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd95eae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc4e60 .functor XOR 1, L_0x557cdddc4d80, L_0x557cdddc5420, C4<0>, C4<0>;
L_0x557cdddc5000 .functor AND 1, L_0x557cdddc4d80, L_0x557cdddc5420, C4<1>, C4<1>;
v0x557cdd0bb560_0 .net "S", 0 0, L_0x557cdddc4e60;  alias, 1 drivers
v0x557cdd0bb620_0 .net "a", 0 0, L_0x557cdddc4d80;  alias, 1 drivers
v0x557cdd0baa10_0 .net "b", 0 0, L_0x557cdddc5420;  alias, 1 drivers
v0x557cdd0b9b10_0 .net "cout", 0 0, L_0x557cdddc5000;  alias, 1 drivers
S_0x557cdd95ef60 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd95dd60;
 .timescale 0 0;
P_0x557cdd3ef9d0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd95f0e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd95ef60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc5890 .functor OR 1, L_0x557cdddc55c0, L_0x557cdddc57d0, C4<0>, C4<0>;
v0x557cdd0b2240_0 .net "S", 0 0, L_0x557cdddc5630;  1 drivers
v0x557cdd0b2300_0 .net "a", 0 0, L_0x557cdddc5900;  1 drivers
v0x557cdd0b1aa0_0 .net "b", 0 0, L_0x557cdddc5b40;  1 drivers
v0x557cdd0b1740_0 .net "c_1", 0 0, L_0x557cdddc55c0;  1 drivers
v0x557cdd0c3cd0_0 .net "c_2", 0 0, L_0x557cdddc57d0;  1 drivers
v0x557cdd0c3350_0 .net "cin", 0 0, L_0x557cdddc5c30;  1 drivers
v0x557cdd0c2eb0_0 .net "cout", 0 0, L_0x557cdddc5890;  1 drivers
v0x557cdd0c2f50_0 .net "h_1_out", 0 0, L_0x557cdddc5550;  1 drivers
S_0x557cdd95f260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd95f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc5550 .functor XOR 1, L_0x557cdddc5900, L_0x557cdddc5b40, C4<0>, C4<0>;
L_0x557cdddc55c0 .functor AND 1, L_0x557cdddc5900, L_0x557cdddc5b40, C4<1>, C4<1>;
v0x557cdd0b5930_0 .net "S", 0 0, L_0x557cdddc5550;  alias, 1 drivers
v0x557cdd0b59f0_0 .net "a", 0 0, L_0x557cdddc5900;  alias, 1 drivers
v0x557cdd0b4a30_0 .net "b", 0 0, L_0x557cdddc5b40;  alias, 1 drivers
v0x557cdd0b40b0_0 .net "cout", 0 0, L_0x557cdddc55c0;  alias, 1 drivers
S_0x557cdd95f3e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd95f0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc5630 .functor XOR 1, L_0x557cdddc5550, L_0x557cdddc5c30, C4<0>, C4<0>;
L_0x557cdddc57d0 .functor AND 1, L_0x557cdddc5550, L_0x557cdddc5c30, C4<1>, C4<1>;
v0x557cdd0b3c10_0 .net "S", 0 0, L_0x557cdddc5630;  alias, 1 drivers
v0x557cdd0b3cb0_0 .net "a", 0 0, L_0x557cdddc5550;  alias, 1 drivers
v0x557cdd0b3030_0 .net "b", 0 0, L_0x557cdddc5c30;  alias, 1 drivers
v0x557cdd0b2c80_0 .net "cout", 0 0, L_0x557cdddc57d0;  alias, 1 drivers
S_0x557cdd95f560 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd95dbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd29c1e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd936fd0_0 .net "S", 3 0, L_0x557cdddc8b30;  alias, 1 drivers
v0x557cdd937070_0 .net "a", 3 0, L_0x557cdddc6a80;  alias, 1 drivers
v0x557cdd936650_0 .net "b", 3 0, L_0x557cdddc6bd0;  alias, 1 drivers
v0x557cdd9361b0_0 .net "carin", 3 0, L_0x557cdddc8c40;  1 drivers
v0x557cdd935660_0 .net "cin", 0 0, L_0x557cdddc8f30;  1 drivers
v0x557cdd934760_0 .net "cout", 0 0, L_0x557cdddc8dc0;  alias, 1 drivers
L_0x557cdddc71b0 .part L_0x557cdddc6a80, 1, 1;
L_0x557cdddc72e0 .part L_0x557cdddc6bd0, 1, 1;
L_0x557cdddc7410 .part L_0x557cdddc8c40, 0, 1;
L_0x557cdddc78f0 .part L_0x557cdddc6a80, 2, 1;
L_0x557cdddc7ab0 .part L_0x557cdddc6bd0, 2, 1;
L_0x557cdddc7c70 .part L_0x557cdddc8c40, 1, 1;
L_0x557cdddc8100 .part L_0x557cdddc6a80, 3, 1;
L_0x557cdddc8230 .part L_0x557cdddc6bd0, 3, 1;
L_0x557cdddc83b0 .part L_0x557cdddc8c40, 2, 1;
L_0x557cdddc88d0 .part L_0x557cdddc6a80, 0, 1;
L_0x557cdddc8a00 .part L_0x557cdddc6bd0, 0, 1;
L_0x557cdddc8b30 .concat8 [ 1 1 1 1], L_0x557cdddc85c0, L_0x557cdddc6ee0, L_0x557cdddc7620, L_0x557cdddc7e80;
L_0x557cdddc8c40 .concat8 [ 1 1 1 1], L_0x557cdddc8860, L_0x557cdddc7140, L_0x557cdddc7880, L_0x557cdddc8090;
L_0x557cdddc8dc0 .part L_0x557cdddc8c40, 3, 1;
S_0x557cdd95f6e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd95f560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc8860 .functor OR 1, L_0x557cdddc8550, L_0x557cdddc8710, C4<0>, C4<0>;
v0x557cdd951e80_0 .net "S", 0 0, L_0x557cdddc85c0;  1 drivers
v0x557cdd951330_0 .net "a", 0 0, L_0x557cdddc88d0;  1 drivers
v0x557cdd950430_0 .net "b", 0 0, L_0x557cdddc8a00;  1 drivers
v0x557cdd94fab0_0 .net "c_1", 0 0, L_0x557cdddc8550;  1 drivers
v0x557cdd94f610_0 .net "c_2", 0 0, L_0x557cdddc8710;  1 drivers
v0x557cdd94f6b0_0 .net "cin", 0 0, L_0x557cdddc8f30;  alias, 1 drivers
v0x557cdd94eac0_0 .net "cout", 0 0, L_0x557cdddc8860;  1 drivers
v0x557cdd94eb60_0 .net "h_1_out", 0 0, L_0x557cdddc84e0;  1 drivers
S_0x557cdd95f860 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd95f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc84e0 .functor XOR 1, L_0x557cdddc88d0, L_0x557cdddc8a00, C4<0>, C4<0>;
L_0x557cdddc8550 .functor AND 1, L_0x557cdddc88d0, L_0x557cdddc8a00, C4<1>, C4<1>;
v0x557cdd955510_0 .net "S", 0 0, L_0x557cdddc84e0;  alias, 1 drivers
v0x557cdd954b90_0 .net "a", 0 0, L_0x557cdddc88d0;  alias, 1 drivers
v0x557cdd954c50_0 .net "b", 0 0, L_0x557cdddc8a00;  alias, 1 drivers
v0x557cdd9546f0_0 .net "cout", 0 0, L_0x557cdddc8550;  alias, 1 drivers
S_0x557cdd95f9e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd95f6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc85c0 .functor XOR 1, L_0x557cdddc84e0, L_0x557cdddc8f30, C4<0>, C4<0>;
L_0x557cdddc8710 .functor AND 1, L_0x557cdddc84e0, L_0x557cdddc8f30, C4<1>, C4<1>;
v0x557cdd953ba0_0 .net "S", 0 0, L_0x557cdddc85c0;  alias, 1 drivers
v0x557cdd953c60_0 .net "a", 0 0, L_0x557cdddc84e0;  alias, 1 drivers
v0x557cdd952ca0_0 .net "b", 0 0, L_0x557cdddc8f30;  alias, 1 drivers
v0x557cdd952320_0 .net "cout", 0 0, L_0x557cdddc8710;  alias, 1 drivers
S_0x557cdd95fb60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd95f560;
 .timescale 0 0;
P_0x557cdd2484c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd95fce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd95fb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc7140 .functor OR 1, L_0x557cdddc6e20, L_0x557cdddc7080, C4<0>, C4<0>;
v0x557cdd94a530_0 .net "S", 0 0, L_0x557cdddc6ee0;  1 drivers
v0x557cdd94a5f0_0 .net "a", 0 0, L_0x557cdddc71b0;  1 drivers
v0x557cdd9499e0_0 .net "b", 0 0, L_0x557cdddc72e0;  1 drivers
v0x557cdd948ae0_0 .net "c_1", 0 0, L_0x557cdddc6e20;  1 drivers
v0x557cdd948160_0 .net "c_2", 0 0, L_0x557cdddc7080;  1 drivers
v0x557cdd947cc0_0 .net "cin", 0 0, L_0x557cdddc7410;  1 drivers
v0x557cdd947170_0 .net "cout", 0 0, L_0x557cdddc7140;  1 drivers
v0x557cdd947210_0 .net "h_1_out", 0 0, L_0x557cdddc6d10;  1 drivers
S_0x557cdd95fe60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd95fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc6d10 .functor XOR 1, L_0x557cdddc71b0, L_0x557cdddc72e0, C4<0>, C4<0>;
L_0x557cdddc6e20 .functor AND 1, L_0x557cdddc71b0, L_0x557cdddc72e0, C4<1>, C4<1>;
v0x557cdd94dbc0_0 .net "S", 0 0, L_0x557cdddc6d10;  alias, 1 drivers
v0x557cdd94dc80_0 .net "a", 0 0, L_0x557cdddc71b0;  alias, 1 drivers
v0x557cdd94d240_0 .net "b", 0 0, L_0x557cdddc72e0;  alias, 1 drivers
v0x557cdd94cda0_0 .net "cout", 0 0, L_0x557cdddc6e20;  alias, 1 drivers
S_0x557cdd95ffe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd95fce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc6ee0 .functor XOR 1, L_0x557cdddc6d10, L_0x557cdddc7410, C4<0>, C4<0>;
L_0x557cdddc7080 .functor AND 1, L_0x557cdddc6d10, L_0x557cdddc7410, C4<1>, C4<1>;
v0x557cdd94c250_0 .net "S", 0 0, L_0x557cdddc6ee0;  alias, 1 drivers
v0x557cdd94c2f0_0 .net "a", 0 0, L_0x557cdddc6d10;  alias, 1 drivers
v0x557cdd94b350_0 .net "b", 0 0, L_0x557cdddc7410;  alias, 1 drivers
v0x557cdd94a9d0_0 .net "cout", 0 0, L_0x557cdddc7080;  alias, 1 drivers
S_0x557cdd960160 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd95f560;
 .timescale 0 0;
P_0x557cdd304bd0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9602e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd960160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc7880 .functor OR 1, L_0x557cdddc75b0, L_0x557cdddc77c0, C4<0>, C4<0>;
v0x557cdd942be0_0 .net "S", 0 0, L_0x557cdddc7620;  1 drivers
v0x557cdd942ca0_0 .net "a", 0 0, L_0x557cdddc78f0;  1 drivers
v0x557cdd942090_0 .net "b", 0 0, L_0x557cdddc7ab0;  1 drivers
v0x557cdd941190_0 .net "c_1", 0 0, L_0x557cdddc75b0;  1 drivers
v0x557cdd940810_0 .net "c_2", 0 0, L_0x557cdddc77c0;  1 drivers
v0x557cdd940370_0 .net "cin", 0 0, L_0x557cdddc7c70;  1 drivers
v0x557cdd93f820_0 .net "cout", 0 0, L_0x557cdddc7880;  1 drivers
v0x557cdd93f8c0_0 .net "h_1_out", 0 0, L_0x557cdddc7540;  1 drivers
S_0x557cdd960460 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc7540 .functor XOR 1, L_0x557cdddc78f0, L_0x557cdddc7ab0, C4<0>, C4<0>;
L_0x557cdddc75b0 .functor AND 1, L_0x557cdddc78f0, L_0x557cdddc7ab0, C4<1>, C4<1>;
v0x557cdd946270_0 .net "S", 0 0, L_0x557cdddc7540;  alias, 1 drivers
v0x557cdd946330_0 .net "a", 0 0, L_0x557cdddc78f0;  alias, 1 drivers
v0x557cdd9458f0_0 .net "b", 0 0, L_0x557cdddc7ab0;  alias, 1 drivers
v0x557cdd945450_0 .net "cout", 0 0, L_0x557cdddc75b0;  alias, 1 drivers
S_0x557cdd9605e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9602e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc7620 .functor XOR 1, L_0x557cdddc7540, L_0x557cdddc7c70, C4<0>, C4<0>;
L_0x557cdddc77c0 .functor AND 1, L_0x557cdddc7540, L_0x557cdddc7c70, C4<1>, C4<1>;
v0x557cdd944900_0 .net "S", 0 0, L_0x557cdddc7620;  alias, 1 drivers
v0x557cdd9449a0_0 .net "a", 0 0, L_0x557cdddc7540;  alias, 1 drivers
v0x557cdd943a00_0 .net "b", 0 0, L_0x557cdddc7c70;  alias, 1 drivers
v0x557cdd943080_0 .net "cout", 0 0, L_0x557cdddc77c0;  alias, 1 drivers
S_0x557cdd960760 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd95f560;
 .timescale 0 0;
P_0x557cdd2e2130 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9608e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd960760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddc8090 .functor OR 1, L_0x557cdddc7e10, L_0x557cdddc7fd0, C4<0>, C4<0>;
v0x557cdd93b290_0 .net "S", 0 0, L_0x557cdddc7e80;  1 drivers
v0x557cdd93a740_0 .net "a", 0 0, L_0x557cdddc8100;  1 drivers
v0x557cdd939840_0 .net "b", 0 0, L_0x557cdddc8230;  1 drivers
v0x557cdd938ec0_0 .net "c_1", 0 0, L_0x557cdddc7e10;  1 drivers
v0x557cdd938a20_0 .net "c_2", 0 0, L_0x557cdddc7fd0;  1 drivers
v0x557cdd938ac0_0 .net "cin", 0 0, L_0x557cdddc83b0;  1 drivers
v0x557cdd937ed0_0 .net "cout", 0 0, L_0x557cdddc8090;  1 drivers
v0x557cdd937f70_0 .net "h_1_out", 0 0, L_0x557cdddc7da0;  1 drivers
S_0x557cdd960a60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9608e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc7da0 .functor XOR 1, L_0x557cdddc8100, L_0x557cdddc8230, C4<0>, C4<0>;
L_0x557cdddc7e10 .functor AND 1, L_0x557cdddc8100, L_0x557cdddc8230, C4<1>, C4<1>;
v0x557cdd93e920_0 .net "S", 0 0, L_0x557cdddc7da0;  alias, 1 drivers
v0x557cdd93dfa0_0 .net "a", 0 0, L_0x557cdddc8100;  alias, 1 drivers
v0x557cdd93e060_0 .net "b", 0 0, L_0x557cdddc8230;  alias, 1 drivers
v0x557cdd93db00_0 .net "cout", 0 0, L_0x557cdddc7e10;  alias, 1 drivers
S_0x557cdd960be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9608e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddc7e80 .functor XOR 1, L_0x557cdddc7da0, L_0x557cdddc83b0, C4<0>, C4<0>;
L_0x557cdddc7fd0 .functor AND 1, L_0x557cdddc7da0, L_0x557cdddc83b0, C4<1>, C4<1>;
v0x557cdd93cfb0_0 .net "S", 0 0, L_0x557cdddc7e80;  alias, 1 drivers
v0x557cdd93d070_0 .net "a", 0 0, L_0x557cdddc7da0;  alias, 1 drivers
v0x557cdd93c0b0_0 .net "b", 0 0, L_0x557cdddc83b0;  alias, 1 drivers
v0x557cdd93b730_0 .net "cout", 0 0, L_0x557cdddc7fd0;  alias, 1 drivers
S_0x557cdd960d60 .scope module, "dut" "rca_Nbit" 3 216, 3 26 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1b9ac0 .param/l "N" 0 3 26, +C4<00000000000000000000000000010000>;
v0x557cdd9034a0_0 .net "S", 15 0, L_0x557cdde12450;  alias, 1 drivers
v0x557cdd902b20_0 .net "a", 15 0, L_0x557cdde099e0;  alias, 1 drivers
v0x557cdd902bc0_0 .net "b", 15 0, L_0x557cdde09ca0;  alias, 1 drivers
v0x557cdd902680_0 .net "carin", 15 0, L_0x557cdde127a0;  1 drivers
L_0x7f50614459d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd901b30_0 .net "cin", 0 0, L_0x7f50614459d0;  1 drivers
v0x557cdd900c30_0 .net "cout", 0 0, L_0x557cdde12ef0;  alias, 1 drivers
L_0x557cdde0a290 .part L_0x557cdde099e0, 1, 1;
L_0x557cdde0a3c0 .part L_0x557cdde09ca0, 1, 1;
L_0x557cdde0a4f0 .part L_0x557cdde127a0, 0, 1;
L_0x557cdde0a9d0 .part L_0x557cdde099e0, 2, 1;
L_0x557cdde0ab90 .part L_0x557cdde09ca0, 2, 1;
L_0x557cdde0ad50 .part L_0x557cdde127a0, 1, 1;
L_0x557cdde0b1e0 .part L_0x557cdde099e0, 3, 1;
L_0x557cdde0b310 .part L_0x557cdde09ca0, 3, 1;
L_0x557cdde0b490 .part L_0x557cdde127a0, 2, 1;
L_0x557cdde0b970 .part L_0x557cdde099e0, 4, 1;
L_0x557cdde0baa0 .part L_0x557cdde09ca0, 4, 1;
L_0x557cdde0bbd0 .part L_0x557cdde127a0, 3, 1;
L_0x557cdde0c110 .part L_0x557cdde099e0, 5, 1;
L_0x557cdde0c240 .part L_0x557cdde09ca0, 5, 1;
L_0x557cdde0c370 .part L_0x557cdde127a0, 4, 1;
L_0x557cdde0c7e0 .part L_0x557cdde099e0, 6, 1;
L_0x557cdde0c9a0 .part L_0x557cdde09ca0, 6, 1;
L_0x557cdde0cb50 .part L_0x557cdde127a0, 5, 1;
L_0x557cdde0cfb0 .part L_0x557cdde099e0, 7, 1;
L_0x557cdde0d0e0 .part L_0x557cdde09ca0, 7, 1;
L_0x557cdde0cbf0 .part L_0x557cdde127a0, 6, 1;
L_0x557cdde0d700 .part L_0x557cdde099e0, 8, 1;
L_0x557cdde0d210 .part L_0x557cdde09ca0, 8, 1;
L_0x557cdde0d980 .part L_0x557cdde127a0, 7, 1;
L_0x557cdde0df40 .part L_0x557cdde099e0, 9, 1;
L_0x557cdde0e070 .part L_0x557cdde09ca0, 9, 1;
L_0x557cdde0dbc0 .part L_0x557cdde127a0, 8, 1;
L_0x557cdde0e6c0 .part L_0x557cdde099e0, 10, 1;
L_0x557cdde0e8e0 .part L_0x557cdde09ca0, 10, 1;
L_0x557cdde0ea10 .part L_0x557cdde127a0, 9, 1;
L_0x557cdde0eff0 .part L_0x557cdde099e0, 11, 1;
L_0x557cdde0f120 .part L_0x557cdde09ca0, 11, 1;
L_0x557cdde0f360 .part L_0x557cdde127a0, 10, 1;
L_0x557cdde0f840 .part L_0x557cdde099e0, 12, 1;
L_0x557cdde0fa90 .part L_0x557cdde09ca0, 12, 1;
L_0x557cdde0fbc0 .part L_0x557cdde127a0, 11, 1;
L_0x557cdde100f0 .part L_0x557cdde099e0, 13, 1;
L_0x557cdde10220 .part L_0x557cdde09ca0, 13, 1;
L_0x557cdde10490 .part L_0x557cdde127a0, 12, 1;
L_0x557cdde10970 .part L_0x557cdde099e0, 14, 1;
L_0x557cdde10e00 .part L_0x557cdde09ca0, 14, 1;
L_0x557cdde11140 .part L_0x557cdde127a0, 13, 1;
L_0x557cdde11780 .part L_0x557cdde099e0, 15, 1;
L_0x557cdde118b0 .part L_0x557cdde09ca0, 15, 1;
L_0x557cdde11b50 .part L_0x557cdde127a0, 14, 1;
L_0x557cdde12070 .part L_0x557cdde099e0, 0, 1;
L_0x557cdde12320 .part L_0x557cdde09ca0, 0, 1;
LS_0x557cdde12450_0_0 .concat8 [ 1 1 1 1], L_0x557cdde11d60, L_0x557cdde0a050, L_0x557cdde0a700, L_0x557cdde0af60;
LS_0x557cdde12450_0_4 .concat8 [ 1 1 1 1], L_0x557cdde0b6a0, L_0x557cdde0bee0, L_0x557cdde0c510, L_0x557cdde0cd70;
LS_0x557cdde12450_0_8 .concat8 [ 1 1 1 1], L_0x557cdde0d430, L_0x557cdde0dd00, L_0x557cdde0e3f0, L_0x557cdde0ed20;
LS_0x557cdde12450_0_12 .concat8 [ 1 1 1 1], L_0x557cdde0f570, L_0x557cdde0fe20, L_0x557cdde106a0, L_0x557cdde114b0;
L_0x557cdde12450 .concat8 [ 4 4 4 4], LS_0x557cdde12450_0_0, LS_0x557cdde12450_0_4, LS_0x557cdde12450_0_8, LS_0x557cdde12450_0_12;
LS_0x557cdde127a0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde12000, L_0x557cdde0a220, L_0x557cdde0a960, L_0x557cdde0b170;
LS_0x557cdde127a0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde0b900, L_0x557cdde0c0a0, L_0x557cdde0c770, L_0x557cdde0cf40;
LS_0x557cdde127a0_0_8 .concat8 [ 1 1 1 1], L_0x557cdde0d690, L_0x557cdde0ded0, L_0x557cdde0e650, L_0x557cdde0ef80;
LS_0x557cdde127a0_0_12 .concat8 [ 1 1 1 1], L_0x557cdde0f7d0, L_0x557cdde10080, L_0x557cdde10900, L_0x557cdde11710;
L_0x557cdde127a0 .concat8 [ 4 4 4 4], LS_0x557cdde127a0_0_0, LS_0x557cdde127a0_0_4, LS_0x557cdde127a0_0_8, LS_0x557cdde127a0_0_12;
L_0x557cdde12ef0 .part L_0x557cdde127a0, 15, 1;
S_0x557cdd960ee0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd960d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde12000 .functor OR 1, L_0x557cdde11cf0, L_0x557cdde11eb0, C4<0>, C4<0>;
v0x557cdd9254c0_0 .net "S", 0 0, L_0x557cdde11d60;  1 drivers
v0x557cdd924b40_0 .net "a", 0 0, L_0x557cdde12070;  1 drivers
v0x557cdd9246a0_0 .net "b", 0 0, L_0x557cdde12320;  1 drivers
v0x557cdd923b50_0 .net "c_1", 0 0, L_0x557cdde11cf0;  1 drivers
v0x557cdd922c50_0 .net "c_2", 0 0, L_0x557cdde11eb0;  1 drivers
v0x557cdd922cf0_0 .net "cin", 0 0, L_0x7f50614459d0;  alias, 1 drivers
v0x557cdd9222d0_0 .net "cout", 0 0, L_0x557cdde12000;  1 drivers
v0x557cdd922370_0 .net "h_1_out", 0 0, L_0x557cdde11c80;  1 drivers
S_0x557cdd961060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd960ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde11c80 .functor XOR 1, L_0x557cdde12070, L_0x557cdde12320, C4<0>, C4<0>;
L_0x557cdde11cf0 .functor AND 1, L_0x557cdde12070, L_0x557cdde12320, C4<1>, C4<1>;
v0x557cdd929780_0 .net "S", 0 0, L_0x557cdde11c80;  alias, 1 drivers
v0x557cdd928c30_0 .net "a", 0 0, L_0x557cdde12070;  alias, 1 drivers
v0x557cdd928cf0_0 .net "b", 0 0, L_0x557cdde12320;  alias, 1 drivers
v0x557cdd927d30_0 .net "cout", 0 0, L_0x557cdde11cf0;  alias, 1 drivers
S_0x557cdd9611e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd960ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde11d60 .functor XOR 1, L_0x557cdde11c80, L_0x7f50614459d0, C4<0>, C4<0>;
L_0x557cdde11eb0 .functor AND 1, L_0x557cdde11c80, L_0x7f50614459d0, C4<1>, C4<1>;
v0x557cdd9273b0_0 .net "S", 0 0, L_0x557cdde11d60;  alias, 1 drivers
v0x557cdd927470_0 .net "a", 0 0, L_0x557cdde11c80;  alias, 1 drivers
v0x557cdd926f10_0 .net "b", 0 0, L_0x7f50614459d0;  alias, 1 drivers
v0x557cdd9263c0_0 .net "cout", 0 0, L_0x557cdde11eb0;  alias, 1 drivers
S_0x557cdd961360 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd1702a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9614e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd961360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0a220 .functor OR 1, L_0x557cdde09f90, L_0x557cdde0a160, C4<0>, C4<0>;
v0x557cdd91db70_0 .net "S", 0 0, L_0x557cdde0a050;  1 drivers
v0x557cdd91dc30_0 .net "a", 0 0, L_0x557cdde0a290;  1 drivers
v0x557cdd91d1f0_0 .net "b", 0 0, L_0x557cdde0a3c0;  1 drivers
v0x557cdd91cd50_0 .net "c_1", 0 0, L_0x557cdde09f90;  1 drivers
v0x557cdd91c200_0 .net "c_2", 0 0, L_0x557cdde0a160;  1 drivers
v0x557cdd91b300_0 .net "cin", 0 0, L_0x557cdde0a4f0;  1 drivers
v0x557cdd91a980_0 .net "cout", 0 0, L_0x557cdde0a220;  1 drivers
v0x557cdd91aa20_0 .net "h_1_out", 0 0, L_0x557cdde09e80;  1 drivers
S_0x557cdd961660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9614e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde09e80 .functor XOR 1, L_0x557cdde0a290, L_0x557cdde0a3c0, C4<0>, C4<0>;
L_0x557cdde09f90 .functor AND 1, L_0x557cdde0a290, L_0x557cdde0a3c0, C4<1>, C4<1>;
v0x557cdd921e30_0 .net "S", 0 0, L_0x557cdde09e80;  alias, 1 drivers
v0x557cdd921ef0_0 .net "a", 0 0, L_0x557cdde0a290;  alias, 1 drivers
v0x557cdd9212e0_0 .net "b", 0 0, L_0x557cdde0a3c0;  alias, 1 drivers
v0x557cdd9203e0_0 .net "cout", 0 0, L_0x557cdde09f90;  alias, 1 drivers
S_0x557cdd9617e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9614e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0a050 .functor XOR 1, L_0x557cdde09e80, L_0x557cdde0a4f0, C4<0>, C4<0>;
L_0x557cdde0a160 .functor AND 1, L_0x557cdde09e80, L_0x557cdde0a4f0, C4<1>, C4<1>;
v0x557cdd91fa60_0 .net "S", 0 0, L_0x557cdde0a050;  alias, 1 drivers
v0x557cdd91fb00_0 .net "a", 0 0, L_0x557cdde09e80;  alias, 1 drivers
v0x557cdd91f5c0_0 .net "b", 0 0, L_0x557cdde0a4f0;  alias, 1 drivers
v0x557cdd91ea70_0 .net "cout", 0 0, L_0x557cdde0a160;  alias, 1 drivers
S_0x557cdd961960 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd21af50 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd961ae0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd961960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0a960 .functor OR 1, L_0x557cdde0a690, L_0x557cdde0a8a0, C4<0>, C4<0>;
v0x557cdd916220_0 .net "S", 0 0, L_0x557cdde0a700;  1 drivers
v0x557cdd9162e0_0 .net "a", 0 0, L_0x557cdde0a9d0;  1 drivers
v0x557cdd9158a0_0 .net "b", 0 0, L_0x557cdde0ab90;  1 drivers
v0x557cdd915400_0 .net "c_1", 0 0, L_0x557cdde0a690;  1 drivers
v0x557cdd9148b0_0 .net "c_2", 0 0, L_0x557cdde0a8a0;  1 drivers
v0x557cdd9139b0_0 .net "cin", 0 0, L_0x557cdde0ad50;  1 drivers
v0x557cdd913030_0 .net "cout", 0 0, L_0x557cdde0a960;  1 drivers
v0x557cdd9130d0_0 .net "h_1_out", 0 0, L_0x557cdde0a620;  1 drivers
S_0x557cdd961c60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd961ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0a620 .functor XOR 1, L_0x557cdde0a9d0, L_0x557cdde0ab90, C4<0>, C4<0>;
L_0x557cdde0a690 .functor AND 1, L_0x557cdde0a9d0, L_0x557cdde0ab90, C4<1>, C4<1>;
v0x557cdd91a4e0_0 .net "S", 0 0, L_0x557cdde0a620;  alias, 1 drivers
v0x557cdd91a5a0_0 .net "a", 0 0, L_0x557cdde0a9d0;  alias, 1 drivers
v0x557cdd919990_0 .net "b", 0 0, L_0x557cdde0ab90;  alias, 1 drivers
v0x557cdd918a90_0 .net "cout", 0 0, L_0x557cdde0a690;  alias, 1 drivers
S_0x557cdd961de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd961ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0a700 .functor XOR 1, L_0x557cdde0a620, L_0x557cdde0ad50, C4<0>, C4<0>;
L_0x557cdde0a8a0 .functor AND 1, L_0x557cdde0a620, L_0x557cdde0ad50, C4<1>, C4<1>;
v0x557cdd918110_0 .net "S", 0 0, L_0x557cdde0a700;  alias, 1 drivers
v0x557cdd9181b0_0 .net "a", 0 0, L_0x557cdde0a620;  alias, 1 drivers
v0x557cdd917c70_0 .net "b", 0 0, L_0x557cdde0ad50;  alias, 1 drivers
v0x557cdd917120_0 .net "cout", 0 0, L_0x557cdde0a8a0;  alias, 1 drivers
S_0x557cdd961f60 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd2047f0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9620e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd961f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0b170 .functor OR 1, L_0x557cdde0aef0, L_0x557cdde0b0b0, C4<0>, C4<0>;
v0x557cdd90e8d0_0 .net "S", 0 0, L_0x557cdde0af60;  1 drivers
v0x557cdd90df50_0 .net "a", 0 0, L_0x557cdde0b1e0;  1 drivers
v0x557cdd90dab0_0 .net "b", 0 0, L_0x557cdde0b310;  1 drivers
v0x557cdd90ced0_0 .net "c_1", 0 0, L_0x557cdde0aef0;  1 drivers
v0x557cdd90cb20_0 .net "c_2", 0 0, L_0x557cdde0b0b0;  1 drivers
v0x557cdd90cbc0_0 .net "cin", 0 0, L_0x557cdde0b490;  1 drivers
v0x557cdd90c270_0 .net "cout", 0 0, L_0x557cdde0b170;  1 drivers
v0x557cdd90c310_0 .net "h_1_out", 0 0, L_0x557cdde0ae80;  1 drivers
S_0x557cdd962260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9620e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0ae80 .functor XOR 1, L_0x557cdde0b1e0, L_0x557cdde0b310, C4<0>, C4<0>;
L_0x557cdde0aef0 .functor AND 1, L_0x557cdde0b1e0, L_0x557cdde0b310, C4<1>, C4<1>;
v0x557cdd912b90_0 .net "S", 0 0, L_0x557cdde0ae80;  alias, 1 drivers
v0x557cdd912040_0 .net "a", 0 0, L_0x557cdde0b1e0;  alias, 1 drivers
v0x557cdd912100_0 .net "b", 0 0, L_0x557cdde0b310;  alias, 1 drivers
v0x557cdd911140_0 .net "cout", 0 0, L_0x557cdde0aef0;  alias, 1 drivers
S_0x557cdd9623e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9620e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0af60 .functor XOR 1, L_0x557cdde0ae80, L_0x557cdde0b490, C4<0>, C4<0>;
L_0x557cdde0b0b0 .functor AND 1, L_0x557cdde0ae80, L_0x557cdde0b490, C4<1>, C4<1>;
v0x557cdd9107c0_0 .net "S", 0 0, L_0x557cdde0af60;  alias, 1 drivers
v0x557cdd910880_0 .net "a", 0 0, L_0x557cdde0ae80;  alias, 1 drivers
v0x557cdd910320_0 .net "b", 0 0, L_0x557cdde0b490;  alias, 1 drivers
v0x557cdd90f7d0_0 .net "cout", 0 0, L_0x557cdde0b0b0;  alias, 1 drivers
S_0x557cdd962560 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd31b950 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd9626e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd962560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0b900 .functor OR 1, L_0x557cdde0b630, L_0x557cdde0b840, C4<0>, C4<0>;
v0x557cdd4e5fa0_0 .net "S", 0 0, L_0x557cdde0b6a0;  1 drivers
v0x557cdd4e6060_0 .net "a", 0 0, L_0x557cdde0b970;  1 drivers
v0x557cdd4f2170_0 .net "b", 0 0, L_0x557cdde0baa0;  1 drivers
v0x557cdd4f1270_0 .net "c_1", 0 0, L_0x557cdde0b630;  1 drivers
v0x557cdd4f08f0_0 .net "c_2", 0 0, L_0x557cdde0b840;  1 drivers
v0x557cdd4f0450_0 .net "cin", 0 0, L_0x557cdde0bbd0;  1 drivers
v0x557cdd4ef900_0 .net "cout", 0 0, L_0x557cdde0b900;  1 drivers
v0x557cdd4ef9a0_0 .net "h_1_out", 0 0, L_0x557cdde0b5c0;  1 drivers
S_0x557cdd962860 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9626e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0b5c0 .functor XOR 1, L_0x557cdde0b970, L_0x557cdde0baa0, C4<0>, C4<0>;
L_0x557cdde0b630 .functor AND 1, L_0x557cdde0b970, L_0x557cdde0baa0, C4<1>, C4<1>;
v0x557cdd90bb70_0 .net "S", 0 0, L_0x557cdde0b5c0;  alias, 1 drivers
v0x557cdd90bc30_0 .net "a", 0 0, L_0x557cdde0b970;  alias, 1 drivers
v0x557cdd95a5f0_0 .net "b", 0 0, L_0x557cdde0baa0;  alias, 1 drivers
v0x557cdd959c70_0 .net "cout", 0 0, L_0x557cdde0b630;  alias, 1 drivers
S_0x557cdd9629e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9626e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0b6a0 .functor XOR 1, L_0x557cdde0b5c0, L_0x557cdde0bbd0, C4<0>, C4<0>;
L_0x557cdde0b840 .functor AND 1, L_0x557cdde0b5c0, L_0x557cdde0bbd0, C4<1>, C4<1>;
v0x557cdd9597d0_0 .net "S", 0 0, L_0x557cdde0b6a0;  alias, 1 drivers
v0x557cdd959870_0 .net "a", 0 0, L_0x557cdde0b5c0;  alias, 1 drivers
v0x557cdd4f5bd0_0 .net "b", 0 0, L_0x557cdde0bbd0;  alias, 1 drivers
v0x557cdd4f4ec0_0 .net "cout", 0 0, L_0x557cdde0b840;  alias, 1 drivers
S_0x557cdd962b60 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdcf33050 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd962ce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd962b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0c0a0 .functor OR 1, L_0x557cdde0be70, L_0x557cdde0bfe0, C4<0>, C4<0>;
v0x557cdd4eb370_0 .net "S", 0 0, L_0x557cdde0bee0;  1 drivers
v0x557cdd4ea820_0 .net "a", 0 0, L_0x557cdde0c110;  1 drivers
v0x557cdd4e9920_0 .net "b", 0 0, L_0x557cdde0c240;  1 drivers
v0x557cdd4e8fa0_0 .net "c_1", 0 0, L_0x557cdde0be70;  1 drivers
v0x557cdd4e8b00_0 .net "c_2", 0 0, L_0x557cdde0bfe0;  1 drivers
v0x557cdd4e8ba0_0 .net "cin", 0 0, L_0x557cdde0c370;  1 drivers
v0x557cdd4e7fb0_0 .net "cout", 0 0, L_0x557cdde0c0a0;  1 drivers
v0x557cdd4e8050_0 .net "h_1_out", 0 0, L_0x557cdde0be00;  1 drivers
S_0x557cdd962e60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd962ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0be00 .functor XOR 1, L_0x557cdde0c110, L_0x557cdde0c240, C4<0>, C4<0>;
L_0x557cdde0be70 .functor AND 1, L_0x557cdde0c110, L_0x557cdde0c240, C4<1>, C4<1>;
v0x557cdd4eea00_0 .net "S", 0 0, L_0x557cdde0be00;  alias, 1 drivers
v0x557cdd4ee080_0 .net "a", 0 0, L_0x557cdde0c110;  alias, 1 drivers
v0x557cdd4ee140_0 .net "b", 0 0, L_0x557cdde0c240;  alias, 1 drivers
v0x557cdd4edbe0_0 .net "cout", 0 0, L_0x557cdde0be70;  alias, 1 drivers
S_0x557cdd962fe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd962ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0bee0 .functor XOR 1, L_0x557cdde0be00, L_0x557cdde0c370, C4<0>, C4<0>;
L_0x557cdde0bfe0 .functor AND 1, L_0x557cdde0be00, L_0x557cdde0c370, C4<1>, C4<1>;
v0x557cdd4ed090_0 .net "S", 0 0, L_0x557cdde0bee0;  alias, 1 drivers
v0x557cdd4ed150_0 .net "a", 0 0, L_0x557cdde0be00;  alias, 1 drivers
v0x557cdd4ec190_0 .net "b", 0 0, L_0x557cdde0c370;  alias, 1 drivers
v0x557cdd4eb810_0 .net "cout", 0 0, L_0x557cdde0bfe0;  alias, 1 drivers
S_0x557cdd963160 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd449160 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd9632e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd963160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0c770 .functor OR 1, L_0x557cdde0c4a0, L_0x557cdde0c6b0, C4<0>, C4<0>;
v0x557cdd4e3a20_0 .net "S", 0 0, L_0x557cdde0c510;  1 drivers
v0x557cdd4e3ae0_0 .net "a", 0 0, L_0x557cdde0c7e0;  1 drivers
v0x557cdd4e2e40_0 .net "b", 0 0, L_0x557cdde0c9a0;  1 drivers
v0x557cdd4e2a90_0 .net "c_1", 0 0, L_0x557cdde0c4a0;  1 drivers
v0x557cdd4e1f10_0 .net "c_2", 0 0, L_0x557cdde0c6b0;  1 drivers
v0x557cdd4e1590_0 .net "cin", 0 0, L_0x557cdde0cb50;  1 drivers
v0x557cdd4f3ae0_0 .net "cout", 0 0, L_0x557cdde0c770;  1 drivers
v0x557cdd4f3b80_0 .net "h_1_out", 0 0, L_0x557cdde0bd90;  1 drivers
S_0x557cdd963460 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9632e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0bd90 .functor XOR 1, L_0x557cdde0c7e0, L_0x557cdde0c9a0, C4<0>, C4<0>;
L_0x557cdde0c4a0 .functor AND 1, L_0x557cdde0c7e0, L_0x557cdde0c9a0, C4<1>, C4<1>;
v0x557cdd4e70b0_0 .net "S", 0 0, L_0x557cdde0bd90;  alias, 1 drivers
v0x557cdd4e7170_0 .net "a", 0 0, L_0x557cdde0c7e0;  alias, 1 drivers
v0x557cdd4e6730_0 .net "b", 0 0, L_0x557cdde0c9a0;  alias, 1 drivers
v0x557cdd4e6290_0 .net "cout", 0 0, L_0x557cdde0c4a0;  alias, 1 drivers
S_0x557cdd9635e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9632e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0c510 .functor XOR 1, L_0x557cdde0bd90, L_0x557cdde0cb50, C4<0>, C4<0>;
L_0x557cdde0c6b0 .functor AND 1, L_0x557cdde0bd90, L_0x557cdde0cb50, C4<1>, C4<1>;
v0x557cdd4e5740_0 .net "S", 0 0, L_0x557cdde0c510;  alias, 1 drivers
v0x557cdd4e57e0_0 .net "a", 0 0, L_0x557cdde0bd90;  alias, 1 drivers
v0x557cdd4e4840_0 .net "b", 0 0, L_0x557cdde0cb50;  alias, 1 drivers
v0x557cdd4e3ec0_0 .net "cout", 0 0, L_0x557cdde0c6b0;  alias, 1 drivers
S_0x557cdd963760 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd047b90 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd9638e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd963760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0cf40 .functor OR 1, L_0x557cdde0cd00, L_0x557cdde0ce80, C4<0>, C4<0>;
v0x557cdd4da8a0_0 .net "S", 0 0, L_0x557cdde0cd70;  1 drivers
v0x557cdd4da400_0 .net "a", 0 0, L_0x557cdde0cfb0;  1 drivers
v0x557cdd4d98b0_0 .net "b", 0 0, L_0x557cdde0d0e0;  1 drivers
v0x557cdd4d89b0_0 .net "c_1", 0 0, L_0x557cdde0cd00;  1 drivers
v0x557cdd4d8030_0 .net "c_2", 0 0, L_0x557cdde0ce80;  1 drivers
v0x557cdd4d80d0_0 .net "cin", 0 0, L_0x557cdde0cbf0;  1 drivers
v0x557cdd4d7b90_0 .net "cout", 0 0, L_0x557cdde0cf40;  1 drivers
v0x557cdd4d7c30_0 .net "h_1_out", 0 0, L_0x557cdde0cc90;  1 drivers
S_0x557cdd963a60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9638e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0cc90 .functor XOR 1, L_0x557cdde0cfb0, L_0x557cdde0d0e0, C4<0>, C4<0>;
L_0x557cdde0cd00 .functor AND 1, L_0x557cdde0cfb0, L_0x557cdde0d0e0, C4<1>, C4<1>;
v0x557cdd4f3160_0 .net "S", 0 0, L_0x557cdde0cc90;  alias, 1 drivers
v0x557cdd4f2cc0_0 .net "a", 0 0, L_0x557cdde0cfb0;  alias, 1 drivers
v0x557cdd4f2d80_0 .net "b", 0 0, L_0x557cdde0d0e0;  alias, 1 drivers
v0x557cdd4df0b0_0 .net "cout", 0 0, L_0x557cdde0cd00;  alias, 1 drivers
S_0x557cdd963be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9638e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0cd70 .functor XOR 1, L_0x557cdde0cc90, L_0x557cdde0cbf0, C4<0>, C4<0>;
L_0x557cdde0ce80 .functor AND 1, L_0x557cdde0cc90, L_0x557cdde0cbf0, C4<1>, C4<1>;
v0x557cdd4d5030_0 .net "S", 0 0, L_0x557cdde0cd70;  alias, 1 drivers
v0x557cdd4d50f0_0 .net "a", 0 0, L_0x557cdde0cc90;  alias, 1 drivers
v0x557cdd4dc120_0 .net "b", 0 0, L_0x557cdde0cbf0;  alias, 1 drivers
v0x557cdd4db220_0 .net "cout", 0 0, L_0x557cdde0ce80;  alias, 1 drivers
S_0x557cdd963d60 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdcffe370 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cdd963ee0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd963d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0d690 .functor OR 1, L_0x557cdde0d3c0, L_0x557cdde0d5d0, C4<0>, C4<0>;
v0x557cdd4d2f50_0 .net "S", 0 0, L_0x557cdde0d430;  1 drivers
v0x557cdd4d3010_0 .net "a", 0 0, L_0x557cdde0d700;  1 drivers
v0x557cdd4d2ab0_0 .net "b", 0 0, L_0x557cdde0d210;  1 drivers
v0x557cdd4d1f60_0 .net "c_1", 0 0, L_0x557cdde0d3c0;  1 drivers
v0x557cdd4d1060_0 .net "c_2", 0 0, L_0x557cdde0d5d0;  1 drivers
v0x557cdd4d06e0_0 .net "cin", 0 0, L_0x557cdde0d980;  1 drivers
v0x557cdd4d0240_0 .net "cout", 0 0, L_0x557cdde0d690;  1 drivers
v0x557cdd4d02e0_0 .net "h_1_out", 0 0, L_0x557cdde0d350;  1 drivers
S_0x557cdd964060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd963ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0d350 .functor XOR 1, L_0x557cdde0d700, L_0x557cdde0d210, C4<0>, C4<0>;
L_0x557cdde0d3c0 .functor AND 1, L_0x557cdde0d700, L_0x557cdde0d210, C4<1>, C4<1>;
v0x557cdd4d7040_0 .net "S", 0 0, L_0x557cdde0d350;  alias, 1 drivers
v0x557cdd4d7100_0 .net "a", 0 0, L_0x557cdde0d700;  alias, 1 drivers
v0x557cdd4d6140_0 .net "b", 0 0, L_0x557cdde0d210;  alias, 1 drivers
v0x557cdd4d57c0_0 .net "cout", 0 0, L_0x557cdde0d3c0;  alias, 1 drivers
S_0x557cdd9641e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd963ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0d430 .functor XOR 1, L_0x557cdde0d350, L_0x557cdde0d980, C4<0>, C4<0>;
L_0x557cdde0d5d0 .functor AND 1, L_0x557cdde0d350, L_0x557cdde0d980, C4<1>, C4<1>;
v0x557cdd4d5320_0 .net "S", 0 0, L_0x557cdde0d430;  alias, 1 drivers
v0x557cdd4d53c0_0 .net "a", 0 0, L_0x557cdde0d350;  alias, 1 drivers
v0x557cdd4d47d0_0 .net "b", 0 0, L_0x557cdde0d980;  alias, 1 drivers
v0x557cdd4d38d0_0 .net "cout", 0 0, L_0x557cdde0d5d0;  alias, 1 drivers
S_0x557cdd964360 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd0b0580 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cdd9644e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd964360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0ded0 .functor OR 1, L_0x557cdde0dc90, L_0x557cdde0de10, C4<0>, C4<0>;
v0x557cdd4cbec0_0 .net "S", 0 0, L_0x557cdde0dd00;  1 drivers
v0x557cdd4cb680_0 .net "a", 0 0, L_0x557cdde0df40;  1 drivers
v0x557cdd4cb280_0 .net "b", 0 0, L_0x557cdde0e070;  1 drivers
v0x557cdd4dda90_0 .net "c_1", 0 0, L_0x557cdde0dc90;  1 drivers
v0x557cdd4dd110_0 .net "c_2", 0 0, L_0x557cdde0de10;  1 drivers
v0x557cdd4dd1b0_0 .net "cin", 0 0, L_0x557cdde0dbc0;  1 drivers
v0x557cdd4dcc70_0 .net "cout", 0 0, L_0x557cdde0ded0;  1 drivers
v0x557cdd4dcd10_0 .net "h_1_out", 0 0, L_0x557cdde0d830;  1 drivers
S_0x557cdd964660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9644e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0d830 .functor XOR 1, L_0x557cdde0df40, L_0x557cdde0e070, C4<0>, C4<0>;
L_0x557cdde0dc90 .functor AND 1, L_0x557cdde0df40, L_0x557cdde0e070, C4<1>, C4<1>;
v0x557cdd4cf6f0_0 .net "S", 0 0, L_0x557cdde0d830;  alias, 1 drivers
v0x557cdd4ce7f0_0 .net "a", 0 0, L_0x557cdde0df40;  alias, 1 drivers
v0x557cdd4ce8b0_0 .net "b", 0 0, L_0x557cdde0e070;  alias, 1 drivers
v0x557cdd4cde70_0 .net "cout", 0 0, L_0x557cdde0dc90;  alias, 1 drivers
S_0x557cdd9647e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9644e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0dd00 .functor XOR 1, L_0x557cdde0d830, L_0x557cdde0dbc0, C4<0>, C4<0>;
L_0x557cdde0de10 .functor AND 1, L_0x557cdde0d830, L_0x557cdde0dbc0, C4<1>, C4<1>;
v0x557cdd4cd9d0_0 .net "S", 0 0, L_0x557cdde0dd00;  alias, 1 drivers
v0x557cdd4cda90_0 .net "a", 0 0, L_0x557cdde0d830;  alias, 1 drivers
v0x557cdd4ccdf0_0 .net "b", 0 0, L_0x557cdde0dbc0;  alias, 1 drivers
v0x557cdd4cca40_0 .net "cout", 0 0, L_0x557cdde0de10;  alias, 1 drivers
S_0x557cdd964960 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd1cbc00 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cdd964ae0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd964960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0e650 .functor OR 1, L_0x557cdde0e380, L_0x557cdde0e590, C4<0>, C4<0>;
v0x557cdd4c4f30_0 .net "S", 0 0, L_0x557cdde0e3f0;  1 drivers
v0x557cdd4c4ff0_0 .net "a", 0 0, L_0x557cdde0e6c0;  1 drivers
v0x557cdd4c43e0_0 .net "b", 0 0, L_0x557cdde0e8e0;  1 drivers
v0x557cdd4c34e0_0 .net "c_1", 0 0, L_0x557cdde0e380;  1 drivers
v0x557cdd4c2b60_0 .net "c_2", 0 0, L_0x557cdde0e590;  1 drivers
v0x557cdd4c26c0_0 .net "cin", 0 0, L_0x557cdde0ea10;  1 drivers
v0x557cdd4c1b70_0 .net "cout", 0 0, L_0x557cdde0e650;  1 drivers
v0x557cdd4c1c10_0 .net "h_1_out", 0 0, L_0x557cdde0e310;  1 drivers
S_0x557cdd964c60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd964ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0e310 .functor XOR 1, L_0x557cdde0e6c0, L_0x557cdde0e8e0, C4<0>, C4<0>;
L_0x557cdde0e380 .functor AND 1, L_0x557cdde0e6c0, L_0x557cdde0e8e0, C4<1>, C4<1>;
v0x557cdd4ca6b0_0 .net "S", 0 0, L_0x557cdde0e310;  alias, 1 drivers
v0x557cdd4ca770_0 .net "a", 0 0, L_0x557cdde0e6c0;  alias, 1 drivers
v0x557cdd4c99a0_0 .net "b", 0 0, L_0x557cdde0e8e0;  alias, 1 drivers
v0x557cdd4baa80_0 .net "cout", 0 0, L_0x557cdde0e380;  alias, 1 drivers
S_0x557cdd964de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd964ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0e3f0 .functor XOR 1, L_0x557cdde0e310, L_0x557cdde0ea10, C4<0>, C4<0>;
L_0x557cdde0e590 .functor AND 1, L_0x557cdde0e310, L_0x557cdde0ea10, C4<1>, C4<1>;
v0x557cdd4c6c50_0 .net "S", 0 0, L_0x557cdde0e3f0;  alias, 1 drivers
v0x557cdd4c6cf0_0 .net "a", 0 0, L_0x557cdde0e310;  alias, 1 drivers
v0x557cdd4c5d50_0 .net "b", 0 0, L_0x557cdde0ea10;  alias, 1 drivers
v0x557cdd4c53d0_0 .net "cout", 0 0, L_0x557cdde0e590;  alias, 1 drivers
S_0x557cdd964f60 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdcf3ca30 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cdd9650e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd964f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0ef80 .functor OR 1, L_0x557cdde0ecb0, L_0x557cdde0eec0, C4<0>, C4<0>;
v0x557cdd4bd5e0_0 .net "S", 0 0, L_0x557cdde0ed20;  1 drivers
v0x557cdd4bca90_0 .net "a", 0 0, L_0x557cdde0eff0;  1 drivers
v0x557cdd4bbb90_0 .net "b", 0 0, L_0x557cdde0f120;  1 drivers
v0x557cdd4bb210_0 .net "c_1", 0 0, L_0x557cdde0ecb0;  1 drivers
v0x557cdd4bad70_0 .net "c_2", 0 0, L_0x557cdde0eec0;  1 drivers
v0x557cdd4bae10_0 .net "cin", 0 0, L_0x557cdde0f360;  1 drivers
v0x557cdd4ba220_0 .net "cout", 0 0, L_0x557cdde0ef80;  1 drivers
v0x557cdd4ba2c0_0 .net "h_1_out", 0 0, L_0x557cdde0ec40;  1 drivers
S_0x557cdd965260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9650e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0ec40 .functor XOR 1, L_0x557cdde0eff0, L_0x557cdde0f120, C4<0>, C4<0>;
L_0x557cdde0ecb0 .functor AND 1, L_0x557cdde0eff0, L_0x557cdde0f120, C4<1>, C4<1>;
v0x557cdd4c0c70_0 .net "S", 0 0, L_0x557cdde0ec40;  alias, 1 drivers
v0x557cdd4c02f0_0 .net "a", 0 0, L_0x557cdde0eff0;  alias, 1 drivers
v0x557cdd4c03b0_0 .net "b", 0 0, L_0x557cdde0f120;  alias, 1 drivers
v0x557cdd4bfe50_0 .net "cout", 0 0, L_0x557cdde0ecb0;  alias, 1 drivers
S_0x557cdd9653e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9650e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0ed20 .functor XOR 1, L_0x557cdde0ec40, L_0x557cdde0f360, C4<0>, C4<0>;
L_0x557cdde0eec0 .functor AND 1, L_0x557cdde0ec40, L_0x557cdde0f360, C4<1>, C4<1>;
v0x557cdd4bf300_0 .net "S", 0 0, L_0x557cdde0ed20;  alias, 1 drivers
v0x557cdd4bf3c0_0 .net "a", 0 0, L_0x557cdde0ec40;  alias, 1 drivers
v0x557cdd4be400_0 .net "b", 0 0, L_0x557cdde0f360;  alias, 1 drivers
v0x557cdd4bda80_0 .net "cout", 0 0, L_0x557cdde0eec0;  alias, 1 drivers
S_0x557cdd965560 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdceebb50 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cdd9656e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd965560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde0f7d0 .functor OR 1, L_0x557cdde0f500, L_0x557cdde0f710, C4<0>, C4<0>;
v0x557cdd4b6070_0 .net "S", 0 0, L_0x557cdde0f570;  1 drivers
v0x557cdd4b6130_0 .net "a", 0 0, L_0x557cdde0f840;  1 drivers
v0x557cdd4c85c0_0 .net "b", 0 0, L_0x557cdde0fa90;  1 drivers
v0x557cdd4c7c40_0 .net "c_1", 0 0, L_0x557cdde0f500;  1 drivers
v0x557cdd4c77a0_0 .net "c_2", 0 0, L_0x557cdde0f710;  1 drivers
v0x557cdd4b3b90_0 .net "cin", 0 0, L_0x557cdde0fbc0;  1 drivers
v0x557cdd4a9a80_0 .net "cout", 0 0, L_0x557cdde0f7d0;  1 drivers
v0x557cdd4a9b20_0 .net "h_1_out", 0 0, L_0x557cdde0f490;  1 drivers
S_0x557cdd965860 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9656e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0f490 .functor XOR 1, L_0x557cdde0f840, L_0x557cdde0fa90, C4<0>, C4<0>;
L_0x557cdde0f500 .functor AND 1, L_0x557cdde0f840, L_0x557cdde0fa90, C4<1>, C4<1>;
v0x557cdd4b9320_0 .net "S", 0 0, L_0x557cdde0f490;  alias, 1 drivers
v0x557cdd4b93e0_0 .net "a", 0 0, L_0x557cdde0f840;  alias, 1 drivers
v0x557cdd4b89a0_0 .net "b", 0 0, L_0x557cdde0fa90;  alias, 1 drivers
v0x557cdd4b8500_0 .net "cout", 0 0, L_0x557cdde0f500;  alias, 1 drivers
S_0x557cdd9659e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9656e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0f570 .functor XOR 1, L_0x557cdde0f490, L_0x557cdde0fbc0, C4<0>, C4<0>;
L_0x557cdde0f710 .functor AND 1, L_0x557cdde0f490, L_0x557cdde0fbc0, C4<1>, C4<1>;
v0x557cdd4b7920_0 .net "S", 0 0, L_0x557cdde0f570;  alias, 1 drivers
v0x557cdd4b79c0_0 .net "a", 0 0, L_0x557cdde0f490;  alias, 1 drivers
v0x557cdd4b7570_0 .net "b", 0 0, L_0x557cdde0fbc0;  alias, 1 drivers
v0x557cdd4b69f0_0 .net "cout", 0 0, L_0x557cdde0f710;  alias, 1 drivers
S_0x557cdd965b60 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdd173740 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cdd965ce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd965b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde10080 .functor OR 1, L_0x557cdde0fa00, L_0x557cdde0ffc0, C4<0>, C4<0>;
v0x557cdd4aca80_0 .net "S", 0 0, L_0x557cdde0fe20;  1 drivers
v0x557cdd4ac5e0_0 .net "a", 0 0, L_0x557cdde100f0;  1 drivers
v0x557cdd4aba90_0 .net "b", 0 0, L_0x557cdde10220;  1 drivers
v0x557cdd4aab90_0 .net "c_1", 0 0, L_0x557cdde0fa00;  1 drivers
v0x557cdd4aa210_0 .net "c_2", 0 0, L_0x557cdde0ffc0;  1 drivers
v0x557cdd4aa2b0_0 .net "cin", 0 0, L_0x557cdde10490;  1 drivers
v0x557cdd4a9d70_0 .net "cout", 0 0, L_0x557cdde10080;  1 drivers
v0x557cdd4a9e10_0 .net "h_1_out", 0 0, L_0x557cdde0f970;  1 drivers
S_0x557cdd965e60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd965ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0f970 .functor XOR 1, L_0x557cdde100f0, L_0x557cdde10220, C4<0>, C4<0>;
L_0x557cdde0fa00 .functor AND 1, L_0x557cdde100f0, L_0x557cdde10220, C4<1>, C4<1>;
v0x557cdd4b0b70_0 .net "S", 0 0, L_0x557cdde0f970;  alias, 1 drivers
v0x557cdd4afc70_0 .net "a", 0 0, L_0x557cdde100f0;  alias, 1 drivers
v0x557cdd4afd30_0 .net "b", 0 0, L_0x557cdde10220;  alias, 1 drivers
v0x557cdd4af2f0_0 .net "cout", 0 0, L_0x557cdde0fa00;  alias, 1 drivers
S_0x557cdd965fe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd965ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde0fe20 .functor XOR 1, L_0x557cdde0f970, L_0x557cdde10490, C4<0>, C4<0>;
L_0x557cdde0ffc0 .functor AND 1, L_0x557cdde0f970, L_0x557cdde10490, C4<1>, C4<1>;
v0x557cdd4aee50_0 .net "S", 0 0, L_0x557cdde0fe20;  alias, 1 drivers
v0x557cdd4aef10_0 .net "a", 0 0, L_0x557cdde0f970;  alias, 1 drivers
v0x557cdd4ae300_0 .net "b", 0 0, L_0x557cdde10490;  alias, 1 drivers
v0x557cdd4ad400_0 .net "cout", 0 0, L_0x557cdde0ffc0;  alias, 1 drivers
S_0x557cdd966160 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdcf0d030 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cdd9662e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd966160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde10900 .functor OR 1, L_0x557cdde10630, L_0x557cdde10840, C4<0>, C4<0>;
v0x557cdd4a5130_0 .net "S", 0 0, L_0x557cdde106a0;  1 drivers
v0x557cdd4a51f0_0 .net "a", 0 0, L_0x557cdde10970;  1 drivers
v0x557cdd4a4c90_0 .net "b", 0 0, L_0x557cdde10e00;  1 drivers
v0x557cdd4a4140_0 .net "c_1", 0 0, L_0x557cdde10630;  1 drivers
v0x557cdd4a3240_0 .net "c_2", 0 0, L_0x557cdde10840;  1 drivers
v0x557cdd4a2910_0 .net "cin", 0 0, L_0x557cdde11140;  1 drivers
v0x557cdd4a2510_0 .net "cout", 0 0, L_0x557cdde10900;  1 drivers
v0x557cdd4a25b0_0 .net "h_1_out", 0 0, L_0x557cdde105c0;  1 drivers
S_0x557cdd966460 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9662e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde105c0 .functor XOR 1, L_0x557cdde10970, L_0x557cdde10e00, C4<0>, C4<0>;
L_0x557cdde10630 .functor AND 1, L_0x557cdde10970, L_0x557cdde10e00, C4<1>, C4<1>;
v0x557cdd4a9220_0 .net "S", 0 0, L_0x557cdde105c0;  alias, 1 drivers
v0x557cdd4a92e0_0 .net "a", 0 0, L_0x557cdde10970;  alias, 1 drivers
v0x557cdd4a8320_0 .net "b", 0 0, L_0x557cdde10e00;  alias, 1 drivers
v0x557cdd4a79a0_0 .net "cout", 0 0, L_0x557cdde10630;  alias, 1 drivers
S_0x557cdd9665e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9662e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde106a0 .functor XOR 1, L_0x557cdde105c0, L_0x557cdde11140, C4<0>, C4<0>;
L_0x557cdde10840 .functor AND 1, L_0x557cdde105c0, L_0x557cdde11140, C4<1>, C4<1>;
v0x557cdd4a7500_0 .net "S", 0 0, L_0x557cdde106a0;  alias, 1 drivers
v0x557cdd4a75a0_0 .net "a", 0 0, L_0x557cdde105c0;  alias, 1 drivers
v0x557cdd4a69b0_0 .net "b", 0 0, L_0x557cdde11140;  alias, 1 drivers
v0x557cdd4a5ab0_0 .net "cout", 0 0, L_0x557cdde10840;  alias, 1 drivers
S_0x557cdd966760 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cdd960d60;
 .timescale 0 0;
P_0x557cdce5a310 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cdd9668e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd966760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde11710 .functor OR 1, L_0x557cdde11440, L_0x557cdde11650, C4<0>, C4<0>;
v0x557cdd8e3e50_0 .net "S", 0 0, L_0x557cdde114b0;  1 drivers
v0x557cdd906c10_0 .net "a", 0 0, L_0x557cdde11780;  1 drivers
v0x557cdd905d10_0 .net "b", 0 0, L_0x557cdde118b0;  1 drivers
v0x557cdd905390_0 .net "c_1", 0 0, L_0x557cdde11440;  1 drivers
v0x557cdd904ef0_0 .net "c_2", 0 0, L_0x557cdde11650;  1 drivers
v0x557cdd904f90_0 .net "cin", 0 0, L_0x557cdde11b50;  1 drivers
v0x557cdd9043a0_0 .net "cout", 0 0, L_0x557cdde11710;  1 drivers
v0x557cdd904440_0 .net "h_1_out", 0 0, L_0x557cdde113d0;  1 drivers
S_0x557cdd966a60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9668e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde113d0 .functor XOR 1, L_0x557cdde11780, L_0x557cdde118b0, C4<0>, C4<0>;
L_0x557cdde11440 .functor AND 1, L_0x557cdde11780, L_0x557cdde118b0, C4<1>, C4<1>;
v0x557cdd4a1a70_0 .net "S", 0 0, L_0x557cdde113d0;  alias, 1 drivers
v0x557cdd4a1760_0 .net "a", 0 0, L_0x557cdde11780;  alias, 1 drivers
v0x557cdd4a1820_0 .net "b", 0 0, L_0x557cdde118b0;  alias, 1 drivers
v0x557cdd4a0e60_0 .net "cout", 0 0, L_0x557cdde11440;  alias, 1 drivers
S_0x557cdd966be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9668e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde114b0 .functor XOR 1, L_0x557cdde113d0, L_0x557cdde11b50, C4<0>, C4<0>;
L_0x557cdde11650 .functor AND 1, L_0x557cdde113d0, L_0x557cdde11b50, C4<1>, C4<1>;
v0x557cdd4b24e0_0 .net "S", 0 0, L_0x557cdde114b0;  alias, 1 drivers
v0x557cdd4b25a0_0 .net "a", 0 0, L_0x557cdde113d0;  alias, 1 drivers
v0x557cdd4b1b60_0 .net "b", 0 0, L_0x557cdde11b50;  alias, 1 drivers
v0x557cdd4b16c0_0 .net "cout", 0 0, L_0x557cdde11650;  alias, 1 drivers
S_0x557cdd966d60 .scope module, "dut1" "karatsuba_4" 3 186, 3 132 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cddd610e0 .functor BUFZ 4, L_0x557cddd60b20, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd613b0 .functor BUFZ 4, L_0x557cddd60db0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd87060 .functor NOT 1, L_0x557cddd746e0, C4<0>, C4<0>, C4<0>;
L_0x557cddd870d0 .functor NOT 1, L_0x557cddd77020, C4<0>, C4<0>, C4<0>;
L_0x557cddd87140 .functor XOR 1, L_0x557cddd87060, L_0x557cddd870d0, C4<0>, C4<0>;
L_0x557cddd8c2b0 .functor BUFZ 4, L_0x557cddd6a5e0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd8c460 .functor BUFZ 4, L_0x557cddd73a30, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd8c520 .functor BUFZ 4, L_0x557cddd8c100, C4<0000>, C4<0000>, C4<0000>;
v0x557cdd99cef0_0 .net "X", 3 0, L_0x557cddd60b20;  alias, 1 drivers
v0x557cdd99cf90_0 .net "Xe", 1 0, L_0x557cddd61040;  1 drivers
v0x557cdd99d030_0 .net "Xn", 1 0, L_0x557cddd60f10;  1 drivers
v0x557cdd99d0d0_0 .net "Y", 3 0, L_0x557cddd60db0;  alias, 1 drivers
v0x557cdd99d170_0 .net "Ye", 1 0, L_0x557cddd61310;  1 drivers
v0x557cdd99d210_0 .net "Yn", 1 0, L_0x557cddd611e0;  1 drivers
v0x557cdd99d2b0_0 .net "Z", 7 0, L_0x557cddd90490;  alias, 1 drivers
v0x557cdd99d350_0 .net *"_s14", 0 0, L_0x557cddd87060;  1 drivers
v0x557cdd99d3f0_0 .net *"_s16", 0 0, L_0x557cddd870d0;  1 drivers
v0x557cdd99d490_0 .net *"_s23", 3 0, L_0x557cddd8c2b0;  1 drivers
v0x557cdd99d530_0 .net *"_s28", 3 0, L_0x557cddd8c460;  1 drivers
L_0x7f5061443a08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd99d5d0_0 .net/2s *"_s31", 1 0, L_0x7f5061443a08;  1 drivers
v0x557cdd99d670_0 .net *"_s36", 3 0, L_0x557cddd8c520;  1 drivers
v0x557cdd99d710_0 .net *"_s4", 3 0, L_0x557cddd610e0;  1 drivers
L_0x7f5061443a50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd99d7b0_0 .net/2s *"_s40", 1 0, L_0x7f5061443a50;  1 drivers
v0x557cdd99d850_0 .net *"_s9", 3 0, L_0x557cddd613b0;  1 drivers
L_0x7f5061443540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99d8f0_0 .net "add", 0 0, L_0x7f5061443540;  1 drivers
v0x557cdd99d990_0 .net "big_z0_z2", 7 0, L_0x557cddd8c320;  1 drivers
v0x557cdd99da30_0 .net "big_z1", 7 0, L_0x557cddd8c5e0;  1 drivers
v0x557cdd99dad0_0 .net "cout_z1", 0 0, L_0x557cddd894e0;  1 drivers
v0x557cdd99db70_0 .net "cout_z1_1", 0 0, L_0x557cddd842b0;  1 drivers
v0x557cdd99dc10_0 .net "dummy_cout", 0 0, L_0x557cddd90940;  1 drivers
v0x557cdd99dcb0_0 .net "signX", 0 0, L_0x557cddd746e0;  1 drivers
v0x557cdd99dd50_0 .net "signY", 0 0, L_0x557cddd77020;  1 drivers
v0x557cdd99ddf0_0 .net "sign_z3", 0 0, L_0x557cddd87140;  1 drivers
L_0x7f50614433d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd99de90_0 .net "sub", 0 0, L_0x7f50614433d8;  1 drivers
v0x557cdd99e040_0 .net "z0", 3 0, L_0x557cddd6a5e0;  1 drivers
v0x557cdd99e0e0_0 .net "z1", 3 0, L_0x557cddd8c100;  1 drivers
v0x557cdd99e180_0 .net "z1_1", 3 0, L_0x557cddd86f50;  1 drivers
v0x557cdd99e220_0 .net "z2", 3 0, L_0x557cddd73a30;  1 drivers
v0x557cdd99e2c0_0 .net "z3", 3 0, L_0x557cddd81ee0;  1 drivers
v0x557cdd99e360_0 .net "z3_1", 1 0, L_0x557cddd75df0;  1 drivers
v0x557cdd99e400_0 .net "z3_2", 1 0, L_0x557cddd78be0;  1 drivers
L_0x557cddd60f10 .part L_0x557cddd610e0, 2, 2;
L_0x557cddd61040 .part L_0x557cddd610e0, 0, 2;
L_0x557cddd611e0 .part L_0x557cddd613b0, 2, 2;
L_0x557cddd61310 .part L_0x557cddd613b0, 0, 2;
L_0x557cddd8c320 .concat8 [ 4 4 0 0], L_0x557cddd8c2b0, L_0x557cddd8c460;
L_0x557cddd8c5e0 .concat8 [ 2 4 2 0], L_0x7f5061443a08, L_0x557cddd8c520, L_0x7f5061443a50;
S_0x557cdd966ee0 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcdfa970 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cddd82010 .functor XOR 4, L_0x7f5061449210, L_0x557cddd73a30, C4<0000>, C4<0000>;
L_0x557cddd840c0 .functor NOT 1, L_0x557cddd842b0, C4<0>, C4<0>, C4<0>;
L_0x557cddd84460 .functor AND 1, L_0x7f5061443540, L_0x557cddd840c0, C4<1>, C4<1>;
L_0x557cddd846d0 .functor NOT 4, L_0x557cddd845e0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd84740 .functor AND 4, L_0x557cddd84020, L_0x557cddd846d0, C4<1111>, C4<1111>;
L_0x557cddd84800 .functor NOT 4, L_0x557cddd84020, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd86950 .functor AND 4, L_0x557cddd868b0, L_0x557cddd86d50, C4<1111>, C4<1111>;
L_0x557cddd86f50 .functor OR 4, L_0x557cddd84740, L_0x557cddd86950, C4<0000>, C4<0000>;
v0x557cdd8bb700_0 .net *"_s0", 3 0, L_0x7f5061449210;  1 drivers
v0x557cdd8bad80_0 .net *"_s10", 3 0, L_0x557cddd846d0;  1 drivers
L_0x7f50614438e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd8ba8e0_0 .net/2s *"_s18", 2 0, L_0x7f50614438e8;  1 drivers
L_0x7f5061443930 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd8b9c70_0 .net/2s *"_s23", 0 0, L_0x7f5061443930;  1 drivers
v0x557cdd8b98c0_0 .net *"_s27", 3 0, L_0x557cddd86d50;  1 drivers
v0x557cdd8b8e30_0 .net *"_s4", 0 0, L_0x557cddd840c0;  1 drivers
v0x557cdd8b85f0_0 .net *"_s8", 3 0, L_0x557cddd845e0;  1 drivers
v0x557cdd8b81f0_0 .net "a", 3 0, L_0x557cddd6a5e0;  alias, 1 drivers
v0x557cdd8b82b0_0 .net "a_or_s", 0 0, L_0x7f5061443540;  alias, 1 drivers
v0x557cdd8ded20_0 .net "add_1", 3 0, L_0x557cddd84950;  1 drivers
v0x557cdd8dedc0_0 .net "b", 3 0, L_0x557cddd73a30;  alias, 1 drivers
v0x557cdd8de3a0_0 .net "cout", 0 0, L_0x557cddd842b0;  alias, 1 drivers
v0x557cdd8ddf00_0 .net "diff_is_negative", 0 0, L_0x557cddd84460;  1 drivers
v0x557cdd8ddfa0_0 .net "dummy_cout", 0 0, L_0x557cddd86b40;  1 drivers
v0x557cdd890d20_0 .net "input_b", 3 0, L_0x557cddd82010;  1 drivers
v0x557cdd8b3ae0_0 .net "inverted_out", 3 0, L_0x557cddd84800;  1 drivers
v0x557cdd8b2be0_0 .net "n_out", 3 0, L_0x557cddd86950;  1 drivers
v0x557cdd8b2c80_0 .net "negated_out", 3 0, L_0x557cddd868b0;  1 drivers
v0x557cdd8b1dc0_0 .net "out", 3 0, L_0x557cddd86f50;  alias, 1 drivers
v0x557cdd8b1e80_0 .net "p_out", 3 0, L_0x557cddd84740;  1 drivers
v0x557cdd8b1270_0 .net "t_out", 3 0, L_0x557cddd84020;  1 drivers
L_0x557cddd845e0 .concat [ 1 1 1 1], L_0x557cddd84460, L_0x557cddd84460, L_0x557cddd84460, L_0x557cddd84460;
L_0x557cddd84950 .concat8 [ 1 3 0 0], L_0x7f5061443930, L_0x7f50614438e8;
L_0x557cddd86cb0 .part L_0x557cddd84950, 3, 1;
L_0x557cddd86d50 .concat [ 1 1 1 1], L_0x557cddd84460, L_0x557cddd84460, L_0x557cddd84460, L_0x557cddd84460;
S_0x557cdd967060 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd966ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcde3bd0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd8e28b0_0 .net "S", 3 0, L_0x557cddd84020;  alias, 1 drivers
v0x557cdd8e2970_0 .net "a", 3 0, L_0x557cddd6a5e0;  alias, 1 drivers
v0x557cdd8e2070_0 .net "b", 3 0, L_0x557cddd82010;  alias, 1 drivers
v0x557cdd908580_0 .net "carin", 3 0, L_0x557cddd84130;  1 drivers
v0x557cdd907c00_0 .net "cin", 0 0, L_0x7f5061443540;  alias, 1 drivers
v0x557cdd907760_0 .net "cout", 0 0, L_0x557cddd842b0;  alias, 1 drivers
L_0x557cddd826f0 .part L_0x557cddd6a5e0, 1, 1;
L_0x557cddd82820 .part L_0x557cddd82010, 1, 1;
L_0x557cddd82950 .part L_0x557cddd84130, 0, 1;
L_0x557cddd82e30 .part L_0x557cddd6a5e0, 2, 1;
L_0x557cddd82f60 .part L_0x557cddd82010, 2, 1;
L_0x557cddd83120 .part L_0x557cddd84130, 1, 1;
L_0x557cddd83600 .part L_0x557cddd6a5e0, 3, 1;
L_0x557cddd83840 .part L_0x557cddd82010, 3, 1;
L_0x557cddd83930 .part L_0x557cddd84130, 2, 1;
L_0x557cddd83dc0 .part L_0x557cddd6a5e0, 0, 1;
L_0x557cddd83ef0 .part L_0x557cddd82010, 0, 1;
L_0x557cddd84020 .concat8 [ 1 1 1 1], L_0x557cddd83b40, L_0x557cddd82420, L_0x557cddd82b60, L_0x557cddd83330;
L_0x557cddd84130 .concat8 [ 1 1 1 1], L_0x557cddd83d50, L_0x557cddd82680, L_0x557cddd82dc0, L_0x557cddd83590;
L_0x557cddd842b0 .part L_0x557cddd84130, 3, 1;
S_0x557cdd9671e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd967060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd83d50 .functor OR 1, L_0x557cddd83ad0, L_0x557cddd83c90, C4<0>, C4<0>;
v0x557cdd8fca50_0 .net "S", 0 0, L_0x557cddd83b40;  1 drivers
v0x557cdd8fcb10_0 .net "a", 0 0, L_0x557cddd83dc0;  1 drivers
v0x557cdd8fbb50_0 .net "b", 0 0, L_0x557cddd83ef0;  1 drivers
v0x557cdd8fb1d0_0 .net "c_1", 0 0, L_0x557cddd83ad0;  1 drivers
v0x557cdd8fad30_0 .net "c_2", 0 0, L_0x557cddd83c90;  1 drivers
v0x557cdd8fa1e0_0 .net "cin", 0 0, L_0x7f5061443540;  alias, 1 drivers
v0x557cdd8f92e0_0 .net "cout", 0 0, L_0x557cddd83d50;  1 drivers
v0x557cdd8f9380_0 .net "h_1_out", 0 0, L_0x557cddd83a60;  1 drivers
S_0x557cdd967360 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9671e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd83a60 .functor XOR 1, L_0x557cddd83dc0, L_0x557cddd83ef0, C4<0>, C4<0>;
L_0x557cddd83ad0 .functor AND 1, L_0x557cddd83dc0, L_0x557cddd83ef0, C4<1>, C4<1>;
v0x557cdd9002b0_0 .net "S", 0 0, L_0x557cddd83a60;  alias, 1 drivers
v0x557cdd900370_0 .net "a", 0 0, L_0x557cddd83dc0;  alias, 1 drivers
v0x557cdd8ffe10_0 .net "b", 0 0, L_0x557cddd83ef0;  alias, 1 drivers
v0x557cdd8ff2c0_0 .net "cout", 0 0, L_0x557cddd83ad0;  alias, 1 drivers
S_0x557cdd9674e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9671e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd83b40 .functor XOR 1, L_0x557cddd83a60, L_0x7f5061443540, C4<0>, C4<0>;
L_0x557cddd83c90 .functor AND 1, L_0x557cddd83a60, L_0x7f5061443540, C4<1>, C4<1>;
v0x557cdd8fe3c0_0 .net "S", 0 0, L_0x557cddd83b40;  alias, 1 drivers
v0x557cdd8fe460_0 .net "a", 0 0, L_0x557cddd83a60;  alias, 1 drivers
v0x557cdd8fda40_0 .net "b", 0 0, L_0x7f5061443540;  alias, 1 drivers
v0x557cdd8fd5a0_0 .net "cout", 0 0, L_0x557cddd83c90;  alias, 1 drivers
S_0x557cdd967660 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd967060;
 .timescale 0 0;
P_0x557cdce31400 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9677e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd967660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd82680 .functor OR 1, L_0x557cddd82360, L_0x557cddd825c0, C4<0>, C4<0>;
v0x557cdd8f5100_0 .net "S", 0 0, L_0x557cddd82420;  1 drivers
v0x557cdd8f4200_0 .net "a", 0 0, L_0x557cddd826f0;  1 drivers
v0x557cdd8f3880_0 .net "b", 0 0, L_0x557cddd82820;  1 drivers
v0x557cdd8f33e0_0 .net "c_1", 0 0, L_0x557cddd82360;  1 drivers
v0x557cdd8f2890_0 .net "c_2", 0 0, L_0x557cddd825c0;  1 drivers
v0x557cdd8f2930_0 .net "cin", 0 0, L_0x557cddd82950;  1 drivers
v0x557cdd8f1990_0 .net "cout", 0 0, L_0x557cddd82680;  1 drivers
v0x557cdd8f1a30_0 .net "h_1_out", 0 0, L_0x557cddd82250;  1 drivers
S_0x557cdd967960 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9677e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd82250 .functor XOR 1, L_0x557cddd826f0, L_0x557cddd82820, C4<0>, C4<0>;
L_0x557cddd82360 .functor AND 1, L_0x557cddd826f0, L_0x557cddd82820, C4<1>, C4<1>;
v0x557cdd8f8960_0 .net "S", 0 0, L_0x557cddd82250;  alias, 1 drivers
v0x557cdd8f84c0_0 .net "a", 0 0, L_0x557cddd826f0;  alias, 1 drivers
v0x557cdd8f8580_0 .net "b", 0 0, L_0x557cddd82820;  alias, 1 drivers
v0x557cdd8f7970_0 .net "cout", 0 0, L_0x557cddd82360;  alias, 1 drivers
S_0x557cdd967ae0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9677e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd82420 .functor XOR 1, L_0x557cddd82250, L_0x557cddd82950, C4<0>, C4<0>;
L_0x557cddd825c0 .functor AND 1, L_0x557cddd82250, L_0x557cddd82950, C4<1>, C4<1>;
v0x557cdd8f6a70_0 .net "S", 0 0, L_0x557cddd82420;  alias, 1 drivers
v0x557cdd8f6b30_0 .net "a", 0 0, L_0x557cddd82250;  alias, 1 drivers
v0x557cdd8f60f0_0 .net "b", 0 0, L_0x557cddd82950;  alias, 1 drivers
v0x557cdd8f5c50_0 .net "cout", 0 0, L_0x557cddd825c0;  alias, 1 drivers
S_0x557cdd967c60 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd967060;
 .timescale 0 0;
P_0x557cdd199b50 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd967de0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd967c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd82dc0 .functor OR 1, L_0x557cddd82af0, L_0x557cddd82d00, C4<0>, C4<0>;
v0x557cdd8ed7b0_0 .net "S", 0 0, L_0x557cddd82b60;  1 drivers
v0x557cdd8ec8b0_0 .net "a", 0 0, L_0x557cddd82e30;  1 drivers
v0x557cdd8ebf30_0 .net "b", 0 0, L_0x557cddd82f60;  1 drivers
v0x557cdd8eba90_0 .net "c_1", 0 0, L_0x557cddd82af0;  1 drivers
v0x557cdd8eaf40_0 .net "c_2", 0 0, L_0x557cddd82d00;  1 drivers
v0x557cdd8eafe0_0 .net "cin", 0 0, L_0x557cddd83120;  1 drivers
v0x557cdd8ea040_0 .net "cout", 0 0, L_0x557cddd82dc0;  1 drivers
v0x557cdd8ea0e0_0 .net "h_1_out", 0 0, L_0x557cddd82a80;  1 drivers
S_0x557cdd967f60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd967de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd82a80 .functor XOR 1, L_0x557cddd82e30, L_0x557cddd82f60, C4<0>, C4<0>;
L_0x557cddd82af0 .functor AND 1, L_0x557cddd82e30, L_0x557cddd82f60, C4<1>, C4<1>;
v0x557cdd8f1010_0 .net "S", 0 0, L_0x557cddd82a80;  alias, 1 drivers
v0x557cdd8f0b70_0 .net "a", 0 0, L_0x557cddd82e30;  alias, 1 drivers
v0x557cdd8f0c30_0 .net "b", 0 0, L_0x557cddd82f60;  alias, 1 drivers
v0x557cdd8f0020_0 .net "cout", 0 0, L_0x557cddd82af0;  alias, 1 drivers
S_0x557cdd9680e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd967de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd82b60 .functor XOR 1, L_0x557cddd82a80, L_0x557cddd83120, C4<0>, C4<0>;
L_0x557cddd82d00 .functor AND 1, L_0x557cddd82a80, L_0x557cddd83120, C4<1>, C4<1>;
v0x557cdd8ef120_0 .net "S", 0 0, L_0x557cddd82b60;  alias, 1 drivers
v0x557cdd8ef1e0_0 .net "a", 0 0, L_0x557cddd82a80;  alias, 1 drivers
v0x557cdd8ee7a0_0 .net "b", 0 0, L_0x557cddd83120;  alias, 1 drivers
v0x557cdd8ee300_0 .net "cout", 0 0, L_0x557cddd82d00;  alias, 1 drivers
S_0x557cdd968260 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd967060;
 .timescale 0 0;
P_0x557cdcfa1240 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9683e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd968260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd83590 .functor OR 1, L_0x557cddd832c0, L_0x557cddd834d0, C4<0>, C4<0>;
v0x557cdd8e5e60_0 .net "S", 0 0, L_0x557cddd83330;  1 drivers
v0x557cdd8e5f20_0 .net "a", 0 0, L_0x557cddd83600;  1 drivers
v0x557cdd8e4f60_0 .net "b", 0 0, L_0x557cddd83840;  1 drivers
v0x557cdd8e45e0_0 .net "c_1", 0 0, L_0x557cddd832c0;  1 drivers
v0x557cdd8e4140_0 .net "c_2", 0 0, L_0x557cddd834d0;  1 drivers
v0x557cdd8e3560_0 .net "cin", 0 0, L_0x557cddd83930;  1 drivers
v0x557cdd8e3250_0 .net "cout", 0 0, L_0x557cddd83590;  1 drivers
v0x557cdd8e32f0_0 .net "h_1_out", 0 0, L_0x557cddd83250;  1 drivers
S_0x557cdd968560 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd83250 .functor XOR 1, L_0x557cddd83600, L_0x557cddd83840, C4<0>, C4<0>;
L_0x557cddd832c0 .functor AND 1, L_0x557cddd83600, L_0x557cddd83840, C4<1>, C4<1>;
v0x557cdd8e96c0_0 .net "S", 0 0, L_0x557cddd83250;  alias, 1 drivers
v0x557cdd8e9780_0 .net "a", 0 0, L_0x557cddd83600;  alias, 1 drivers
v0x557cdd8e9220_0 .net "b", 0 0, L_0x557cddd83840;  alias, 1 drivers
v0x557cdd8e86d0_0 .net "cout", 0 0, L_0x557cddd832c0;  alias, 1 drivers
S_0x557cdd9686e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9683e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd83330 .functor XOR 1, L_0x557cddd83250, L_0x557cddd83930, C4<0>, C4<0>;
L_0x557cddd834d0 .functor AND 1, L_0x557cddd83250, L_0x557cddd83930, C4<1>, C4<1>;
v0x557cdd8e77d0_0 .net "S", 0 0, L_0x557cddd83330;  alias, 1 drivers
v0x557cdd8e7870_0 .net "a", 0 0, L_0x557cddd83250;  alias, 1 drivers
v0x557cdd8e6e50_0 .net "b", 0 0, L_0x557cddd83930;  alias, 1 drivers
v0x557cdd8e69b0_0 .net "cout", 0 0, L_0x557cddd834d0;  alias, 1 drivers
S_0x557cdd968860 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd966ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4f4ac0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd8bee70_0 .net "S", 3 0, L_0x557cddd868b0;  alias, 1 drivers
v0x557cdd8bef10_0 .net "a", 3 0, L_0x557cddd84800;  alias, 1 drivers
v0x557cdd8bdf70_0 .net "b", 3 0, L_0x557cddd84950;  alias, 1 drivers
v0x557cdd8bd5f0_0 .net "carin", 3 0, L_0x557cddd869c0;  1 drivers
v0x557cdd8bd150_0 .net "cin", 0 0, L_0x557cddd86cb0;  1 drivers
v0x557cdd8bc600_0 .net "cout", 0 0, L_0x557cddd86b40;  alias, 1 drivers
L_0x557cddd84f30 .part L_0x557cddd84800, 1, 1;
L_0x557cddd85060 .part L_0x557cddd84950, 1, 1;
L_0x557cddd85190 .part L_0x557cddd869c0, 0, 1;
L_0x557cddd85670 .part L_0x557cddd84800, 2, 1;
L_0x557cddd85830 .part L_0x557cddd84950, 2, 1;
L_0x557cddd859f0 .part L_0x557cddd869c0, 1, 1;
L_0x557cddd85e80 .part L_0x557cddd84800, 3, 1;
L_0x557cddd85fb0 .part L_0x557cddd84950, 3, 1;
L_0x557cddd86130 .part L_0x557cddd869c0, 2, 1;
L_0x557cddd86650 .part L_0x557cddd84800, 0, 1;
L_0x557cddd86780 .part L_0x557cddd84950, 0, 1;
L_0x557cddd868b0 .concat8 [ 1 1 1 1], L_0x557cddd86340, L_0x557cddd84c60, L_0x557cddd853a0, L_0x557cddd85c00;
L_0x557cddd869c0 .concat8 [ 1 1 1 1], L_0x557cddd865e0, L_0x557cddd84ec0, L_0x557cddd85600, L_0x557cddd85e10;
L_0x557cddd86b40 .part L_0x557cddd869c0, 3, 1;
S_0x557cdd9689e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd968860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd865e0 .functor OR 1, L_0x557cddd862d0, L_0x557cddd86490, C4<0>, C4<0>;
v0x557cdd8d92c0_0 .net "S", 0 0, L_0x557cddd86340;  1 drivers
v0x557cdd8d8e20_0 .net "a", 0 0, L_0x557cddd86650;  1 drivers
v0x557cdd8d82d0_0 .net "b", 0 0, L_0x557cddd86780;  1 drivers
v0x557cdd8d73d0_0 .net "c_1", 0 0, L_0x557cddd862d0;  1 drivers
v0x557cdd8d6a50_0 .net "c_2", 0 0, L_0x557cddd86490;  1 drivers
v0x557cdd8d6af0_0 .net "cin", 0 0, L_0x557cddd86cb0;  alias, 1 drivers
v0x557cdd8d65b0_0 .net "cout", 0 0, L_0x557cddd865e0;  1 drivers
v0x557cdd8d6650_0 .net "h_1_out", 0 0, L_0x557cddd86260;  1 drivers
S_0x557cdd968b60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9689e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd86260 .functor XOR 1, L_0x557cddd86650, L_0x557cddd86780, C4<0>, C4<0>;
L_0x557cddd862d0 .functor AND 1, L_0x557cddd86650, L_0x557cddd86780, C4<1>, C4<1>;
v0x557cdd8dd3b0_0 .net "S", 0 0, L_0x557cddd86260;  alias, 1 drivers
v0x557cdd8dc4b0_0 .net "a", 0 0, L_0x557cddd86650;  alias, 1 drivers
v0x557cdd8dc570_0 .net "b", 0 0, L_0x557cddd86780;  alias, 1 drivers
v0x557cdd8dbb30_0 .net "cout", 0 0, L_0x557cddd862d0;  alias, 1 drivers
S_0x557cdd968ce0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9689e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd86340 .functor XOR 1, L_0x557cddd86260, L_0x557cddd86cb0, C4<0>, C4<0>;
L_0x557cddd86490 .functor AND 1, L_0x557cddd86260, L_0x557cddd86cb0, C4<1>, C4<1>;
v0x557cdd8db690_0 .net "S", 0 0, L_0x557cddd86340;  alias, 1 drivers
v0x557cdd8db750_0 .net "a", 0 0, L_0x557cddd86260;  alias, 1 drivers
v0x557cdd8dab40_0 .net "b", 0 0, L_0x557cddd86cb0;  alias, 1 drivers
v0x557cdd8d9c40_0 .net "cout", 0 0, L_0x557cddd86490;  alias, 1 drivers
S_0x557cdd968e60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd968860;
 .timescale 0 0;
P_0x557cdd1dc5d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd968fe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd968e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd84ec0 .functor OR 1, L_0x557cddd84ba0, L_0x557cddd84e00, C4<0>, C4<0>;
v0x557cdd8d1970_0 .net "S", 0 0, L_0x557cddd84c60;  1 drivers
v0x557cdd8d1a30_0 .net "a", 0 0, L_0x557cddd84f30;  1 drivers
v0x557cdd8d14d0_0 .net "b", 0 0, L_0x557cddd85060;  1 drivers
v0x557cdd8d0980_0 .net "c_1", 0 0, L_0x557cddd84ba0;  1 drivers
v0x557cdd8cfa80_0 .net "c_2", 0 0, L_0x557cddd84e00;  1 drivers
v0x557cdd8cf100_0 .net "cin", 0 0, L_0x557cddd85190;  1 drivers
v0x557cdd8cec60_0 .net "cout", 0 0, L_0x557cddd84ec0;  1 drivers
v0x557cdd8ced00_0 .net "h_1_out", 0 0, L_0x557cddd84a90;  1 drivers
S_0x557cdd969160 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd968fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd84a90 .functor XOR 1, L_0x557cddd84f30, L_0x557cddd85060, C4<0>, C4<0>;
L_0x557cddd84ba0 .functor AND 1, L_0x557cddd84f30, L_0x557cddd85060, C4<1>, C4<1>;
v0x557cdd8d5a60_0 .net "S", 0 0, L_0x557cddd84a90;  alias, 1 drivers
v0x557cdd8d5b20_0 .net "a", 0 0, L_0x557cddd84f30;  alias, 1 drivers
v0x557cdd8d4b60_0 .net "b", 0 0, L_0x557cddd85060;  alias, 1 drivers
v0x557cdd8d41e0_0 .net "cout", 0 0, L_0x557cddd84ba0;  alias, 1 drivers
S_0x557cdd9692e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd968fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd84c60 .functor XOR 1, L_0x557cddd84a90, L_0x557cddd85190, C4<0>, C4<0>;
L_0x557cddd84e00 .functor AND 1, L_0x557cddd84a90, L_0x557cddd85190, C4<1>, C4<1>;
v0x557cdd8d3d40_0 .net "S", 0 0, L_0x557cddd84c60;  alias, 1 drivers
v0x557cdd8d3de0_0 .net "a", 0 0, L_0x557cddd84a90;  alias, 1 drivers
v0x557cdd8d31f0_0 .net "b", 0 0, L_0x557cddd85190;  alias, 1 drivers
v0x557cdd8d22f0_0 .net "cout", 0 0, L_0x557cddd84e00;  alias, 1 drivers
S_0x557cdd969460 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd968860;
 .timescale 0 0;
P_0x557cdd477e80 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9695e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd969460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd85600 .functor OR 1, L_0x557cddd85330, L_0x557cddd85540, C4<0>, C4<0>;
v0x557cdd8ca020_0 .net "S", 0 0, L_0x557cddd853a0;  1 drivers
v0x557cdd8ca0e0_0 .net "a", 0 0, L_0x557cddd85670;  1 drivers
v0x557cdd8c9b80_0 .net "b", 0 0, L_0x557cddd85830;  1 drivers
v0x557cdd8c9030_0 .net "c_1", 0 0, L_0x557cddd85330;  1 drivers
v0x557cdd8c8130_0 .net "c_2", 0 0, L_0x557cddd85540;  1 drivers
v0x557cdd8c77b0_0 .net "cin", 0 0, L_0x557cddd859f0;  1 drivers
v0x557cdd8c7310_0 .net "cout", 0 0, L_0x557cddd85600;  1 drivers
v0x557cdd8c73b0_0 .net "h_1_out", 0 0, L_0x557cddd852c0;  1 drivers
S_0x557cdd969760 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9695e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd852c0 .functor XOR 1, L_0x557cddd85670, L_0x557cddd85830, C4<0>, C4<0>;
L_0x557cddd85330 .functor AND 1, L_0x557cddd85670, L_0x557cddd85830, C4<1>, C4<1>;
v0x557cdd8ce110_0 .net "S", 0 0, L_0x557cddd852c0;  alias, 1 drivers
v0x557cdd8ce1d0_0 .net "a", 0 0, L_0x557cddd85670;  alias, 1 drivers
v0x557cdd8cd210_0 .net "b", 0 0, L_0x557cddd85830;  alias, 1 drivers
v0x557cdd8cc890_0 .net "cout", 0 0, L_0x557cddd85330;  alias, 1 drivers
S_0x557cdd9698e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9695e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd853a0 .functor XOR 1, L_0x557cddd852c0, L_0x557cddd859f0, C4<0>, C4<0>;
L_0x557cddd85540 .functor AND 1, L_0x557cddd852c0, L_0x557cddd859f0, C4<1>, C4<1>;
v0x557cdd8cc3f0_0 .net "S", 0 0, L_0x557cddd853a0;  alias, 1 drivers
v0x557cdd8cc490_0 .net "a", 0 0, L_0x557cddd852c0;  alias, 1 drivers
v0x557cdd8cb8a0_0 .net "b", 0 0, L_0x557cddd859f0;  alias, 1 drivers
v0x557cdd8ca9a0_0 .net "cout", 0 0, L_0x557cddd85540;  alias, 1 drivers
S_0x557cdd969a60 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd968860;
 .timescale 0 0;
P_0x557cdd46e880 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd969be0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd969a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd85e10 .functor OR 1, L_0x557cddd85b90, L_0x557cddd85d50, C4<0>, C4<0>;
v0x557cdd8c26d0_0 .net "S", 0 0, L_0x557cddd85c00;  1 drivers
v0x557cdd8c2230_0 .net "a", 0 0, L_0x557cddd85e80;  1 drivers
v0x557cdd8c16e0_0 .net "b", 0 0, L_0x557cddd85fb0;  1 drivers
v0x557cdd8c07e0_0 .net "c_1", 0 0, L_0x557cddd85b90;  1 drivers
v0x557cdd8bfe60_0 .net "c_2", 0 0, L_0x557cddd85d50;  1 drivers
v0x557cdd8bff00_0 .net "cin", 0 0, L_0x557cddd86130;  1 drivers
v0x557cdd8bf9c0_0 .net "cout", 0 0, L_0x557cddd85e10;  1 drivers
v0x557cdd8bfa60_0 .net "h_1_out", 0 0, L_0x557cddd85b20;  1 drivers
S_0x557cdd969d60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd969be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd85b20 .functor XOR 1, L_0x557cddd85e80, L_0x557cddd85fb0, C4<0>, C4<0>;
L_0x557cddd85b90 .functor AND 1, L_0x557cddd85e80, L_0x557cddd85fb0, C4<1>, C4<1>;
v0x557cdd8c67c0_0 .net "S", 0 0, L_0x557cddd85b20;  alias, 1 drivers
v0x557cdd8c58c0_0 .net "a", 0 0, L_0x557cddd85e80;  alias, 1 drivers
v0x557cdd8c5980_0 .net "b", 0 0, L_0x557cddd85fb0;  alias, 1 drivers
v0x557cdd8c4f40_0 .net "cout", 0 0, L_0x557cddd85b90;  alias, 1 drivers
S_0x557cdd969ee0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd969be0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd85c00 .functor XOR 1, L_0x557cddd85b20, L_0x557cddd86130, C4<0>, C4<0>;
L_0x557cddd85d50 .functor AND 1, L_0x557cddd85b20, L_0x557cddd86130, C4<1>, C4<1>;
v0x557cdd8c4aa0_0 .net "S", 0 0, L_0x557cddd85c00;  alias, 1 drivers
v0x557cdd8c4b60_0 .net "a", 0 0, L_0x557cddd85b20;  alias, 1 drivers
v0x557cdd8c3f50_0 .net "b", 0 0, L_0x557cddd86130;  alias, 1 drivers
v0x557cdd8c3050_0 .net "cout", 0 0, L_0x557cddd85d50;  alias, 1 drivers
S_0x557cdd96a060 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8b2370 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cddd87400 .functor XOR 4, L_0x557cddd87250, L_0x557cddd81ee0, C4<0000>, C4<0000>;
L_0x557cddd892f0 .functor NOT 1, L_0x557cddd894e0, C4<0>, C4<0>, C4<0>;
L_0x557cddd89690 .functor AND 1, L_0x557cddd87140, L_0x557cddd892f0, C4<1>, C4<1>;
L_0x557cddd89880 .functor NOT 4, L_0x557cddd89700, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd898f0 .functor AND 4, L_0x557cddd89250, L_0x557cddd89880, C4<1111>, C4<1111>;
L_0x557cddd899b0 .functor NOT 4, L_0x557cddd89250, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd8bb00 .functor AND 4, L_0x557cddd8ba60, L_0x557cddd8bf00, C4<1111>, C4<1111>;
L_0x557cddd8c100 .functor OR 4, L_0x557cddd898f0, L_0x557cddd8bb00, C4<0000>, C4<0000>;
v0x557cdd86c850_0 .net *"_s0", 3 0, L_0x557cddd87250;  1 drivers
v0x557cdd86bd00_0 .net *"_s10", 3 0, L_0x557cddd89880;  1 drivers
L_0x7f5061443978 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd86ae00_0 .net/2s *"_s18", 2 0, L_0x7f5061443978;  1 drivers
L_0x7f50614439c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd86a480_0 .net/2s *"_s23", 0 0, L_0x7f50614439c0;  1 drivers
v0x557cdd869fe0_0 .net *"_s27", 3 0, L_0x557cddd8bf00;  1 drivers
v0x557cdd869490_0 .net *"_s4", 0 0, L_0x557cddd892f0;  1 drivers
v0x557cdd868590_0 .net *"_s8", 3 0, L_0x557cddd89700;  1 drivers
v0x557cdd867c60_0 .net "a", 3 0, L_0x557cddd86f50;  alias, 1 drivers
v0x557cdd867860_0 .net "a_or_s", 0 0, L_0x557cddd87140;  alias, 1 drivers
v0x557cdd867900_0 .net "add_1", 3 0, L_0x557cddd89b00;  1 drivers
v0x557cdd866d30_0 .net "b", 3 0, L_0x557cddd81ee0;  alias, 1 drivers
v0x557cdd866df0_0 .net "cout", 0 0, L_0x557cddd894e0;  alias, 1 drivers
v0x557cdd866a20_0 .net "diff_is_negative", 0 0, L_0x557cddd89690;  1 drivers
v0x557cdd866ac0_0 .net "dummy_cout", 0 0, L_0x557cddd8bcf0;  1 drivers
v0x557cdd8661c0_0 .net "input_b", 3 0, L_0x557cddd87400;  1 drivers
v0x557cdd865e80_0 .net "inverted_out", 3 0, L_0x557cddd899b0;  1 drivers
v0x557cdd79b7c0_0 .net "n_out", 3 0, L_0x557cddd8bb00;  1 drivers
v0x557cdd79b860_0 .net "negated_out", 3 0, L_0x557cddd8ba60;  1 drivers
v0x557cdd751fa0_0 .net "out", 3 0, L_0x557cddd8c100;  alias, 1 drivers
v0x557cdd752060_0 .net "p_out", 3 0, L_0x557cddd898f0;  1 drivers
v0x557cdd74f730_0 .net "t_out", 3 0, L_0x557cddd89250;  1 drivers
L_0x557cddd87250 .concat [ 1 1 1 1], L_0x557cddd87140, L_0x557cddd87140, L_0x557cddd87140, L_0x557cddd87140;
L_0x557cddd89700 .concat [ 1 1 1 1], L_0x557cddd89690, L_0x557cddd89690, L_0x557cddd89690, L_0x557cddd89690;
L_0x557cddd89b00 .concat8 [ 1 3 0 0], L_0x7f50614439c0, L_0x7f5061443978;
L_0x557cddd8be60 .part L_0x557cddd89b00, 3, 1;
L_0x557cddd8bf00 .concat [ 1 1 1 1], L_0x557cddd89690, L_0x557cddd89690, L_0x557cddd89690, L_0x557cddd89690;
S_0x557cdd96a1e0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd96a060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd431820 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd891e30_0 .net "S", 3 0, L_0x557cddd89250;  alias, 1 drivers
v0x557cdd891ef0_0 .net "a", 3 0, L_0x557cddd86f50;  alias, 1 drivers
v0x557cdd8914b0_0 .net "b", 3 0, L_0x557cddd87400;  alias, 1 drivers
v0x557cdd891010_0 .net "carin", 3 0, L_0x557cddd89360;  1 drivers
v0x557cdd8910d0_0 .net "cin", 0 0, L_0x557cddd87140;  alias, 1 drivers
v0x557cdd890430_0 .net "cout", 0 0, L_0x557cddd894e0;  alias, 1 drivers
L_0x557cddd87920 .part L_0x557cddd86f50, 1, 1;
L_0x557cddd87a50 .part L_0x557cddd87400, 1, 1;
L_0x557cddd87b80 .part L_0x557cddd89360, 0, 1;
L_0x557cddd88060 .part L_0x557cddd86f50, 2, 1;
L_0x557cddd88190 .part L_0x557cddd87400, 2, 1;
L_0x557cddd88350 .part L_0x557cddd89360, 1, 1;
L_0x557cddd88830 .part L_0x557cddd86f50, 3, 1;
L_0x557cddd88960 .part L_0x557cddd87400, 3, 1;
L_0x557cddd88ae0 .part L_0x557cddd89360, 2, 1;
L_0x557cddd88f70 .part L_0x557cddd86f50, 0, 1;
L_0x557cddd891b0 .part L_0x557cddd87400, 0, 1;
L_0x557cddd89250 .concat8 [ 1 1 1 1], L_0x557cddd88cf0, L_0x557cddd876e0, L_0x557cddd87d90, L_0x557cddd88560;
L_0x557cddd89360 .concat8 [ 1 1 1 1], L_0x557cddd88f00, L_0x557cddd878b0, L_0x557cddd87ff0, L_0x557cddd887c0;
L_0x557cddd894e0 .part L_0x557cddd89360, 3, 1;
S_0x557cdd96a360 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd96a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd88f00 .functor OR 1, L_0x557cddd88c80, L_0x557cddd88e40, C4<0>, C4<0>;
v0x557cdd8acce0_0 .net "S", 0 0, L_0x557cddd88cf0;  1 drivers
v0x557cdd8acda0_0 .net "a", 0 0, L_0x557cddd88f70;  1 drivers
v0x557cdd8ac190_0 .net "b", 0 0, L_0x557cddd891b0;  1 drivers
v0x557cdd8ab290_0 .net "c_1", 0 0, L_0x557cddd88c80;  1 drivers
v0x557cdd8aa910_0 .net "c_2", 0 0, L_0x557cddd88e40;  1 drivers
v0x557cdd8aa470_0 .net "cin", 0 0, L_0x557cddd87140;  alias, 1 drivers
v0x557cdd8a9920_0 .net "cout", 0 0, L_0x557cddd88f00;  1 drivers
v0x557cdd8a99c0_0 .net "h_1_out", 0 0, L_0x557cddd88c10;  1 drivers
S_0x557cdd96a4e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd88c10 .functor XOR 1, L_0x557cddd88f70, L_0x557cddd891b0, C4<0>, C4<0>;
L_0x557cddd88c80 .functor AND 1, L_0x557cddd88f70, L_0x557cddd891b0, C4<1>, C4<1>;
v0x557cdd8b0370_0 .net "S", 0 0, L_0x557cddd88c10;  alias, 1 drivers
v0x557cdd8b0430_0 .net "a", 0 0, L_0x557cddd88f70;  alias, 1 drivers
v0x557cdd8af9f0_0 .net "b", 0 0, L_0x557cddd891b0;  alias, 1 drivers
v0x557cdd8af550_0 .net "cout", 0 0, L_0x557cddd88c80;  alias, 1 drivers
S_0x557cdd96a660 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96a360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd88cf0 .functor XOR 1, L_0x557cddd88c10, L_0x557cddd87140, C4<0>, C4<0>;
L_0x557cddd88e40 .functor AND 1, L_0x557cddd88c10, L_0x557cddd87140, C4<1>, C4<1>;
v0x557cdd8aea00_0 .net "S", 0 0, L_0x557cddd88cf0;  alias, 1 drivers
v0x557cdd8aeaa0_0 .net "a", 0 0, L_0x557cddd88c10;  alias, 1 drivers
v0x557cdd8adb00_0 .net "b", 0 0, L_0x557cddd87140;  alias, 1 drivers
v0x557cdd8ad180_0 .net "cout", 0 0, L_0x557cddd88e40;  alias, 1 drivers
S_0x557cdd96a7e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd96a1e0;
 .timescale 0 0;
P_0x557cdcffc960 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd96a960 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd878b0 .functor OR 1, L_0x557cddd87620, L_0x557cddd877f0, C4<0>, C4<0>;
v0x557cdd8a5390_0 .net "S", 0 0, L_0x557cddd876e0;  1 drivers
v0x557cdd8a4840_0 .net "a", 0 0, L_0x557cddd87920;  1 drivers
v0x557cdd8a3940_0 .net "b", 0 0, L_0x557cddd87a50;  1 drivers
v0x557cdd8a2fc0_0 .net "c_1", 0 0, L_0x557cddd87620;  1 drivers
v0x557cdd8a2b20_0 .net "c_2", 0 0, L_0x557cddd877f0;  1 drivers
v0x557cdd8a2bc0_0 .net "cin", 0 0, L_0x557cddd87b80;  1 drivers
v0x557cdd8a1fd0_0 .net "cout", 0 0, L_0x557cddd878b0;  1 drivers
v0x557cdd8a2070_0 .net "h_1_out", 0 0, L_0x557cddd87510;  1 drivers
S_0x557cdd96aae0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd87510 .functor XOR 1, L_0x557cddd87920, L_0x557cddd87a50, C4<0>, C4<0>;
L_0x557cddd87620 .functor AND 1, L_0x557cddd87920, L_0x557cddd87a50, C4<1>, C4<1>;
v0x557cdd8a8a20_0 .net "S", 0 0, L_0x557cddd87510;  alias, 1 drivers
v0x557cdd8a80a0_0 .net "a", 0 0, L_0x557cddd87920;  alias, 1 drivers
v0x557cdd8a8160_0 .net "b", 0 0, L_0x557cddd87a50;  alias, 1 drivers
v0x557cdd8a7c00_0 .net "cout", 0 0, L_0x557cddd87620;  alias, 1 drivers
S_0x557cdd96ac60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96a960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd876e0 .functor XOR 1, L_0x557cddd87510, L_0x557cddd87b80, C4<0>, C4<0>;
L_0x557cddd877f0 .functor AND 1, L_0x557cddd87510, L_0x557cddd87b80, C4<1>, C4<1>;
v0x557cdd8a70b0_0 .net "S", 0 0, L_0x557cddd876e0;  alias, 1 drivers
v0x557cdd8a7170_0 .net "a", 0 0, L_0x557cddd87510;  alias, 1 drivers
v0x557cdd8a61b0_0 .net "b", 0 0, L_0x557cddd87b80;  alias, 1 drivers
v0x557cdd8a5830_0 .net "cout", 0 0, L_0x557cddd877f0;  alias, 1 drivers
S_0x557cdd96ade0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd96a1e0;
 .timescale 0 0;
P_0x557cdd033510 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd96af60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96ade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd87ff0 .functor OR 1, L_0x557cddd87d20, L_0x557cddd87f30, C4<0>, C4<0>;
v0x557cdd89da40_0 .net "S", 0 0, L_0x557cddd87d90;  1 drivers
v0x557cdd89cef0_0 .net "a", 0 0, L_0x557cddd88060;  1 drivers
v0x557cdd89bff0_0 .net "b", 0 0, L_0x557cddd88190;  1 drivers
v0x557cdd89b670_0 .net "c_1", 0 0, L_0x557cddd87d20;  1 drivers
v0x557cdd89b1d0_0 .net "c_2", 0 0, L_0x557cddd87f30;  1 drivers
v0x557cdd89b270_0 .net "cin", 0 0, L_0x557cddd88350;  1 drivers
v0x557cdd89a680_0 .net "cout", 0 0, L_0x557cddd87ff0;  1 drivers
v0x557cdd89a720_0 .net "h_1_out", 0 0, L_0x557cddd87cb0;  1 drivers
S_0x557cdd96b0e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd87cb0 .functor XOR 1, L_0x557cddd88060, L_0x557cddd88190, C4<0>, C4<0>;
L_0x557cddd87d20 .functor AND 1, L_0x557cddd88060, L_0x557cddd88190, C4<1>, C4<1>;
v0x557cdd8a10d0_0 .net "S", 0 0, L_0x557cddd87cb0;  alias, 1 drivers
v0x557cdd8a0750_0 .net "a", 0 0, L_0x557cddd88060;  alias, 1 drivers
v0x557cdd8a0810_0 .net "b", 0 0, L_0x557cddd88190;  alias, 1 drivers
v0x557cdd8a02b0_0 .net "cout", 0 0, L_0x557cddd87d20;  alias, 1 drivers
S_0x557cdd96b260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96af60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd87d90 .functor XOR 1, L_0x557cddd87cb0, L_0x557cddd88350, C4<0>, C4<0>;
L_0x557cddd87f30 .functor AND 1, L_0x557cddd87cb0, L_0x557cddd88350, C4<1>, C4<1>;
v0x557cdd89f760_0 .net "S", 0 0, L_0x557cddd87d90;  alias, 1 drivers
v0x557cdd89f820_0 .net "a", 0 0, L_0x557cddd87cb0;  alias, 1 drivers
v0x557cdd89e860_0 .net "b", 0 0, L_0x557cddd88350;  alias, 1 drivers
v0x557cdd89dee0_0 .net "cout", 0 0, L_0x557cddd87f30;  alias, 1 drivers
S_0x557cdd96b3e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd96a1e0;
 .timescale 0 0;
P_0x557cdd078d10 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd96b560 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96b3e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd887c0 .functor OR 1, L_0x557cddd884f0, L_0x557cddd88700, C4<0>, C4<0>;
v0x557cdd8960f0_0 .net "S", 0 0, L_0x557cddd88560;  1 drivers
v0x557cdd8961b0_0 .net "a", 0 0, L_0x557cddd88830;  1 drivers
v0x557cdd8955a0_0 .net "b", 0 0, L_0x557cddd88960;  1 drivers
v0x557cdd8946a0_0 .net "c_1", 0 0, L_0x557cddd884f0;  1 drivers
v0x557cdd893d20_0 .net "c_2", 0 0, L_0x557cddd88700;  1 drivers
v0x557cdd893880_0 .net "cin", 0 0, L_0x557cddd88ae0;  1 drivers
v0x557cdd892d30_0 .net "cout", 0 0, L_0x557cddd887c0;  1 drivers
v0x557cdd892dd0_0 .net "h_1_out", 0 0, L_0x557cddd88480;  1 drivers
S_0x557cdd96b6e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd88480 .functor XOR 1, L_0x557cddd88830, L_0x557cddd88960, C4<0>, C4<0>;
L_0x557cddd884f0 .functor AND 1, L_0x557cddd88830, L_0x557cddd88960, C4<1>, C4<1>;
v0x557cdd899780_0 .net "S", 0 0, L_0x557cddd88480;  alias, 1 drivers
v0x557cdd899840_0 .net "a", 0 0, L_0x557cddd88830;  alias, 1 drivers
v0x557cdd898e00_0 .net "b", 0 0, L_0x557cddd88960;  alias, 1 drivers
v0x557cdd898960_0 .net "cout", 0 0, L_0x557cddd884f0;  alias, 1 drivers
S_0x557cdd96b860 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96b560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd88560 .functor XOR 1, L_0x557cddd88480, L_0x557cddd88ae0, C4<0>, C4<0>;
L_0x557cddd88700 .functor AND 1, L_0x557cddd88480, L_0x557cddd88ae0, C4<1>, C4<1>;
v0x557cdd897e10_0 .net "S", 0 0, L_0x557cddd88560;  alias, 1 drivers
v0x557cdd897eb0_0 .net "a", 0 0, L_0x557cddd88480;  alias, 1 drivers
v0x557cdd896f10_0 .net "b", 0 0, L_0x557cddd88ae0;  alias, 1 drivers
v0x557cdd896590_0 .net "cout", 0 0, L_0x557cddd88700;  alias, 1 drivers
S_0x557cdd96b9e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd96a060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcec35d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd86f560_0 .net "S", 3 0, L_0x557cddd8ba60;  alias, 1 drivers
v0x557cdd86f600_0 .net "a", 3 0, L_0x557cddd899b0;  alias, 1 drivers
v0x557cdd86f0c0_0 .net "b", 3 0, L_0x557cddd89b00;  alias, 1 drivers
v0x557cdd86e570_0 .net "carin", 3 0, L_0x557cddd8bb70;  1 drivers
v0x557cdd86d670_0 .net "cin", 0 0, L_0x557cddd8be60;  1 drivers
v0x557cdd86ccf0_0 .net "cout", 0 0, L_0x557cddd8bcf0;  alias, 1 drivers
L_0x557cddd8a0e0 .part L_0x557cddd899b0, 1, 1;
L_0x557cddd8a210 .part L_0x557cddd89b00, 1, 1;
L_0x557cddd8a340 .part L_0x557cddd8bb70, 0, 1;
L_0x557cddd8a820 .part L_0x557cddd899b0, 2, 1;
L_0x557cddd8a9e0 .part L_0x557cddd89b00, 2, 1;
L_0x557cddd8aba0 .part L_0x557cddd8bb70, 1, 1;
L_0x557cddd8b030 .part L_0x557cddd899b0, 3, 1;
L_0x557cddd8b160 .part L_0x557cddd89b00, 3, 1;
L_0x557cddd8b2e0 .part L_0x557cddd8bb70, 2, 1;
L_0x557cddd8b800 .part L_0x557cddd899b0, 0, 1;
L_0x557cddd8b930 .part L_0x557cddd89b00, 0, 1;
L_0x557cddd8ba60 .concat8 [ 1 1 1 1], L_0x557cddd8b4f0, L_0x557cddd89e10, L_0x557cddd8a550, L_0x557cddd8adb0;
L_0x557cddd8bb70 .concat8 [ 1 1 1 1], L_0x557cddd8b790, L_0x557cddd8a070, L_0x557cddd8a7b0, L_0x557cddd8afc0;
L_0x557cddd8bcf0 .part L_0x557cddd8bb70, 3, 1;
S_0x557cdd96bb60 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd96b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8b790 .functor OR 1, L_0x557cddd8b480, L_0x557cddd8b640, C4<0>, C4<0>;
v0x557cdd88a240_0 .net "S", 0 0, L_0x557cddd8b4f0;  1 drivers
v0x557cdd889340_0 .net "a", 0 0, L_0x557cddd8b800;  1 drivers
v0x557cdd8889c0_0 .net "b", 0 0, L_0x557cddd8b930;  1 drivers
v0x557cdd888520_0 .net "c_1", 0 0, L_0x557cddd8b480;  1 drivers
v0x557cdd8879d0_0 .net "c_2", 0 0, L_0x557cddd8b640;  1 drivers
v0x557cdd887a70_0 .net "cin", 0 0, L_0x557cddd8be60;  alias, 1 drivers
v0x557cdd886ad0_0 .net "cout", 0 0, L_0x557cddd8b790;  1 drivers
v0x557cdd886b70_0 .net "h_1_out", 0 0, L_0x557cddd8b410;  1 drivers
S_0x557cdd96bce0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8b410 .functor XOR 1, L_0x557cddd8b800, L_0x557cddd8b930, C4<0>, C4<0>;
L_0x557cddd8b480 .functor AND 1, L_0x557cddd8b800, L_0x557cddd8b930, C4<1>, C4<1>;
v0x557cdd890080_0 .net "S", 0 0, L_0x557cddd8b410;  alias, 1 drivers
v0x557cdd88f500_0 .net "a", 0 0, L_0x557cddd8b800;  alias, 1 drivers
v0x557cdd88f5c0_0 .net "b", 0 0, L_0x557cddd8b930;  alias, 1 drivers
v0x557cdd88ebd0_0 .net "cout", 0 0, L_0x557cddd8b480;  alias, 1 drivers
S_0x557cdd96be60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96bb60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8b4f0 .functor XOR 1, L_0x557cddd8b410, L_0x557cddd8be60, C4<0>, C4<0>;
L_0x557cddd8b640 .functor AND 1, L_0x557cddd8b410, L_0x557cddd8be60, C4<1>, C4<1>;
v0x557cdd8b5450_0 .net "S", 0 0, L_0x557cddd8b4f0;  alias, 1 drivers
v0x557cdd8b5510_0 .net "a", 0 0, L_0x557cddd8b410;  alias, 1 drivers
v0x557cdd8b4ad0_0 .net "b", 0 0, L_0x557cddd8be60;  alias, 1 drivers
v0x557cdd8b4630_0 .net "cout", 0 0, L_0x557cddd8b640;  alias, 1 drivers
S_0x557cdd96bfe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd96b9e0;
 .timescale 0 0;
P_0x557cdcf19790 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd96c160 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96bfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8a070 .functor OR 1, L_0x557cddd89d50, L_0x557cddd89fb0, C4<0>, C4<0>;
v0x557cdd8828f0_0 .net "S", 0 0, L_0x557cddd89e10;  1 drivers
v0x557cdd8829b0_0 .net "a", 0 0, L_0x557cddd8a0e0;  1 drivers
v0x557cdd8819f0_0 .net "b", 0 0, L_0x557cddd8a210;  1 drivers
v0x557cdd881070_0 .net "c_1", 0 0, L_0x557cddd89d50;  1 drivers
v0x557cdd880bd0_0 .net "c_2", 0 0, L_0x557cddd89fb0;  1 drivers
v0x557cdd880080_0 .net "cin", 0 0, L_0x557cddd8a340;  1 drivers
v0x557cdd87f180_0 .net "cout", 0 0, L_0x557cddd8a070;  1 drivers
v0x557cdd87f220_0 .net "h_1_out", 0 0, L_0x557cddd89c40;  1 drivers
S_0x557cdd96c2e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd89c40 .functor XOR 1, L_0x557cddd8a0e0, L_0x557cddd8a210, C4<0>, C4<0>;
L_0x557cddd89d50 .functor AND 1, L_0x557cddd8a0e0, L_0x557cddd8a210, C4<1>, C4<1>;
v0x557cdd886150_0 .net "S", 0 0, L_0x557cddd89c40;  alias, 1 drivers
v0x557cdd886210_0 .net "a", 0 0, L_0x557cddd8a0e0;  alias, 1 drivers
v0x557cdd885cb0_0 .net "b", 0 0, L_0x557cddd8a210;  alias, 1 drivers
v0x557cdd885160_0 .net "cout", 0 0, L_0x557cddd89d50;  alias, 1 drivers
S_0x557cdd96c460 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96c160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd89e10 .functor XOR 1, L_0x557cddd89c40, L_0x557cddd8a340, C4<0>, C4<0>;
L_0x557cddd89fb0 .functor AND 1, L_0x557cddd89c40, L_0x557cddd8a340, C4<1>, C4<1>;
v0x557cdd884260_0 .net "S", 0 0, L_0x557cddd89e10;  alias, 1 drivers
v0x557cdd884300_0 .net "a", 0 0, L_0x557cddd89c40;  alias, 1 drivers
v0x557cdd8838e0_0 .net "b", 0 0, L_0x557cddd8a340;  alias, 1 drivers
v0x557cdd883440_0 .net "cout", 0 0, L_0x557cddd89fb0;  alias, 1 drivers
S_0x557cdd96c5e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd96b9e0;
 .timescale 0 0;
P_0x557cdce1b980 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd96c760 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96c5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8a7b0 .functor OR 1, L_0x557cddd8a4e0, L_0x557cddd8a6f0, C4<0>, C4<0>;
v0x557cdd87afa0_0 .net "S", 0 0, L_0x557cddd8a550;  1 drivers
v0x557cdd87b060_0 .net "a", 0 0, L_0x557cddd8a820;  1 drivers
v0x557cdd87a0a0_0 .net "b", 0 0, L_0x557cddd8a9e0;  1 drivers
v0x557cdd879720_0 .net "c_1", 0 0, L_0x557cddd8a4e0;  1 drivers
v0x557cdd879280_0 .net "c_2", 0 0, L_0x557cddd8a6f0;  1 drivers
v0x557cdd878730_0 .net "cin", 0 0, L_0x557cddd8aba0;  1 drivers
v0x557cdd877830_0 .net "cout", 0 0, L_0x557cddd8a7b0;  1 drivers
v0x557cdd8778d0_0 .net "h_1_out", 0 0, L_0x557cddd8a470;  1 drivers
S_0x557cdd96c8e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96c760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8a470 .functor XOR 1, L_0x557cddd8a820, L_0x557cddd8a9e0, C4<0>, C4<0>;
L_0x557cddd8a4e0 .functor AND 1, L_0x557cddd8a820, L_0x557cddd8a9e0, C4<1>, C4<1>;
v0x557cdd87e800_0 .net "S", 0 0, L_0x557cddd8a470;  alias, 1 drivers
v0x557cdd87e8c0_0 .net "a", 0 0, L_0x557cddd8a820;  alias, 1 drivers
v0x557cdd87e360_0 .net "b", 0 0, L_0x557cddd8a9e0;  alias, 1 drivers
v0x557cdd87d810_0 .net "cout", 0 0, L_0x557cddd8a4e0;  alias, 1 drivers
S_0x557cdd96ca60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96c760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8a550 .functor XOR 1, L_0x557cddd8a470, L_0x557cddd8aba0, C4<0>, C4<0>;
L_0x557cddd8a6f0 .functor AND 1, L_0x557cddd8a470, L_0x557cddd8aba0, C4<1>, C4<1>;
v0x557cdd87c910_0 .net "S", 0 0, L_0x557cddd8a550;  alias, 1 drivers
v0x557cdd87c9b0_0 .net "a", 0 0, L_0x557cddd8a470;  alias, 1 drivers
v0x557cdd87bf90_0 .net "b", 0 0, L_0x557cddd8aba0;  alias, 1 drivers
v0x557cdd87baf0_0 .net "cout", 0 0, L_0x557cddd8a6f0;  alias, 1 drivers
S_0x557cdd96cbe0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd96b9e0;
 .timescale 0 0;
P_0x557cdcea3120 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd96cd60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96cbe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8afc0 .functor OR 1, L_0x557cddd8ad40, L_0x557cddd8af00, C4<0>, C4<0>;
v0x557cdd873650_0 .net "S", 0 0, L_0x557cddd8adb0;  1 drivers
v0x557cdd872750_0 .net "a", 0 0, L_0x557cddd8b030;  1 drivers
v0x557cdd871dd0_0 .net "b", 0 0, L_0x557cddd8b160;  1 drivers
v0x557cdd871930_0 .net "c_1", 0 0, L_0x557cddd8ad40;  1 drivers
v0x557cdd870de0_0 .net "c_2", 0 0, L_0x557cddd8af00;  1 drivers
v0x557cdd870e80_0 .net "cin", 0 0, L_0x557cddd8b2e0;  1 drivers
v0x557cdd86fee0_0 .net "cout", 0 0, L_0x557cddd8afc0;  1 drivers
v0x557cdd86ff80_0 .net "h_1_out", 0 0, L_0x557cddd8acd0;  1 drivers
S_0x557cdd96cee0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8acd0 .functor XOR 1, L_0x557cddd8b030, L_0x557cddd8b160, C4<0>, C4<0>;
L_0x557cddd8ad40 .functor AND 1, L_0x557cddd8b030, L_0x557cddd8b160, C4<1>, C4<1>;
v0x557cdd876eb0_0 .net "S", 0 0, L_0x557cddd8acd0;  alias, 1 drivers
v0x557cdd876a10_0 .net "a", 0 0, L_0x557cddd8b030;  alias, 1 drivers
v0x557cdd876ad0_0 .net "b", 0 0, L_0x557cddd8b160;  alias, 1 drivers
v0x557cdd875ec0_0 .net "cout", 0 0, L_0x557cddd8ad40;  alias, 1 drivers
S_0x557cdd96d060 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96cd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8adb0 .functor XOR 1, L_0x557cddd8acd0, L_0x557cddd8b2e0, C4<0>, C4<0>;
L_0x557cddd8af00 .functor AND 1, L_0x557cddd8acd0, L_0x557cddd8b2e0, C4<1>, C4<1>;
v0x557cdd874fc0_0 .net "S", 0 0, L_0x557cddd8adb0;  alias, 1 drivers
v0x557cdd875080_0 .net "a", 0 0, L_0x557cddd8acd0;  alias, 1 drivers
v0x557cdd874640_0 .net "b", 0 0, L_0x557cddd8b2e0;  alias, 1 drivers
v0x557cdd8741a0_0 .net "cout", 0 0, L_0x557cddd8af00;  alias, 1 drivers
S_0x557cdd96d1e0 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd867d70 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449138 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddd73b60 .functor XOR 2, L_0x7f5061449138, L_0x557cddd61040, C4<00>, C4<00>;
L_0x557cddd74780 .functor NOT 1, L_0x557cddd746e0, C4<0>, C4<0>, C4<0>;
L_0x557cddd74880 .functor AND 1, L_0x7f50614433d8, L_0x557cddd74780, C4<1>, C4<1>;
L_0x557cddd74990 .functor NOT 2, L_0x557cddd748f0, C4<00>, C4<00>, C4<00>;
L_0x557cddd74a00 .functor AND 2, L_0x557cddd745a0, L_0x557cddd74990, C4<11>, C4<11>;
L_0x557cddd74a70 .functor NOT 2, L_0x557cddd745a0, C4<00>, C4<00>, C4<00>;
L_0x557cddd75d30 .functor AND 2, L_0x557cddd75930, L_0x557cddd75c00, C4<11>, C4<11>;
L_0x557cddd75df0 .functor OR 2, L_0x557cddd74a00, L_0x557cddd75d30, C4<00>, C4<00>;
v0x557cdd85ac30_0 .net *"_s0", 1 0, L_0x7f5061449138;  1 drivers
v0x557cdd8583c0_0 .net *"_s10", 1 0, L_0x557cddd74990;  1 drivers
L_0x7f5061443420 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd855b50_0 .net/2s *"_s18", 0 0, L_0x7f5061443420;  1 drivers
L_0x7f5061443468 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd8532e0_0 .net/2s *"_s23", 0 0, L_0x7f5061443468;  1 drivers
v0x557cdd850a70_0 .net *"_s27", 1 0, L_0x557cddd75c00;  1 drivers
v0x557cdd84e200_0 .net *"_s4", 0 0, L_0x557cddd74780;  1 drivers
v0x557cdd84b990_0 .net *"_s8", 1 0, L_0x557cddd748f0;  1 drivers
v0x557cdd849120_0 .net "a", 1 0, L_0x557cddd60f10;  alias, 1 drivers
v0x557cdd8491e0_0 .net "a_or_s", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd8468b0_0 .net "add_1", 1 0, L_0x557cddd74b70;  1 drivers
v0x557cdd846950_0 .net "b", 1 0, L_0x557cddd61040;  alias, 1 drivers
v0x557cdd844040_0 .net "cout", 0 0, L_0x557cddd746e0;  alias, 1 drivers
v0x557cdd8417d0_0 .net "diff_is_negative", 0 0, L_0x557cddd74880;  1 drivers
v0x557cdd841870_0 .net "dummy_cout", 0 0, L_0x557cddd75a70;  1 drivers
v0x557cdd862580_0 .net "input_b", 1 0, L_0x557cddd73b60;  1 drivers
v0x557cdd6f6620_0 .net "inverted_out", 1 0, L_0x557cddd74a70;  1 drivers
v0x557cdd6f3db0_0 .net "n_out", 1 0, L_0x557cddd75d30;  1 drivers
v0x557cdd6f3e50_0 .net "negated_out", 1 0, L_0x557cddd75930;  1 drivers
v0x557cdd6e79e0_0 .net "out", 1 0, L_0x557cddd75df0;  alias, 1 drivers
v0x557cdd6e7aa0_0 .net "p_out", 1 0, L_0x557cddd74a00;  1 drivers
v0x557cdd6de940_0 .net "t_out", 1 0, L_0x557cddd745a0;  1 drivers
L_0x557cddd748f0 .concat [ 1 1 0 0], L_0x557cddd74880, L_0x557cddd74880;
L_0x557cddd74b70 .concat8 [ 1 1 0 0], L_0x7f5061443468, L_0x7f5061443420;
L_0x557cddd75b60 .part L_0x557cddd74b70, 1, 1;
L_0x557cddd75c00 .concat [ 1 1 0 0], L_0x557cddd74880, L_0x557cddd74880;
S_0x557cdd96d360 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd96d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce736f0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd6c29c0_0 .net "S", 1 0, L_0x557cddd745a0;  alias, 1 drivers
v0x557cdd6c2a80_0 .net "a", 1 0, L_0x557cddd60f10;  alias, 1 drivers
v0x557cdd6c0150_0 .net "b", 1 0, L_0x557cddd73b60;  alias, 1 drivers
v0x557cdd6bd8e0_0 .net "carin", 1 0, L_0x557cddd74640;  1 drivers
v0x557cdd6bb070_0 .net "cin", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd6b1460_0 .net "cout", 0 0, L_0x557cddd746e0;  alias, 1 drivers
L_0x557cdd8d5ee0 .part L_0x557cddd60f10, 1, 1;
L_0x557cdd4c4860 .part L_0x557cddd73b60, 1, 1;
L_0x557cdd0f7ef0 .part L_0x557cddd74640, 0, 1;
L_0x557cddd742b0 .part L_0x557cddd60f10, 0, 1;
L_0x557cddd743e0 .part L_0x557cddd73b60, 0, 1;
L_0x557cddd745a0 .concat8 [ 1 1 0 0], L_0x557cddd740d0, L_0x557cdd1b0360;
L_0x557cddd74640 .concat8 [ 1 1 0 0], L_0x557cddd74240, L_0x557cdd8f7df0;
L_0x557cddd746e0 .part L_0x557cddd74640, 1, 1;
S_0x557cdd96d4e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd96d360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd74240 .functor OR 1, L_0x557cddd74060, L_0x557cddd741d0, C4<0>, C4<0>;
v0x557cdd7d7660_0 .net "S", 0 0, L_0x557cddd740d0;  1 drivers
v0x557cdd7d4df0_0 .net "a", 0 0, L_0x557cddd742b0;  1 drivers
v0x557cdd7cb1e0_0 .net "b", 0 0, L_0x557cddd743e0;  1 drivers
v0x557cdd7c8970_0 .net "c_1", 0 0, L_0x557cddd74060;  1 drivers
v0x557cdd7bee10_0 .net "c_2", 0 0, L_0x557cddd741d0;  1 drivers
v0x557cdd7beeb0_0 .net "cin", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd7bc5a0_0 .net "cout", 0 0, L_0x557cddd74240;  1 drivers
v0x557cdd7bc640_0 .net "h_1_out", 0 0, L_0x557cddd73ff0;  1 drivers
S_0x557cdd96d660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd73ff0 .functor XOR 1, L_0x557cddd742b0, L_0x557cddd743e0, C4<0>, C4<0>;
L_0x557cddd74060 .functor AND 1, L_0x557cddd742b0, L_0x557cddd743e0, C4<1>, C4<1>;
v0x557cdd725080_0 .net "S", 0 0, L_0x557cddd73ff0;  alias, 1 drivers
v0x557cdd722810_0 .net "a", 0 0, L_0x557cddd742b0;  alias, 1 drivers
v0x557cdd7228d0_0 .net "b", 0 0, L_0x557cddd743e0;  alias, 1 drivers
v0x557cdd7e1820_0 .net "cout", 0 0, L_0x557cddd74060;  alias, 1 drivers
S_0x557cdd96d7e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96d4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd740d0 .functor XOR 1, L_0x557cddd73ff0, L_0x7f50614433d8, C4<0>, C4<0>;
L_0x557cddd741d0 .functor AND 1, L_0x557cddd73ff0, L_0x7f50614433d8, C4<1>, C4<1>;
v0x557cdd7defb0_0 .net "S", 0 0, L_0x557cddd740d0;  alias, 1 drivers
v0x557cdd7df070_0 .net "a", 0 0, L_0x557cddd73ff0;  alias, 1 drivers
v0x557cdd7dc740_0 .net "b", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd7d9ed0_0 .net "cout", 0 0, L_0x557cddd741d0;  alias, 1 drivers
S_0x557cdd96d960 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd96d360;
 .timescale 0 0;
P_0x557cdd111420 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd96dae0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96d960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdd8f7df0 .functor OR 1, L_0x557cddd73f10, L_0x557cdd3f4cf0, C4<0>, C4<0>;
v0x557cdd638220_0 .net "S", 0 0, L_0x557cdd1b0360;  1 drivers
v0x557cdd6382e0_0 .net "a", 0 0, L_0x557cdd8d5ee0;  1 drivers
v0x557cdd6359b0_0 .net "b", 0 0, L_0x557cdd4c4860;  1 drivers
v0x557cdd60b300_0 .net "c_1", 0 0, L_0x557cddd73f10;  1 drivers
v0x557cdd608a90_0 .net "c_2", 0 0, L_0x557cdd3f4cf0;  1 drivers
v0x557cdd6c7aa0_0 .net "cin", 0 0, L_0x557cdd0f7ef0;  1 drivers
v0x557cdd6c5230_0 .net "cout", 0 0, L_0x557cdd8f7df0;  1 drivers
v0x557cdd6c52d0_0 .net "h_1_out", 0 0, L_0x557cddd73dc0;  1 drivers
S_0x557cdd96dc60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd73dc0 .functor XOR 1, L_0x557cdd8d5ee0, L_0x557cdd4c4860, C4<0>, C4<0>;
L_0x557cddd73f10 .functor AND 1, L_0x557cdd8d5ee0, L_0x557cdd4c4860, C4<1>, C4<1>;
v0x557cdd7b29c0_0 .net "S", 0 0, L_0x557cddd73dc0;  alias, 1 drivers
v0x557cdd7b2a80_0 .net "a", 0 0, L_0x557cdd8d5ee0;  alias, 1 drivers
v0x557cdd7b0150_0 .net "b", 0 0, L_0x557cdd4c4860;  alias, 1 drivers
v0x557cdd7a6710_0 .net "cout", 0 0, L_0x557cddd73f10;  alias, 1 drivers
S_0x557cdd96dde0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96dae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdd1b0360 .functor XOR 1, L_0x557cddd73dc0, L_0x557cdd0f7ef0, C4<0>, C4<0>;
L_0x557cdd3f4cf0 .functor AND 1, L_0x557cddd73dc0, L_0x557cdd0f7ef0, C4<1>, C4<1>;
v0x557cdd7a3ea0_0 .net "S", 0 0, L_0x557cdd1b0360;  alias, 1 drivers
v0x557cdd7a3f40_0 .net "a", 0 0, L_0x557cddd73dc0;  alias, 1 drivers
v0x557cdd681a40_0 .net "b", 0 0, L_0x557cdd0f7ef0;  alias, 1 drivers
v0x557cdd67f1d0_0 .net "cout", 0 0, L_0x557cdd3f4cf0;  alias, 1 drivers
S_0x557cdd96df60 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd96d1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0f83d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd5ac750_0 .net "S", 1 0, L_0x557cddd75930;  alias, 1 drivers
v0x557cdd5ac810_0 .net "a", 1 0, L_0x557cddd74a70;  alias, 1 drivers
v0x557cdd5a2d10_0 .net "b", 1 0, L_0x557cddd74b70;  alias, 1 drivers
v0x557cdd5a04a0_0 .net "carin", 1 0, L_0x557cddd759d0;  1 drivers
v0x557cdd85fd10_0 .net "cin", 0 0, L_0x557cddd75b60;  1 drivers
v0x557cdd85d4a0_0 .net "cout", 0 0, L_0x557cddd75a70;  alias, 1 drivers
L_0x557cddd74ed0 .part L_0x557cddd74a70, 1, 1;
L_0x557cddd75000 .part L_0x557cddd74b70, 1, 1;
L_0x557cddd75130 .part L_0x557cddd759d0, 0, 1;
L_0x557cddd755b0 .part L_0x557cddd74a70, 0, 1;
L_0x557cddd75770 .part L_0x557cddd74b70, 0, 1;
L_0x557cddd75930 .concat8 [ 1 1 0 0], L_0x557cddd75340, L_0x557cddd74cf0;
L_0x557cddd759d0 .concat8 [ 1 1 0 0], L_0x557cddd75540, L_0x557cddd74e60;
L_0x557cddd75a70 .part L_0x557cddd759d0, 1, 1;
S_0x557cdd96e0e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd96df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd75540 .functor OR 1, L_0x557cddd752d0, L_0x557cddd75440, C4<0>, C4<0>;
v0x557cdd68a120_0 .net "S", 0 0, L_0x557cddd75340;  1 drivers
v0x557cdd597dc0_0 .net "a", 0 0, L_0x557cddd755b0;  1 drivers
v0x557cdd595550_0 .net "b", 0 0, L_0x557cddd75770;  1 drivers
v0x557cdd54e5a0_0 .net "c_1", 0 0, L_0x557cddd752d0;  1 drivers
v0x557cdd54bd30_0 .net "c_2", 0 0, L_0x557cddd75440;  1 drivers
v0x557cdd54bdd0_0 .net "cin", 0 0, L_0x557cddd75b60;  alias, 1 drivers
v0x557cdd521680_0 .net "cout", 0 0, L_0x557cddd75540;  1 drivers
v0x557cdd521720_0 .net "h_1_out", 0 0, L_0x557cddd75260;  1 drivers
S_0x557cdd96e260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd75260 .functor XOR 1, L_0x557cddd755b0, L_0x557cddd75770, C4<0>, C4<0>;
L_0x557cddd752d0 .functor AND 1, L_0x557cddd755b0, L_0x557cddd75770, C4<1>, C4<1>;
v0x557cdd6aebf0_0 .net "S", 0 0, L_0x557cddd75260;  alias, 1 drivers
v0x557cdd6a5090_0 .net "a", 0 0, L_0x557cddd755b0;  alias, 1 drivers
v0x557cdd6a5150_0 .net "b", 0 0, L_0x557cddd75770;  alias, 1 drivers
v0x557cdd6a2820_0 .net "cout", 0 0, L_0x557cddd752d0;  alias, 1 drivers
S_0x557cdd96e3e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96e0e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd75340 .functor XOR 1, L_0x557cddd75260, L_0x557cddd75b60, C4<0>, C4<0>;
L_0x557cddd75440 .functor AND 1, L_0x557cddd75260, L_0x557cddd75b60, C4<1>, C4<1>;
v0x557cdd698c40_0 .net "S", 0 0, L_0x557cddd75340;  alias, 1 drivers
v0x557cdd698d00_0 .net "a", 0 0, L_0x557cddd75260;  alias, 1 drivers
v0x557cdd6963d0_0 .net "b", 0 0, L_0x557cddd75b60;  alias, 1 drivers
v0x557cdd68c990_0 .net "cout", 0 0, L_0x557cddd75440;  alias, 1 drivers
S_0x557cdd96e560 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd96df60;
 .timescale 0 0;
P_0x557cdd0dd970 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd96e6e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96e560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd74e60 .functor OR 1, L_0x557cddd74c80, L_0x557cddd74df0, C4<0>, C4<0>;
v0x557cdd5d13f0_0 .net "S", 0 0, L_0x557cddd74cf0;  1 drivers
v0x557cdd5d14b0_0 .net "a", 0 0, L_0x557cddd74ed0;  1 drivers
v0x557cdd5c77e0_0 .net "b", 0 0, L_0x557cddd75000;  1 drivers
v0x557cdd5c4f70_0 .net "c_1", 0 0, L_0x557cddd74c80;  1 drivers
v0x557cdd5bb410_0 .net "c_2", 0 0, L_0x557cddd74df0;  1 drivers
v0x557cdd5b8ba0_0 .net "cin", 0 0, L_0x557cddd75130;  1 drivers
v0x557cdd5aefc0_0 .net "cout", 0 0, L_0x557cddd74e60;  1 drivers
v0x557cdd5af060_0 .net "h_1_out", 0 0, L_0x557cddd74c10;  1 drivers
S_0x557cdd96e860 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd74c10 .functor XOR 1, L_0x557cddd74ed0, L_0x557cddd75000, C4<0>, C4<0>;
L_0x557cddd74c80 .functor AND 1, L_0x557cddd74ed0, L_0x557cddd75000, C4<1>, C4<1>;
v0x557cdd51ee10_0 .net "S", 0 0, L_0x557cddd74c10;  alias, 1 drivers
v0x557cdd51eed0_0 .net "a", 0 0, L_0x557cddd74ed0;  alias, 1 drivers
v0x557cdd5dde20_0 .net "b", 0 0, L_0x557cddd75000;  alias, 1 drivers
v0x557cdd5db5b0_0 .net "cout", 0 0, L_0x557cddd74c80;  alias, 1 drivers
S_0x557cdd96e9e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd74cf0 .functor XOR 1, L_0x557cddd74c10, L_0x557cddd75130, C4<0>, C4<0>;
L_0x557cddd74df0 .functor AND 1, L_0x557cddd74c10, L_0x557cddd75130, C4<1>, C4<1>;
v0x557cdd5d8d40_0 .net "S", 0 0, L_0x557cddd74cf0;  alias, 1 drivers
v0x557cdd5d8de0_0 .net "a", 0 0, L_0x557cddd74c10;  alias, 1 drivers
v0x557cdd5d64d0_0 .net "b", 0 0, L_0x557cddd75130;  alias, 1 drivers
v0x557cdd5d3c60_0 .net "cout", 0 0, L_0x557cddd74df0;  alias, 1 drivers
S_0x557cdd96eb60 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6ea360 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddd75f50 .functor XOR 2, L_0x7f5061449180, L_0x557cddd61310, C4<00>, C4<00>;
L_0x557cddd77110 .functor NOT 1, L_0x557cddd77020, C4<0>, C4<0>, C4<0>;
L_0x557cddd77210 .functor AND 1, L_0x7f50614433d8, L_0x557cddd77110, C4<1>, C4<1>;
L_0x557cddd77370 .functor NOT 2, L_0x557cddd77280, C4<00>, C4<00>, C4<00>;
L_0x557cddd77430 .functor AND 2, L_0x557cddd76e90, L_0x557cddd77370, C4<11>, C4<11>;
L_0x557cddd774f0 .functor NOT 2, L_0x557cddd76e90, C4<00>, C4<00>, C4<00>;
L_0x557cddd78b70 .functor AND 2, L_0x557cddd78720, L_0x557cddd78a40, C4<11>, C4<11>;
L_0x557cddd78be0 .functor OR 2, L_0x557cddd77430, L_0x557cddd78b70, C4<00>, C4<00>;
v0x557cdd2f5b10_0 .net *"_s0", 1 0, L_0x7f5061449180;  1 drivers
v0x557cdd2ebf00_0 .net *"_s10", 1 0, L_0x557cddd77370;  1 drivers
L_0x7f50614434b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd2e9690_0 .net/2s *"_s18", 0 0, L_0x7f50614434b0;  1 drivers
L_0x7f50614434f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd2dfb30_0 .net/2s *"_s23", 0 0, L_0x7f50614434f8;  1 drivers
v0x557cdd2dd2c0_0 .net *"_s27", 1 0, L_0x557cddd78a40;  1 drivers
v0x557cdd2d36e0_0 .net *"_s4", 0 0, L_0x557cddd77110;  1 drivers
v0x557cdd2d0e70_0 .net *"_s8", 1 0, L_0x557cddd77280;  1 drivers
v0x557cdd2c7430_0 .net "a", 1 0, L_0x557cddd611e0;  alias, 1 drivers
v0x557cdd2c74f0_0 .net "a_or_s", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd2c4bc0_0 .net "add_1", 1 0, L_0x557cddd77640;  1 drivers
v0x557cdd2c4c60_0 .net "b", 1 0, L_0x557cddd61310;  alias, 1 drivers
v0x557cdd1d2860_0 .net "cout", 0 0, L_0x557cddd77020;  alias, 1 drivers
v0x557cdd1cfff0_0 .net "diff_is_negative", 0 0, L_0x557cddd77210;  1 drivers
v0x557cdd1d0090_0 .net "dummy_cout", 0 0, L_0x557cddd78860;  1 drivers
v0x557cdd189040_0 .net "input_b", 1 0, L_0x557cddd75f50;  1 drivers
v0x557cdd1867d0_0 .net "inverted_out", 1 0, L_0x557cddd774f0;  1 drivers
v0x557cdd15c120_0 .net "n_out", 1 0, L_0x557cddd78b70;  1 drivers
v0x557cdd15c1c0_0 .net "negated_out", 1 0, L_0x557cddd78720;  1 drivers
v0x557cdd2188c0_0 .net "out", 1 0, L_0x557cddd78be0;  alias, 1 drivers
v0x557cdd218980_0 .net "p_out", 1 0, L_0x557cddd77430;  1 drivers
v0x557cdd216050_0 .net "t_out", 1 0, L_0x557cddd76e90;  1 drivers
L_0x557cddd77280 .concat [ 1 1 0 0], L_0x557cddd77210, L_0x557cddd77210;
L_0x557cddd77640 .concat8 [ 1 1 0 0], L_0x7f50614434f8, L_0x7f50614434b0;
L_0x557cddd789a0 .part L_0x557cddd77640, 1, 1;
L_0x557cddd78a40 .concat [ 1 1 0 0], L_0x557cddd77210, L_0x557cddd77210;
S_0x557cdd96ece0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd96eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd939940 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd7ee720_0 .net "S", 1 0, L_0x557cddd76e90;  alias, 1 drivers
v0x557cdd7ee7c0_0 .net "a", 1 0, L_0x557cddd611e0;  alias, 1 drivers
v0x557cdd7ebeb0_0 .net "b", 1 0, L_0x557cddd75f50;  alias, 1 drivers
v0x557cdd7e9640_0 .net "carin", 1 0, L_0x557cddd76f30;  1 drivers
v0x557cdd3d6260_0 .net "cin", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd3d39f0_0 .net "cout", 0 0, L_0x557cddd77020;  alias, 1 drivers
L_0x557cddd764b0 .part L_0x557cddd611e0, 1, 1;
L_0x557cddd765e0 .part L_0x557cddd75f50, 1, 1;
L_0x557cddd76710 .part L_0x557cddd76f30, 0, 1;
L_0x557cddd76ba0 .part L_0x557cddd611e0, 0, 1;
L_0x557cddd76cd0 .part L_0x557cddd75f50, 0, 1;
L_0x557cddd76e90 .concat8 [ 1 1 0 0], L_0x557cddd76920, L_0x557cddd761e0;
L_0x557cddd76f30 .concat8 [ 1 1 0 0], L_0x557cddd76b30, L_0x557cddd76440;
L_0x557cddd77020 .part L_0x557cddd76f30, 1, 1;
S_0x557cdd96ee60 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd96ece0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd76b30 .functor OR 1, L_0x557cddd768b0, L_0x557cddd76a70, C4<0>, C4<0>;
v0x557cdd830860_0 .net "S", 0 0, L_0x557cddd76920;  1 drivers
v0x557cdd82dff0_0 .net "a", 0 0, L_0x557cddd76ba0;  1 drivers
v0x557cdd82b780_0 .net "b", 0 0, L_0x557cddd76cd0;  1 drivers
v0x557cdd822160_0 .net "c_1", 0 0, L_0x557cddd768b0;  1 drivers
v0x557cdd81f8f0_0 .net "c_2", 0 0, L_0x557cddd76a70;  1 drivers
v0x557cdd81f990_0 .net "cin", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd81d080_0 .net "cout", 0 0, L_0x557cddd76b30;  1 drivers
v0x557cdd81d120_0 .net "h_1_out", 0 0, L_0x557cddd76840;  1 drivers
S_0x557cdd96efe0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd76840 .functor XOR 1, L_0x557cddd76ba0, L_0x557cddd76cd0, C4<0>, C4<0>;
L_0x557cddd768b0 .functor AND 1, L_0x557cddd76ba0, L_0x557cddd76cd0, C4<1>, C4<1>;
v0x557cdd6dc0d0_0 .net "S", 0 0, L_0x557cddd76840;  alias, 1 drivers
v0x557cdd6dc190_0 .net "a", 0 0, L_0x557cddd76ba0;  alias, 1 drivers
v0x557cdd6d2450_0 .net "b", 0 0, L_0x557cddd76cd0;  alias, 1 drivers
v0x557cdd6cfbe0_0 .net "cout", 0 0, L_0x557cddd768b0;  alias, 1 drivers
S_0x557cdd96f160 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96ee60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd76920 .functor XOR 1, L_0x557cddd76840, L_0x7f50614433d8, C4<0>, C4<0>;
L_0x557cddd76a70 .functor AND 1, L_0x557cddd76840, L_0x7f50614433d8, C4<1>, C4<1>;
v0x557cdd8381b0_0 .net "S", 0 0, L_0x557cddd76920;  alias, 1 drivers
v0x557cdd838250_0 .net "a", 0 0, L_0x557cddd76840;  alias, 1 drivers
v0x557cdd835940_0 .net "b", 0 0, L_0x7f50614433d8;  alias, 1 drivers
v0x557cdd8330d0_0 .net "cout", 0 0, L_0x557cddd76a70;  alias, 1 drivers
S_0x557cdd96f2e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd96ece0;
 .timescale 0 0;
P_0x557cdd4e9a20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd96f460 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96f2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd76440 .functor OR 1, L_0x557cddd76120, L_0x557cddd76380, C4<0>, C4<0>;
v0x557cdd804800_0 .net "S", 0 0, L_0x557cddd761e0;  1 drivers
v0x557cdd801f90_0 .net "a", 0 0, L_0x557cddd764b0;  1 drivers
v0x557cdd7ff720_0 .net "b", 0 0, L_0x557cddd765e0;  1 drivers
v0x557cdd7f6070_0 .net "c_1", 0 0, L_0x557cddd76120;  1 drivers
v0x557cdd7f3800_0 .net "c_2", 0 0, L_0x557cddd76380;  1 drivers
v0x557cdd7f38a0_0 .net "cin", 0 0, L_0x557cddd76710;  1 drivers
v0x557cdd7f0f90_0 .net "cout", 0 0, L_0x557cddd76440;  1 drivers
v0x557cdd7f1030_0 .net "h_1_out", 0 0, L_0x557cddd76010;  1 drivers
S_0x557cdd96f5e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd76010 .functor XOR 1, L_0x557cddd764b0, L_0x557cddd765e0, C4<0>, C4<0>;
L_0x557cddd76120 .functor AND 1, L_0x557cddd764b0, L_0x557cddd765e0, C4<1>, C4<1>;
v0x557cdd81a810_0 .net "S", 0 0, L_0x557cddd76010;  alias, 1 drivers
v0x557cdd817fa0_0 .net "a", 0 0, L_0x557cddd764b0;  alias, 1 drivers
v0x557cdd818060_0 .net "b", 0 0, L_0x557cddd765e0;  alias, 1 drivers
v0x557cdd815730_0 .net "cout", 0 0, L_0x557cddd76120;  alias, 1 drivers
S_0x557cdd96f760 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96f460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd761e0 .functor XOR 1, L_0x557cddd76010, L_0x557cddd76710, C4<0>, C4<0>;
L_0x557cddd76380 .functor AND 1, L_0x557cddd76010, L_0x557cddd76710, C4<1>, C4<1>;
v0x557cdd80c150_0 .net "S", 0 0, L_0x557cddd761e0;  alias, 1 drivers
v0x557cdd80c210_0 .net "a", 0 0, L_0x557cddd76010;  alias, 1 drivers
v0x557cdd8098e0_0 .net "b", 0 0, L_0x557cddd76710;  alias, 1 drivers
v0x557cdd807070_0 .net "cout", 0 0, L_0x557cddd76380;  alias, 1 drivers
S_0x557cdd96f8e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd96eb60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4c86c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd302540_0 .net "S", 1 0, L_0x557cddd78720;  alias, 1 drivers
v0x557cdd302600_0 .net "a", 1 0, L_0x557cddd774f0;  alias, 1 drivers
v0x557cdd2ffcd0_0 .net "b", 1 0, L_0x557cddd77640;  alias, 1 drivers
v0x557cdd2fd460_0 .net "carin", 1 0, L_0x557cddd787c0;  1 drivers
v0x557cdd2fabf0_0 .net "cin", 0 0, L_0x557cddd789a0;  1 drivers
v0x557cdd2f8380_0 .net "cout", 0 0, L_0x557cddd78860;  alias, 1 drivers
L_0x557cddd77c20 .part L_0x557cddd774f0, 1, 1;
L_0x557cddd77d50 .part L_0x557cddd77640, 1, 1;
L_0x557cddd77e80 .part L_0x557cddd787c0, 0, 1;
L_0x557cddd783a0 .part L_0x557cddd774f0, 0, 1;
L_0x557cddd78560 .part L_0x557cddd77640, 0, 1;
L_0x557cddd78720 .concat8 [ 1 1 0 0], L_0x557cddd78090, L_0x557cddd77950;
L_0x557cddd787c0 .concat8 [ 1 1 0 0], L_0x557cddd78330, L_0x557cddd77bb0;
L_0x557cddd78860 .part L_0x557cddd787c0, 1, 1;
S_0x557cdd96fa60 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd96f8e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd78330 .functor OR 1, L_0x557cddd78020, L_0x557cddd781e0, C4<0>, C4<0>;
v0x557cdd4171e0_0 .net "S", 0 0, L_0x557cddd78090;  1 drivers
v0x557cdd414970_0 .net "a", 0 0, L_0x557cddd783a0;  1 drivers
v0x557cdd412100_0 .net "b", 0 0, L_0x557cddd78560;  1 drivers
v0x557cdd40f890_0 .net "c_1", 0 0, L_0x557cddd78020;  1 drivers
v0x557cdd405c80_0 .net "c_2", 0 0, L_0x557cddd781e0;  1 drivers
v0x557cdd405d20_0 .net "cin", 0 0, L_0x557cddd789a0;  alias, 1 drivers
v0x557cdd403410_0 .net "cout", 0 0, L_0x557cddd78330;  1 drivers
v0x557cdd4034b0_0 .net "h_1_out", 0 0, L_0x557cddd77fb0;  1 drivers
S_0x557cdd96fbe0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd96fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd77fb0 .functor XOR 1, L_0x557cddd783a0, L_0x557cddd78560, C4<0>, C4<0>;
L_0x557cddd78020 .functor AND 1, L_0x557cddd783a0, L_0x557cddd78560, C4<1>, C4<1>;
v0x557cdd38ca40_0 .net "S", 0 0, L_0x557cddd77fb0;  alias, 1 drivers
v0x557cdd38a1d0_0 .net "a", 0 0, L_0x557cddd783a0;  alias, 1 drivers
v0x557cdd38a290_0 .net "b", 0 0, L_0x557cddd78560;  alias, 1 drivers
v0x557cdd35fb20_0 .net "cout", 0 0, L_0x557cddd78020;  alias, 1 drivers
S_0x557cdd96fd60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd96fa60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd78090 .functor XOR 1, L_0x557cddd77fb0, L_0x557cddd789a0, C4<0>, C4<0>;
L_0x557cddd781e0 .functor AND 1, L_0x557cddd77fb0, L_0x557cddd789a0, C4<1>, C4<1>;
v0x557cdd35d2b0_0 .net "S", 0 0, L_0x557cddd78090;  alias, 1 drivers
v0x557cdd35d370_0 .net "a", 0 0, L_0x557cddd77fb0;  alias, 1 drivers
v0x557cdd41c2c0_0 .net "b", 0 0, L_0x557cddd789a0;  alias, 1 drivers
v0x557cdd419a50_0 .net "cout", 0 0, L_0x557cddd781e0;  alias, 1 drivers
S_0x557cdd96fee0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd96f8e0;
 .timescale 0 0;
P_0x557cdd8e5060 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd970060 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd96fee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd77bb0 .functor OR 1, L_0x557cddd77890, L_0x557cddd77af0, C4<0>, C4<0>;
v0x557cdd2bc4e0_0 .net "S", 0 0, L_0x557cddd77950;  1 drivers
v0x557cdd2bc5a0_0 .net "a", 0 0, L_0x557cddd77c20;  1 drivers
v0x557cdd2b9c70_0 .net "b", 0 0, L_0x557cddd77d50;  1 drivers
v0x557cdd272cc0_0 .net "c_1", 0 0, L_0x557cddd77890;  1 drivers
v0x557cdd270450_0 .net "c_2", 0 0, L_0x557cddd77af0;  1 drivers
v0x557cdd245da0_0 .net "cin", 0 0, L_0x557cddd77e80;  1 drivers
v0x557cdd243530_0 .net "cout", 0 0, L_0x557cddd77bb0;  1 drivers
v0x557cdd2435d0_0 .net "h_1_out", 0 0, L_0x557cddd77780;  1 drivers
S_0x557cdd9701e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd970060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd77780 .functor XOR 1, L_0x557cddd77c20, L_0x557cddd77d50, C4<0>, C4<0>;
L_0x557cddd77890 .functor AND 1, L_0x557cddd77c20, L_0x557cddd77d50, C4<1>, C4<1>;
v0x557cdd3f98b0_0 .net "S", 0 0, L_0x557cddd77780;  alias, 1 drivers
v0x557cdd3f9970_0 .net "a", 0 0, L_0x557cddd77c20;  alias, 1 drivers
v0x557cdd3f7040_0 .net "b", 0 0, L_0x557cddd77d50;  alias, 1 drivers
v0x557cdd3ed460_0 .net "cout", 0 0, L_0x557cddd77890;  alias, 1 drivers
S_0x557cdd970360 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd970060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd77950 .functor XOR 1, L_0x557cddd77780, L_0x557cddd77e80, C4<0>, C4<0>;
L_0x557cddd77af0 .functor AND 1, L_0x557cddd77780, L_0x557cddd77e80, C4<1>, C4<1>;
v0x557cdd3eabf0_0 .net "S", 0 0, L_0x557cddd77950;  alias, 1 drivers
v0x557cdd3eac90_0 .net "a", 0 0, L_0x557cddd77780;  alias, 1 drivers
v0x557cdd3e11b0_0 .net "b", 0 0, L_0x557cddd77e80;  alias, 1 drivers
v0x557cdd3de940_0 .net "cout", 0 0, L_0x557cddd77af0;  alias, 1 drivers
S_0x557cdd9704e0 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8a3a40 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdcf65310_0 .net "S", 7 0, L_0x557cddd90490;  alias, 1 drivers
v0x557cdcf62aa0_0 .net "a", 7 0, L_0x557cddd8c320;  alias, 1 drivers
v0x557cdcf62b60_0 .net "b", 7 0, L_0x557cddd8c5e0;  alias, 1 drivers
v0x557cdcf59060_0 .net "carin", 7 0, L_0x557cddd90340;  1 drivers
L_0x7f5061443a98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdcf59120_0 .net "cin", 0 0, L_0x7f5061443a98;  1 drivers
v0x557cdcf567f0_0 .net "cout", 0 0, L_0x557cddd90940;  alias, 1 drivers
L_0x557cddd8cbd0 .part L_0x557cddd8c320, 1, 1;
L_0x557cddd8cd00 .part L_0x557cddd8c5e0, 1, 1;
L_0x557cddd8ce30 .part L_0x557cddd90340, 0, 1;
L_0x557cddd8d310 .part L_0x557cddd8c320, 2, 1;
L_0x557cddd8d4d0 .part L_0x557cddd8c5e0, 2, 1;
L_0x557cddd8d690 .part L_0x557cddd90340, 1, 1;
L_0x557cddd8db20 .part L_0x557cddd8c320, 3, 1;
L_0x557cddd8dc50 .part L_0x557cddd8c5e0, 3, 1;
L_0x557cddd8ddd0 .part L_0x557cddd90340, 2, 1;
L_0x557cddd8e2b0 .part L_0x557cddd8c320, 4, 1;
L_0x557cddd8e3e0 .part L_0x557cddd8c5e0, 4, 1;
L_0x557cddd8e510 .part L_0x557cddd90340, 3, 1;
L_0x557cddd8ea50 .part L_0x557cddd8c320, 5, 1;
L_0x557cddd8eb80 .part L_0x557cddd8c5e0, 5, 1;
L_0x557cddd8ed30 .part L_0x557cddd90340, 4, 1;
L_0x557cddd8f1a0 .part L_0x557cddd8c320, 6, 1;
L_0x557cddd8f470 .part L_0x557cddd8c5e0, 6, 1;
L_0x557cddd8f620 .part L_0x557cddd90340, 5, 1;
L_0x557cddd8fa80 .part L_0x557cddd8c320, 7, 1;
L_0x557cddd8fbb0 .part L_0x557cddd8c5e0, 7, 1;
L_0x557cddd8f6c0 .part L_0x557cddd90340, 6, 1;
L_0x557cddd90210 .part L_0x557cddd8c320, 0, 1;
L_0x557cddd8fce0 .part L_0x557cddd8c5e0, 0, 1;
LS_0x557cddd90490_0_0 .concat8 [ 1 1 1 1], L_0x557cddd8ff00, L_0x557cddd8c990, L_0x557cddd8d040, L_0x557cddd8d8a0;
LS_0x557cddd90490_0_4 .concat8 [ 1 1 1 1], L_0x557cddd8dfe0, L_0x557cddd8e820, L_0x557cddd8eed0, L_0x557cddd8f840;
L_0x557cddd90490 .concat8 [ 4 4 0 0], LS_0x557cddd90490_0_0, LS_0x557cddd90490_0_4;
LS_0x557cddd90340_0_0 .concat8 [ 1 1 1 1], L_0x557cddd901a0, L_0x557cddd8cb60, L_0x557cddd8d2a0, L_0x557cddd8dab0;
LS_0x557cddd90340_0_4 .concat8 [ 1 1 1 1], L_0x557cddd8e240, L_0x557cddd8e9e0, L_0x557cddd8f130, L_0x557cddd8fa10;
L_0x557cddd90340 .concat8 [ 4 4 0 0], LS_0x557cddd90340_0_0, LS_0x557cddd90340_0_4;
L_0x557cddd90940 .part L_0x557cddd90340, 7, 1;
S_0x557cdd970660 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9704e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd901a0 .functor OR 1, L_0x557cddd8fe90, L_0x557cddd90050, C4<0>, C4<0>;
v0x557cdd1f5eb0_0 .net "S", 0 0, L_0x557cddd8ff00;  1 drivers
v0x557cdd1f3640_0 .net "a", 0 0, L_0x557cddd90210;  1 drivers
v0x557cdd1e9a60_0 .net "b", 0 0, L_0x557cddd8fce0;  1 drivers
v0x557cdd1e71f0_0 .net "c_1", 0 0, L_0x557cddd8fe90;  1 drivers
v0x557cdd1dd7b0_0 .net "c_2", 0 0, L_0x557cddd90050;  1 drivers
v0x557cdd1dd850_0 .net "cin", 0 0, L_0x7f5061443a98;  alias, 1 drivers
v0x557cdd1daf40_0 .net "cout", 0 0, L_0x557cddd901a0;  1 drivers
v0x557cdd1dafe0_0 .net "h_1_out", 0 0, L_0x557cddd8fe20;  1 drivers
S_0x557cdd9707e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd970660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8fe20 .functor XOR 1, L_0x557cddd90210, L_0x557cddd8fce0, C4<0>, C4<0>;
L_0x557cddd8fe90 .functor AND 1, L_0x557cddd90210, L_0x557cddd8fce0, C4<1>, C4<1>;
v0x557cdd2137e0_0 .net "S", 0 0, L_0x557cddd8fe20;  alias, 1 drivers
v0x557cdd2138a0_0 .net "a", 0 0, L_0x557cddd90210;  alias, 1 drivers
v0x557cdd210f70_0 .net "b", 0 0, L_0x557cddd8fce0;  alias, 1 drivers
v0x557cdd20e700_0 .net "cout", 0 0, L_0x557cddd8fe90;  alias, 1 drivers
S_0x557cdd970960 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd970660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8ff00 .functor XOR 1, L_0x557cddd8fe20, L_0x7f5061443a98, C4<0>, C4<0>;
L_0x557cddd90050 .functor AND 1, L_0x557cddd8fe20, L_0x7f5061443a98, C4<1>, C4<1>;
v0x557cdd20be90_0 .net "S", 0 0, L_0x557cddd8ff00;  alias, 1 drivers
v0x557cdd20bf50_0 .net "a", 0 0, L_0x557cddd8fe20;  alias, 1 drivers
v0x557cdd202280_0 .net "b", 0 0, L_0x7f5061443a98;  alias, 1 drivers
v0x557cdd1ffa10_0 .net "cout", 0 0, L_0x557cddd90050;  alias, 1 drivers
S_0x557cdd970ae0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9704e0;
 .timescale 0 0;
P_0x557cdd86c950 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd970c60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd970ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8cb60 .functor OR 1, L_0x557cddd8c8d0, L_0x557cddd8caa0, C4<0>, C4<0>;
v0x557cdd48b510_0 .net "S", 0 0, L_0x557cddd8c990;  1 drivers
v0x557cdd48b5d0_0 .net "a", 0 0, L_0x557cddd8cbd0;  1 drivers
v0x557cdd488ca0_0 .net "b", 0 0, L_0x557cddd8cd00;  1 drivers
v0x557cdd486430_0 .net "c_1", 0 0, L_0x557cddd8c8d0;  1 drivers
v0x557cdd483bc0_0 .net "c_2", 0 0, L_0x557cddd8caa0;  1 drivers
v0x557cdd481350_0 .net "cin", 0 0, L_0x557cddd8ce30;  1 drivers
v0x557cdd47eae0_0 .net "cout", 0 0, L_0x557cddd8cb60;  1 drivers
v0x557cdd47eb80_0 .net "h_1_out", 0 0, L_0x557cddd8c7c0;  1 drivers
S_0x557cdd970de0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd970c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8c7c0 .functor XOR 1, L_0x557cddd8cbd0, L_0x557cddd8cd00, C4<0>, C4<0>;
L_0x557cddd8c8d0 .functor AND 1, L_0x557cddd8cbd0, L_0x557cddd8cd00, C4<1>, C4<1>;
v0x557cdd49a7b0_0 .net "S", 0 0, L_0x557cddd8c7c0;  alias, 1 drivers
v0x557cdd49a870_0 .net "a", 0 0, L_0x557cddd8cbd0;  alias, 1 drivers
v0x557cdd497f40_0 .net "b", 0 0, L_0x557cddd8cd00;  alias, 1 drivers
v0x557cdd4956d0_0 .net "cout", 0 0, L_0x557cddd8c8d0;  alias, 1 drivers
S_0x557cdd970f60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd970c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8c990 .functor XOR 1, L_0x557cddd8c7c0, L_0x557cddd8ce30, C4<0>, C4<0>;
L_0x557cddd8caa0 .functor AND 1, L_0x557cddd8c7c0, L_0x557cddd8ce30, C4<1>, C4<1>;
v0x557cdd492e60_0 .net "S", 0 0, L_0x557cddd8c990;  alias, 1 drivers
v0x557cdd492f00_0 .net "a", 0 0, L_0x557cddd8c7c0;  alias, 1 drivers
v0x557cdd4905f0_0 .net "b", 0 0, L_0x557cddd8ce30;  alias, 1 drivers
v0x557cdd48dd80_0 .net "cout", 0 0, L_0x557cddd8caa0;  alias, 1 drivers
S_0x557cdd9710e0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9704e0;
 .timescale 0 0;
P_0x557cdd7ff820 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd971260 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9710e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8d2a0 .functor OR 1, L_0x557cddd8cfd0, L_0x557cddd8d1e0, C4<0>, C4<0>;
v0x557cdd3193e0_0 .net "S", 0 0, L_0x557cddd8d040;  1 drivers
v0x557cdd3194a0_0 .net "a", 0 0, L_0x557cddd8d310;  1 drivers
v0x557cdd316b70_0 .net "b", 0 0, L_0x557cddd8d4d0;  1 drivers
v0x557cdd30cef0_0 .net "c_1", 0 0, L_0x557cddd8cfd0;  1 drivers
v0x557cdd30a680_0 .net "c_2", 0 0, L_0x557cddd8d1e0;  1 drivers
v0x557cdd472c50_0 .net "cin", 0 0, L_0x557cddd8d690;  1 drivers
v0x557cdd4703e0_0 .net "cout", 0 0, L_0x557cddd8d2a0;  1 drivers
v0x557cdd470480_0 .net "h_1_out", 0 0, L_0x557cddd8cf60;  1 drivers
S_0x557cdd9713e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd971260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8cf60 .functor XOR 1, L_0x557cddd8d310, L_0x557cddd8d4d0, C4<0>, C4<0>;
L_0x557cddd8cfd0 .functor AND 1, L_0x557cddd8d310, L_0x557cddd8d4d0, C4<1>, C4<1>;
v0x557cdd47c270_0 .net "S", 0 0, L_0x557cddd8cf60;  alias, 1 drivers
v0x557cdd47c330_0 .net "a", 0 0, L_0x557cddd8d310;  alias, 1 drivers
v0x557cdd49d020_0 .net "b", 0 0, L_0x557cddd8d4d0;  alias, 1 drivers
v0x557cdd3310c0_0 .net "cout", 0 0, L_0x557cddd8cfd0;  alias, 1 drivers
S_0x557cdd971560 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd971260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8d040 .functor XOR 1, L_0x557cddd8cf60, L_0x557cddd8d690, C4<0>, C4<0>;
L_0x557cddd8d1e0 .functor AND 1, L_0x557cddd8cf60, L_0x557cddd8d690, C4<1>, C4<1>;
v0x557cdd32e850_0 .net "S", 0 0, L_0x557cddd8d040;  alias, 1 drivers
v0x557cdd32e8f0_0 .net "a", 0 0, L_0x557cddd8cf60;  alias, 1 drivers
v0x557cdd324cf0_0 .net "b", 0 0, L_0x557cddd8d690;  alias, 1 drivers
v0x557cdd322480_0 .net "cout", 0 0, L_0x557cddd8d1e0;  alias, 1 drivers
S_0x557cdd9716e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9704e0;
 .timescale 0 0;
P_0x557cdd1da450 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd971860 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9716e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8dab0 .functor OR 1, L_0x557cddd8d830, L_0x557cddd8d9f0, C4<0>, C4<0>;
v0x557cdd457b20_0 .net "S", 0 0, L_0x557cddd8d8a0;  1 drivers
v0x557cdd4552b0_0 .net "a", 0 0, L_0x557cddd8db20;  1 drivers
v0x557cdd452a40_0 .net "b", 0 0, L_0x557cddd8dc50;  1 drivers
v0x557cdd4501d0_0 .net "c_1", 0 0, L_0x557cddd8d830;  1 drivers
v0x557cdd446bf0_0 .net "c_2", 0 0, L_0x557cddd8d9f0;  1 drivers
v0x557cdd446c90_0 .net "cin", 0 0, L_0x557cddd8ddd0;  1 drivers
v0x557cdd444380_0 .net "cout", 0 0, L_0x557cddd8dab0;  1 drivers
v0x557cdd444420_0 .net "h_1_out", 0 0, L_0x557cddd8d7c0;  1 drivers
S_0x557cdd9719e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd971860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8d7c0 .functor XOR 1, L_0x557cddd8db20, L_0x557cddd8dc50, C4<0>, C4<0>;
L_0x557cddd8d830 .functor AND 1, L_0x557cddd8db20, L_0x557cddd8dc50, C4<1>, C4<1>;
v0x557cdd46db70_0 .net "S", 0 0, L_0x557cddd8d7c0;  alias, 1 drivers
v0x557cdd46b300_0 .net "a", 0 0, L_0x557cddd8db20;  alias, 1 drivers
v0x557cdd46b3c0_0 .net "b", 0 0, L_0x557cddd8dc50;  alias, 1 drivers
v0x557cdd468a90_0 .net "cout", 0 0, L_0x557cddd8d830;  alias, 1 drivers
S_0x557cdd971b60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd971860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8d8a0 .functor XOR 1, L_0x557cddd8d7c0, L_0x557cddd8ddd0, C4<0>, C4<0>;
L_0x557cddd8d9f0 .functor AND 1, L_0x557cddd8d7c0, L_0x557cddd8ddd0, C4<1>, C4<1>;
v0x557cdd466220_0 .net "S", 0 0, L_0x557cddd8d8a0;  alias, 1 drivers
v0x557cdd4662e0_0 .net "a", 0 0, L_0x557cddd8d7c0;  alias, 1 drivers
v0x557cdd45cc00_0 .net "b", 0 0, L_0x557cddd8ddd0;  alias, 1 drivers
v0x557cdd45a390_0 .net "cout", 0 0, L_0x557cddd8d9f0;  alias, 1 drivers
S_0x557cdd971ce0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd9704e0;
 .timescale 0 0;
P_0x557cdd1922a0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd971e60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd971ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8e240 .functor OR 1, L_0x557cddd8df70, L_0x557cddd8e180, C4<0>, C4<0>;
v0x557cdd42ba30_0 .net "S", 0 0, L_0x557cddd8dfe0;  1 drivers
v0x557cdd42baf0_0 .net "a", 0 0, L_0x557cddd8e2b0;  1 drivers
v0x557cdd4291c0_0 .net "b", 0 0, L_0x557cddd8e3e0;  1 drivers
v0x557cdd426950_0 .net "c_1", 0 0, L_0x557cddd8df70;  1 drivers
v0x557cdd4240e0_0 .net "c_2", 0 0, L_0x557cddd8e180;  1 drivers
v0x557cdd067e90_0 .net "cin", 0 0, L_0x557cddd8e510;  1 drivers
v0x557cdd065620_0 .net "cout", 0 0, L_0x557cddd8e240;  1 drivers
v0x557cdd0656c0_0 .net "h_1_out", 0 0, L_0x557cddd8df00;  1 drivers
S_0x557cdd971fe0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd971e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8df00 .functor XOR 1, L_0x557cddd8e2b0, L_0x557cddd8e3e0, C4<0>, C4<0>;
L_0x557cddd8df70 .functor AND 1, L_0x557cddd8e2b0, L_0x557cddd8e3e0, C4<1>, C4<1>;
v0x557cdd441b10_0 .net "S", 0 0, L_0x557cddd8df00;  alias, 1 drivers
v0x557cdd441bd0_0 .net "a", 0 0, L_0x557cddd8e2b0;  alias, 1 drivers
v0x557cdd43f2a0_0 .net "b", 0 0, L_0x557cddd8e3e0;  alias, 1 drivers
v0x557cdd43ca30_0 .net "cout", 0 0, L_0x557cddd8df70;  alias, 1 drivers
S_0x557cdd972160 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd971e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8dfe0 .functor XOR 1, L_0x557cddd8df00, L_0x557cddd8e510, C4<0>, C4<0>;
L_0x557cddd8e180 .functor AND 1, L_0x557cddd8df00, L_0x557cddd8e510, C4<1>, C4<1>;
v0x557cdd43a1c0_0 .net "S", 0 0, L_0x557cddd8dfe0;  alias, 1 drivers
v0x557cdd43a260_0 .net "a", 0 0, L_0x557cddd8df00;  alias, 1 drivers
v0x557cdd430b10_0 .net "b", 0 0, L_0x557cddd8e510;  alias, 1 drivers
v0x557cdd42e2a0_0 .net "cout", 0 0, L_0x557cddd8e180;  alias, 1 drivers
S_0x557cdd9722e0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd9704e0;
 .timescale 0 0;
P_0x557cdd316c70 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd972460 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9722e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8e9e0 .functor OR 1, L_0x557cddd8e7b0, L_0x557cddd8e920, C4<0>, C4<0>;
v0x557cdd0a8e10_0 .net "S", 0 0, L_0x557cddd8e820;  1 drivers
v0x557cdd0a65a0_0 .net "a", 0 0, L_0x557cddd8ea50;  1 drivers
v0x557cdd0a3d30_0 .net "b", 0 0, L_0x557cddd8eb80;  1 drivers
v0x557cdd0a14c0_0 .net "c_1", 0 0, L_0x557cddd8e7b0;  1 drivers
v0x557cdd0978b0_0 .net "c_2", 0 0, L_0x557cddd8e920;  1 drivers
v0x557cdd097950_0 .net "cin", 0 0, L_0x557cddd8ed30;  1 drivers
v0x557cdd095040_0 .net "cout", 0 0, L_0x557cddd8e9e0;  1 drivers
v0x557cdd0950e0_0 .net "h_1_out", 0 0, L_0x557cddd8e740;  1 drivers
S_0x557cdd9725e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd972460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8e740 .functor XOR 1, L_0x557cddd8ea50, L_0x557cddd8eb80, C4<0>, C4<0>;
L_0x557cddd8e7b0 .functor AND 1, L_0x557cddd8ea50, L_0x557cddd8eb80, C4<1>, C4<1>;
v0x557cdd01e670_0 .net "S", 0 0, L_0x557cddd8e740;  alias, 1 drivers
v0x557cdd01e730_0 .net "a", 0 0, L_0x557cddd8ea50;  alias, 1 drivers
v0x557cdd01be00_0 .net "b", 0 0, L_0x557cddd8eb80;  alias, 1 drivers
v0x557cdcff1750_0 .net "cout", 0 0, L_0x557cddd8e7b0;  alias, 1 drivers
S_0x557cdd972760 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd972460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8e820 .functor XOR 1, L_0x557cddd8e740, L_0x557cddd8ed30, C4<0>, C4<0>;
L_0x557cddd8e920 .functor AND 1, L_0x557cddd8e740, L_0x557cddd8ed30, C4<1>, C4<1>;
v0x557cdcfeeee0_0 .net "S", 0 0, L_0x557cddd8e820;  alias, 1 drivers
v0x557cdcfeefa0_0 .net "a", 0 0, L_0x557cddd8e740;  alias, 1 drivers
v0x557cdd0adef0_0 .net "b", 0 0, L_0x557cddd8ed30;  alias, 1 drivers
v0x557cdd0ab680_0 .net "cout", 0 0, L_0x557cddd8e920;  alias, 1 drivers
S_0x557cdd9728e0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd9704e0;
 .timescale 0 0;
P_0x557cdd930710 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd972a60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9728e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8f130 .functor OR 1, L_0x557cddd8ee60, L_0x557cddd8f070, C4<0>, C4<0>;
v0x557cdcf4e110_0 .net "S", 0 0, L_0x557cddd8eed0;  1 drivers
v0x557cdcf4e1d0_0 .net "a", 0 0, L_0x557cddd8f1a0;  1 drivers
v0x557cdcf4b8a0_0 .net "b", 0 0, L_0x557cddd8f470;  1 drivers
v0x557cdcf048f0_0 .net "c_1", 0 0, L_0x557cddd8ee60;  1 drivers
v0x557cdcf02080_0 .net "c_2", 0 0, L_0x557cddd8f070;  1 drivers
v0x557cdcf02120_0 .net "cin", 0 0, L_0x557cddd8f620;  1 drivers
v0x557cdced79d0_0 .net "cout", 0 0, L_0x557cddd8f130;  1 drivers
v0x557cdced7a70_0 .net "h_1_out", 0 0, L_0x557cddd8e6d0;  1 drivers
S_0x557cdd972be0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd972a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8e6d0 .functor XOR 1, L_0x557cddd8f1a0, L_0x557cddd8f470, C4<0>, C4<0>;
L_0x557cddd8ee60 .functor AND 1, L_0x557cddd8f1a0, L_0x557cddd8f470, C4<1>, C4<1>;
v0x557cdd08b4e0_0 .net "S", 0 0, L_0x557cddd8e6d0;  alias, 1 drivers
v0x557cdd08b580_0 .net "a", 0 0, L_0x557cddd8f1a0;  alias, 1 drivers
v0x557cdd088c70_0 .net "b", 0 0, L_0x557cddd8f470;  alias, 1 drivers
v0x557cdd07f090_0 .net "cout", 0 0, L_0x557cddd8ee60;  alias, 1 drivers
S_0x557cdd972d60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd972a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8eed0 .functor XOR 1, L_0x557cddd8e6d0, L_0x557cddd8f620, C4<0>, C4<0>;
L_0x557cddd8f070 .functor AND 1, L_0x557cddd8e6d0, L_0x557cddd8f620, C4<1>, C4<1>;
v0x557cdd07c820_0 .net "S", 0 0, L_0x557cddd8eed0;  alias, 1 drivers
v0x557cdd07c8e0_0 .net "a", 0 0, L_0x557cddd8e6d0;  alias, 1 drivers
v0x557cdd072de0_0 .net "b", 0 0, L_0x557cddd8f620;  alias, 1 drivers
v0x557cdd070570_0 .net "cout", 0 0, L_0x557cddd8f070;  alias, 1 drivers
S_0x557cdd972ee0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd9704e0;
 .timescale 0 0;
P_0x557cdd94e440 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd973060 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd972ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd8fa10 .functor OR 1, L_0x557cddd8f7d0, L_0x557cddd8f950, C4<0>, C4<0>;
v0x557cdcf87740_0 .net "S", 0 0, L_0x557cddd8f840;  1 drivers
v0x557cdcf87800_0 .net "a", 0 0, L_0x557cddd8fa80;  1 drivers
v0x557cdcf7db30_0 .net "b", 0 0, L_0x557cddd8fbb0;  1 drivers
v0x557cdcf7b2c0_0 .net "c_1", 0 0, L_0x557cddd8f7d0;  1 drivers
v0x557cdcf71760_0 .net "c_2", 0 0, L_0x557cddd8f950;  1 drivers
v0x557cdcf71800_0 .net "cin", 0 0, L_0x557cddd8f6c0;  1 drivers
v0x557cdcf6eef0_0 .net "cout", 0 0, L_0x557cddd8fa10;  1 drivers
v0x557cdcf6ef90_0 .net "h_1_out", 0 0, L_0x557cddd8f760;  1 drivers
S_0x557cdd9731e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd973060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8f760 .functor XOR 1, L_0x557cddd8fa80, L_0x557cddd8fbb0, C4<0>, C4<0>;
L_0x557cddd8f7d0 .functor AND 1, L_0x557cddd8fa80, L_0x557cddd8fbb0, C4<1>, C4<1>;
v0x557cdced5160_0 .net "S", 0 0, L_0x557cddd8f760;  alias, 1 drivers
v0x557cdced5200_0 .net "a", 0 0, L_0x557cddd8fa80;  alias, 1 drivers
v0x557cdcf94170_0 .net "b", 0 0, L_0x557cddd8fbb0;  alias, 1 drivers
v0x557cdcf91900_0 .net "cout", 0 0, L_0x557cddd8f7d0;  alias, 1 drivers
S_0x557cdd973360 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd973060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd8f840 .functor XOR 1, L_0x557cddd8f760, L_0x557cddd8f6c0, C4<0>, C4<0>;
L_0x557cddd8f950 .functor AND 1, L_0x557cddd8f760, L_0x557cddd8f6c0, C4<1>, C4<1>;
v0x557cdcf8f090_0 .net "S", 0 0, L_0x557cddd8f840;  alias, 1 drivers
v0x557cdcf8f150_0 .net "a", 0 0, L_0x557cddd8f760;  alias, 1 drivers
v0x557cdcf8c820_0 .net "b", 0 0, L_0x557cddd8f6c0;  alias, 1 drivers
v0x557cdcf89fb0_0 .net "cout", 0 0, L_0x557cddd8f950;  alias, 1 drivers
S_0x557cdd9734e0 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd615f0 .functor BUFZ 2, L_0x557cddd61040, C4<00>, C4<00>, C4<00>;
L_0x557cddd61830 .functor BUFZ 2, L_0x557cddd61310, C4<00>, C4<00>, C4<00>;
L_0x557cddd61930 .functor AND 1, L_0x557cddd61550, L_0x557cddd61790, C4<1>, C4<1>;
L_0x557cddd61ae0 .functor AND 1, L_0x557cddd614b0, L_0x557cddd616f0, C4<1>, C4<1>;
L_0x557cddd61d80 .functor NOT 1, L_0x557cddd614b0, C4<0>, C4<0>, C4<0>;
L_0x557cddd61df0 .functor AND 1, L_0x557cddd61d80, L_0x557cddd61550, C4<1>, C4<1>;
L_0x557cddd61eb0 .functor NOT 1, L_0x557cddd616f0, C4<0>, C4<0>, C4<0>;
L_0x557cddd61f20 .functor AND 1, L_0x557cddd61eb0, L_0x557cddd61790, C4<1>, C4<1>;
L_0x557cddd62030 .functor XOR 1, L_0x557cddd614b0, L_0x557cddd61550, C4<0>, C4<0>;
L_0x557cddd621c0 .functor XOR 1, L_0x557cddd616f0, L_0x557cddd61790, C4<0>, C4<0>;
L_0x557cddd62350 .functor AND 1, L_0x557cddd62030, L_0x557cddd621c0, C4<1>, C4<1>;
L_0x557cddd651f0 .functor NOT 1, L_0x557cddd61df0, C4<0>, C4<0>, C4<0>;
L_0x557cddd65320 .functor NOT 1, L_0x557cddd61f20, C4<0>, C4<0>, C4<0>;
L_0x557cddd653e0 .functor XOR 1, L_0x557cddd651f0, L_0x557cddd65320, C4<0>, C4<0>;
L_0x557cddd682d0 .functor BUFZ 2, L_0x557cddd619a0, C4<00>, C4<00>, C4<00>;
L_0x557cddd684d0 .functor BUFZ 2, L_0x557cddd61bf0, C4<00>, C4<00>, C4<00>;
L_0x557cddd686b0 .functor BUFZ 2, L_0x557cddd68120, C4<00>, C4<00>, C4<00>;
v0x557cdd9799c0_0 .net "X", 1 0, L_0x557cddd61040;  alias, 1 drivers
v0x557cdd979a60_0 .net "Xe", 0 0, L_0x557cddd61550;  1 drivers
v0x557cdd979b00_0 .net "Xn", 0 0, L_0x557cddd614b0;  1 drivers
v0x557cdd979ba0_0 .net "Y", 1 0, L_0x557cddd61310;  alias, 1 drivers
v0x557cdd979c40_0 .net "Ye", 0 0, L_0x557cddd61790;  1 drivers
v0x557cdd979ce0_0 .net "Yn", 0 0, L_0x557cddd616f0;  1 drivers
v0x557cdd979d80_0 .net "Z", 3 0, L_0x557cddd6a5e0;  alias, 1 drivers
v0x557cdd979e20_0 .net *"_s12", 0 0, L_0x557cddd61930;  1 drivers
L_0x7f5061442d18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd979ec0_0 .net/2s *"_s17", 0 0, L_0x7f5061442d18;  1 drivers
v0x557cdd979f60_0 .net *"_s21", 0 0, L_0x557cddd61ae0;  1 drivers
L_0x7f5061442d60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd97a000_0 .net/2s *"_s26", 0 0, L_0x7f5061442d60;  1 drivers
v0x557cdd97a0a0_0 .net *"_s30", 0 0, L_0x557cddd61d80;  1 drivers
v0x557cdd97a140_0 .net *"_s34", 0 0, L_0x557cddd61eb0;  1 drivers
v0x557cdd97a1e0_0 .net *"_s4", 1 0, L_0x557cddd615f0;  1 drivers
v0x557cdd97a280_0 .net *"_s46", 0 0, L_0x557cddd62350;  1 drivers
L_0x7f5061442e38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd97a320_0 .net/2s *"_s51", 0 0, L_0x7f5061442e38;  1 drivers
v0x557cdd97a3c0_0 .net *"_s53", 0 0, L_0x557cddd651f0;  1 drivers
v0x557cdd97a570_0 .net *"_s55", 0 0, L_0x557cddd65320;  1 drivers
v0x557cdd97a610_0 .net *"_s62", 1 0, L_0x557cddd682d0;  1 drivers
v0x557cdd97a6b0_0 .net *"_s67", 1 0, L_0x557cddd684d0;  1 drivers
L_0x7f5061442fa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd97a750_0 .net/2s *"_s70", 0 0, L_0x7f5061442fa0;  1 drivers
v0x557cdd97a7f0_0 .net *"_s75", 1 0, L_0x557cddd686b0;  1 drivers
L_0x7f5061442fe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd97a890_0 .net/2s *"_s79", 0 0, L_0x7f5061442fe8;  1 drivers
v0x557cdd97a930_0 .net *"_s9", 1 0, L_0x557cddd61830;  1 drivers
L_0x7f5061442df0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd97a9d0_0 .net "add", 0 0, L_0x7f5061442df0;  1 drivers
v0x557cdd97aa70_0 .net "big_z0_z2", 3 0, L_0x557cddd68340;  1 drivers
v0x557cdd97ab10_0 .net "big_z1", 3 0, L_0x557cddd68720;  1 drivers
v0x557cdd97abb0_0 .net "cout_z1", 0 0, L_0x557cddd665b0;  1 drivers
v0x557cdd97ac50_0 .net "cout_z1_1", 0 0, L_0x557cddd63570;  1 drivers
v0x557cdd97acf0_0 .net "dummy_cout", 0 0, L_0x557cddd6a820;  1 drivers
v0x557cdd97ad90_0 .net "signX", 0 0, L_0x557cddd61df0;  1 drivers
v0x557cdd97ae30_0 .net "signY", 0 0, L_0x557cddd61f20;  1 drivers
v0x557cdd97aed0_0 .net "sign_z3", 0 0, L_0x557cddd653e0;  1 drivers
L_0x7f5061442da8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd97af70_0 .net "sub", 0 0, L_0x7f5061442da8;  1 drivers
v0x557cdd97b010_0 .net "z0", 1 0, L_0x557cddd619a0;  1 drivers
v0x557cdd97b0b0_0 .net "z1", 1 0, L_0x557cddd68120;  1 drivers
v0x557cdd97b150_0 .net "z1_1", 1 0, L_0x557cddd65050;  1 drivers
v0x557cdd97b1f0_0 .net "z2", 1 0, L_0x557cddd61bf0;  1 drivers
v0x557cdd97b290_0 .net "z3", 1 0, L_0x557cddd623c0;  1 drivers
v0x557cdd97b330_0 .net "z3_1", 0 0, L_0x557cddd62030;  1 drivers
v0x557cdd97b3d0_0 .net "z3_2", 0 0, L_0x557cddd621c0;  1 drivers
L_0x557cddd614b0 .part L_0x557cddd615f0, 1, 1;
L_0x557cddd61550 .part L_0x557cddd615f0, 0, 1;
L_0x557cddd616f0 .part L_0x557cddd61830, 1, 1;
L_0x557cddd61790 .part L_0x557cddd61830, 0, 1;
L_0x557cddd619a0 .concat8 [ 1 1 0 0], L_0x557cddd61930, L_0x7f5061442d18;
L_0x557cddd61bf0 .concat8 [ 1 1 0 0], L_0x557cddd61ae0, L_0x7f5061442d60;
L_0x557cddd623c0 .concat8 [ 1 1 0 0], L_0x557cddd62350, L_0x7f5061442e38;
L_0x557cddd68340 .concat8 [ 2 2 0 0], L_0x557cddd682d0, L_0x557cddd684d0;
L_0x557cddd68720 .concat8 [ 1 2 1 0], L_0x7f5061442fa0, L_0x557cddd686b0, L_0x7f5061442fe8;
S_0x557cdd973660 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd9734e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd920c60 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614490a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd62460 .functor XOR 2, L_0x7f50614490a8, L_0x557cddd61bf0, C4<00>, C4<00>;
L_0x557cddd63660 .functor NOT 1, L_0x557cddd63570, C4<0>, C4<0>, C4<0>;
L_0x557cddd63760 .functor AND 1, L_0x7f5061442df0, L_0x557cddd63660, C4<1>, C4<1>;
L_0x557cddd638c0 .functor NOT 2, L_0x557cddd637d0, C4<00>, C4<00>, C4<00>;
L_0x557cddd63980 .functor AND 2, L_0x557cddd633e0, L_0x557cddd638c0, C4<11>, C4<11>;
L_0x557cddd63a40 .functor NOT 2, L_0x557cddd633e0, C4<00>, C4<00>, C4<00>;
L_0x557cddd64fe0 .functor AND 2, L_0x557cddd64be0, L_0x557cddd64eb0, C4<11>, C4<11>;
L_0x557cddd65050 .functor OR 2, L_0x557cddd63980, L_0x557cddd64fe0, C4<00>, C4<00>;
v0x557cdd0d3740_0 .net *"_s0", 1 0, L_0x7f50614490a8;  1 drivers
v0x557cdd0d0ed0_0 .net *"_s10", 1 0, L_0x557cddd638c0;  1 drivers
L_0x7f5061442e80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd0ce660_0 .net/2s *"_s18", 0 0, L_0x7f5061442e80;  1 drivers
L_0x7f5061442ec8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd0cbdf0_0 .net/2s *"_s23", 0 0, L_0x7f5061442ec8;  1 drivers
v0x557cdd0c2740_0 .net *"_s27", 1 0, L_0x557cddd64eb0;  1 drivers
v0x557cdd0bfed0_0 .net *"_s4", 0 0, L_0x557cddd63660;  1 drivers
v0x557cdd0bd660_0 .net *"_s8", 1 0, L_0x557cddd637d0;  1 drivers
v0x557cdd0badf0_0 .net "a", 1 0, L_0x557cddd619a0;  alias, 1 drivers
v0x557cdd0baeb0_0 .net "a_or_s", 0 0, L_0x7f5061442df0;  alias, 1 drivers
v0x557cdd0b8580_0 .net "add_1", 1 0, L_0x557cddd63b00;  1 drivers
v0x557cdd0b8620_0 .net "b", 1 0, L_0x557cddd61bf0;  alias, 1 drivers
v0x557cdd0b5d10_0 .net "cout", 0 0, L_0x557cddd63570;  alias, 1 drivers
v0x557cdd92e0f0_0 .net "diff_is_negative", 0 0, L_0x557cddd63760;  1 drivers
v0x557cdd92e190_0 .net "dummy_cout", 0 0, L_0x557cddd64d20;  1 drivers
v0x557cdd92b880_0 .net "input_b", 1 0, L_0x557cddd62460;  1 drivers
v0x557cdd929010_0 .net "inverted_out", 1 0, L_0x557cddd63a40;  1 drivers
v0x557cdd9267a0_0 .net "n_out", 1 0, L_0x557cddd64fe0;  1 drivers
v0x557cdd926840_0 .net "negated_out", 1 0, L_0x557cddd64be0;  1 drivers
v0x557cdd9216c0_0 .net "out", 1 0, L_0x557cddd65050;  alias, 1 drivers
v0x557cdd921780_0 .net "p_out", 1 0, L_0x557cddd63980;  1 drivers
v0x557cdd91ee50_0 .net "t_out", 1 0, L_0x557cddd633e0;  1 drivers
L_0x557cddd637d0 .concat [ 1 1 0 0], L_0x557cddd63760, L_0x557cddd63760;
L_0x557cddd63b00 .concat8 [ 1 1 0 0], L_0x7f5061442ec8, L_0x7f5061442e80;
L_0x557cddd64e10 .part L_0x557cddd63b00, 1, 1;
L_0x557cddd64eb0 .concat [ 1 1 0 0], L_0x557cddd63760, L_0x557cddd63760;
S_0x557cdd9737e0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd973660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd919310 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd122220_0 .net "S", 1 0, L_0x557cddd633e0;  alias, 1 drivers
v0x557cdd1222c0_0 .net "a", 1 0, L_0x557cddd619a0;  alias, 1 drivers
v0x557cdd11f9b0_0 .net "b", 1 0, L_0x557cddd62460;  alias, 1 drivers
v0x557cdd11d140_0 .net "carin", 1 0, L_0x557cddd63480;  1 drivers
v0x557cdd11a8d0_0 .net "cin", 0 0, L_0x7f5061442df0;  alias, 1 drivers
v0x557cdd118060_0 .net "cout", 0 0, L_0x557cddd63570;  alias, 1 drivers
L_0x557cddd629c0 .part L_0x557cddd619a0, 1, 1;
L_0x557cddd62b80 .part L_0x557cddd62460, 1, 1;
L_0x557cddd62cb0 .part L_0x557cddd63480, 0, 1;
L_0x557cddd630f0 .part L_0x557cddd619a0, 0, 1;
L_0x557cddd63220 .part L_0x557cddd62460, 0, 1;
L_0x557cddd633e0 .concat8 [ 1 1 0 0], L_0x557cddd62ec0, L_0x557cddd626f0;
L_0x557cddd63480 .concat8 [ 1 1 0 0], L_0x557cddd63080, L_0x557cddd62950;
L_0x557cddd63570 .part L_0x557cddd63480, 1, 1;
S_0x557cdd973960 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9737e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd63080 .functor OR 1, L_0x557cddd62e50, L_0x557cddd62fc0, C4<0>, C4<0>;
v0x557cdceaa4f0_0 .net "S", 0 0, L_0x557cddd62ec0;  1 drivers
v0x557cdceaa5b0_0 .net "a", 0 0, L_0x557cddd630f0;  1 drivers
v0x557cdcea7c80_0 .net "b", 0 0, L_0x557cddd63220;  1 drivers
v0x557cdcea5410_0 .net "c_1", 0 0, L_0x557cddd62e50;  1 drivers
v0x557cdcea2ba0_0 .net "c_2", 0 0, L_0x557cddd62fc0;  1 drivers
v0x557cdcea0330_0 .net "cin", 0 0, L_0x7f5061442df0;  alias, 1 drivers
v0x557cdce9dac0_0 .net "cout", 0 0, L_0x557cddd63080;  1 drivers
v0x557cdce9db60_0 .net "h_1_out", 0 0, L_0x557cddd62de0;  1 drivers
S_0x557cdd973ae0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd973960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd62de0 .functor XOR 1, L_0x557cddd630f0, L_0x557cddd63220, C4<0>, C4<0>;
L_0x557cddd62e50 .functor AND 1, L_0x557cddd630f0, L_0x557cddd63220, C4<1>, C4<1>;
v0x557cdce64490_0 .net "S", 0 0, L_0x557cddd62de0;  alias, 1 drivers
v0x557cdce64530_0 .net "a", 0 0, L_0x557cddd630f0;  alias, 1 drivers
v0x557cdce61c20_0 .net "b", 0 0, L_0x557cddd63220;  alias, 1 drivers
v0x557cdce1ac70_0 .net "cout", 0 0, L_0x557cddd62e50;  alias, 1 drivers
S_0x557cdd973c60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd973960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd62ec0 .functor XOR 1, L_0x557cddd62de0, L_0x7f5061442df0, C4<0>, C4<0>;
L_0x557cddd62fc0 .functor AND 1, L_0x557cddd62de0, L_0x7f5061442df0, C4<1>, C4<1>;
v0x557cdce18400_0 .net "S", 0 0, L_0x557cddd62ec0;  alias, 1 drivers
v0x557cdce184a0_0 .net "a", 0 0, L_0x557cddd62de0;  alias, 1 drivers
v0x557cdcdedd50_0 .net "b", 0 0, L_0x7f5061442df0;  alias, 1 drivers
v0x557cdcdeb4e0_0 .net "cout", 0 0, L_0x557cddd62fc0;  alias, 1 drivers
S_0x557cdd973de0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9737e0;
 .timescale 0 0;
P_0x557cdd4d2930 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd973f60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd973de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd62950 .functor OR 1, L_0x557cddd62630, L_0x557cddd62890, C4<0>, C4<0>;
v0x557cdce6f3e0_0 .net "S", 0 0, L_0x557cddd626f0;  1 drivers
v0x557cdce6cb70_0 .net "a", 0 0, L_0x557cddd629c0;  1 drivers
v0x557cdd12c3e0_0 .net "b", 0 0, L_0x557cddd62b80;  1 drivers
v0x557cdd129b70_0 .net "c_1", 0 0, L_0x557cddd62630;  1 drivers
v0x557cdd127300_0 .net "c_2", 0 0, L_0x557cddd62890;  1 drivers
v0x557cdd1273a0_0 .net "cin", 0 0, L_0x557cddd62cb0;  1 drivers
v0x557cdd124a90_0 .net "cout", 0 0, L_0x557cddd62950;  1 drivers
v0x557cdd124b30_0 .net "h_1_out", 0 0, L_0x557cddd62520;  1 drivers
S_0x557cdd9740e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd973f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd62520 .functor XOR 1, L_0x557cddd629c0, L_0x557cddd62b80, C4<0>, C4<0>;
L_0x557cddd62630 .functor AND 1, L_0x557cddd629c0, L_0x557cddd62b80, C4<1>, C4<1>;
v0x557cdce93eb0_0 .net "S", 0 0, L_0x557cddd62520;  alias, 1 drivers
v0x557cdce93f50_0 .net "a", 0 0, L_0x557cddd629c0;  alias, 1 drivers
v0x557cdce91640_0 .net "b", 0 0, L_0x557cddd62b80;  alias, 1 drivers
v0x557cdce87ae0_0 .net "cout", 0 0, L_0x557cddd62630;  alias, 1 drivers
S_0x557cdd974260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd973f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd626f0 .functor XOR 1, L_0x557cddd62520, L_0x557cddd62cb0, C4<0>, C4<0>;
L_0x557cddd62890 .functor AND 1, L_0x557cddd62520, L_0x557cddd62cb0, C4<1>, C4<1>;
v0x557cdce85270_0 .net "S", 0 0, L_0x557cddd626f0;  alias, 1 drivers
v0x557cdce85330_0 .net "a", 0 0, L_0x557cddd62520;  alias, 1 drivers
v0x557cdce7b690_0 .net "b", 0 0, L_0x557cddd62cb0;  alias, 1 drivers
v0x557cdce78e20_0 .net "cout", 0 0, L_0x557cddd62890;  alias, 1 drivers
S_0x557cdd9743e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd973660;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4e58d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd0e6ee0_0 .net "S", 1 0, L_0x557cddd64be0;  alias, 1 drivers
v0x557cdd0e6f80_0 .net "a", 1 0, L_0x557cddd63a40;  alias, 1 drivers
v0x557cdd0e4670_0 .net "b", 1 0, L_0x557cddd63b00;  alias, 1 drivers
v0x557cdd0e1e00_0 .net "carin", 1 0, L_0x557cddd64c80;  1 drivers
v0x557cdd0d8820_0 .net "cin", 0 0, L_0x557cddd64e10;  1 drivers
v0x557cdd0d5fb0_0 .net "cout", 0 0, L_0x557cddd64d20;  alias, 1 drivers
L_0x557cddd640e0 .part L_0x557cddd63a40, 1, 1;
L_0x557cddd64210 .part L_0x557cddd63b00, 1, 1;
L_0x557cddd64340 .part L_0x557cddd64c80, 0, 1;
L_0x557cddd64860 .part L_0x557cddd63a40, 0, 1;
L_0x557cddd64a20 .part L_0x557cddd63b00, 0, 1;
L_0x557cddd64be0 .concat8 [ 1 1 0 0], L_0x557cddd64550, L_0x557cddd63e10;
L_0x557cddd64c80 .concat8 [ 1 1 0 0], L_0x557cddd647f0, L_0x557cddd64070;
L_0x557cddd64d20 .part L_0x557cddd64c80, 1, 1;
S_0x557cdd974560 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9743e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd647f0 .functor OR 1, L_0x557cddd644e0, L_0x557cddd646a0, C4<0>, C4<0>;
v0x557cdcfc0480_0 .net "S", 0 0, L_0x557cddd64550;  1 drivers
v0x557cdcfc0540_0 .net "a", 0 0, L_0x557cddd64860;  1 drivers
v0x557cdcfb6920_0 .net "b", 0 0, L_0x557cddd64a20;  1 drivers
v0x557cdcfb40b0_0 .net "c_1", 0 0, L_0x557cddd644e0;  1 drivers
v0x557cdcfab010_0 .net "c_2", 0 0, L_0x557cddd646a0;  1 drivers
v0x557cdcfab0b0_0 .net "cin", 0 0, L_0x557cddd64e10;  alias, 1 drivers
v0x557cdcfa87a0_0 .net "cout", 0 0, L_0x557cddd647f0;  1 drivers
v0x557cdcfa8840_0 .net "h_1_out", 0 0, L_0x557cddd64470;  1 drivers
S_0x557cdd9746e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd974560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd64470 .functor XOR 1, L_0x557cddd64860, L_0x557cddd64a20, C4<0>, C4<0>;
L_0x557cddd644e0 .functor AND 1, L_0x557cddd64860, L_0x557cddd64a20, C4<1>, C4<1>;
v0x557cdd1157f0_0 .net "S", 0 0, L_0x557cddd64470;  alias, 1 drivers
v0x557cdd115890_0 .net "a", 0 0, L_0x557cddd64860;  alias, 1 drivers
v0x557cdd112f80_0 .net "b", 0 0, L_0x557cddd64a20;  alias, 1 drivers
v0x557cdd110710_0 .net "cout", 0 0, L_0x557cddd644e0;  alias, 1 drivers
S_0x557cdd974860 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd974560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd64550 .functor XOR 1, L_0x557cddd64470, L_0x557cddd64e10, C4<0>, C4<0>;
L_0x557cddd646a0 .functor AND 1, L_0x557cddd64470, L_0x557cddd64e10, C4<1>, C4<1>;
v0x557cdd10dea0_0 .net "S", 0 0, L_0x557cddd64550;  alias, 1 drivers
v0x557cdd10df60_0 .net "a", 0 0, L_0x557cddd64470;  alias, 1 drivers
v0x557cdd12ec50_0 .net "b", 0 0, L_0x557cddd64e10;  alias, 1 drivers
v0x557cdcfc2cf0_0 .net "cout", 0 0, L_0x557cddd646a0;  alias, 1 drivers
S_0x557cdd9749e0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9743e0;
 .timescale 0 0;
P_0x557cdd4e50c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd974b60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9749e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd64070 .functor OR 1, L_0x557cddd63d50, L_0x557cddd63fb0, C4<0>, C4<0>;
v0x557cdd0fa6c0_0 .net "S", 0 0, L_0x557cddd63e10;  1 drivers
v0x557cdd0fa780_0 .net "a", 0 0, L_0x557cddd640e0;  1 drivers
v0x557cdd0f7e50_0 .net "b", 0 0, L_0x557cddd64210;  1 drivers
v0x557cdd0ee830_0 .net "c_1", 0 0, L_0x557cddd63d50;  1 drivers
v0x557cdd0ebfc0_0 .net "c_2", 0 0, L_0x557cddd63fb0;  1 drivers
v0x557cdd0ec060_0 .net "cin", 0 0, L_0x557cddd64340;  1 drivers
v0x557cdd0e9750_0 .net "cout", 0 0, L_0x557cddd64070;  1 drivers
v0x557cdd0e97f0_0 .net "h_1_out", 0 0, L_0x557cddd63c40;  1 drivers
S_0x557cdd974ce0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd974b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd63c40 .functor XOR 1, L_0x557cddd640e0, L_0x557cddd64210, C4<0>, C4<0>;
L_0x557cddd63d50 .functor AND 1, L_0x557cddd640e0, L_0x557cddd64210, C4<1>, C4<1>;
v0x557cdcf9eb20_0 .net "S", 0 0, L_0x557cddd63c40;  alias, 1 drivers
v0x557cdcf9ebc0_0 .net "a", 0 0, L_0x557cddd640e0;  alias, 1 drivers
v0x557cdcf9c2b0_0 .net "b", 0 0, L_0x557cddd64210;  alias, 1 drivers
v0x557cdd104880_0 .net "cout", 0 0, L_0x557cddd63d50;  alias, 1 drivers
S_0x557cdd974e60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd974b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd63e10 .functor XOR 1, L_0x557cddd63c40, L_0x557cddd64340, C4<0>, C4<0>;
L_0x557cddd63fb0 .functor AND 1, L_0x557cddd63c40, L_0x557cddd64340, C4<1>, C4<1>;
v0x557cdd102010_0 .net "S", 0 0, L_0x557cddd63e10;  alias, 1 drivers
v0x557cdd1020d0_0 .net "a", 0 0, L_0x557cddd63c40;  alias, 1 drivers
v0x557cdd0ff7a0_0 .net "b", 0 0, L_0x557cddd64340;  alias, 1 drivers
v0x557cdd0fcf30_0 .net "cout", 0 0, L_0x557cddd63fb0;  alias, 1 drivers
S_0x557cdd974fe0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd9734e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd924040 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd652b0 .functor XOR 2, L_0x557cddd654f0, L_0x557cddd623c0, C4<00>, C4<00>;
L_0x557cddd666a0 .functor NOT 1, L_0x557cddd665b0, C4<0>, C4<0>, C4<0>;
L_0x557cddd667a0 .functor AND 1, L_0x557cddd653e0, L_0x557cddd666a0, C4<1>, C4<1>;
L_0x557cddd66900 .functor NOT 2, L_0x557cddd66810, C4<00>, C4<00>, C4<00>;
L_0x557cddd669c0 .functor AND 2, L_0x557cddd66420, L_0x557cddd66900, C4<11>, C4<11>;
L_0x557cddd66a80 .functor NOT 2, L_0x557cddd66420, C4<00>, C4<00>, C4<00>;
L_0x557cddd680b0 .functor AND 2, L_0x557cddd67cb0, L_0x557cddd67f80, C4<11>, C4<11>;
L_0x557cddd68120 .functor OR 2, L_0x557cddd669c0, L_0x557cddd680b0, C4<00>, C4<00>;
v0x557cdd8bf250_0 .net *"_s0", 1 0, L_0x557cddd654f0;  1 drivers
v0x557cdd8bc9e0_0 .net *"_s10", 1 0, L_0x557cddd66900;  1 drivers
L_0x7f5061442f10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd8dd790_0 .net/2s *"_s18", 0 0, L_0x7f5061442f10;  1 drivers
L_0x7f5061442f58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd8b1650_0 .net/2s *"_s23", 0 0, L_0x7f5061442f58;  1 drivers
v0x557cdd8aede0_0 .net *"_s27", 1 0, L_0x557cddd67f80;  1 drivers
v0x557cdd8ac570_0 .net *"_s4", 0 0, L_0x557cddd666a0;  1 drivers
v0x557cdd8a9d00_0 .net *"_s8", 1 0, L_0x557cddd66810;  1 drivers
v0x557cdd8a7490_0 .net "a", 1 0, L_0x557cddd65050;  alias, 1 drivers
v0x557cdd8a4c20_0 .net "a_or_s", 0 0, L_0x557cddd653e0;  alias, 1 drivers
v0x557cdd8a4cc0_0 .net "add_1", 1 0, L_0x557cddd66bd0;  1 drivers
v0x557cdd8a23b0_0 .net "b", 1 0, L_0x557cddd623c0;  alias, 1 drivers
v0x557cdd8a2470_0 .net "cout", 0 0, L_0x557cddd665b0;  alias, 1 drivers
v0x557cdd89fb40_0 .net "diff_is_negative", 0 0, L_0x557cddd667a0;  1 drivers
v0x557cdd89fbe0_0 .net "dummy_cout", 0 0, L_0x557cddd67df0;  1 drivers
v0x557cdd89d2d0_0 .net "input_b", 1 0, L_0x557cddd652b0;  1 drivers
v0x557cdd89aa60_0 .net "inverted_out", 1 0, L_0x557cddd66a80;  1 drivers
v0x557cdd8981f0_0 .net "n_out", 1 0, L_0x557cddd680b0;  1 drivers
v0x557cdd898290_0 .net "negated_out", 1 0, L_0x557cddd67cb0;  1 drivers
v0x557cdd893110_0 .net "out", 1 0, L_0x557cddd68120;  alias, 1 drivers
v0x557cdd8931d0_0 .net "p_out", 1 0, L_0x557cddd669c0;  1 drivers
v0x557cdd8b3ec0_0 .net "t_out", 1 0, L_0x557cddd66420;  1 drivers
L_0x557cddd654f0 .concat [ 1 1 0 0], L_0x557cddd653e0, L_0x557cddd653e0;
L_0x557cddd66810 .concat [ 1 1 0 0], L_0x557cddd667a0, L_0x557cddd667a0;
L_0x557cddd66bd0 .concat8 [ 1 1 0 0], L_0x7f5061442f58, L_0x7f5061442f10;
L_0x557cddd67ee0 .part L_0x557cddd66bd0, 1, 1;
L_0x557cddd67f80 .concat [ 1 1 0 0], L_0x557cddd667a0, L_0x557cddd667a0;
S_0x557cdd975160 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd974fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4c6de0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd4ba600_0 .net "S", 1 0, L_0x557cddd66420;  alias, 1 drivers
v0x557cdd4ba6a0_0 .net "a", 1 0, L_0x557cddd65050;  alias, 1 drivers
v0x557cdd4b0f50_0 .net "b", 1 0, L_0x557cddd652b0;  alias, 1 drivers
v0x557cdd4ae6e0_0 .net "carin", 1 0, L_0x557cddd664c0;  1 drivers
v0x557cdd4abe70_0 .net "cin", 0 0, L_0x557cddd653e0;  alias, 1 drivers
v0x557cdd4a9600_0 .net "cout", 0 0, L_0x557cddd665b0;  alias, 1 drivers
L_0x557cddd65ad0 .part L_0x557cddd65050, 1, 1;
L_0x557cddd65c00 .part L_0x557cddd652b0, 1, 1;
L_0x557cddd65d30 .part L_0x557cddd664c0, 0, 1;
L_0x557cddd661c0 .part L_0x557cddd65050, 0, 1;
L_0x557cddd66260 .part L_0x557cddd652b0, 0, 1;
L_0x557cddd66420 .concat8 [ 1 1 0 0], L_0x557cddd65f40, L_0x557cddd65800;
L_0x557cddd664c0 .concat8 [ 1 1 0 0], L_0x557cddd66150, L_0x557cddd65a60;
L_0x557cddd665b0 .part L_0x557cddd664c0, 1, 1;
S_0x557cdd9752e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd975160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd66150 .functor OR 1, L_0x557cddd65ed0, L_0x557cddd66090, C4<0>, C4<0>;
v0x557cdd930960_0 .net "S", 0 0, L_0x557cddd65f40;  1 drivers
v0x557cdd930a20_0 .net "a", 0 0, L_0x557cddd661c0;  1 drivers
v0x557cdd4f2550_0 .net "b", 0 0, L_0x557cddd66260;  1 drivers
v0x557cdd4efce0_0 .net "c_1", 0 0, L_0x557cddd65ed0;  1 drivers
v0x557cdd4ed470_0 .net "c_2", 0 0, L_0x557cddd66090;  1 drivers
v0x557cdd4eac00_0 .net "cin", 0 0, L_0x557cddd653e0;  alias, 1 drivers
v0x557cdd4e8390_0 .net "cout", 0 0, L_0x557cddd66150;  1 drivers
v0x557cdd4e8430_0 .net "h_1_out", 0 0, L_0x557cddd65e60;  1 drivers
S_0x557cdd975460 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9752e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd65e60 .functor XOR 1, L_0x557cddd661c0, L_0x557cddd66260, C4<0>, C4<0>;
L_0x557cddd65ed0 .functor AND 1, L_0x557cddd661c0, L_0x557cddd66260, C4<1>, C4<1>;
v0x557cdd91c5e0_0 .net "S", 0 0, L_0x557cddd65e60;  alias, 1 drivers
v0x557cdd91c680_0 .net "a", 0 0, L_0x557cddd661c0;  alias, 1 drivers
v0x557cdd919d70_0 .net "b", 0 0, L_0x557cddd66260;  alias, 1 drivers
v0x557cdd917500_0 .net "cout", 0 0, L_0x557cddd65ed0;  alias, 1 drivers
S_0x557cdd9755e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9752e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd65f40 .functor XOR 1, L_0x557cddd65e60, L_0x557cddd653e0, C4<0>, C4<0>;
L_0x557cddd66090 .functor AND 1, L_0x557cddd65e60, L_0x557cddd653e0, C4<1>, C4<1>;
v0x557cdd914c90_0 .net "S", 0 0, L_0x557cddd65f40;  alias, 1 drivers
v0x557cdd914d30_0 .net "a", 0 0, L_0x557cddd65e60;  alias, 1 drivers
v0x557cdd912420_0 .net "b", 0 0, L_0x557cddd653e0;  alias, 1 drivers
v0x557cdd90fbb0_0 .net "cout", 0 0, L_0x557cddd66090;  alias, 1 drivers
S_0x557cdd975760 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd975160;
 .timescale 0 0;
P_0x557cdd4ba3b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9758e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd975760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd65a60 .functor OR 1, L_0x557cddd65740, L_0x557cddd659a0, C4<0>, C4<0>;
v0x557cdd4cfad0_0 .net "S", 0 0, L_0x557cddd65800;  1 drivers
v0x557cdd4c7030_0 .net "a", 0 0, L_0x557cddd65ad0;  1 drivers
v0x557cdd4c47c0_0 .net "b", 0 0, L_0x557cddd65c00;  1 drivers
v0x557cdd4c1f50_0 .net "c_1", 0 0, L_0x557cddd65740;  1 drivers
v0x557cdd4bf6e0_0 .net "c_2", 0 0, L_0x557cddd659a0;  1 drivers
v0x557cdd4bf780_0 .net "cin", 0 0, L_0x557cddd65d30;  1 drivers
v0x557cdd4bce70_0 .net "cout", 0 0, L_0x557cddd65a60;  1 drivers
v0x557cdd4bcf10_0 .net "h_1_out", 0 0, L_0x557cddd65630;  1 drivers
S_0x557cdd975a60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9758e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd65630 .functor XOR 1, L_0x557cddd65ad0, L_0x557cddd65c00, C4<0>, C4<0>;
L_0x557cddd65740 .functor AND 1, L_0x557cddd65ad0, L_0x557cddd65c00, C4<1>, C4<1>;
v0x557cdd4e5b20_0 .net "S", 0 0, L_0x557cddd65630;  alias, 1 drivers
v0x557cdd4e5bc0_0 .net "a", 0 0, L_0x557cddd65ad0;  alias, 1 drivers
v0x557cdd4dc500_0 .net "b", 0 0, L_0x557cddd65c00;  alias, 1 drivers
v0x557cdd4d9c90_0 .net "cout", 0 0, L_0x557cddd65740;  alias, 1 drivers
S_0x557cdd975be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9758e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd65800 .functor XOR 1, L_0x557cddd65630, L_0x557cddd65d30, C4<0>, C4<0>;
L_0x557cddd659a0 .functor AND 1, L_0x557cddd65630, L_0x557cddd65d30, C4<1>, C4<1>;
v0x557cdd4d7420_0 .net "S", 0 0, L_0x557cddd65800;  alias, 1 drivers
v0x557cdd4d74e0_0 .net "a", 0 0, L_0x557cddd65630;  alias, 1 drivers
v0x557cdd4d4bb0_0 .net "b", 0 0, L_0x557cddd65d30;  alias, 1 drivers
v0x557cdd4d2340_0 .net "cout", 0 0, L_0x557cddd659a0;  alias, 1 drivers
S_0x557cdd975d60 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd974fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4a1f80 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd8cbc80_0 .net "S", 1 0, L_0x557cddd67cb0;  alias, 1 drivers
v0x557cdd8cbd20_0 .net "a", 1 0, L_0x557cddd66a80;  alias, 1 drivers
v0x557cdd8c9410_0 .net "b", 1 0, L_0x557cddd66bd0;  alias, 1 drivers
v0x557cdd8c6ba0_0 .net "carin", 1 0, L_0x557cddd67d50;  1 drivers
v0x557cdd8c4330_0 .net "cin", 0 0, L_0x557cddd67ee0;  1 drivers
v0x557cdd8c1ac0_0 .net "cout", 0 0, L_0x557cddd67df0;  alias, 1 drivers
L_0x557cddd671b0 .part L_0x557cddd66a80, 1, 1;
L_0x557cddd672e0 .part L_0x557cddd66bd0, 1, 1;
L_0x557cddd67410 .part L_0x557cddd67d50, 0, 1;
L_0x557cddd67930 .part L_0x557cddd66a80, 0, 1;
L_0x557cddd67af0 .part L_0x557cddd66bd0, 0, 1;
L_0x557cddd67cb0 .concat8 [ 1 1 0 0], L_0x557cddd67620, L_0x557cddd66ee0;
L_0x557cddd67d50 .concat8 [ 1 1 0 0], L_0x557cddd678c0, L_0x557cddd67140;
L_0x557cddd67df0 .part L_0x557cddd67d50, 1, 1;
S_0x557cdd975ee0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd975d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd678c0 .functor OR 1, L_0x557cddd675b0, L_0x557cddd67770, C4<0>, C4<0>;
v0x557cdd8fa5c0_0 .net "S", 0 0, L_0x557cddd67620;  1 drivers
v0x557cdd8fa680_0 .net "a", 0 0, L_0x557cddd67930;  1 drivers
v0x557cdd8f7d50_0 .net "b", 0 0, L_0x557cddd67af0;  1 drivers
v0x557cdd8f54e0_0 .net "c_1", 0 0, L_0x557cddd675b0;  1 drivers
v0x557cdd8f2c70_0 .net "c_2", 0 0, L_0x557cddd67770;  1 drivers
v0x557cdd8f2d10_0 .net "cin", 0 0, L_0x557cddd67ee0;  alias, 1 drivers
v0x557cdd8f0400_0 .net "cout", 0 0, L_0x557cddd678c0;  1 drivers
v0x557cdd8f04a0_0 .net "h_1_out", 0 0, L_0x557cddd67540;  1 drivers
S_0x557cdd976060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd975ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd67540 .functor XOR 1, L_0x557cddd67930, L_0x557cddd67af0, C4<0>, C4<0>;
L_0x557cddd675b0 .functor AND 1, L_0x557cddd67930, L_0x557cddd67af0, C4<1>, C4<1>;
v0x557cdd4a6d90_0 .net "S", 0 0, L_0x557cddd67540;  alias, 1 drivers
v0x557cdd4a6e30_0 .net "a", 0 0, L_0x557cddd67930;  alias, 1 drivers
v0x557cdd4a4520_0 .net "b", 0 0, L_0x557cddd67af0;  alias, 1 drivers
v0x557cdd904780_0 .net "cout", 0 0, L_0x557cddd675b0;  alias, 1 drivers
S_0x557cdd9761e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd975ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd67620 .functor XOR 1, L_0x557cddd67540, L_0x557cddd67ee0, C4<0>, C4<0>;
L_0x557cddd67770 .functor AND 1, L_0x557cddd67540, L_0x557cddd67ee0, C4<1>, C4<1>;
v0x557cdd901f10_0 .net "S", 0 0, L_0x557cddd67620;  alias, 1 drivers
v0x557cdd901fd0_0 .net "a", 0 0, L_0x557cddd67540;  alias, 1 drivers
v0x557cdd8ff6a0_0 .net "b", 0 0, L_0x557cddd67ee0;  alias, 1 drivers
v0x557cdd8fce30_0 .net "cout", 0 0, L_0x557cddd67770;  alias, 1 drivers
S_0x557cdd976360 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd975d60;
 .timescale 0 0;
P_0x557cdd4a42d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9764e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd976360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd67140 .functor OR 1, L_0x557cddd66e20, L_0x557cddd67080, C4<0>, C4<0>;
v0x557cdd8d86b0_0 .net "S", 0 0, L_0x557cddd66ee0;  1 drivers
v0x557cdd8d8770_0 .net "a", 0 0, L_0x557cddd671b0;  1 drivers
v0x557cdd8d5e40_0 .net "b", 0 0, L_0x557cddd672e0;  1 drivers
v0x557cdd8d35d0_0 .net "c_1", 0 0, L_0x557cddd66e20;  1 drivers
v0x557cdd8d0d60_0 .net "c_2", 0 0, L_0x557cddd67080;  1 drivers
v0x557cdd8d0e00_0 .net "cin", 0 0, L_0x557cddd67410;  1 drivers
v0x557cdd8ce4f0_0 .net "cout", 0 0, L_0x557cddd67140;  1 drivers
v0x557cdd8ce590_0 .net "h_1_out", 0 0, L_0x557cddd66d10;  1 drivers
S_0x557cdd976660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9764e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd66d10 .functor XOR 1, L_0x557cddd671b0, L_0x557cddd672e0, C4<0>, C4<0>;
L_0x557cddd66e20 .functor AND 1, L_0x557cddd671b0, L_0x557cddd672e0, C4<1>, C4<1>;
v0x557cdd8edb90_0 .net "S", 0 0, L_0x557cddd66d10;  alias, 1 drivers
v0x557cdd8edc30_0 .net "a", 0 0, L_0x557cddd671b0;  alias, 1 drivers
v0x557cdd8eb320_0 .net "b", 0 0, L_0x557cddd672e0;  alias, 1 drivers
v0x557cdd8e8ab0_0 .net "cout", 0 0, L_0x557cddd66e20;  alias, 1 drivers
S_0x557cdd9767e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9764e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd66ee0 .functor XOR 1, L_0x557cddd66d10, L_0x557cddd67410, C4<0>, C4<0>;
L_0x557cddd67080 .functor AND 1, L_0x557cddd66d10, L_0x557cddd67410, C4<1>, C4<1>;
v0x557cdd8e6240_0 .net "S", 0 0, L_0x557cddd66ee0;  alias, 1 drivers
v0x557cdd8e6300_0 .net "a", 0 0, L_0x557cddd66d10;  alias, 1 drivers
v0x557cdd906ff0_0 .net "b", 0 0, L_0x557cddd67410;  alias, 1 drivers
v0x557cdd8daf20_0 .net "cout", 0 0, L_0x557cddd67080;  alias, 1 drivers
S_0x557cdd976960 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd9734e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8a75a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd979600_0 .net "S", 3 0, L_0x557cddd6a5e0;  alias, 1 drivers
v0x557cdd9796a0_0 .net "a", 3 0, L_0x557cddd68340;  alias, 1 drivers
v0x557cdd979740_0 .net "b", 3 0, L_0x557cddd68720;  alias, 1 drivers
v0x557cdd9797e0_0 .net "carin", 3 0, L_0x557cddd6a6f0;  1 drivers
L_0x7f5061443030 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd979880_0 .net "cin", 0 0, L_0x7f5061443030;  1 drivers
v0x557cdd979920_0 .net "cout", 0 0, L_0x557cddd6a820;  alias, 1 drivers
L_0x557cddd68d00 .part L_0x557cddd68340, 1, 1;
L_0x557cddd68e30 .part L_0x557cddd68720, 1, 1;
L_0x557cddd68f60 .part L_0x557cddd6a6f0, 0, 1;
L_0x557cddd693f0 .part L_0x557cddd68340, 2, 1;
L_0x557cddd695b0 .part L_0x557cddd68720, 2, 1;
L_0x557cddd69770 .part L_0x557cddd6a6f0, 1, 1;
L_0x557cddd69bb0 .part L_0x557cddd68340, 3, 1;
L_0x557cddd69ce0 .part L_0x557cddd68720, 3, 1;
L_0x557cddd69e60 .part L_0x557cddd6a6f0, 2, 1;
L_0x557cddd6a380 .part L_0x557cddd68340, 0, 1;
L_0x557cddd6a4b0 .part L_0x557cddd68720, 0, 1;
L_0x557cddd6a5e0 .concat8 [ 1 1 1 1], L_0x557cddd6a070, L_0x557cddd68a80, L_0x557cddd69170, L_0x557cddd69980;
L_0x557cddd6a6f0 .concat8 [ 1 1 1 1], L_0x557cddd6a310, L_0x557cddd68c90, L_0x557cddd69380, L_0x557cddd69b40;
L_0x557cddd6a820 .part L_0x557cddd6a6f0, 3, 1;
S_0x557cdd976ae0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd976960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd6a310 .functor OR 1, L_0x557cddd6a000, L_0x557cddd6a1c0, C4<0>, C4<0>;
v0x557cdd878b10_0 .net "S", 0 0, L_0x557cddd6a070;  1 drivers
v0x557cdd8762a0_0 .net "a", 0 0, L_0x557cddd6a380;  1 drivers
v0x557cdd873a30_0 .net "b", 0 0, L_0x557cddd6a4b0;  1 drivers
v0x557cdd8711c0_0 .net "c_1", 0 0, L_0x557cddd6a000;  1 drivers
v0x557cdd86e950_0 .net "c_2", 0 0, L_0x557cddd6a1c0;  1 drivers
v0x557cdd86e9f0_0 .net "cin", 0 0, L_0x7f5061443030;  alias, 1 drivers
v0x557cdd86c0e0_0 .net "cout", 0 0, L_0x557cddd6a310;  1 drivers
v0x557cdd86c180_0 .net "h_1_out", 0 0, L_0x557cddd69f90;  1 drivers
S_0x557cdd976c60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd976ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd69f90 .functor XOR 1, L_0x557cddd6a380, L_0x557cddd6a4b0, C4<0>, C4<0>;
L_0x557cddd6a000 .functor AND 1, L_0x557cddd6a380, L_0x557cddd6a4b0, C4<1>, C4<1>;
v0x557cdd887db0_0 .net "S", 0 0, L_0x557cddd69f90;  alias, 1 drivers
v0x557cdd887e70_0 .net "a", 0 0, L_0x557cddd6a380;  alias, 1 drivers
v0x557cdd885540_0 .net "b", 0 0, L_0x557cddd6a4b0;  alias, 1 drivers
v0x557cdd882cd0_0 .net "cout", 0 0, L_0x557cddd6a000;  alias, 1 drivers
S_0x557cdd976de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd976ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6a070 .functor XOR 1, L_0x557cddd69f90, L_0x7f5061443030, C4<0>, C4<0>;
L_0x557cddd6a1c0 .functor AND 1, L_0x557cddd69f90, L_0x7f5061443030, C4<1>, C4<1>;
v0x557cdd880460_0 .net "S", 0 0, L_0x557cddd6a070;  alias, 1 drivers
v0x557cdd880520_0 .net "a", 0 0, L_0x557cddd69f90;  alias, 1 drivers
v0x557cdd87dbf0_0 .net "b", 0 0, L_0x7f5061443030;  alias, 1 drivers
v0x557cdd87b380_0 .net "cout", 0 0, L_0x557cddd6a1c0;  alias, 1 drivers
S_0x557cdd976f60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd976960;
 .timescale 0 0;
P_0x557cdd8eb0d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9770e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd976f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd68c90 .functor OR 1, L_0x557cddd689c0, L_0x557cddd68bd0, C4<0>, C4<0>;
v0x557cdd490a70_0 .net "S", 0 0, L_0x557cddd68a80;  1 drivers
v0x557cdd490b30_0 .net "a", 0 0, L_0x557cddd68d00;  1 drivers
v0x557cdd1226a0_0 .net "b", 0 0, L_0x557cddd68e30;  1 drivers
v0x557cdd8f0880_0 .net "c_1", 0 0, L_0x557cddd689c0;  1 drivers
v0x557cdd8f0950_0 .net "c_2", 0 0, L_0x557cddd68bd0;  1 drivers
v0x557cdd89d750_0 .net "cin", 0 0, L_0x557cddd68f60;  1 drivers
v0x557cdd89d820_0 .net "cout", 0 0, L_0x557cddd68c90;  1 drivers
v0x557cdd977560_0 .net "h_1_out", 0 0, L_0x557cddd688b0;  1 drivers
S_0x557cdd977260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9770e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd688b0 .functor XOR 1, L_0x557cddd68d00, L_0x557cddd68e30, C4<0>, C4<0>;
L_0x557cddd689c0 .functor AND 1, L_0x557cddd68d00, L_0x557cddd68e30, C4<1>, C4<1>;
v0x557cdd869870_0 .net "S", 0 0, L_0x557cddd688b0;  alias, 1 drivers
v0x557cdd869910_0 .net "a", 0 0, L_0x557cddd68d00;  alias, 1 drivers
v0x557cdd88a620_0 .net "b", 0 0, L_0x557cddd68e30;  alias, 1 drivers
v0x557cdd942650_0 .net "cout", 0 0, L_0x557cddd689c0;  alias, 1 drivers
S_0x557cdd9773e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9770e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd68a80 .functor XOR 1, L_0x557cddd688b0, L_0x557cddd68f60, C4<0>, C4<0>;
L_0x557cddd68bd0 .functor AND 1, L_0x557cddd688b0, L_0x557cddd68f60, C4<1>, C4<1>;
v0x557cdd21b900_0 .net "S", 0 0, L_0x557cddd68a80;  alias, 1 drivers
v0x557cdd21b9c0_0 .net "a", 0 0, L_0x557cddd688b0;  alias, 1 drivers
v0x557cdd855fd0_0 .net "b", 0 0, L_0x557cddd68f60;  alias, 1 drivers
v0x557cdd8560a0_0 .net "cout", 0 0, L_0x557cddd68bd0;  alias, 1 drivers
S_0x557cdd977600 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd976960;
 .timescale 0 0;
P_0x557cdd8fc3d0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd977780 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd977600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd69380 .functor OR 1, L_0x557cddd69100, L_0x557cddd692c0, C4<0>, C4<0>;
v0x557cdd978100_0 .net "S", 0 0, L_0x557cddd69170;  1 drivers
v0x557cdd9781a0_0 .net "a", 0 0, L_0x557cddd693f0;  1 drivers
v0x557cdd978240_0 .net "b", 0 0, L_0x557cddd695b0;  1 drivers
v0x557cdd9782e0_0 .net "c_1", 0 0, L_0x557cddd69100;  1 drivers
v0x557cdd978380_0 .net "c_2", 0 0, L_0x557cddd692c0;  1 drivers
v0x557cdd978420_0 .net "cin", 0 0, L_0x557cddd69770;  1 drivers
v0x557cdd9784c0_0 .net "cout", 0 0, L_0x557cddd69380;  1 drivers
v0x557cdd978560_0 .net "h_1_out", 0 0, L_0x557cddd69090;  1 drivers
S_0x557cdd977900 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd977780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd69090 .functor XOR 1, L_0x557cddd693f0, L_0x557cddd695b0, C4<0>, C4<0>;
L_0x557cddd69100 .functor AND 1, L_0x557cddd693f0, L_0x557cddd695b0, C4<1>, C4<1>;
v0x557cdd977a80_0 .net "S", 0 0, L_0x557cddd69090;  alias, 1 drivers
v0x557cdd977b20_0 .net "a", 0 0, L_0x557cddd693f0;  alias, 1 drivers
v0x557cdd977bc0_0 .net "b", 0 0, L_0x557cddd695b0;  alias, 1 drivers
v0x557cdd977c60_0 .net "cout", 0 0, L_0x557cddd69100;  alias, 1 drivers
S_0x557cdd977d00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd977780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd69170 .functor XOR 1, L_0x557cddd69090, L_0x557cddd69770, C4<0>, C4<0>;
L_0x557cddd692c0 .functor AND 1, L_0x557cddd69090, L_0x557cddd69770, C4<1>, C4<1>;
v0x557cdd977e80_0 .net "S", 0 0, L_0x557cddd69170;  alias, 1 drivers
v0x557cdd977f20_0 .net "a", 0 0, L_0x557cddd69090;  alias, 1 drivers
v0x557cdd977fc0_0 .net "b", 0 0, L_0x557cddd69770;  alias, 1 drivers
v0x557cdd978060_0 .net "cout", 0 0, L_0x557cddd692c0;  alias, 1 drivers
S_0x557cdd978600 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd976960;
 .timescale 0 0;
P_0x557cdd8e8050 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd978780 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd978600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd69b40 .functor OR 1, L_0x557cddd69910, L_0x557cddd69a80, C4<0>, C4<0>;
v0x557cdd979100_0 .net "S", 0 0, L_0x557cddd69980;  1 drivers
v0x557cdd9791a0_0 .net "a", 0 0, L_0x557cddd69bb0;  1 drivers
v0x557cdd979240_0 .net "b", 0 0, L_0x557cddd69ce0;  1 drivers
v0x557cdd9792e0_0 .net "c_1", 0 0, L_0x557cddd69910;  1 drivers
v0x557cdd979380_0 .net "c_2", 0 0, L_0x557cddd69a80;  1 drivers
v0x557cdd979420_0 .net "cin", 0 0, L_0x557cddd69e60;  1 drivers
v0x557cdd9794c0_0 .net "cout", 0 0, L_0x557cddd69b40;  1 drivers
v0x557cdd979560_0 .net "h_1_out", 0 0, L_0x557cddd698a0;  1 drivers
S_0x557cdd978900 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd978780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd698a0 .functor XOR 1, L_0x557cddd69bb0, L_0x557cddd69ce0, C4<0>, C4<0>;
L_0x557cddd69910 .functor AND 1, L_0x557cddd69bb0, L_0x557cddd69ce0, C4<1>, C4<1>;
v0x557cdd978a80_0 .net "S", 0 0, L_0x557cddd698a0;  alias, 1 drivers
v0x557cdd978b20_0 .net "a", 0 0, L_0x557cddd69bb0;  alias, 1 drivers
v0x557cdd978bc0_0 .net "b", 0 0, L_0x557cddd69ce0;  alias, 1 drivers
v0x557cdd978c60_0 .net "cout", 0 0, L_0x557cddd69910;  alias, 1 drivers
S_0x557cdd978d00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd978780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd69980 .functor XOR 1, L_0x557cddd698a0, L_0x557cddd69e60, C4<0>, C4<0>;
L_0x557cddd69a80 .functor AND 1, L_0x557cddd698a0, L_0x557cddd69e60, C4<1>, C4<1>;
v0x557cdd978e80_0 .net "S", 0 0, L_0x557cddd69980;  alias, 1 drivers
v0x557cdd978f20_0 .net "a", 0 0, L_0x557cddd698a0;  alias, 1 drivers
v0x557cdd978fc0_0 .net "b", 0 0, L_0x557cddd69e60;  alias, 1 drivers
v0x557cdd979060_0 .net "cout", 0 0, L_0x557cddd69a80;  alias, 1 drivers
S_0x557cdd97b470 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd6a680 .functor BUFZ 2, L_0x557cddd60f10, C4<00>, C4<00>, C4<00>;
L_0x557cddd6abe0 .functor BUFZ 2, L_0x557cddd611e0, C4<00>, C4<00>, C4<00>;
L_0x557cddd6ac50 .functor AND 1, L_0x557cddd6a960, L_0x557cddd6aaf0, C4<1>, C4<1>;
L_0x557cddd6aea0 .functor AND 1, L_0x557cddd6a8c0, L_0x557cddd6aa50, C4<1>, C4<1>;
L_0x557cddd6b140 .functor NOT 1, L_0x557cddd6a8c0, C4<0>, C4<0>, C4<0>;
L_0x557cddd6b1b0 .functor AND 1, L_0x557cddd6b140, L_0x557cddd6a960, C4<1>, C4<1>;
L_0x557cddd6b270 .functor NOT 1, L_0x557cddd6aa50, C4<0>, C4<0>, C4<0>;
L_0x557cddd6b2e0 .functor AND 1, L_0x557cddd6b270, L_0x557cddd6aaf0, C4<1>, C4<1>;
L_0x557cddd6b3f0 .functor XOR 1, L_0x557cddd6a8c0, L_0x557cddd6a960, C4<0>, C4<0>;
L_0x557cddd6b580 .functor XOR 1, L_0x557cddd6aa50, L_0x557cddd6aaf0, C4<0>, C4<0>;
L_0x557cddd6b710 .functor AND 1, L_0x557cddd6b3f0, L_0x557cddd6b580, C4<1>, C4<1>;
L_0x557cddd6e470 .functor NOT 1, L_0x557cddd6b1b0, C4<0>, C4<0>, C4<0>;
L_0x557cddd6e5a0 .functor NOT 1, L_0x557cddd6b2e0, C4<0>, C4<0>, C4<0>;
L_0x557cddd6e660 .functor XOR 1, L_0x557cddd6e470, L_0x557cddd6e5a0, C4<0>, C4<0>;
L_0x557cddd71490 .functor BUFZ 2, L_0x557cddd6ad60, C4<00>, C4<00>, C4<00>;
L_0x557cddd71690 .functor BUFZ 2, L_0x557cddd6afb0, C4<00>, C4<00>, C4<00>;
L_0x557cddd71870 .functor BUFZ 2, L_0x557cddd712e0, C4<00>, C4<00>, C4<00>;
v0x557cdd98a700_0 .net "X", 1 0, L_0x557cddd60f10;  alias, 1 drivers
v0x557cdd98a7a0_0 .net "Xe", 0 0, L_0x557cddd6a960;  1 drivers
v0x557cdd98a840_0 .net "Xn", 0 0, L_0x557cddd6a8c0;  1 drivers
v0x557cdd98a8e0_0 .net "Y", 1 0, L_0x557cddd611e0;  alias, 1 drivers
v0x557cdd98a980_0 .net "Ye", 0 0, L_0x557cddd6aaf0;  1 drivers
v0x557cdd98aa20_0 .net "Yn", 0 0, L_0x557cddd6aa50;  1 drivers
v0x557cdd98aac0_0 .net "Z", 3 0, L_0x557cddd73a30;  alias, 1 drivers
v0x557cdd98ab60_0 .net *"_s12", 0 0, L_0x557cddd6ac50;  1 drivers
L_0x7f5061443078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd98ac00_0 .net/2s *"_s17", 0 0, L_0x7f5061443078;  1 drivers
v0x557cdd98aca0_0 .net *"_s21", 0 0, L_0x557cddd6aea0;  1 drivers
L_0x7f50614430c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd98ad40_0 .net/2s *"_s26", 0 0, L_0x7f50614430c0;  1 drivers
v0x557cdd98ade0_0 .net *"_s30", 0 0, L_0x557cddd6b140;  1 drivers
v0x557cdd98ae80_0 .net *"_s34", 0 0, L_0x557cddd6b270;  1 drivers
v0x557cdd98af20_0 .net *"_s4", 1 0, L_0x557cddd6a680;  1 drivers
v0x557cdd98afc0_0 .net *"_s46", 0 0, L_0x557cddd6b710;  1 drivers
L_0x7f5061443198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd98b060_0 .net/2s *"_s51", 0 0, L_0x7f5061443198;  1 drivers
v0x557cdd98b100_0 .net *"_s53", 0 0, L_0x557cddd6e470;  1 drivers
v0x557cdd98b2b0_0 .net *"_s55", 0 0, L_0x557cddd6e5a0;  1 drivers
v0x557cdd98b350_0 .net *"_s62", 1 0, L_0x557cddd71490;  1 drivers
v0x557cdd98b3f0_0 .net *"_s67", 1 0, L_0x557cddd71690;  1 drivers
L_0x7f5061443300 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd98b490_0 .net/2s *"_s70", 0 0, L_0x7f5061443300;  1 drivers
v0x557cdd98b530_0 .net *"_s75", 1 0, L_0x557cddd71870;  1 drivers
L_0x7f5061443348 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd98b5d0_0 .net/2s *"_s79", 0 0, L_0x7f5061443348;  1 drivers
v0x557cdd98b670_0 .net *"_s9", 1 0, L_0x557cddd6abe0;  1 drivers
L_0x7f5061443150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd98b710_0 .net "add", 0 0, L_0x7f5061443150;  1 drivers
v0x557cdd98b7b0_0 .net "big_z0_z2", 3 0, L_0x557cddd71500;  1 drivers
v0x557cdd98b850_0 .net "big_z1", 3 0, L_0x557cddd718e0;  1 drivers
v0x557cdd98b8f0_0 .net "cout_z1", 0 0, L_0x557cddd6f810;  1 drivers
v0x557cdd98b990_0 .net "cout_z1_1", 0 0, L_0x557cddd6c890;  1 drivers
v0x557cdd98ba30_0 .net "dummy_cout", 0 0, L_0x557cddd73d00;  1 drivers
v0x557cdd98bad0_0 .net "signX", 0 0, L_0x557cddd6b1b0;  1 drivers
v0x557cdd98bb70_0 .net "signY", 0 0, L_0x557cddd6b2e0;  1 drivers
v0x557cdd98bc10_0 .net "sign_z3", 0 0, L_0x557cddd6e660;  1 drivers
L_0x7f5061443108 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd98bcb0_0 .net "sub", 0 0, L_0x7f5061443108;  1 drivers
v0x557cdd98bd50_0 .net "z0", 1 0, L_0x557cddd6ad60;  1 drivers
v0x557cdd98bdf0_0 .net "z1", 1 0, L_0x557cddd712e0;  1 drivers
v0x557cdd98be90_0 .net "z1_1", 1 0, L_0x557cddd6e2d0;  1 drivers
v0x557cdd98bf30_0 .net "z2", 1 0, L_0x557cddd6afb0;  1 drivers
v0x557cdd98bfd0_0 .net "z3", 1 0, L_0x557cddd6b780;  1 drivers
v0x557cdd98c070_0 .net "z3_1", 0 0, L_0x557cddd6b3f0;  1 drivers
v0x557cdd98c110_0 .net "z3_2", 0 0, L_0x557cddd6b580;  1 drivers
L_0x557cddd6a8c0 .part L_0x557cddd6a680, 1, 1;
L_0x557cddd6a960 .part L_0x557cddd6a680, 0, 1;
L_0x557cddd6aa50 .part L_0x557cddd6abe0, 1, 1;
L_0x557cddd6aaf0 .part L_0x557cddd6abe0, 0, 1;
L_0x557cddd6ad60 .concat8 [ 1 1 0 0], L_0x557cddd6ac50, L_0x7f5061443078;
L_0x557cddd6afb0 .concat8 [ 1 1 0 0], L_0x557cddd6aea0, L_0x7f50614430c0;
L_0x557cddd6b780 .concat8 [ 1 1 0 0], L_0x557cddd6b710, L_0x7f5061443198;
L_0x557cddd71500 .concat8 [ 2 2 0 0], L_0x557cddd71490, L_0x557cddd71690;
L_0x557cddd718e0 .concat8 [ 1 2 1 0], L_0x7f5061443300, L_0x557cddd71870, L_0x7f5061443348;
S_0x557cdd97b5f0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd97b470;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8d2b70 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614490f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd6b820 .functor XOR 2, L_0x7f50614490f0, L_0x557cddd6afb0, C4<00>, C4<00>;
L_0x557cddd6c980 .functor NOT 1, L_0x557cddd6c890, C4<0>, C4<0>, C4<0>;
L_0x557cddd6ca80 .functor AND 1, L_0x7f5061443150, L_0x557cddd6c980, C4<1>, C4<1>;
L_0x557cddd6cbe0 .functor NOT 2, L_0x557cddd6caf0, C4<00>, C4<00>, C4<00>;
L_0x557cddd6cca0 .functor AND 2, L_0x557cddd6c700, L_0x557cddd6cbe0, C4<11>, C4<11>;
L_0x557cddd6cd60 .functor NOT 2, L_0x557cddd6c700, C4<00>, C4<00>, C4<00>;
L_0x557cddd6e260 .functor AND 2, L_0x557cddd6de60, L_0x557cddd6e130, C4<11>, C4<11>;
L_0x557cddd6e2d0 .functor OR 2, L_0x557cddd6cca0, L_0x557cddd6e260, C4<00>, C4<00>;
v0x557cdd97fef0_0 .net *"_s0", 1 0, L_0x7f50614490f0;  1 drivers
v0x557cdd97ff90_0 .net *"_s10", 1 0, L_0x557cddd6cbe0;  1 drivers
L_0x7f50614431e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd980030_0 .net/2s *"_s18", 0 0, L_0x7f50614431e0;  1 drivers
L_0x7f5061443228 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9800d0_0 .net/2s *"_s23", 0 0, L_0x7f5061443228;  1 drivers
v0x557cdd980170_0 .net *"_s27", 1 0, L_0x557cddd6e130;  1 drivers
v0x557cdd980210_0 .net *"_s4", 0 0, L_0x557cddd6c980;  1 drivers
v0x557cdd9802b0_0 .net *"_s8", 1 0, L_0x557cddd6caf0;  1 drivers
v0x557cdd980350_0 .net "a", 1 0, L_0x557cddd6ad60;  alias, 1 drivers
v0x557cdd9803f0_0 .net "a_or_s", 0 0, L_0x7f5061443150;  alias, 1 drivers
v0x557cdd980490_0 .net "add_1", 1 0, L_0x557cddd6ce20;  1 drivers
v0x557cdd980530_0 .net "b", 1 0, L_0x557cddd6afb0;  alias, 1 drivers
v0x557cdd9805d0_0 .net "cout", 0 0, L_0x557cddd6c890;  alias, 1 drivers
v0x557cdd980670_0 .net "diff_is_negative", 0 0, L_0x557cddd6ca80;  1 drivers
v0x557cdd980710_0 .net "dummy_cout", 0 0, L_0x557cddd6dfa0;  1 drivers
v0x557cdd9807b0_0 .net "input_b", 1 0, L_0x557cddd6b820;  1 drivers
v0x557cdd980850_0 .net "inverted_out", 1 0, L_0x557cddd6cd60;  1 drivers
v0x557cdd9808f0_0 .net "n_out", 1 0, L_0x557cddd6e260;  1 drivers
v0x557cdd980990_0 .net "negated_out", 1 0, L_0x557cddd6de60;  1 drivers
v0x557cdd980a30_0 .net "out", 1 0, L_0x557cddd6e2d0;  alias, 1 drivers
v0x557cdd980ad0_0 .net "p_out", 1 0, L_0x557cddd6cca0;  1 drivers
v0x557cdd980b70_0 .net "t_out", 1 0, L_0x557cddd6c700;  1 drivers
L_0x557cddd6caf0 .concat [ 1 1 0 0], L_0x557cddd6ca80, L_0x557cddd6ca80;
L_0x557cddd6ce20 .concat8 [ 1 1 0 0], L_0x7f5061443228, L_0x7f50614431e0;
L_0x557cddd6e090 .part L_0x557cddd6ce20, 1, 1;
L_0x557cddd6e130 .concat [ 1 1 0 0], L_0x557cddd6ca80, L_0x557cddd6ca80;
S_0x557cdd97b770 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd97b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8cda90 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd97d770_0 .net "S", 1 0, L_0x557cddd6c700;  alias, 1 drivers
v0x557cdd97d810_0 .net "a", 1 0, L_0x557cddd6ad60;  alias, 1 drivers
v0x557cdd97d8b0_0 .net "b", 1 0, L_0x557cddd6b820;  alias, 1 drivers
v0x557cdd97d950_0 .net "carin", 1 0, L_0x557cddd6c7a0;  1 drivers
v0x557cdd97d9f0_0 .net "cin", 0 0, L_0x7f5061443150;  alias, 1 drivers
v0x557cdd97da90_0 .net "cout", 0 0, L_0x557cddd6c890;  alias, 1 drivers
L_0x557cddd6bd30 .part L_0x557cddd6ad60, 1, 1;
L_0x557cddd6bef0 .part L_0x557cddd6b820, 1, 1;
L_0x557cddd6c020 .part L_0x557cddd6c7a0, 0, 1;
L_0x557cddd6c410 .part L_0x557cddd6ad60, 0, 1;
L_0x557cddd6c540 .part L_0x557cddd6b820, 0, 1;
L_0x557cddd6c700 .concat8 [ 1 1 0 0], L_0x557cddd6c230, L_0x557cddd6bab0;
L_0x557cddd6c7a0 .concat8 [ 1 1 0 0], L_0x557cddd6c3a0, L_0x557cddd6bcc0;
L_0x557cddd6c890 .part L_0x557cddd6c7a0, 1, 1;
S_0x557cdd97b8f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd97b770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd6c3a0 .functor OR 1, L_0x557cddd6c1c0, L_0x557cddd6c330, C4<0>, C4<0>;
v0x557cdd97c270_0 .net "S", 0 0, L_0x557cddd6c230;  1 drivers
v0x557cdd97c310_0 .net "a", 0 0, L_0x557cddd6c410;  1 drivers
v0x557cdd97c3b0_0 .net "b", 0 0, L_0x557cddd6c540;  1 drivers
v0x557cdd97c450_0 .net "c_1", 0 0, L_0x557cddd6c1c0;  1 drivers
v0x557cdd97c4f0_0 .net "c_2", 0 0, L_0x557cddd6c330;  1 drivers
v0x557cdd97c590_0 .net "cin", 0 0, L_0x7f5061443150;  alias, 1 drivers
v0x557cdd97c630_0 .net "cout", 0 0, L_0x557cddd6c3a0;  1 drivers
v0x557cdd97c6d0_0 .net "h_1_out", 0 0, L_0x557cddd6c150;  1 drivers
S_0x557cdd97ba70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd97b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6c150 .functor XOR 1, L_0x557cddd6c410, L_0x557cddd6c540, C4<0>, C4<0>;
L_0x557cddd6c1c0 .functor AND 1, L_0x557cddd6c410, L_0x557cddd6c540, C4<1>, C4<1>;
v0x557cdd97bbf0_0 .net "S", 0 0, L_0x557cddd6c150;  alias, 1 drivers
v0x557cdd97bc90_0 .net "a", 0 0, L_0x557cddd6c410;  alias, 1 drivers
v0x557cdd97bd30_0 .net "b", 0 0, L_0x557cddd6c540;  alias, 1 drivers
v0x557cdd97bdd0_0 .net "cout", 0 0, L_0x557cddd6c1c0;  alias, 1 drivers
S_0x557cdd97be70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd97b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6c230 .functor XOR 1, L_0x557cddd6c150, L_0x7f5061443150, C4<0>, C4<0>;
L_0x557cddd6c330 .functor AND 1, L_0x557cddd6c150, L_0x7f5061443150, C4<1>, C4<1>;
v0x557cdd97bff0_0 .net "S", 0 0, L_0x557cddd6c230;  alias, 1 drivers
v0x557cdd97c090_0 .net "a", 0 0, L_0x557cddd6c150;  alias, 1 drivers
v0x557cdd97c130_0 .net "b", 0 0, L_0x7f5061443150;  alias, 1 drivers
v0x557cdd97c1d0_0 .net "cout", 0 0, L_0x557cddd6c330;  alias, 1 drivers
S_0x557cdd97c770 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd97b770;
 .timescale 0 0;
P_0x557cdd8bbf80 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd97c8f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd97c770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd6bcc0 .functor OR 1, L_0x557cddd6b9f0, L_0x557cddd6bc00, C4<0>, C4<0>;
v0x557cdd97d270_0 .net "S", 0 0, L_0x557cddd6bab0;  1 drivers
v0x557cdd97d310_0 .net "a", 0 0, L_0x557cddd6bd30;  1 drivers
v0x557cdd97d3b0_0 .net "b", 0 0, L_0x557cddd6bef0;  1 drivers
v0x557cdd97d450_0 .net "c_1", 0 0, L_0x557cddd6b9f0;  1 drivers
v0x557cdd97d4f0_0 .net "c_2", 0 0, L_0x557cddd6bc00;  1 drivers
v0x557cdd97d590_0 .net "cin", 0 0, L_0x557cddd6c020;  1 drivers
v0x557cdd97d630_0 .net "cout", 0 0, L_0x557cddd6bcc0;  1 drivers
v0x557cdd97d6d0_0 .net "h_1_out", 0 0, L_0x557cddd6b8e0;  1 drivers
S_0x557cdd97ca70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd97c8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6b8e0 .functor XOR 1, L_0x557cddd6bd30, L_0x557cddd6bef0, C4<0>, C4<0>;
L_0x557cddd6b9f0 .functor AND 1, L_0x557cddd6bd30, L_0x557cddd6bef0, C4<1>, C4<1>;
v0x557cdd97cbf0_0 .net "S", 0 0, L_0x557cddd6b8e0;  alias, 1 drivers
v0x557cdd97cc90_0 .net "a", 0 0, L_0x557cddd6bd30;  alias, 1 drivers
v0x557cdd97cd30_0 .net "b", 0 0, L_0x557cddd6bef0;  alias, 1 drivers
v0x557cdd97cdd0_0 .net "cout", 0 0, L_0x557cddd6b9f0;  alias, 1 drivers
S_0x557cdd97ce70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd97c8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6bab0 .functor XOR 1, L_0x557cddd6b8e0, L_0x557cddd6c020, C4<0>, C4<0>;
L_0x557cddd6bc00 .functor AND 1, L_0x557cddd6b8e0, L_0x557cddd6c020, C4<1>, C4<1>;
v0x557cdd97cff0_0 .net "S", 0 0, L_0x557cddd6bab0;  alias, 1 drivers
v0x557cdd97d090_0 .net "a", 0 0, L_0x557cddd6b8e0;  alias, 1 drivers
v0x557cdd97d130_0 .net "b", 0 0, L_0x557cddd6c020;  alias, 1 drivers
v0x557cdd97d1d0_0 .net "cout", 0 0, L_0x557cddd6bc00;  alias, 1 drivers
S_0x557cdd97db30 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd97b5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd89d080 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd97fb30_0 .net "S", 1 0, L_0x557cddd6de60;  alias, 1 drivers
v0x557cdd97fbd0_0 .net "a", 1 0, L_0x557cddd6cd60;  alias, 1 drivers
v0x557cdd97fc70_0 .net "b", 1 0, L_0x557cddd6ce20;  alias, 1 drivers
v0x557cdd97fd10_0 .net "carin", 1 0, L_0x557cddd6df00;  1 drivers
v0x557cdd97fdb0_0 .net "cin", 0 0, L_0x557cddd6e090;  1 drivers
v0x557cdd97fe50_0 .net "cout", 0 0, L_0x557cddd6dfa0;  alias, 1 drivers
L_0x557cddd6d3b0 .part L_0x557cddd6cd60, 1, 1;
L_0x557cddd6d4e0 .part L_0x557cddd6ce20, 1, 1;
L_0x557cddd6d610 .part L_0x557cddd6df00, 0, 1;
L_0x557cddd6dae0 .part L_0x557cddd6cd60, 0, 1;
L_0x557cddd6dca0 .part L_0x557cddd6ce20, 0, 1;
L_0x557cddd6de60 .concat8 [ 1 1 0 0], L_0x557cddd6d820, L_0x557cddd6d130;
L_0x557cddd6df00 .concat8 [ 1 1 0 0], L_0x557cddd6da70, L_0x557cddd6d340;
L_0x557cddd6dfa0 .part L_0x557cddd6df00, 1, 1;
S_0x557cdd97dcb0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd97db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd6da70 .functor OR 1, L_0x557cddd6d7b0, L_0x557cddd6d970, C4<0>, C4<0>;
v0x557cdd97e630_0 .net "S", 0 0, L_0x557cddd6d820;  1 drivers
v0x557cdd97e6d0_0 .net "a", 0 0, L_0x557cddd6dae0;  1 drivers
v0x557cdd97e770_0 .net "b", 0 0, L_0x557cddd6dca0;  1 drivers
v0x557cdd97e810_0 .net "c_1", 0 0, L_0x557cddd6d7b0;  1 drivers
v0x557cdd97e8b0_0 .net "c_2", 0 0, L_0x557cddd6d970;  1 drivers
v0x557cdd97e950_0 .net "cin", 0 0, L_0x557cddd6e090;  alias, 1 drivers
v0x557cdd97e9f0_0 .net "cout", 0 0, L_0x557cddd6da70;  1 drivers
v0x557cdd97ea90_0 .net "h_1_out", 0 0, L_0x557cddd6d740;  1 drivers
S_0x557cdd97de30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd97dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6d740 .functor XOR 1, L_0x557cddd6dae0, L_0x557cddd6dca0, C4<0>, C4<0>;
L_0x557cddd6d7b0 .functor AND 1, L_0x557cddd6dae0, L_0x557cddd6dca0, C4<1>, C4<1>;
v0x557cdd97dfb0_0 .net "S", 0 0, L_0x557cddd6d740;  alias, 1 drivers
v0x557cdd97e050_0 .net "a", 0 0, L_0x557cddd6dae0;  alias, 1 drivers
v0x557cdd97e0f0_0 .net "b", 0 0, L_0x557cddd6dca0;  alias, 1 drivers
v0x557cdd97e190_0 .net "cout", 0 0, L_0x557cddd6d7b0;  alias, 1 drivers
S_0x557cdd97e230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd97dcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6d820 .functor XOR 1, L_0x557cddd6d740, L_0x557cddd6e090, C4<0>, C4<0>;
L_0x557cddd6d970 .functor AND 1, L_0x557cddd6d740, L_0x557cddd6e090, C4<1>, C4<1>;
v0x557cdd97e3b0_0 .net "S", 0 0, L_0x557cddd6d820;  alias, 1 drivers
v0x557cdd97e450_0 .net "a", 0 0, L_0x557cddd6d740;  alias, 1 drivers
v0x557cdd97e4f0_0 .net "b", 0 0, L_0x557cddd6e090;  alias, 1 drivers
v0x557cdd97e590_0 .net "cout", 0 0, L_0x557cddd6d970;  alias, 1 drivers
S_0x557cdd97eb30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd97db30;
 .timescale 0 0;
P_0x557cdd8ae380 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd97ecb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd97eb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd6d340 .functor OR 1, L_0x557cddd6d070, L_0x557cddd6d280, C4<0>, C4<0>;
v0x557cdd97f630_0 .net "S", 0 0, L_0x557cddd6d130;  1 drivers
v0x557cdd97f6d0_0 .net "a", 0 0, L_0x557cddd6d3b0;  1 drivers
v0x557cdd97f770_0 .net "b", 0 0, L_0x557cddd6d4e0;  1 drivers
v0x557cdd97f810_0 .net "c_1", 0 0, L_0x557cddd6d070;  1 drivers
v0x557cdd97f8b0_0 .net "c_2", 0 0, L_0x557cddd6d280;  1 drivers
v0x557cdd97f950_0 .net "cin", 0 0, L_0x557cddd6d610;  1 drivers
v0x557cdd97f9f0_0 .net "cout", 0 0, L_0x557cddd6d340;  1 drivers
v0x557cdd97fa90_0 .net "h_1_out", 0 0, L_0x557cddd6cf60;  1 drivers
S_0x557cdd97ee30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd97ecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6cf60 .functor XOR 1, L_0x557cddd6d3b0, L_0x557cddd6d4e0, C4<0>, C4<0>;
L_0x557cddd6d070 .functor AND 1, L_0x557cddd6d3b0, L_0x557cddd6d4e0, C4<1>, C4<1>;
v0x557cdd97efb0_0 .net "S", 0 0, L_0x557cddd6cf60;  alias, 1 drivers
v0x557cdd97f050_0 .net "a", 0 0, L_0x557cddd6d3b0;  alias, 1 drivers
v0x557cdd97f0f0_0 .net "b", 0 0, L_0x557cddd6d4e0;  alias, 1 drivers
v0x557cdd97f190_0 .net "cout", 0 0, L_0x557cddd6d070;  alias, 1 drivers
S_0x557cdd97f230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd97ecb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6d130 .functor XOR 1, L_0x557cddd6cf60, L_0x557cddd6d610, C4<0>, C4<0>;
L_0x557cddd6d280 .functor AND 1, L_0x557cddd6cf60, L_0x557cddd6d610, C4<1>, C4<1>;
v0x557cdd97f3b0_0 .net "S", 0 0, L_0x557cddd6d130;  alias, 1 drivers
v0x557cdd97f450_0 .net "a", 0 0, L_0x557cddd6cf60;  alias, 1 drivers
v0x557cdd97f4f0_0 .net "b", 0 0, L_0x557cddd6d610;  alias, 1 drivers
v0x557cdd97f590_0 .net "cout", 0 0, L_0x557cddd6d280;  alias, 1 drivers
S_0x557cdd980c10 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd97b470;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd87b130 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd6e530 .functor XOR 2, L_0x557cddd6e7f0, L_0x557cddd6b780, C4<00>, C4<00>;
L_0x557cddd6f900 .functor NOT 1, L_0x557cddd6f810, C4<0>, C4<0>, C4<0>;
L_0x557cddd6fa00 .functor AND 1, L_0x557cddd6e660, L_0x557cddd6f900, C4<1>, C4<1>;
L_0x557cddd6fb60 .functor NOT 2, L_0x557cddd6fa70, C4<00>, C4<00>, C4<00>;
L_0x557cddd6fc20 .functor AND 2, L_0x557cddd6f680, L_0x557cddd6fb60, C4<11>, C4<11>;
L_0x557cddd6fce0 .functor NOT 2, L_0x557cddd6f680, C4<00>, C4<00>, C4<00>;
L_0x557cddd71270 .functor AND 2, L_0x557cddd70e70, L_0x557cddd71140, C4<11>, C4<11>;
L_0x557cddd712e0 .functor OR 2, L_0x557cddd6fc20, L_0x557cddd71270, C4<00>, C4<00>;
v0x557cdd985510_0 .net *"_s0", 1 0, L_0x557cddd6e7f0;  1 drivers
v0x557cdd9855b0_0 .net *"_s10", 1 0, L_0x557cddd6fb60;  1 drivers
L_0x7f5061443270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd985650_0 .net/2s *"_s18", 0 0, L_0x7f5061443270;  1 drivers
L_0x7f50614432b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9856f0_0 .net/2s *"_s23", 0 0, L_0x7f50614432b8;  1 drivers
v0x557cdd985790_0 .net *"_s27", 1 0, L_0x557cddd71140;  1 drivers
v0x557cdd985830_0 .net *"_s4", 0 0, L_0x557cddd6f900;  1 drivers
v0x557cdd9858d0_0 .net *"_s8", 1 0, L_0x557cddd6fa70;  1 drivers
v0x557cdd985970_0 .net "a", 1 0, L_0x557cddd6e2d0;  alias, 1 drivers
v0x557cdd985a10_0 .net "a_or_s", 0 0, L_0x557cddd6e660;  alias, 1 drivers
v0x557cdd985ab0_0 .net "add_1", 1 0, L_0x557cddd6fe30;  1 drivers
v0x557cdd985b50_0 .net "b", 1 0, L_0x557cddd6b780;  alias, 1 drivers
v0x557cdd985bf0_0 .net "cout", 0 0, L_0x557cddd6f810;  alias, 1 drivers
v0x557cdd985c90_0 .net "diff_is_negative", 0 0, L_0x557cddd6fa00;  1 drivers
v0x557cdd985d30_0 .net "dummy_cout", 0 0, L_0x557cddd70fb0;  1 drivers
v0x557cdd985dd0_0 .net "input_b", 1 0, L_0x557cddd6e530;  1 drivers
v0x557cdd985e70_0 .net "inverted_out", 1 0, L_0x557cddd6fce0;  1 drivers
v0x557cdd985f10_0 .net "n_out", 1 0, L_0x557cddd71270;  1 drivers
v0x557cdd9860c0_0 .net "negated_out", 1 0, L_0x557cddd70e70;  1 drivers
v0x557cdd986160_0 .net "out", 1 0, L_0x557cddd712e0;  alias, 1 drivers
v0x557cdd986200_0 .net "p_out", 1 0, L_0x557cddd6fc20;  1 drivers
v0x557cdd9862a0_0 .net "t_out", 1 0, L_0x557cddd6f680;  1 drivers
L_0x557cddd6e7f0 .concat [ 1 1 0 0], L_0x557cddd6e660, L_0x557cddd6e660;
L_0x557cddd6fa70 .concat [ 1 1 0 0], L_0x557cddd6fa00, L_0x557cddd6fa00;
L_0x557cddd6fe30 .concat8 [ 1 1 0 0], L_0x7f50614432b8, L_0x7f5061443270;
L_0x557cddd710a0 .part L_0x557cddd6fe30, 1, 1;
L_0x557cddd71140 .concat [ 1 1 0 0], L_0x557cddd6fa00, L_0x557cddd6fa00;
S_0x557cdd980d90 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd980c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd876050 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd982d90_0 .net "S", 1 0, L_0x557cddd6f680;  alias, 1 drivers
v0x557cdd982e30_0 .net "a", 1 0, L_0x557cddd6e2d0;  alias, 1 drivers
v0x557cdd982ed0_0 .net "b", 1 0, L_0x557cddd6e530;  alias, 1 drivers
v0x557cdd982f70_0 .net "carin", 1 0, L_0x557cddd6f720;  1 drivers
v0x557cdd983010_0 .net "cin", 0 0, L_0x557cddd6e660;  alias, 1 drivers
v0x557cdd9830b0_0 .net "cout", 0 0, L_0x557cddd6f810;  alias, 1 drivers
L_0x557cddd6ed80 .part L_0x557cddd6e2d0, 1, 1;
L_0x557cddd6eeb0 .part L_0x557cddd6e530, 1, 1;
L_0x557cddd6efe0 .part L_0x557cddd6f720, 0, 1;
L_0x557cddd6f420 .part L_0x557cddd6e2d0, 0, 1;
L_0x557cddd6f4c0 .part L_0x557cddd6e530, 0, 1;
L_0x557cddd6f680 .concat8 [ 1 1 0 0], L_0x557cddd6f1f0, L_0x557cddd6eb00;
L_0x557cddd6f720 .concat8 [ 1 1 0 0], L_0x557cddd6f3b0, L_0x557cddd6ed10;
L_0x557cddd6f810 .part L_0x557cddd6f720, 1, 1;
S_0x557cdd980f10 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd980d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd6f3b0 .functor OR 1, L_0x557cddd6f180, L_0x557cddd6f340, C4<0>, C4<0>;
v0x557cdd981890_0 .net "S", 0 0, L_0x557cddd6f1f0;  1 drivers
v0x557cdd981930_0 .net "a", 0 0, L_0x557cddd6f420;  1 drivers
v0x557cdd9819d0_0 .net "b", 0 0, L_0x557cddd6f4c0;  1 drivers
v0x557cdd981a70_0 .net "c_1", 0 0, L_0x557cddd6f180;  1 drivers
v0x557cdd981b10_0 .net "c_2", 0 0, L_0x557cddd6f340;  1 drivers
v0x557cdd981bb0_0 .net "cin", 0 0, L_0x557cddd6e660;  alias, 1 drivers
v0x557cdd981c50_0 .net "cout", 0 0, L_0x557cddd6f3b0;  1 drivers
v0x557cdd981cf0_0 .net "h_1_out", 0 0, L_0x557cddd6f110;  1 drivers
S_0x557cdd981090 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd980f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6f110 .functor XOR 1, L_0x557cddd6f420, L_0x557cddd6f4c0, C4<0>, C4<0>;
L_0x557cddd6f180 .functor AND 1, L_0x557cddd6f420, L_0x557cddd6f4c0, C4<1>, C4<1>;
v0x557cdd981210_0 .net "S", 0 0, L_0x557cddd6f110;  alias, 1 drivers
v0x557cdd9812b0_0 .net "a", 0 0, L_0x557cddd6f420;  alias, 1 drivers
v0x557cdd981350_0 .net "b", 0 0, L_0x557cddd6f4c0;  alias, 1 drivers
v0x557cdd9813f0_0 .net "cout", 0 0, L_0x557cddd6f180;  alias, 1 drivers
S_0x557cdd981490 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd980f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6f1f0 .functor XOR 1, L_0x557cddd6f110, L_0x557cddd6e660, C4<0>, C4<0>;
L_0x557cddd6f340 .functor AND 1, L_0x557cddd6f110, L_0x557cddd6e660, C4<1>, C4<1>;
v0x557cdd981610_0 .net "S", 0 0, L_0x557cddd6f1f0;  alias, 1 drivers
v0x557cdd9816b0_0 .net "a", 0 0, L_0x557cddd6f110;  alias, 1 drivers
v0x557cdd981750_0 .net "b", 0 0, L_0x557cddd6e660;  alias, 1 drivers
v0x557cdd9817f0_0 .net "cout", 0 0, L_0x557cddd6f340;  alias, 1 drivers
S_0x557cdd981d90 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd980d90;
 .timescale 0 0;
P_0x557cdd887350 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd981f10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd981d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd6ed10 .functor OR 1, L_0x557cddd6ea40, L_0x557cddd6ec50, C4<0>, C4<0>;
v0x557cdd982890_0 .net "S", 0 0, L_0x557cddd6eb00;  1 drivers
v0x557cdd982930_0 .net "a", 0 0, L_0x557cddd6ed80;  1 drivers
v0x557cdd9829d0_0 .net "b", 0 0, L_0x557cddd6eeb0;  1 drivers
v0x557cdd982a70_0 .net "c_1", 0 0, L_0x557cddd6ea40;  1 drivers
v0x557cdd982b10_0 .net "c_2", 0 0, L_0x557cddd6ec50;  1 drivers
v0x557cdd982bb0_0 .net "cin", 0 0, L_0x557cddd6efe0;  1 drivers
v0x557cdd982c50_0 .net "cout", 0 0, L_0x557cddd6ed10;  1 drivers
v0x557cdd982cf0_0 .net "h_1_out", 0 0, L_0x557cddd6e930;  1 drivers
S_0x557cdd982090 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd981f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6e930 .functor XOR 1, L_0x557cddd6ed80, L_0x557cddd6eeb0, C4<0>, C4<0>;
L_0x557cddd6ea40 .functor AND 1, L_0x557cddd6ed80, L_0x557cddd6eeb0, C4<1>, C4<1>;
v0x557cdd982210_0 .net "S", 0 0, L_0x557cddd6e930;  alias, 1 drivers
v0x557cdd9822b0_0 .net "a", 0 0, L_0x557cddd6ed80;  alias, 1 drivers
v0x557cdd982350_0 .net "b", 0 0, L_0x557cddd6eeb0;  alias, 1 drivers
v0x557cdd9823f0_0 .net "cout", 0 0, L_0x557cddd6ea40;  alias, 1 drivers
S_0x557cdd982490 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd981f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6eb00 .functor XOR 1, L_0x557cddd6e930, L_0x557cddd6efe0, C4<0>, C4<0>;
L_0x557cddd6ec50 .functor AND 1, L_0x557cddd6e930, L_0x557cddd6efe0, C4<1>, C4<1>;
v0x557cdd982610_0 .net "S", 0 0, L_0x557cddd6eb00;  alias, 1 drivers
v0x557cdd9826b0_0 .net "a", 0 0, L_0x557cddd6e930;  alias, 1 drivers
v0x557cdd982750_0 .net "b", 0 0, L_0x557cddd6efe0;  alias, 1 drivers
v0x557cdd9827f0_0 .net "cout", 0 0, L_0x557cddd6ec50;  alias, 1 drivers
S_0x557cdd983150 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd980c10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd872fd0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd985150_0 .net "S", 1 0, L_0x557cddd70e70;  alias, 1 drivers
v0x557cdd9851f0_0 .net "a", 1 0, L_0x557cddd6fce0;  alias, 1 drivers
v0x557cdd985290_0 .net "b", 1 0, L_0x557cddd6fe30;  alias, 1 drivers
v0x557cdd985330_0 .net "carin", 1 0, L_0x557cddd70f10;  1 drivers
v0x557cdd9853d0_0 .net "cin", 0 0, L_0x557cddd710a0;  1 drivers
v0x557cdd985470_0 .net "cout", 0 0, L_0x557cddd70fb0;  alias, 1 drivers
L_0x557cddd703c0 .part L_0x557cddd6fce0, 1, 1;
L_0x557cddd704f0 .part L_0x557cddd6fe30, 1, 1;
L_0x557cddd70620 .part L_0x557cddd70f10, 0, 1;
L_0x557cddd70af0 .part L_0x557cddd6fce0, 0, 1;
L_0x557cddd70cb0 .part L_0x557cddd6fe30, 0, 1;
L_0x557cddd70e70 .concat8 [ 1 1 0 0], L_0x557cddd70830, L_0x557cddd70140;
L_0x557cddd70f10 .concat8 [ 1 1 0 0], L_0x557cddd70a80, L_0x557cddd70350;
L_0x557cddd70fb0 .part L_0x557cddd70f10, 1, 1;
S_0x557cdd9832d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd983150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd70a80 .functor OR 1, L_0x557cddd707c0, L_0x557cddd70980, C4<0>, C4<0>;
v0x557cdd983c50_0 .net "S", 0 0, L_0x557cddd70830;  1 drivers
v0x557cdd983cf0_0 .net "a", 0 0, L_0x557cddd70af0;  1 drivers
v0x557cdd983d90_0 .net "b", 0 0, L_0x557cddd70cb0;  1 drivers
v0x557cdd983e30_0 .net "c_1", 0 0, L_0x557cddd707c0;  1 drivers
v0x557cdd983ed0_0 .net "c_2", 0 0, L_0x557cddd70980;  1 drivers
v0x557cdd983f70_0 .net "cin", 0 0, L_0x557cddd710a0;  alias, 1 drivers
v0x557cdd984010_0 .net "cout", 0 0, L_0x557cddd70a80;  1 drivers
v0x557cdd9840b0_0 .net "h_1_out", 0 0, L_0x557cddd70750;  1 drivers
S_0x557cdd983450 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9832d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd70750 .functor XOR 1, L_0x557cddd70af0, L_0x557cddd70cb0, C4<0>, C4<0>;
L_0x557cddd707c0 .functor AND 1, L_0x557cddd70af0, L_0x557cddd70cb0, C4<1>, C4<1>;
v0x557cdd9835d0_0 .net "S", 0 0, L_0x557cddd70750;  alias, 1 drivers
v0x557cdd983670_0 .net "a", 0 0, L_0x557cddd70af0;  alias, 1 drivers
v0x557cdd983710_0 .net "b", 0 0, L_0x557cddd70cb0;  alias, 1 drivers
v0x557cdd9837b0_0 .net "cout", 0 0, L_0x557cddd707c0;  alias, 1 drivers
S_0x557cdd983850 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9832d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd70830 .functor XOR 1, L_0x557cddd70750, L_0x557cddd710a0, C4<0>, C4<0>;
L_0x557cddd70980 .functor AND 1, L_0x557cddd70750, L_0x557cddd710a0, C4<1>, C4<1>;
v0x557cdd9839d0_0 .net "S", 0 0, L_0x557cddd70830;  alias, 1 drivers
v0x557cdd983a70_0 .net "a", 0 0, L_0x557cddd70750;  alias, 1 drivers
v0x557cdd983b10_0 .net "b", 0 0, L_0x557cddd710a0;  alias, 1 drivers
v0x557cdd983bb0_0 .net "cout", 0 0, L_0x557cddd70980;  alias, 1 drivers
S_0x557cdd984150 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd983150;
 .timescale 0 0;
P_0x557cdd755b60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9842d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd984150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd70350 .functor OR 1, L_0x557cddd70080, L_0x557cddd70290, C4<0>, C4<0>;
v0x557cdd984c50_0 .net "S", 0 0, L_0x557cddd70140;  1 drivers
v0x557cdd984cf0_0 .net "a", 0 0, L_0x557cddd703c0;  1 drivers
v0x557cdd984d90_0 .net "b", 0 0, L_0x557cddd704f0;  1 drivers
v0x557cdd984e30_0 .net "c_1", 0 0, L_0x557cddd70080;  1 drivers
v0x557cdd984ed0_0 .net "c_2", 0 0, L_0x557cddd70290;  1 drivers
v0x557cdd984f70_0 .net "cin", 0 0, L_0x557cddd70620;  1 drivers
v0x557cdd985010_0 .net "cout", 0 0, L_0x557cddd70350;  1 drivers
v0x557cdd9850b0_0 .net "h_1_out", 0 0, L_0x557cddd6ff70;  1 drivers
S_0x557cdd984450 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9842d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd6ff70 .functor XOR 1, L_0x557cddd703c0, L_0x557cddd704f0, C4<0>, C4<0>;
L_0x557cddd70080 .functor AND 1, L_0x557cddd703c0, L_0x557cddd704f0, C4<1>, C4<1>;
v0x557cdd9845d0_0 .net "S", 0 0, L_0x557cddd6ff70;  alias, 1 drivers
v0x557cdd984670_0 .net "a", 0 0, L_0x557cddd703c0;  alias, 1 drivers
v0x557cdd984710_0 .net "b", 0 0, L_0x557cddd704f0;  alias, 1 drivers
v0x557cdd9847b0_0 .net "cout", 0 0, L_0x557cddd70080;  alias, 1 drivers
S_0x557cdd984850 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9842d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd70140 .functor XOR 1, L_0x557cddd6ff70, L_0x557cddd70620, C4<0>, C4<0>;
L_0x557cddd70290 .functor AND 1, L_0x557cddd6ff70, L_0x557cddd70620, C4<1>, C4<1>;
v0x557cdd9849d0_0 .net "S", 0 0, L_0x557cddd70140;  alias, 1 drivers
v0x557cdd984a70_0 .net "a", 0 0, L_0x557cddd6ff70;  alias, 1 drivers
v0x557cdd984b10_0 .net "b", 0 0, L_0x557cddd70620;  alias, 1 drivers
v0x557cdd984bb0_0 .net "cout", 0 0, L_0x557cddd70290;  alias, 1 drivers
S_0x557cdd986340 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd97b470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd284620 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd98a340_0 .net "S", 3 0, L_0x557cddd73a30;  alias, 1 drivers
v0x557cdd98a3e0_0 .net "a", 3 0, L_0x557cddd71500;  alias, 1 drivers
v0x557cdd98a480_0 .net "b", 3 0, L_0x557cddd718e0;  alias, 1 drivers
v0x557cdd98a520_0 .net "carin", 3 0, L_0x557cddd73bd0;  1 drivers
L_0x7f5061443390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd98a5c0_0 .net "cin", 0 0, L_0x7f5061443390;  1 drivers
v0x557cdd98a660_0 .net "cout", 0 0, L_0x557cddd73d00;  alias, 1 drivers
L_0x557cddd71f20 .part L_0x557cddd71500, 1, 1;
L_0x557cddd72070 .part L_0x557cddd718e0, 1, 1;
L_0x557cddd721a0 .part L_0x557cddd73bd0, 0, 1;
L_0x557cddd726f0 .part L_0x557cddd71500, 2, 1;
L_0x557cddd728b0 .part L_0x557cddd718e0, 2, 1;
L_0x557cddd72a70 .part L_0x557cddd73bd0, 1, 1;
L_0x557cddd72f70 .part L_0x557cddd71500, 3, 1;
L_0x557cddd730a0 .part L_0x557cddd718e0, 3, 1;
L_0x557cddd73220 .part L_0x557cddd73bd0, 2, 1;
L_0x557cddd737d0 .part L_0x557cddd71500, 0, 1;
L_0x557cddd73900 .part L_0x557cddd718e0, 0, 1;
L_0x557cddd73a30 .concat8 [ 1 1 1 1], L_0x557cddd73490, L_0x557cddd71c40, L_0x557cddd723f0, L_0x557cddd72cc0;
L_0x557cddd73bd0 .concat8 [ 1 1 1 1], L_0x557cddd73740, L_0x557cddd71e90, L_0x557cddd72660, L_0x557cddd72ee0;
L_0x557cddd73d00 .part L_0x557cddd73bd0, 3, 1;
S_0x557cdd9864c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd986340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd73740 .functor OR 1, L_0x557cddd73400, L_0x557cddd73620, C4<0>, C4<0>;
v0x557cdd986e40_0 .net "S", 0 0, L_0x557cddd73490;  1 drivers
v0x557cdd986ee0_0 .net "a", 0 0, L_0x557cddd737d0;  1 drivers
v0x557cdd986f80_0 .net "b", 0 0, L_0x557cddd73900;  1 drivers
v0x557cdd987020_0 .net "c_1", 0 0, L_0x557cddd73400;  1 drivers
v0x557cdd9870c0_0 .net "c_2", 0 0, L_0x557cddd73620;  1 drivers
v0x557cdd987160_0 .net "cin", 0 0, L_0x7f5061443390;  alias, 1 drivers
v0x557cdd987200_0 .net "cout", 0 0, L_0x557cddd73740;  1 drivers
v0x557cdd9872a0_0 .net "h_1_out", 0 0, L_0x557cddd73350;  1 drivers
S_0x557cdd986640 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd73350 .functor XOR 1, L_0x557cddd737d0, L_0x557cddd73900, C4<0>, C4<0>;
L_0x557cddd73400 .functor AND 1, L_0x557cddd737d0, L_0x557cddd73900, C4<1>, C4<1>;
v0x557cdd9867c0_0 .net "S", 0 0, L_0x557cddd73350;  alias, 1 drivers
v0x557cdd986860_0 .net "a", 0 0, L_0x557cddd737d0;  alias, 1 drivers
v0x557cdd986900_0 .net "b", 0 0, L_0x557cddd73900;  alias, 1 drivers
v0x557cdd9869a0_0 .net "cout", 0 0, L_0x557cddd73400;  alias, 1 drivers
S_0x557cdd986a40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9864c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd73490 .functor XOR 1, L_0x557cddd73350, L_0x7f5061443390, C4<0>, C4<0>;
L_0x557cddd73620 .functor AND 1, L_0x557cddd73350, L_0x7f5061443390, C4<1>, C4<1>;
v0x557cdd986bc0_0 .net "S", 0 0, L_0x557cddd73490;  alias, 1 drivers
v0x557cdd986c60_0 .net "a", 0 0, L_0x557cddd73350;  alias, 1 drivers
v0x557cdd986d00_0 .net "b", 0 0, L_0x7f5061443390;  alias, 1 drivers
v0x557cdd986da0_0 .net "cout", 0 0, L_0x557cddd73620;  alias, 1 drivers
S_0x557cdd987340 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd986340;
 .timescale 0 0;
P_0x557cdd136f10 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9874c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd987340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd71e90 .functor OR 1, L_0x557cddd71b80, L_0x557cddd71db0, C4<0>, C4<0>;
v0x557cdd987e40_0 .net "S", 0 0, L_0x557cddd71c40;  1 drivers
v0x557cdd987ee0_0 .net "a", 0 0, L_0x557cddd71f20;  1 drivers
v0x557cdd987f80_0 .net "b", 0 0, L_0x557cddd72070;  1 drivers
v0x557cdd988020_0 .net "c_1", 0 0, L_0x557cddd71b80;  1 drivers
v0x557cdd9880c0_0 .net "c_2", 0 0, L_0x557cddd71db0;  1 drivers
v0x557cdd988160_0 .net "cin", 0 0, L_0x557cddd721a0;  1 drivers
v0x557cdd988200_0 .net "cout", 0 0, L_0x557cddd71e90;  1 drivers
v0x557cdd9882a0_0 .net "h_1_out", 0 0, L_0x557cddd71a70;  1 drivers
S_0x557cdd987640 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9874c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd71a70 .functor XOR 1, L_0x557cddd71f20, L_0x557cddd72070, C4<0>, C4<0>;
L_0x557cddd71b80 .functor AND 1, L_0x557cddd71f20, L_0x557cddd72070, C4<1>, C4<1>;
v0x557cdd9877c0_0 .net "S", 0 0, L_0x557cddd71a70;  alias, 1 drivers
v0x557cdd987860_0 .net "a", 0 0, L_0x557cddd71f20;  alias, 1 drivers
v0x557cdd987900_0 .net "b", 0 0, L_0x557cddd72070;  alias, 1 drivers
v0x557cdd9879a0_0 .net "cout", 0 0, L_0x557cddd71b80;  alias, 1 drivers
S_0x557cdd987a40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9874c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd71c40 .functor XOR 1, L_0x557cddd71a70, L_0x557cddd721a0, C4<0>, C4<0>;
L_0x557cddd71db0 .functor AND 1, L_0x557cddd71a70, L_0x557cddd721a0, C4<1>, C4<1>;
v0x557cdd987bc0_0 .net "S", 0 0, L_0x557cddd71c40;  alias, 1 drivers
v0x557cdd987c60_0 .net "a", 0 0, L_0x557cddd71a70;  alias, 1 drivers
v0x557cdd987d00_0 .net "b", 0 0, L_0x557cddd721a0;  alias, 1 drivers
v0x557cdd987da0_0 .net "cout", 0 0, L_0x557cddd71db0;  alias, 1 drivers
S_0x557cdd988340 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd986340;
 .timescale 0 0;
P_0x557cdcf084b0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9884c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd988340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd72660 .functor OR 1, L_0x557cddd72360, L_0x557cddd72580, C4<0>, C4<0>;
v0x557cdd988e40_0 .net "S", 0 0, L_0x557cddd723f0;  1 drivers
v0x557cdd988ee0_0 .net "a", 0 0, L_0x557cddd726f0;  1 drivers
v0x557cdd988f80_0 .net "b", 0 0, L_0x557cddd728b0;  1 drivers
v0x557cdd989020_0 .net "c_1", 0 0, L_0x557cddd72360;  1 drivers
v0x557cdd9890c0_0 .net "c_2", 0 0, L_0x557cddd72580;  1 drivers
v0x557cdd989160_0 .net "cin", 0 0, L_0x557cddd72a70;  1 drivers
v0x557cdd989200_0 .net "cout", 0 0, L_0x557cddd72660;  1 drivers
v0x557cdd9892a0_0 .net "h_1_out", 0 0, L_0x557cddd722d0;  1 drivers
S_0x557cdd988640 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9884c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd722d0 .functor XOR 1, L_0x557cddd726f0, L_0x557cddd728b0, C4<0>, C4<0>;
L_0x557cddd72360 .functor AND 1, L_0x557cddd726f0, L_0x557cddd728b0, C4<1>, C4<1>;
v0x557cdd9887c0_0 .net "S", 0 0, L_0x557cddd722d0;  alias, 1 drivers
v0x557cdd988860_0 .net "a", 0 0, L_0x557cddd726f0;  alias, 1 drivers
v0x557cdd988900_0 .net "b", 0 0, L_0x557cddd728b0;  alias, 1 drivers
v0x557cdd9889a0_0 .net "cout", 0 0, L_0x557cddd72360;  alias, 1 drivers
S_0x557cdd988a40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9884c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd723f0 .functor XOR 1, L_0x557cddd722d0, L_0x557cddd72a70, C4<0>, C4<0>;
L_0x557cddd72580 .functor AND 1, L_0x557cddd722d0, L_0x557cddd72a70, C4<1>, C4<1>;
v0x557cdd988bc0_0 .net "S", 0 0, L_0x557cddd723f0;  alias, 1 drivers
v0x557cdd988c60_0 .net "a", 0 0, L_0x557cddd722d0;  alias, 1 drivers
v0x557cdd988d00_0 .net "b", 0 0, L_0x557cddd72a70;  alias, 1 drivers
v0x557cdd988da0_0 .net "cout", 0 0, L_0x557cddd72580;  alias, 1 drivers
S_0x557cdd989340 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd986340;
 .timescale 0 0;
P_0x557cdd292530 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9894c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd989340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd72ee0 .functor OR 1, L_0x557cddd72c30, L_0x557cddd72e00, C4<0>, C4<0>;
v0x557cdd989e40_0 .net "S", 0 0, L_0x557cddd72cc0;  1 drivers
v0x557cdd989ee0_0 .net "a", 0 0, L_0x557cddd72f70;  1 drivers
v0x557cdd989f80_0 .net "b", 0 0, L_0x557cddd730a0;  1 drivers
v0x557cdd98a020_0 .net "c_1", 0 0, L_0x557cddd72c30;  1 drivers
v0x557cdd98a0c0_0 .net "c_2", 0 0, L_0x557cddd72e00;  1 drivers
v0x557cdd98a160_0 .net "cin", 0 0, L_0x557cddd73220;  1 drivers
v0x557cdd98a200_0 .net "cout", 0 0, L_0x557cddd72ee0;  1 drivers
v0x557cdd98a2a0_0 .net "h_1_out", 0 0, L_0x557cddd72ba0;  1 drivers
S_0x557cdd989640 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9894c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd72ba0 .functor XOR 1, L_0x557cddd72f70, L_0x557cddd730a0, C4<0>, C4<0>;
L_0x557cddd72c30 .functor AND 1, L_0x557cddd72f70, L_0x557cddd730a0, C4<1>, C4<1>;
v0x557cdd9897c0_0 .net "S", 0 0, L_0x557cddd72ba0;  alias, 1 drivers
v0x557cdd989860_0 .net "a", 0 0, L_0x557cddd72f70;  alias, 1 drivers
v0x557cdd989900_0 .net "b", 0 0, L_0x557cddd730a0;  alias, 1 drivers
v0x557cdd9899a0_0 .net "cout", 0 0, L_0x557cddd72c30;  alias, 1 drivers
S_0x557cdd989a40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9894c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd72cc0 .functor XOR 1, L_0x557cddd72ba0, L_0x557cddd73220, C4<0>, C4<0>;
L_0x557cddd72e00 .functor AND 1, L_0x557cddd72ba0, L_0x557cddd73220, C4<1>, C4<1>;
v0x557cdd989bc0_0 .net "S", 0 0, L_0x557cddd72cc0;  alias, 1 drivers
v0x557cdd989c60_0 .net "a", 0 0, L_0x557cddd72ba0;  alias, 1 drivers
v0x557cdd989d00_0 .net "b", 0 0, L_0x557cddd73220;  alias, 1 drivers
v0x557cdd989da0_0 .net "cout", 0 0, L_0x557cddd72e00;  alias, 1 drivers
S_0x557cdd98c1b0 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cdd966d60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd78ed0 .functor BUFZ 2, L_0x557cddd75df0, C4<00>, C4<00>, C4<00>;
L_0x557cddd79110 .functor BUFZ 2, L_0x557cddd78be0, C4<00>, C4<00>, C4<00>;
L_0x557cddd79210 .functor AND 1, L_0x557cddd78de0, L_0x557cddd79070, C4<1>, C4<1>;
L_0x557cddd79410 .functor AND 1, L_0x557cddd78d40, L_0x557cddd78fd0, C4<1>, C4<1>;
L_0x557cddd796b0 .functor NOT 1, L_0x557cddd78d40, C4<0>, C4<0>, C4<0>;
L_0x557cddd79720 .functor AND 1, L_0x557cddd796b0, L_0x557cddd78de0, C4<1>, C4<1>;
L_0x557cddd797e0 .functor NOT 1, L_0x557cddd78fd0, C4<0>, C4<0>, C4<0>;
L_0x557cddd79850 .functor AND 1, L_0x557cddd797e0, L_0x557cddd79070, C4<1>, C4<1>;
L_0x557cddd79960 .functor XOR 1, L_0x557cddd78d40, L_0x557cddd78de0, C4<0>, C4<0>;
L_0x557cddd79af0 .functor XOR 1, L_0x557cddd78fd0, L_0x557cddd79070, C4<0>, C4<0>;
L_0x557cddd79c80 .functor AND 1, L_0x557cddd79960, L_0x557cddd79af0, C4<1>, C4<1>;
L_0x557cddd7caf0 .functor NOT 1, L_0x557cddd79720, C4<0>, C4<0>, C4<0>;
L_0x557cddd7cc20 .functor NOT 1, L_0x557cddd79850, C4<0>, C4<0>, C4<0>;
L_0x557cddd7cce0 .functor XOR 1, L_0x557cddd7caf0, L_0x557cddd7cc20, C4<0>, C4<0>;
L_0x557cddd7fc20 .functor BUFZ 2, L_0x557cddd792d0, C4<00>, C4<00>, C4<00>;
L_0x557cddd7fe20 .functor BUFZ 2, L_0x557cddd79520, C4<00>, C4<00>, C4<00>;
L_0x557cddd80000 .functor BUFZ 2, L_0x557cddd7fa70, C4<00>, C4<00>, C4<00>;
v0x557cdd99b440_0 .net "X", 1 0, L_0x557cddd75df0;  alias, 1 drivers
v0x557cdd99b4e0_0 .net "Xe", 0 0, L_0x557cddd78de0;  1 drivers
v0x557cdd99b580_0 .net "Xn", 0 0, L_0x557cddd78d40;  1 drivers
v0x557cdd99b620_0 .net "Y", 1 0, L_0x557cddd78be0;  alias, 1 drivers
v0x557cdd99b6c0_0 .net "Ye", 0 0, L_0x557cddd79070;  1 drivers
v0x557cdd99b760_0 .net "Yn", 0 0, L_0x557cddd78fd0;  1 drivers
v0x557cdd99b800_0 .net "Z", 3 0, L_0x557cddd81ee0;  alias, 1 drivers
v0x557cdd99b8a0_0 .net *"_s12", 0 0, L_0x557cddd79210;  1 drivers
L_0x7f5061443588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99b940_0 .net/2s *"_s17", 0 0, L_0x7f5061443588;  1 drivers
v0x557cdd99b9e0_0 .net *"_s21", 0 0, L_0x557cddd79410;  1 drivers
L_0x7f50614435d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99ba80_0 .net/2s *"_s26", 0 0, L_0x7f50614435d0;  1 drivers
v0x557cdd99bb20_0 .net *"_s30", 0 0, L_0x557cddd796b0;  1 drivers
v0x557cdd99bbc0_0 .net *"_s34", 0 0, L_0x557cddd797e0;  1 drivers
v0x557cdd99bc60_0 .net *"_s4", 1 0, L_0x557cddd78ed0;  1 drivers
v0x557cdd99bd00_0 .net *"_s46", 0 0, L_0x557cddd79c80;  1 drivers
L_0x7f50614436a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99bda0_0 .net/2s *"_s51", 0 0, L_0x7f50614436a8;  1 drivers
v0x557cdd99be40_0 .net *"_s53", 0 0, L_0x557cddd7caf0;  1 drivers
v0x557cdd99bff0_0 .net *"_s55", 0 0, L_0x557cddd7cc20;  1 drivers
v0x557cdd99c090_0 .net *"_s62", 1 0, L_0x557cddd7fc20;  1 drivers
v0x557cdd99c130_0 .net *"_s67", 1 0, L_0x557cddd7fe20;  1 drivers
L_0x7f5061443810 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99c1d0_0 .net/2s *"_s70", 0 0, L_0x7f5061443810;  1 drivers
v0x557cdd99c270_0 .net *"_s75", 1 0, L_0x557cddd80000;  1 drivers
L_0x7f5061443858 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99c310_0 .net/2s *"_s79", 0 0, L_0x7f5061443858;  1 drivers
v0x557cdd99c3b0_0 .net *"_s9", 1 0, L_0x557cddd79110;  1 drivers
L_0x7f5061443660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99c450_0 .net "add", 0 0, L_0x7f5061443660;  1 drivers
v0x557cdd99c4f0_0 .net "big_z0_z2", 3 0, L_0x557cddd7fc90;  1 drivers
v0x557cdd99c590_0 .net "big_z1", 3 0, L_0x557cddd80070;  1 drivers
v0x557cdd99c630_0 .net "cout_z1", 0 0, L_0x557cddd7dfa0;  1 drivers
v0x557cdd99c6d0_0 .net "cout_z1_1", 0 0, L_0x557cddd7ae00;  1 drivers
v0x557cdd99c770_0 .net "dummy_cout", 0 0, L_0x557cddd821b0;  1 drivers
v0x557cdd99c810_0 .net "signX", 0 0, L_0x557cddd79720;  1 drivers
v0x557cdd99c8b0_0 .net "signY", 0 0, L_0x557cddd79850;  1 drivers
v0x557cdd99c950_0 .net "sign_z3", 0 0, L_0x557cddd7cce0;  1 drivers
L_0x7f5061443618 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd99c9f0_0 .net "sub", 0 0, L_0x7f5061443618;  1 drivers
v0x557cdd99ca90_0 .net "z0", 1 0, L_0x557cddd792d0;  1 drivers
v0x557cdd99cb30_0 .net "z1", 1 0, L_0x557cddd7fa70;  1 drivers
v0x557cdd99cbd0_0 .net "z1_1", 1 0, L_0x557cddd7c950;  1 drivers
v0x557cdd99cc70_0 .net "z2", 1 0, L_0x557cddd79520;  1 drivers
v0x557cdd99cd10_0 .net "z3", 1 0, L_0x557cddd79cf0;  1 drivers
v0x557cdd99cdb0_0 .net "z3_1", 0 0, L_0x557cddd79960;  1 drivers
v0x557cdd99ce50_0 .net "z3_2", 0 0, L_0x557cddd79af0;  1 drivers
L_0x557cddd78d40 .part L_0x557cddd78ed0, 1, 1;
L_0x557cddd78de0 .part L_0x557cddd78ed0, 0, 1;
L_0x557cddd78fd0 .part L_0x557cddd79110, 1, 1;
L_0x557cddd79070 .part L_0x557cddd79110, 0, 1;
L_0x557cddd792d0 .concat8 [ 1 1 0 0], L_0x557cddd79210, L_0x7f5061443588;
L_0x557cddd79520 .concat8 [ 1 1 0 0], L_0x557cddd79410, L_0x7f50614435d0;
L_0x557cddd79cf0 .concat8 [ 1 1 0 0], L_0x557cddd79c80, L_0x7f50614436a8;
L_0x557cddd7fc90 .concat8 [ 2 2 0 0], L_0x557cddd7fc20, L_0x557cddd7fe20;
L_0x557cddd80070 .concat8 [ 1 2 1 0], L_0x7f5061443810, L_0x557cddd80000, L_0x7f5061443858;
S_0x557cdd98c330 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd98c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd2e0080 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614491c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd79d90 .functor XOR 2, L_0x7f50614491c8, L_0x557cddd79520, C4<00>, C4<00>;
L_0x557cddd7aef0 .functor NOT 1, L_0x557cddd7ae00, C4<0>, C4<0>, C4<0>;
L_0x557cddd7aff0 .functor AND 1, L_0x7f5061443660, L_0x557cddd7aef0, C4<1>, C4<1>;
L_0x557cddd7b260 .functor NOT 2, L_0x557cddd7b170, C4<00>, C4<00>, C4<00>;
L_0x557cddd7b320 .functor AND 2, L_0x557cddd7ac70, L_0x557cddd7b260, C4<11>, C4<11>;
L_0x557cddd7b3e0 .functor NOT 2, L_0x557cddd7ac70, C4<00>, C4<00>, C4<00>;
L_0x557cddd7c8e0 .functor AND 2, L_0x557cddd7c4e0, L_0x557cddd7c7b0, C4<11>, C4<11>;
L_0x557cddd7c950 .functor OR 2, L_0x557cddd7b320, L_0x557cddd7c8e0, C4<00>, C4<00>;
v0x557cdd990c30_0 .net *"_s0", 1 0, L_0x7f50614491c8;  1 drivers
v0x557cdd990cd0_0 .net *"_s10", 1 0, L_0x557cddd7b260;  1 drivers
L_0x7f50614436f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd990d70_0 .net/2s *"_s18", 0 0, L_0x7f50614436f0;  1 drivers
L_0x7f5061443738 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd990e10_0 .net/2s *"_s23", 0 0, L_0x7f5061443738;  1 drivers
v0x557cdd990eb0_0 .net *"_s27", 1 0, L_0x557cddd7c7b0;  1 drivers
v0x557cdd990f50_0 .net *"_s4", 0 0, L_0x557cddd7aef0;  1 drivers
v0x557cdd990ff0_0 .net *"_s8", 1 0, L_0x557cddd7b170;  1 drivers
v0x557cdd991090_0 .net "a", 1 0, L_0x557cddd792d0;  alias, 1 drivers
v0x557cdd991130_0 .net "a_or_s", 0 0, L_0x7f5061443660;  alias, 1 drivers
v0x557cdd9911d0_0 .net "add_1", 1 0, L_0x557cddd7b4a0;  1 drivers
v0x557cdd991270_0 .net "b", 1 0, L_0x557cddd79520;  alias, 1 drivers
v0x557cdd991310_0 .net "cout", 0 0, L_0x557cddd7ae00;  alias, 1 drivers
v0x557cdd9913b0_0 .net "diff_is_negative", 0 0, L_0x557cddd7aff0;  1 drivers
v0x557cdd991450_0 .net "dummy_cout", 0 0, L_0x557cddd7c620;  1 drivers
v0x557cdd9914f0_0 .net "input_b", 1 0, L_0x557cddd79d90;  1 drivers
v0x557cdd991590_0 .net "inverted_out", 1 0, L_0x557cddd7b3e0;  1 drivers
v0x557cdd991630_0 .net "n_out", 1 0, L_0x557cddd7c8e0;  1 drivers
v0x557cdd9916d0_0 .net "negated_out", 1 0, L_0x557cddd7c4e0;  1 drivers
v0x557cdd991770_0 .net "out", 1 0, L_0x557cddd7c950;  alias, 1 drivers
v0x557cdd991810_0 .net "p_out", 1 0, L_0x557cddd7b320;  1 drivers
v0x557cdd9918b0_0 .net "t_out", 1 0, L_0x557cddd7ac70;  1 drivers
L_0x557cddd7b170 .concat [ 1 1 0 0], L_0x557cddd7aff0, L_0x557cddd7aff0;
L_0x557cddd7b4a0 .concat8 [ 1 1 0 0], L_0x7f5061443738, L_0x7f50614436f0;
L_0x557cddd7c710 .part L_0x557cddd7b4a0, 1, 1;
L_0x557cddd7c7b0 .concat [ 1 1 0 0], L_0x557cddd7aff0, L_0x557cddd7aff0;
S_0x557cdd98c4b0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd98c330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1a88b0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd98e4b0_0 .net "S", 1 0, L_0x557cddd7ac70;  alias, 1 drivers
v0x557cdd98e550_0 .net "a", 1 0, L_0x557cddd792d0;  alias, 1 drivers
v0x557cdd98e5f0_0 .net "b", 1 0, L_0x557cddd79d90;  alias, 1 drivers
v0x557cdd98e690_0 .net "carin", 1 0, L_0x557cddd7ad10;  1 drivers
v0x557cdd98e730_0 .net "cin", 0 0, L_0x7f5061443660;  alias, 1 drivers
v0x557cdd98e7d0_0 .net "cout", 0 0, L_0x557cddd7ae00;  alias, 1 drivers
L_0x557cddd7a2a0 .part L_0x557cddd792d0, 1, 1;
L_0x557cddd7a460 .part L_0x557cddd79d90, 1, 1;
L_0x557cddd7a590 .part L_0x557cddd7ad10, 0, 1;
L_0x557cddd7a980 .part L_0x557cddd792d0, 0, 1;
L_0x557cddd7aab0 .part L_0x557cddd79d90, 0, 1;
L_0x557cddd7ac70 .concat8 [ 1 1 0 0], L_0x557cddd7a7a0, L_0x557cddd7a020;
L_0x557cddd7ad10 .concat8 [ 1 1 0 0], L_0x557cddd7a910, L_0x557cddd7a230;
L_0x557cddd7ae00 .part L_0x557cddd7ad10, 1, 1;
S_0x557cdd98c630 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd98c4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7a910 .functor OR 1, L_0x557cddd7a730, L_0x557cddd7a8a0, C4<0>, C4<0>;
v0x557cdd98cfb0_0 .net "S", 0 0, L_0x557cddd7a7a0;  1 drivers
v0x557cdd98d050_0 .net "a", 0 0, L_0x557cddd7a980;  1 drivers
v0x557cdd98d0f0_0 .net "b", 0 0, L_0x557cddd7aab0;  1 drivers
v0x557cdd98d190_0 .net "c_1", 0 0, L_0x557cddd7a730;  1 drivers
v0x557cdd98d230_0 .net "c_2", 0 0, L_0x557cddd7a8a0;  1 drivers
v0x557cdd98d2d0_0 .net "cin", 0 0, L_0x7f5061443660;  alias, 1 drivers
v0x557cdd98d370_0 .net "cout", 0 0, L_0x557cddd7a910;  1 drivers
v0x557cdd98d410_0 .net "h_1_out", 0 0, L_0x557cddd7a6c0;  1 drivers
S_0x557cdd98c7b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd98c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7a6c0 .functor XOR 1, L_0x557cddd7a980, L_0x557cddd7aab0, C4<0>, C4<0>;
L_0x557cddd7a730 .functor AND 1, L_0x557cddd7a980, L_0x557cddd7aab0, C4<1>, C4<1>;
v0x557cdd98c930_0 .net "S", 0 0, L_0x557cddd7a6c0;  alias, 1 drivers
v0x557cdd98c9d0_0 .net "a", 0 0, L_0x557cddd7a980;  alias, 1 drivers
v0x557cdd98ca70_0 .net "b", 0 0, L_0x557cddd7aab0;  alias, 1 drivers
v0x557cdd98cb10_0 .net "cout", 0 0, L_0x557cddd7a730;  alias, 1 drivers
S_0x557cdd98cbb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd98c630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7a7a0 .functor XOR 1, L_0x557cddd7a6c0, L_0x7f5061443660, C4<0>, C4<0>;
L_0x557cddd7a8a0 .functor AND 1, L_0x557cddd7a6c0, L_0x7f5061443660, C4<1>, C4<1>;
v0x557cdd98cd30_0 .net "S", 0 0, L_0x557cddd7a7a0;  alias, 1 drivers
v0x557cdd98cdd0_0 .net "a", 0 0, L_0x557cddd7a6c0;  alias, 1 drivers
v0x557cdd98ce70_0 .net "b", 0 0, L_0x7f5061443660;  alias, 1 drivers
v0x557cdd98cf10_0 .net "cout", 0 0, L_0x557cddd7a8a0;  alias, 1 drivers
S_0x557cdd98d4b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd98c4b0;
 .timescale 0 0;
P_0x557cdd178500 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd98d630 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd98d4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7a230 .functor OR 1, L_0x557cddd79f60, L_0x557cddd7a170, C4<0>, C4<0>;
v0x557cdd98dfb0_0 .net "S", 0 0, L_0x557cddd7a020;  1 drivers
v0x557cdd98e050_0 .net "a", 0 0, L_0x557cddd7a2a0;  1 drivers
v0x557cdd98e0f0_0 .net "b", 0 0, L_0x557cddd7a460;  1 drivers
v0x557cdd98e190_0 .net "c_1", 0 0, L_0x557cddd79f60;  1 drivers
v0x557cdd98e230_0 .net "c_2", 0 0, L_0x557cddd7a170;  1 drivers
v0x557cdd98e2d0_0 .net "cin", 0 0, L_0x557cddd7a590;  1 drivers
v0x557cdd98e370_0 .net "cout", 0 0, L_0x557cddd7a230;  1 drivers
v0x557cdd98e410_0 .net "h_1_out", 0 0, L_0x557cddd79e50;  1 drivers
S_0x557cdd98d7b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd98d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd79e50 .functor XOR 1, L_0x557cddd7a2a0, L_0x557cddd7a460, C4<0>, C4<0>;
L_0x557cddd79f60 .functor AND 1, L_0x557cddd7a2a0, L_0x557cddd7a460, C4<1>, C4<1>;
v0x557cdd98d930_0 .net "S", 0 0, L_0x557cddd79e50;  alias, 1 drivers
v0x557cdd98d9d0_0 .net "a", 0 0, L_0x557cddd7a2a0;  alias, 1 drivers
v0x557cdd98da70_0 .net "b", 0 0, L_0x557cddd7a460;  alias, 1 drivers
v0x557cdd98db10_0 .net "cout", 0 0, L_0x557cddd79f60;  alias, 1 drivers
S_0x557cdd98dbb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd98d630;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7a020 .functor XOR 1, L_0x557cddd79e50, L_0x557cddd7a590, C4<0>, C4<0>;
L_0x557cddd7a170 .functor AND 1, L_0x557cddd79e50, L_0x557cddd7a590, C4<1>, C4<1>;
v0x557cdd98dd30_0 .net "S", 0 0, L_0x557cddd7a020;  alias, 1 drivers
v0x557cdd98ddd0_0 .net "a", 0 0, L_0x557cddd79e50;  alias, 1 drivers
v0x557cdd98de70_0 .net "b", 0 0, L_0x557cddd7a590;  alias, 1 drivers
v0x557cdd98df10_0 .net "cout", 0 0, L_0x557cddd7a170;  alias, 1 drivers
S_0x557cdd98e870 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd98c330;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1a4d10 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd990870_0 .net "S", 1 0, L_0x557cddd7c4e0;  alias, 1 drivers
v0x557cdd990910_0 .net "a", 1 0, L_0x557cddd7b3e0;  alias, 1 drivers
v0x557cdd9909b0_0 .net "b", 1 0, L_0x557cddd7b4a0;  alias, 1 drivers
v0x557cdd990a50_0 .net "carin", 1 0, L_0x557cddd7c580;  1 drivers
v0x557cdd990af0_0 .net "cin", 0 0, L_0x557cddd7c710;  1 drivers
v0x557cdd990b90_0 .net "cout", 0 0, L_0x557cddd7c620;  alias, 1 drivers
L_0x557cddd7ba30 .part L_0x557cddd7b3e0, 1, 1;
L_0x557cddd7bb60 .part L_0x557cddd7b4a0, 1, 1;
L_0x557cddd7bc90 .part L_0x557cddd7c580, 0, 1;
L_0x557cddd7c160 .part L_0x557cddd7b3e0, 0, 1;
L_0x557cddd7c320 .part L_0x557cddd7b4a0, 0, 1;
L_0x557cddd7c4e0 .concat8 [ 1 1 0 0], L_0x557cddd7bea0, L_0x557cddd7b7b0;
L_0x557cddd7c580 .concat8 [ 1 1 0 0], L_0x557cddd7c0f0, L_0x557cddd7b9c0;
L_0x557cddd7c620 .part L_0x557cddd7c580, 1, 1;
S_0x557cdd98e9f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd98e870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7c0f0 .functor OR 1, L_0x557cddd7be30, L_0x557cddd7bff0, C4<0>, C4<0>;
v0x557cdd98f370_0 .net "S", 0 0, L_0x557cddd7bea0;  1 drivers
v0x557cdd98f410_0 .net "a", 0 0, L_0x557cddd7c160;  1 drivers
v0x557cdd98f4b0_0 .net "b", 0 0, L_0x557cddd7c320;  1 drivers
v0x557cdd98f550_0 .net "c_1", 0 0, L_0x557cddd7be30;  1 drivers
v0x557cdd98f5f0_0 .net "c_2", 0 0, L_0x557cddd7bff0;  1 drivers
v0x557cdd98f690_0 .net "cin", 0 0, L_0x557cddd7c710;  alias, 1 drivers
v0x557cdd98f730_0 .net "cout", 0 0, L_0x557cddd7c0f0;  1 drivers
v0x557cdd98f7d0_0 .net "h_1_out", 0 0, L_0x557cddd7bdc0;  1 drivers
S_0x557cdd98eb70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd98e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7bdc0 .functor XOR 1, L_0x557cddd7c160, L_0x557cddd7c320, C4<0>, C4<0>;
L_0x557cddd7be30 .functor AND 1, L_0x557cddd7c160, L_0x557cddd7c320, C4<1>, C4<1>;
v0x557cdd98ecf0_0 .net "S", 0 0, L_0x557cddd7bdc0;  alias, 1 drivers
v0x557cdd98ed90_0 .net "a", 0 0, L_0x557cddd7c160;  alias, 1 drivers
v0x557cdd98ee30_0 .net "b", 0 0, L_0x557cddd7c320;  alias, 1 drivers
v0x557cdd98eed0_0 .net "cout", 0 0, L_0x557cddd7be30;  alias, 1 drivers
S_0x557cdd98ef70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd98e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7bea0 .functor XOR 1, L_0x557cddd7bdc0, L_0x557cddd7c710, C4<0>, C4<0>;
L_0x557cddd7bff0 .functor AND 1, L_0x557cddd7bdc0, L_0x557cddd7c710, C4<1>, C4<1>;
v0x557cdd98f0f0_0 .net "S", 0 0, L_0x557cddd7bea0;  alias, 1 drivers
v0x557cdd98f190_0 .net "a", 0 0, L_0x557cddd7bdc0;  alias, 1 drivers
v0x557cdd98f230_0 .net "b", 0 0, L_0x557cddd7c710;  alias, 1 drivers
v0x557cdd98f2d0_0 .net "cout", 0 0, L_0x557cddd7bff0;  alias, 1 drivers
S_0x557cdd98f870 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd98e870;
 .timescale 0 0;
P_0x557cdd4933b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd98f9f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd98f870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7b9c0 .functor OR 1, L_0x557cddd7b6f0, L_0x557cddd7b900, C4<0>, C4<0>;
v0x557cdd990370_0 .net "S", 0 0, L_0x557cddd7b7b0;  1 drivers
v0x557cdd990410_0 .net "a", 0 0, L_0x557cddd7ba30;  1 drivers
v0x557cdd9904b0_0 .net "b", 0 0, L_0x557cddd7bb60;  1 drivers
v0x557cdd990550_0 .net "c_1", 0 0, L_0x557cddd7b6f0;  1 drivers
v0x557cdd9905f0_0 .net "c_2", 0 0, L_0x557cddd7b900;  1 drivers
v0x557cdd990690_0 .net "cin", 0 0, L_0x557cddd7bc90;  1 drivers
v0x557cdd990730_0 .net "cout", 0 0, L_0x557cddd7b9c0;  1 drivers
v0x557cdd9907d0_0 .net "h_1_out", 0 0, L_0x557cddd7b5e0;  1 drivers
S_0x557cdd98fb70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd98f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7b5e0 .functor XOR 1, L_0x557cddd7ba30, L_0x557cddd7bb60, C4<0>, C4<0>;
L_0x557cddd7b6f0 .functor AND 1, L_0x557cddd7ba30, L_0x557cddd7bb60, C4<1>, C4<1>;
v0x557cdd98fcf0_0 .net "S", 0 0, L_0x557cddd7b5e0;  alias, 1 drivers
v0x557cdd98fd90_0 .net "a", 0 0, L_0x557cddd7ba30;  alias, 1 drivers
v0x557cdd98fe30_0 .net "b", 0 0, L_0x557cddd7bb60;  alias, 1 drivers
v0x557cdd98fed0_0 .net "cout", 0 0, L_0x557cddd7b6f0;  alias, 1 drivers
S_0x557cdd98ff70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd98f9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7b7b0 .functor XOR 1, L_0x557cddd7b5e0, L_0x557cddd7bc90, C4<0>, C4<0>;
L_0x557cddd7b900 .functor AND 1, L_0x557cddd7b5e0, L_0x557cddd7bc90, C4<1>, C4<1>;
v0x557cdd9900f0_0 .net "S", 0 0, L_0x557cddd7b7b0;  alias, 1 drivers
v0x557cdd990190_0 .net "a", 0 0, L_0x557cddd7b5e0;  alias, 1 drivers
v0x557cdd990230_0 .net "b", 0 0, L_0x557cddd7bc90;  alias, 1 drivers
v0x557cdd9902d0_0 .net "cout", 0 0, L_0x557cddd7b900;  alias, 1 drivers
S_0x557cdd991950 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd98c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd04d3e0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd7cbb0 .functor XOR 2, L_0x557cddd7ce70, L_0x557cddd79cf0, C4<00>, C4<00>;
L_0x557cddd7e090 .functor NOT 1, L_0x557cddd7dfa0, C4<0>, C4<0>, C4<0>;
L_0x557cddd7e190 .functor AND 1, L_0x557cddd7cce0, L_0x557cddd7e090, C4<1>, C4<1>;
L_0x557cddd7e2f0 .functor NOT 2, L_0x557cddd7e200, C4<00>, C4<00>, C4<00>;
L_0x557cddd7e3b0 .functor AND 2, L_0x557cddd7de10, L_0x557cddd7e2f0, C4<11>, C4<11>;
L_0x557cddd7e470 .functor NOT 2, L_0x557cddd7de10, C4<00>, C4<00>, C4<00>;
L_0x557cddd7fa00 .functor AND 2, L_0x557cddd7f600, L_0x557cddd7f8d0, C4<11>, C4<11>;
L_0x557cddd7fa70 .functor OR 2, L_0x557cddd7e3b0, L_0x557cddd7fa00, C4<00>, C4<00>;
v0x557cdd996250_0 .net *"_s0", 1 0, L_0x557cddd7ce70;  1 drivers
v0x557cdd9962f0_0 .net *"_s10", 1 0, L_0x557cddd7e2f0;  1 drivers
L_0x7f5061443780 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd996390_0 .net/2s *"_s18", 0 0, L_0x7f5061443780;  1 drivers
L_0x7f50614437c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd996430_0 .net/2s *"_s23", 0 0, L_0x7f50614437c8;  1 drivers
v0x557cdd9964d0_0 .net *"_s27", 1 0, L_0x557cddd7f8d0;  1 drivers
v0x557cdd996570_0 .net *"_s4", 0 0, L_0x557cddd7e090;  1 drivers
v0x557cdd996610_0 .net *"_s8", 1 0, L_0x557cddd7e200;  1 drivers
v0x557cdd9966b0_0 .net "a", 1 0, L_0x557cddd7c950;  alias, 1 drivers
v0x557cdd996750_0 .net "a_or_s", 0 0, L_0x557cddd7cce0;  alias, 1 drivers
v0x557cdd9967f0_0 .net "add_1", 1 0, L_0x557cddd7e5c0;  1 drivers
v0x557cdd996890_0 .net "b", 1 0, L_0x557cddd79cf0;  alias, 1 drivers
v0x557cdd996930_0 .net "cout", 0 0, L_0x557cddd7dfa0;  alias, 1 drivers
v0x557cdd9969d0_0 .net "diff_is_negative", 0 0, L_0x557cddd7e190;  1 drivers
v0x557cdd996a70_0 .net "dummy_cout", 0 0, L_0x557cddd7f740;  1 drivers
v0x557cdd996b10_0 .net "input_b", 1 0, L_0x557cddd7cbb0;  1 drivers
v0x557cdd996bb0_0 .net "inverted_out", 1 0, L_0x557cddd7e470;  1 drivers
v0x557cdd996c50_0 .net "n_out", 1 0, L_0x557cddd7fa00;  1 drivers
v0x557cdd996e00_0 .net "negated_out", 1 0, L_0x557cddd7f600;  1 drivers
v0x557cdd996ea0_0 .net "out", 1 0, L_0x557cddd7fa70;  alias, 1 drivers
v0x557cdd996f40_0 .net "p_out", 1 0, L_0x557cddd7e3b0;  1 drivers
v0x557cdd996fe0_0 .net "t_out", 1 0, L_0x557cddd7de10;  1 drivers
L_0x557cddd7ce70 .concat [ 1 1 0 0], L_0x557cddd7cce0, L_0x557cddd7cce0;
L_0x557cddd7e200 .concat [ 1 1 0 0], L_0x557cddd7e190, L_0x557cddd7e190;
L_0x557cddd7e5c0 .concat8 [ 1 1 0 0], L_0x7f50614437c8, L_0x7f5061443780;
L_0x557cddd7f830 .part L_0x557cddd7e5c0, 1, 1;
L_0x557cddd7f8d0 .concat [ 1 1 0 0], L_0x557cddd7e190, L_0x557cddd7e190;
S_0x557cdd991ad0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd991950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd014ee0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd993ad0_0 .net "S", 1 0, L_0x557cddd7de10;  alias, 1 drivers
v0x557cdd993b70_0 .net "a", 1 0, L_0x557cddd7c950;  alias, 1 drivers
v0x557cdd993c10_0 .net "b", 1 0, L_0x557cddd7cbb0;  alias, 1 drivers
v0x557cdd993cb0_0 .net "carin", 1 0, L_0x557cddd7deb0;  1 drivers
v0x557cdd993d50_0 .net "cin", 0 0, L_0x557cddd7cce0;  alias, 1 drivers
v0x557cdd993df0_0 .net "cout", 0 0, L_0x557cddd7dfa0;  alias, 1 drivers
L_0x557cddd7d400 .part L_0x557cddd7c950, 1, 1;
L_0x557cddd7d530 .part L_0x557cddd7cbb0, 1, 1;
L_0x557cddd7d660 .part L_0x557cddd7deb0, 0, 1;
L_0x557cddd7dbb0 .part L_0x557cddd7c950, 0, 1;
L_0x557cddd7dc50 .part L_0x557cddd7cbb0, 0, 1;
L_0x557cddd7de10 .concat8 [ 1 1 0 0], L_0x557cddd7d870, L_0x557cddd7d180;
L_0x557cddd7deb0 .concat8 [ 1 1 0 0], L_0x557cddd7db40, L_0x557cddd7d390;
L_0x557cddd7dfa0 .part L_0x557cddd7deb0, 1, 1;
S_0x557cdd991c50 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd991ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7db40 .functor OR 1, L_0x557cddd7d800, L_0x557cddd7dad0, C4<0>, C4<0>;
v0x557cdd9925d0_0 .net "S", 0 0, L_0x557cddd7d870;  1 drivers
v0x557cdd992670_0 .net "a", 0 0, L_0x557cddd7dbb0;  1 drivers
v0x557cdd992710_0 .net "b", 0 0, L_0x557cddd7dc50;  1 drivers
v0x557cdd9927b0_0 .net "c_1", 0 0, L_0x557cddd7d800;  1 drivers
v0x557cdd992850_0 .net "c_2", 0 0, L_0x557cddd7dad0;  1 drivers
v0x557cdd9928f0_0 .net "cin", 0 0, L_0x557cddd7cce0;  alias, 1 drivers
v0x557cdd992990_0 .net "cout", 0 0, L_0x557cddd7db40;  1 drivers
v0x557cdd992a30_0 .net "h_1_out", 0 0, L_0x557cddd7d790;  1 drivers
S_0x557cdd991dd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd991c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7d790 .functor XOR 1, L_0x557cddd7dbb0, L_0x557cddd7dc50, C4<0>, C4<0>;
L_0x557cddd7d800 .functor AND 1, L_0x557cddd7dbb0, L_0x557cddd7dc50, C4<1>, C4<1>;
v0x557cdd991f50_0 .net "S", 0 0, L_0x557cddd7d790;  alias, 1 drivers
v0x557cdd991ff0_0 .net "a", 0 0, L_0x557cddd7dbb0;  alias, 1 drivers
v0x557cdd992090_0 .net "b", 0 0, L_0x557cddd7dc50;  alias, 1 drivers
v0x557cdd992130_0 .net "cout", 0 0, L_0x557cddd7d800;  alias, 1 drivers
S_0x557cdd9921d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd991c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7d870 .functor XOR 1, L_0x557cddd7d790, L_0x557cddd7cce0, C4<0>, C4<0>;
L_0x557cddd7dad0 .functor AND 1, L_0x557cddd7d790, L_0x557cddd7cce0, C4<1>, C4<1>;
v0x557cdd992350_0 .net "S", 0 0, L_0x557cddd7d870;  alias, 1 drivers
v0x557cdd9923f0_0 .net "a", 0 0, L_0x557cddd7d790;  alias, 1 drivers
v0x557cdd992490_0 .net "b", 0 0, L_0x557cddd7cce0;  alias, 1 drivers
v0x557cdd992530_0 .net "cout", 0 0, L_0x557cddd7dad0;  alias, 1 drivers
S_0x557cdd992ad0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd991ad0;
 .timescale 0 0;
P_0x557cdcfd6ca0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd992c50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd992ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7d390 .functor OR 1, L_0x557cddd7d0c0, L_0x557cddd7d2d0, C4<0>, C4<0>;
v0x557cdd9935d0_0 .net "S", 0 0, L_0x557cddd7d180;  1 drivers
v0x557cdd993670_0 .net "a", 0 0, L_0x557cddd7d400;  1 drivers
v0x557cdd993710_0 .net "b", 0 0, L_0x557cddd7d530;  1 drivers
v0x557cdd9937b0_0 .net "c_1", 0 0, L_0x557cddd7d0c0;  1 drivers
v0x557cdd993850_0 .net "c_2", 0 0, L_0x557cddd7d2d0;  1 drivers
v0x557cdd9938f0_0 .net "cin", 0 0, L_0x557cddd7d660;  1 drivers
v0x557cdd993990_0 .net "cout", 0 0, L_0x557cddd7d390;  1 drivers
v0x557cdd993a30_0 .net "h_1_out", 0 0, L_0x557cddd7cfb0;  1 drivers
S_0x557cdd992dd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd992c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7cfb0 .functor XOR 1, L_0x557cddd7d400, L_0x557cddd7d530, C4<0>, C4<0>;
L_0x557cddd7d0c0 .functor AND 1, L_0x557cddd7d400, L_0x557cddd7d530, C4<1>, C4<1>;
v0x557cdd992f50_0 .net "S", 0 0, L_0x557cddd7cfb0;  alias, 1 drivers
v0x557cdd992ff0_0 .net "a", 0 0, L_0x557cddd7d400;  alias, 1 drivers
v0x557cdd993090_0 .net "b", 0 0, L_0x557cddd7d530;  alias, 1 drivers
v0x557cdd993130_0 .net "cout", 0 0, L_0x557cddd7d0c0;  alias, 1 drivers
S_0x557cdd9931d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd992c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7d180 .functor XOR 1, L_0x557cddd7cfb0, L_0x557cddd7d660, C4<0>, C4<0>;
L_0x557cddd7d2d0 .functor AND 1, L_0x557cddd7cfb0, L_0x557cddd7d660, C4<1>, C4<1>;
v0x557cdd993350_0 .net "S", 0 0, L_0x557cddd7d180;  alias, 1 drivers
v0x557cdd9933f0_0 .net "a", 0 0, L_0x557cddd7cfb0;  alias, 1 drivers
v0x557cdd993490_0 .net "b", 0 0, L_0x557cddd7d660;  alias, 1 drivers
v0x557cdd993530_0 .net "cout", 0 0, L_0x557cddd7d2d0;  alias, 1 drivers
S_0x557cdd993e90 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd991950;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcf35d60 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd995e90_0 .net "S", 1 0, L_0x557cddd7f600;  alias, 1 drivers
v0x557cdd995f30_0 .net "a", 1 0, L_0x557cddd7e470;  alias, 1 drivers
v0x557cdd995fd0_0 .net "b", 1 0, L_0x557cddd7e5c0;  alias, 1 drivers
v0x557cdd996070_0 .net "carin", 1 0, L_0x557cddd7f6a0;  1 drivers
v0x557cdd996110_0 .net "cin", 0 0, L_0x557cddd7f830;  1 drivers
v0x557cdd9961b0_0 .net "cout", 0 0, L_0x557cddd7f740;  alias, 1 drivers
L_0x557cddd7eb50 .part L_0x557cddd7e470, 1, 1;
L_0x557cddd7ec80 .part L_0x557cddd7e5c0, 1, 1;
L_0x557cddd7edb0 .part L_0x557cddd7f6a0, 0, 1;
L_0x557cddd7f280 .part L_0x557cddd7e470, 0, 1;
L_0x557cddd7f440 .part L_0x557cddd7e5c0, 0, 1;
L_0x557cddd7f600 .concat8 [ 1 1 0 0], L_0x557cddd7efc0, L_0x557cddd7e8d0;
L_0x557cddd7f6a0 .concat8 [ 1 1 0 0], L_0x557cddd7f210, L_0x557cddd7eae0;
L_0x557cddd7f740 .part L_0x557cddd7f6a0, 1, 1;
S_0x557cdd994010 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd993e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7f210 .functor OR 1, L_0x557cddd7ef50, L_0x557cddd7f110, C4<0>, C4<0>;
v0x557cdd994990_0 .net "S", 0 0, L_0x557cddd7efc0;  1 drivers
v0x557cdd994a30_0 .net "a", 0 0, L_0x557cddd7f280;  1 drivers
v0x557cdd994ad0_0 .net "b", 0 0, L_0x557cddd7f440;  1 drivers
v0x557cdd994b70_0 .net "c_1", 0 0, L_0x557cddd7ef50;  1 drivers
v0x557cdd994c10_0 .net "c_2", 0 0, L_0x557cddd7f110;  1 drivers
v0x557cdd994cb0_0 .net "cin", 0 0, L_0x557cddd7f830;  alias, 1 drivers
v0x557cdd994d50_0 .net "cout", 0 0, L_0x557cddd7f210;  1 drivers
v0x557cdd994df0_0 .net "h_1_out", 0 0, L_0x557cddd7eee0;  1 drivers
S_0x557cdd994190 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd994010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7eee0 .functor XOR 1, L_0x557cddd7f280, L_0x557cddd7f440, C4<0>, C4<0>;
L_0x557cddd7ef50 .functor AND 1, L_0x557cddd7f280, L_0x557cddd7f440, C4<1>, C4<1>;
v0x557cdd994310_0 .net "S", 0 0, L_0x557cddd7eee0;  alias, 1 drivers
v0x557cdd9943b0_0 .net "a", 0 0, L_0x557cddd7f280;  alias, 1 drivers
v0x557cdd994450_0 .net "b", 0 0, L_0x557cddd7f440;  alias, 1 drivers
v0x557cdd9944f0_0 .net "cout", 0 0, L_0x557cddd7ef50;  alias, 1 drivers
S_0x557cdd994590 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd994010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7efc0 .functor XOR 1, L_0x557cddd7eee0, L_0x557cddd7f830, C4<0>, C4<0>;
L_0x557cddd7f110 .functor AND 1, L_0x557cddd7eee0, L_0x557cddd7f830, C4<1>, C4<1>;
v0x557cdd994710_0 .net "S", 0 0, L_0x557cddd7efc0;  alias, 1 drivers
v0x557cdd9947b0_0 .net "a", 0 0, L_0x557cddd7eee0;  alias, 1 drivers
v0x557cdd994850_0 .net "b", 0 0, L_0x557cddd7f830;  alias, 1 drivers
v0x557cdd9948f0_0 .net "cout", 0 0, L_0x557cddd7f110;  alias, 1 drivers
S_0x557cdd994e90 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd993e90;
 .timescale 0 0;
P_0x557cdced56b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd995010 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd994e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd7eae0 .functor OR 1, L_0x557cddd7e810, L_0x557cddd7ea20, C4<0>, C4<0>;
v0x557cdd995990_0 .net "S", 0 0, L_0x557cddd7e8d0;  1 drivers
v0x557cdd995a30_0 .net "a", 0 0, L_0x557cddd7eb50;  1 drivers
v0x557cdd995ad0_0 .net "b", 0 0, L_0x557cddd7ec80;  1 drivers
v0x557cdd995b70_0 .net "c_1", 0 0, L_0x557cddd7e810;  1 drivers
v0x557cdd995c10_0 .net "c_2", 0 0, L_0x557cddd7ea20;  1 drivers
v0x557cdd995cb0_0 .net "cin", 0 0, L_0x557cddd7edb0;  1 drivers
v0x557cdd995d50_0 .net "cout", 0 0, L_0x557cddd7eae0;  1 drivers
v0x557cdd995df0_0 .net "h_1_out", 0 0, L_0x557cddd7e700;  1 drivers
S_0x557cdd995190 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd995010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7e700 .functor XOR 1, L_0x557cddd7eb50, L_0x557cddd7ec80, C4<0>, C4<0>;
L_0x557cddd7e810 .functor AND 1, L_0x557cddd7eb50, L_0x557cddd7ec80, C4<1>, C4<1>;
v0x557cdd995310_0 .net "S", 0 0, L_0x557cddd7e700;  alias, 1 drivers
v0x557cdd9953b0_0 .net "a", 0 0, L_0x557cddd7eb50;  alias, 1 drivers
v0x557cdd995450_0 .net "b", 0 0, L_0x557cddd7ec80;  alias, 1 drivers
v0x557cdd9954f0_0 .net "cout", 0 0, L_0x557cddd7e810;  alias, 1 drivers
S_0x557cdd995590 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd995010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd7e8d0 .functor XOR 1, L_0x557cddd7e700, L_0x557cddd7edb0, C4<0>, C4<0>;
L_0x557cddd7ea20 .functor AND 1, L_0x557cddd7e700, L_0x557cddd7edb0, C4<1>, C4<1>;
v0x557cdd995710_0 .net "S", 0 0, L_0x557cddd7e8d0;  alias, 1 drivers
v0x557cdd9957b0_0 .net "a", 0 0, L_0x557cddd7e700;  alias, 1 drivers
v0x557cdd995850_0 .net "b", 0 0, L_0x557cddd7edb0;  alias, 1 drivers
v0x557cdd9958f0_0 .net "cout", 0 0, L_0x557cddd7ea20;  alias, 1 drivers
S_0x557cdd997080 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd98c1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce422d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd99b080_0 .net "S", 3 0, L_0x557cddd81ee0;  alias, 1 drivers
v0x557cdd99b120_0 .net "a", 3 0, L_0x557cddd7fc90;  alias, 1 drivers
v0x557cdd99b1c0_0 .net "b", 3 0, L_0x557cddd80070;  alias, 1 drivers
v0x557cdd99b260_0 .net "carin", 3 0, L_0x557cddd82080;  1 drivers
L_0x7f50614438a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd99b300_0 .net "cin", 0 0, L_0x7f50614438a0;  1 drivers
v0x557cdd99b3a0_0 .net "cout", 0 0, L_0x557cddd821b0;  alias, 1 drivers
L_0x557cddd80650 .part L_0x557cddd7fc90, 1, 1;
L_0x557cddd80780 .part L_0x557cddd80070, 1, 1;
L_0x557cddd808b0 .part L_0x557cddd82080, 0, 1;
L_0x557cddd80d40 .part L_0x557cddd7fc90, 2, 1;
L_0x557cddd80f00 .part L_0x557cddd80070, 2, 1;
L_0x557cddd810c0 .part L_0x557cddd82080, 1, 1;
L_0x557cddd81500 .part L_0x557cddd7fc90, 3, 1;
L_0x557cddd81630 .part L_0x557cddd80070, 3, 1;
L_0x557cddd817b0 .part L_0x557cddd82080, 2, 1;
L_0x557cddd81c80 .part L_0x557cddd7fc90, 0, 1;
L_0x557cddd81db0 .part L_0x557cddd80070, 0, 1;
L_0x557cddd81ee0 .concat8 [ 1 1 1 1], L_0x557cddd819c0, L_0x557cddd803d0, L_0x557cddd80ac0, L_0x557cddd812d0;
L_0x557cddd82080 .concat8 [ 1 1 1 1], L_0x557cddd81c10, L_0x557cddd805e0, L_0x557cddd80cd0, L_0x557cddd81490;
L_0x557cddd821b0 .part L_0x557cddd82080, 3, 1;
S_0x557cdd997200 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd997080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd81c10 .functor OR 1, L_0x557cddd81950, L_0x557cddd81b10, C4<0>, C4<0>;
v0x557cdd997b80_0 .net "S", 0 0, L_0x557cddd819c0;  1 drivers
v0x557cdd997c20_0 .net "a", 0 0, L_0x557cddd81c80;  1 drivers
v0x557cdd997cc0_0 .net "b", 0 0, L_0x557cddd81db0;  1 drivers
v0x557cdd997d60_0 .net "c_1", 0 0, L_0x557cddd81950;  1 drivers
v0x557cdd997e00_0 .net "c_2", 0 0, L_0x557cddd81b10;  1 drivers
v0x557cdd997ea0_0 .net "cin", 0 0, L_0x7f50614438a0;  alias, 1 drivers
v0x557cdd997f40_0 .net "cout", 0 0, L_0x557cddd81c10;  1 drivers
v0x557cdd997fe0_0 .net "h_1_out", 0 0, L_0x557cddd818e0;  1 drivers
S_0x557cdd997380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd997200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd818e0 .functor XOR 1, L_0x557cddd81c80, L_0x557cddd81db0, C4<0>, C4<0>;
L_0x557cddd81950 .functor AND 1, L_0x557cddd81c80, L_0x557cddd81db0, C4<1>, C4<1>;
v0x557cdd997500_0 .net "S", 0 0, L_0x557cddd818e0;  alias, 1 drivers
v0x557cdd9975a0_0 .net "a", 0 0, L_0x557cddd81c80;  alias, 1 drivers
v0x557cdd997640_0 .net "b", 0 0, L_0x557cddd81db0;  alias, 1 drivers
v0x557cdd9976e0_0 .net "cout", 0 0, L_0x557cddd81950;  alias, 1 drivers
S_0x557cdd997780 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd997200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd819c0 .functor XOR 1, L_0x557cddd818e0, L_0x7f50614438a0, C4<0>, C4<0>;
L_0x557cddd81b10 .functor AND 1, L_0x557cddd818e0, L_0x7f50614438a0, C4<1>, C4<1>;
v0x557cdd997900_0 .net "S", 0 0, L_0x557cddd819c0;  alias, 1 drivers
v0x557cdd9979a0_0 .net "a", 0 0, L_0x557cddd818e0;  alias, 1 drivers
v0x557cdd997a40_0 .net "b", 0 0, L_0x7f50614438a0;  alias, 1 drivers
v0x557cdd997ae0_0 .net "cout", 0 0, L_0x557cddd81b10;  alias, 1 drivers
S_0x557cdd998080 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd997080;
 .timescale 0 0;
P_0x557cdcde1ec0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd998200 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd998080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd805e0 .functor OR 1, L_0x557cddd80310, L_0x557cddd80520, C4<0>, C4<0>;
v0x557cdd998b80_0 .net "S", 0 0, L_0x557cddd803d0;  1 drivers
v0x557cdd998c20_0 .net "a", 0 0, L_0x557cddd80650;  1 drivers
v0x557cdd998cc0_0 .net "b", 0 0, L_0x557cddd80780;  1 drivers
v0x557cdd998d60_0 .net "c_1", 0 0, L_0x557cddd80310;  1 drivers
v0x557cdd998e00_0 .net "c_2", 0 0, L_0x557cddd80520;  1 drivers
v0x557cdd998ea0_0 .net "cin", 0 0, L_0x557cddd808b0;  1 drivers
v0x557cdd998f40_0 .net "cout", 0 0, L_0x557cddd805e0;  1 drivers
v0x557cdd998fe0_0 .net "h_1_out", 0 0, L_0x557cddd80200;  1 drivers
S_0x557cdd998380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd998200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd80200 .functor XOR 1, L_0x557cddd80650, L_0x557cddd80780, C4<0>, C4<0>;
L_0x557cddd80310 .functor AND 1, L_0x557cddd80650, L_0x557cddd80780, C4<1>, C4<1>;
v0x557cdd998500_0 .net "S", 0 0, L_0x557cddd80200;  alias, 1 drivers
v0x557cdd9985a0_0 .net "a", 0 0, L_0x557cddd80650;  alias, 1 drivers
v0x557cdd998640_0 .net "b", 0 0, L_0x557cddd80780;  alias, 1 drivers
v0x557cdd9986e0_0 .net "cout", 0 0, L_0x557cddd80310;  alias, 1 drivers
S_0x557cdd998780 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd998200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd803d0 .functor XOR 1, L_0x557cddd80200, L_0x557cddd808b0, C4<0>, C4<0>;
L_0x557cddd80520 .functor AND 1, L_0x557cddd80200, L_0x557cddd808b0, C4<1>, C4<1>;
v0x557cdd998900_0 .net "S", 0 0, L_0x557cddd803d0;  alias, 1 drivers
v0x557cdd9989a0_0 .net "a", 0 0, L_0x557cddd80200;  alias, 1 drivers
v0x557cdd998a40_0 .net "b", 0 0, L_0x557cddd808b0;  alias, 1 drivers
v0x557cdd998ae0_0 .net "cout", 0 0, L_0x557cddd80520;  alias, 1 drivers
S_0x557cdd999080 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd997080;
 .timescale 0 0;
P_0x557cdce79370 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd999200 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd999080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd80cd0 .functor OR 1, L_0x557cddd80a50, L_0x557cddd80c10, C4<0>, C4<0>;
v0x557cdd999b80_0 .net "S", 0 0, L_0x557cddd80ac0;  1 drivers
v0x557cdd999c20_0 .net "a", 0 0, L_0x557cddd80d40;  1 drivers
v0x557cdd999cc0_0 .net "b", 0 0, L_0x557cddd80f00;  1 drivers
v0x557cdd999d60_0 .net "c_1", 0 0, L_0x557cddd80a50;  1 drivers
v0x557cdd999e00_0 .net "c_2", 0 0, L_0x557cddd80c10;  1 drivers
v0x557cdd999ea0_0 .net "cin", 0 0, L_0x557cddd810c0;  1 drivers
v0x557cdd999f40_0 .net "cout", 0 0, L_0x557cddd80cd0;  1 drivers
v0x557cdd999fe0_0 .net "h_1_out", 0 0, L_0x557cddd809e0;  1 drivers
S_0x557cdd999380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd999200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd809e0 .functor XOR 1, L_0x557cddd80d40, L_0x557cddd80f00, C4<0>, C4<0>;
L_0x557cddd80a50 .functor AND 1, L_0x557cddd80d40, L_0x557cddd80f00, C4<1>, C4<1>;
v0x557cdd999500_0 .net "S", 0 0, L_0x557cddd809e0;  alias, 1 drivers
v0x557cdd9995a0_0 .net "a", 0 0, L_0x557cddd80d40;  alias, 1 drivers
v0x557cdd999640_0 .net "b", 0 0, L_0x557cddd80f00;  alias, 1 drivers
v0x557cdd9996e0_0 .net "cout", 0 0, L_0x557cddd80a50;  alias, 1 drivers
S_0x557cdd999780 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd999200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd80ac0 .functor XOR 1, L_0x557cddd809e0, L_0x557cddd810c0, C4<0>, C4<0>;
L_0x557cddd80c10 .functor AND 1, L_0x557cddd809e0, L_0x557cddd810c0, C4<1>, C4<1>;
v0x557cdd999900_0 .net "S", 0 0, L_0x557cddd80ac0;  alias, 1 drivers
v0x557cdd9999a0_0 .net "a", 0 0, L_0x557cddd809e0;  alias, 1 drivers
v0x557cdd999a40_0 .net "b", 0 0, L_0x557cddd810c0;  alias, 1 drivers
v0x557cdd999ae0_0 .net "cout", 0 0, L_0x557cddd80c10;  alias, 1 drivers
S_0x557cdd99a080 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd997080;
 .timescale 0 0;
P_0x557cdcf9c800 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd99a200 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd99a080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd81490 .functor OR 1, L_0x557cddd81260, L_0x557cddd813d0, C4<0>, C4<0>;
v0x557cdd99ab80_0 .net "S", 0 0, L_0x557cddd812d0;  1 drivers
v0x557cdd99ac20_0 .net "a", 0 0, L_0x557cddd81500;  1 drivers
v0x557cdd99acc0_0 .net "b", 0 0, L_0x557cddd81630;  1 drivers
v0x557cdd99ad60_0 .net "c_1", 0 0, L_0x557cddd81260;  1 drivers
v0x557cdd99ae00_0 .net "c_2", 0 0, L_0x557cddd813d0;  1 drivers
v0x557cdd99aea0_0 .net "cin", 0 0, L_0x557cddd817b0;  1 drivers
v0x557cdd99af40_0 .net "cout", 0 0, L_0x557cddd81490;  1 drivers
v0x557cdd99afe0_0 .net "h_1_out", 0 0, L_0x557cddd811f0;  1 drivers
S_0x557cdd99a380 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd99a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd811f0 .functor XOR 1, L_0x557cddd81500, L_0x557cddd81630, C4<0>, C4<0>;
L_0x557cddd81260 .functor AND 1, L_0x557cddd81500, L_0x557cddd81630, C4<1>, C4<1>;
v0x557cdd99a500_0 .net "S", 0 0, L_0x557cddd811f0;  alias, 1 drivers
v0x557cdd99a5a0_0 .net "a", 0 0, L_0x557cddd81500;  alias, 1 drivers
v0x557cdd99a640_0 .net "b", 0 0, L_0x557cddd81630;  alias, 1 drivers
v0x557cdd99a6e0_0 .net "cout", 0 0, L_0x557cddd81260;  alias, 1 drivers
S_0x557cdd99a780 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd99a200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd812d0 .functor XOR 1, L_0x557cddd811f0, L_0x557cddd817b0, C4<0>, C4<0>;
L_0x557cddd813d0 .functor AND 1, L_0x557cddd811f0, L_0x557cddd817b0, C4<1>, C4<1>;
v0x557cdd99a900_0 .net "S", 0 0, L_0x557cddd812d0;  alias, 1 drivers
v0x557cdd99a9a0_0 .net "a", 0 0, L_0x557cddd811f0;  alias, 1 drivers
v0x557cdd99aa40_0 .net "b", 0 0, L_0x557cddd817b0;  alias, 1 drivers
v0x557cdd99aae0_0 .net "cout", 0 0, L_0x557cddd813d0;  alias, 1 drivers
S_0x557cdd99e4a0 .scope module, "dut2" "karatsuba_4" 3 187, 3 132 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cddd90bb0 .functor BUFZ 4, L_0x557cddd609f0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddd90df0 .functor BUFZ 4, L_0x557cddd60c80, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddb5fe0 .functor NOT 1, L_0x557cddda3750, C4<0>, C4<0>, C4<0>;
L_0x557cdddb6050 .functor NOT 1, L_0x557cddda63b0, C4<0>, C4<0>, C4<0>;
L_0x557cdddb60c0 .functor XOR 1, L_0x557cdddb5fe0, L_0x557cdddb6050, C4<0>, C4<0>;
L_0x557cdddbaa60 .functor BUFZ 4, L_0x557cddd99090, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddbac10 .functor BUFZ 4, L_0x557cddda2470, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddbacd0 .functor BUFZ 4, L_0x557cdddba8b0, C4<0000>, C4<0000>, C4<0000>;
v0x557cdd9f7490_0 .net "X", 3 0, L_0x557cddd609f0;  alias, 1 drivers
v0x557cdd9f7530_0 .net "Xe", 1 0, L_0x557cddd90b10;  1 drivers
v0x557cdd9f75d0_0 .net "Xn", 1 0, L_0x557cddd90530;  1 drivers
v0x557cdd9f7670_0 .net "Y", 3 0, L_0x557cddd60c80;  alias, 1 drivers
v0x557cdd9f7710_0 .net "Ye", 1 0, L_0x557cddd90d50;  1 drivers
v0x557cdd9f77b0_0 .net "Yn", 1 0, L_0x557cddd90c20;  1 drivers
v0x557cdd9f7850_0 .net "Z", 7 0, L_0x557cdddbf0f0;  alias, 1 drivers
v0x557cdd9f78f0_0 .net *"_s14", 0 0, L_0x557cdddb5fe0;  1 drivers
v0x557cdd9f7990_0 .net *"_s16", 0 0, L_0x557cdddb6050;  1 drivers
v0x557cdd9f7a30_0 .net *"_s23", 3 0, L_0x557cdddbaa60;  1 drivers
v0x557cdd9f7ad0_0 .net *"_s28", 3 0, L_0x557cdddbac10;  1 drivers
L_0x7f50614447d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f7b70_0 .net/2s *"_s31", 1 0, L_0x7f50614447d0;  1 drivers
v0x557cdd9f7c10_0 .net *"_s36", 3 0, L_0x557cdddbacd0;  1 drivers
v0x557cdd9f7cb0_0 .net *"_s4", 3 0, L_0x557cddd90bb0;  1 drivers
L_0x7f5061444818 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f7d50_0 .net/2s *"_s40", 1 0, L_0x7f5061444818;  1 drivers
v0x557cdd9f7df0_0 .net *"_s9", 3 0, L_0x557cddd90df0;  1 drivers
L_0x7f5061444308 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f7e90_0 .net "add", 0 0, L_0x7f5061444308;  1 drivers
v0x557cdd9f7f30_0 .net "big_z0_z2", 7 0, L_0x557cdddbaad0;  1 drivers
v0x557cdd9f7fd0_0 .net "big_z1", 7 0, L_0x557cdddbad90;  1 drivers
v0x557cdd9f8070_0 .net "cout_z1", 0 0, L_0x557cdddb7e20;  1 drivers
v0x557cdd9f8110_0 .net "cout_z1_1", 0 0, L_0x557cdddb3410;  1 drivers
v0x557cdd9f81b0_0 .net "dummy_cout", 0 0, L_0x557cdddbf630;  1 drivers
v0x557cdd9f8250_0 .net "signX", 0 0, L_0x557cddda3750;  1 drivers
v0x557cdd9f82f0_0 .net "signY", 0 0, L_0x557cddda63b0;  1 drivers
v0x557cdd9f8390_0 .net "sign_z3", 0 0, L_0x557cdddb60c0;  1 drivers
L_0x7f50614441a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f8430_0 .net "sub", 0 0, L_0x7f50614441a0;  1 drivers
v0x557cdd9f85e0_0 .net "z0", 3 0, L_0x557cddd99090;  1 drivers
v0x557cdd9f8680_0 .net "z1", 3 0, L_0x557cdddba8b0;  1 drivers
v0x557cdd9f8720_0 .net "z1_1", 3 0, L_0x557cdddb5f20;  1 drivers
v0x557cdd9f87c0_0 .net "z2", 3 0, L_0x557cddda2470;  1 drivers
v0x557cdd9f8860_0 .net "z3", 3 0, L_0x557cdddb1180;  1 drivers
v0x557cdd9f8900_0 .net "z3_1", 1 0, L_0x557cddda5220;  1 drivers
v0x557cdd9f89a0_0 .net "z3_2", 1 0, L_0x557cddda7e80;  1 drivers
L_0x557cddd90530 .part L_0x557cddd90bb0, 2, 2;
L_0x557cddd90b10 .part L_0x557cddd90bb0, 0, 2;
L_0x557cddd90c20 .part L_0x557cddd90df0, 2, 2;
L_0x557cddd90d50 .part L_0x557cddd90df0, 0, 2;
L_0x557cdddbaad0 .concat8 [ 4 4 0 0], L_0x557cdddbaa60, L_0x557cdddbac10;
L_0x557cdddbad90 .concat8 [ 2 4 2 0], L_0x7f50614447d0, L_0x557cdddbacd0, L_0x7f5061444818;
S_0x557cdd99e620 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8a79e0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f50614493c0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cdddb12b0 .functor XOR 4, L_0x7f50614493c0, L_0x557cddda2470, C4<0000>, C4<0000>;
L_0x557cdddb3220 .functor NOT 1, L_0x557cdddb3410, C4<0>, C4<0>, C4<0>;
L_0x557cdddb35c0 .functor AND 1, L_0x7f5061444308, L_0x557cdddb3220, C4<1>, C4<1>;
L_0x557cdddb3830 .functor NOT 4, L_0x557cdddb3740, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddb38a0 .functor AND 4, L_0x557cdddb3180, L_0x557cdddb3830, C4<1111>, C4<1111>;
L_0x557cdddb3960 .functor NOT 4, L_0x557cdddb3180, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddb5970 .functor AND 4, L_0x557cdddb58d0, L_0x557cdddb5d20, C4<1111>, C4<1111>;
L_0x557cdddb5f20 .functor OR 4, L_0x557cdddb38a0, L_0x557cdddb5970, C4<0000>, C4<0000>;
v0x557cdd9a6f20_0 .net *"_s0", 3 0, L_0x7f50614493c0;  1 drivers
v0x557cdd9a6fc0_0 .net *"_s10", 3 0, L_0x557cdddb3830;  1 drivers
L_0x7f50614446b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd9a7060_0 .net/2s *"_s18", 2 0, L_0x7f50614446b0;  1 drivers
L_0x7f50614446f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9a7100_0 .net/2s *"_s23", 0 0, L_0x7f50614446f8;  1 drivers
v0x557cdd9a71a0_0 .net *"_s27", 3 0, L_0x557cdddb5d20;  1 drivers
v0x557cdd9a7240_0 .net *"_s4", 0 0, L_0x557cdddb3220;  1 drivers
v0x557cdd9a72e0_0 .net *"_s8", 3 0, L_0x557cdddb3740;  1 drivers
v0x557cdd9a7380_0 .net "a", 3 0, L_0x557cddd99090;  alias, 1 drivers
v0x557cdd9a7420_0 .net "a_or_s", 0 0, L_0x7f5061444308;  alias, 1 drivers
v0x557cdd9a74c0_0 .net "add_1", 3 0, L_0x557cdddb3ab0;  1 drivers
v0x557cdd9a7560_0 .net "b", 3 0, L_0x557cddda2470;  alias, 1 drivers
v0x557cdd9a7600_0 .net "cout", 0 0, L_0x557cdddb3410;  alias, 1 drivers
v0x557cdd9a76a0_0 .net "diff_is_negative", 0 0, L_0x557cdddb35c0;  1 drivers
v0x557cdd9a7740_0 .net "dummy_cout", 0 0, L_0x557cdddb5b10;  1 drivers
v0x557cdd9a77e0_0 .net "input_b", 3 0, L_0x557cdddb12b0;  1 drivers
v0x557cdd9a7880_0 .net "inverted_out", 3 0, L_0x557cdddb3960;  1 drivers
v0x557cdd9a7920_0 .net "n_out", 3 0, L_0x557cdddb5970;  1 drivers
v0x557cdd9a79c0_0 .net "negated_out", 3 0, L_0x557cdddb58d0;  1 drivers
v0x557cdd9a7a60_0 .net "out", 3 0, L_0x557cdddb5f20;  alias, 1 drivers
v0x557cdd9a7b00_0 .net "p_out", 3 0, L_0x557cdddb38a0;  1 drivers
v0x557cdd9a7ba0_0 .net "t_out", 3 0, L_0x557cdddb3180;  1 drivers
L_0x557cdddb3740 .concat [ 1 1 1 1], L_0x557cdddb35c0, L_0x557cdddb35c0, L_0x557cdddb35c0, L_0x557cdddb35c0;
L_0x557cdddb3ab0 .concat8 [ 1 3 0 0], L_0x7f50614446f8, L_0x7f50614446b0;
L_0x557cdddb5c80 .part L_0x557cdddb3ab0, 3, 1;
L_0x557cdddb5d20 .concat [ 1 1 1 1], L_0x557cdddb35c0, L_0x557cdddb35c0, L_0x557cdddb35c0, L_0x557cdddb35c0;
S_0x557cdd99e7a0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd99e620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd883220 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9a27a0_0 .net "S", 3 0, L_0x557cdddb3180;  alias, 1 drivers
v0x557cdd9a2840_0 .net "a", 3 0, L_0x557cddd99090;  alias, 1 drivers
v0x557cdd9a28e0_0 .net "b", 3 0, L_0x557cdddb12b0;  alias, 1 drivers
v0x557cdd9a2980_0 .net "carin", 3 0, L_0x557cdddb3290;  1 drivers
v0x557cdd9a2a20_0 .net "cin", 0 0, L_0x7f5061444308;  alias, 1 drivers
v0x557cdd9a2ac0_0 .net "cout", 0 0, L_0x557cdddb3410;  alias, 1 drivers
L_0x557cdddb1940 .part L_0x557cddd99090, 1, 1;
L_0x557cdddb1a70 .part L_0x557cdddb12b0, 1, 1;
L_0x557cdddb1ba0 .part L_0x557cdddb3290, 0, 1;
L_0x557cdddb2030 .part L_0x557cddd99090, 2, 1;
L_0x557cdddb2160 .part L_0x557cdddb12b0, 2, 1;
L_0x557cdddb2320 .part L_0x557cdddb3290, 1, 1;
L_0x557cdddb27b0 .part L_0x557cddd99090, 3, 1;
L_0x557cdddb29f0 .part L_0x557cdddb12b0, 3, 1;
L_0x557cdddb2ae0 .part L_0x557cdddb3290, 2, 1;
L_0x557cdddb2f20 .part L_0x557cddd99090, 0, 1;
L_0x557cdddb3050 .part L_0x557cdddb12b0, 0, 1;
L_0x557cdddb3180 .concat8 [ 1 1 1 1], L_0x557cdddb2cf0, L_0x557cdddb16c0, L_0x557cdddb1db0, L_0x557cdddb2530;
L_0x557cdddb3290 .concat8 [ 1 1 1 1], L_0x557cdddb2eb0, L_0x557cdddb18d0, L_0x557cdddb1fc0, L_0x557cdddb2740;
L_0x557cdddb3410 .part L_0x557cdddb3290, 3, 1;
S_0x557cdd99e920 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd99e7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb2eb0 .functor OR 1, L_0x557cdddb2c80, L_0x557cdddb2e40, C4<0>, C4<0>;
v0x557cdd99f2a0_0 .net "S", 0 0, L_0x557cdddb2cf0;  1 drivers
v0x557cdd99f340_0 .net "a", 0 0, L_0x557cdddb2f20;  1 drivers
v0x557cdd99f3e0_0 .net "b", 0 0, L_0x557cdddb3050;  1 drivers
v0x557cdd99f480_0 .net "c_1", 0 0, L_0x557cdddb2c80;  1 drivers
v0x557cdd99f520_0 .net "c_2", 0 0, L_0x557cdddb2e40;  1 drivers
v0x557cdd99f5c0_0 .net "cin", 0 0, L_0x7f5061444308;  alias, 1 drivers
v0x557cdd99f660_0 .net "cout", 0 0, L_0x557cdddb2eb0;  1 drivers
v0x557cdd99f700_0 .net "h_1_out", 0 0, L_0x557cdddb2c10;  1 drivers
S_0x557cdd99eaa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd99e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb2c10 .functor XOR 1, L_0x557cdddb2f20, L_0x557cdddb3050, C4<0>, C4<0>;
L_0x557cdddb2c80 .functor AND 1, L_0x557cdddb2f20, L_0x557cdddb3050, C4<1>, C4<1>;
v0x557cdd99ec20_0 .net "S", 0 0, L_0x557cdddb2c10;  alias, 1 drivers
v0x557cdd99ecc0_0 .net "a", 0 0, L_0x557cdddb2f20;  alias, 1 drivers
v0x557cdd99ed60_0 .net "b", 0 0, L_0x557cdddb3050;  alias, 1 drivers
v0x557cdd99ee00_0 .net "cout", 0 0, L_0x557cdddb2c80;  alias, 1 drivers
S_0x557cdd99eea0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd99e920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb2cf0 .functor XOR 1, L_0x557cdddb2c10, L_0x7f5061444308, C4<0>, C4<0>;
L_0x557cdddb2e40 .functor AND 1, L_0x557cdddb2c10, L_0x7f5061444308, C4<1>, C4<1>;
v0x557cdd99f020_0 .net "S", 0 0, L_0x557cdddb2cf0;  alias, 1 drivers
v0x557cdd99f0c0_0 .net "a", 0 0, L_0x557cdddb2c10;  alias, 1 drivers
v0x557cdd99f160_0 .net "b", 0 0, L_0x7f5061444308;  alias, 1 drivers
v0x557cdd99f200_0 .net "cout", 0 0, L_0x557cdddb2e40;  alias, 1 drivers
S_0x557cdd99f7a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd99e7a0;
 .timescale 0 0;
P_0x557cdd7dc9b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd99f920 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd99f7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb18d0 .functor OR 1, L_0x557cdddb1600, L_0x557cdddb1810, C4<0>, C4<0>;
v0x557cdd9a02a0_0 .net "S", 0 0, L_0x557cdddb16c0;  1 drivers
v0x557cdd9a0340_0 .net "a", 0 0, L_0x557cdddb1940;  1 drivers
v0x557cdd9a03e0_0 .net "b", 0 0, L_0x557cdddb1a70;  1 drivers
v0x557cdd9a0480_0 .net "c_1", 0 0, L_0x557cdddb1600;  1 drivers
v0x557cdd9a0520_0 .net "c_2", 0 0, L_0x557cdddb1810;  1 drivers
v0x557cdd9a05c0_0 .net "cin", 0 0, L_0x557cdddb1ba0;  1 drivers
v0x557cdd9a0660_0 .net "cout", 0 0, L_0x557cdddb18d0;  1 drivers
v0x557cdd9a0700_0 .net "h_1_out", 0 0, L_0x557cdddb14f0;  1 drivers
S_0x557cdd99faa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd99f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb14f0 .functor XOR 1, L_0x557cdddb1940, L_0x557cdddb1a70, C4<0>, C4<0>;
L_0x557cdddb1600 .functor AND 1, L_0x557cdddb1940, L_0x557cdddb1a70, C4<1>, C4<1>;
v0x557cdd99fc20_0 .net "S", 0 0, L_0x557cdddb14f0;  alias, 1 drivers
v0x557cdd99fcc0_0 .net "a", 0 0, L_0x557cdddb1940;  alias, 1 drivers
v0x557cdd99fd60_0 .net "b", 0 0, L_0x557cdddb1a70;  alias, 1 drivers
v0x557cdd99fe00_0 .net "cout", 0 0, L_0x557cdddb1600;  alias, 1 drivers
S_0x557cdd99fea0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd99f920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb16c0 .functor XOR 1, L_0x557cdddb14f0, L_0x557cdddb1ba0, C4<0>, C4<0>;
L_0x557cdddb1810 .functor AND 1, L_0x557cdddb14f0, L_0x557cdddb1ba0, C4<1>, C4<1>;
v0x557cdd9a0020_0 .net "S", 0 0, L_0x557cdddb16c0;  alias, 1 drivers
v0x557cdd9a00c0_0 .net "a", 0 0, L_0x557cdddb14f0;  alias, 1 drivers
v0x557cdd9a0160_0 .net "b", 0 0, L_0x557cdddb1ba0;  alias, 1 drivers
v0x557cdd9a0200_0 .net "cout", 0 0, L_0x557cdddb1810;  alias, 1 drivers
S_0x557cdd9a07a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd99e7a0;
 .timescale 0 0;
P_0x557cdd324f60 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9a0920 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9a07a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb1fc0 .functor OR 1, L_0x557cdddb1d40, L_0x557cdddb1f00, C4<0>, C4<0>;
v0x557cdd9a12a0_0 .net "S", 0 0, L_0x557cdddb1db0;  1 drivers
v0x557cdd9a1340_0 .net "a", 0 0, L_0x557cdddb2030;  1 drivers
v0x557cdd9a13e0_0 .net "b", 0 0, L_0x557cdddb2160;  1 drivers
v0x557cdd9a1480_0 .net "c_1", 0 0, L_0x557cdddb1d40;  1 drivers
v0x557cdd9a1520_0 .net "c_2", 0 0, L_0x557cdddb1f00;  1 drivers
v0x557cdd9a15c0_0 .net "cin", 0 0, L_0x557cdddb2320;  1 drivers
v0x557cdd9a1660_0 .net "cout", 0 0, L_0x557cdddb1fc0;  1 drivers
v0x557cdd9a1700_0 .net "h_1_out", 0 0, L_0x557cdddb1cd0;  1 drivers
S_0x557cdd9a0aa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb1cd0 .functor XOR 1, L_0x557cdddb2030, L_0x557cdddb2160, C4<0>, C4<0>;
L_0x557cdddb1d40 .functor AND 1, L_0x557cdddb2030, L_0x557cdddb2160, C4<1>, C4<1>;
v0x557cdd9a0c20_0 .net "S", 0 0, L_0x557cdddb1cd0;  alias, 1 drivers
v0x557cdd9a0cc0_0 .net "a", 0 0, L_0x557cdddb2030;  alias, 1 drivers
v0x557cdd9a0d60_0 .net "b", 0 0, L_0x557cdddb2160;  alias, 1 drivers
v0x557cdd9a0e00_0 .net "cout", 0 0, L_0x557cdddb1d40;  alias, 1 drivers
S_0x557cdd9a0ea0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a0920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb1db0 .functor XOR 1, L_0x557cdddb1cd0, L_0x557cdddb2320, C4<0>, C4<0>;
L_0x557cdddb1f00 .functor AND 1, L_0x557cdddb1cd0, L_0x557cdddb2320, C4<1>, C4<1>;
v0x557cdd9a1020_0 .net "S", 0 0, L_0x557cdddb1db0;  alias, 1 drivers
v0x557cdd9a10c0_0 .net "a", 0 0, L_0x557cdddb1cd0;  alias, 1 drivers
v0x557cdd9a1160_0 .net "b", 0 0, L_0x557cdddb2320;  alias, 1 drivers
v0x557cdd9a1200_0 .net "cout", 0 0, L_0x557cdddb1f00;  alias, 1 drivers
S_0x557cdd9a17a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd99e7a0;
 .timescale 0 0;
P_0x557cdcf8f300 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9a1920 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9a17a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb2740 .functor OR 1, L_0x557cdddb24c0, L_0x557cdddb2680, C4<0>, C4<0>;
v0x557cdd9a22a0_0 .net "S", 0 0, L_0x557cdddb2530;  1 drivers
v0x557cdd9a2340_0 .net "a", 0 0, L_0x557cdddb27b0;  1 drivers
v0x557cdd9a23e0_0 .net "b", 0 0, L_0x557cdddb29f0;  1 drivers
v0x557cdd9a2480_0 .net "c_1", 0 0, L_0x557cdddb24c0;  1 drivers
v0x557cdd9a2520_0 .net "c_2", 0 0, L_0x557cdddb2680;  1 drivers
v0x557cdd9a25c0_0 .net "cin", 0 0, L_0x557cdddb2ae0;  1 drivers
v0x557cdd9a2660_0 .net "cout", 0 0, L_0x557cdddb2740;  1 drivers
v0x557cdd9a2700_0 .net "h_1_out", 0 0, L_0x557cdddb2450;  1 drivers
S_0x557cdd9a1aa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb2450 .functor XOR 1, L_0x557cdddb27b0, L_0x557cdddb29f0, C4<0>, C4<0>;
L_0x557cdddb24c0 .functor AND 1, L_0x557cdddb27b0, L_0x557cdddb29f0, C4<1>, C4<1>;
v0x557cdd9a1c20_0 .net "S", 0 0, L_0x557cdddb2450;  alias, 1 drivers
v0x557cdd9a1cc0_0 .net "a", 0 0, L_0x557cdddb27b0;  alias, 1 drivers
v0x557cdd9a1d60_0 .net "b", 0 0, L_0x557cdddb29f0;  alias, 1 drivers
v0x557cdd9a1e00_0 .net "cout", 0 0, L_0x557cdddb24c0;  alias, 1 drivers
S_0x557cdd9a1ea0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a1920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb2530 .functor XOR 1, L_0x557cdddb2450, L_0x557cdddb2ae0, C4<0>, C4<0>;
L_0x557cdddb2680 .functor AND 1, L_0x557cdddb2450, L_0x557cdddb2ae0, C4<1>, C4<1>;
v0x557cdd9a2020_0 .net "S", 0 0, L_0x557cdddb2530;  alias, 1 drivers
v0x557cdd9a20c0_0 .net "a", 0 0, L_0x557cdddb2450;  alias, 1 drivers
v0x557cdd9a2160_0 .net "b", 0 0, L_0x557cdddb2ae0;  alias, 1 drivers
v0x557cdd9a2200_0 .net "cout", 0 0, L_0x557cdddb2680;  alias, 1 drivers
S_0x557cdd9a2b60 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd99e620;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd776cd0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9a6b60_0 .net "S", 3 0, L_0x557cdddb58d0;  alias, 1 drivers
v0x557cdd9a6c00_0 .net "a", 3 0, L_0x557cdddb3960;  alias, 1 drivers
v0x557cdd9a6ca0_0 .net "b", 3 0, L_0x557cdddb3ab0;  alias, 1 drivers
v0x557cdd9a6d40_0 .net "carin", 3 0, L_0x557cdddb59e0;  1 drivers
v0x557cdd9a6de0_0 .net "cin", 0 0, L_0x557cdddb5c80;  1 drivers
v0x557cdd9a6e80_0 .net "cout", 0 0, L_0x557cdddb5b10;  alias, 1 drivers
L_0x557cdddb4040 .part L_0x557cdddb3960, 1, 1;
L_0x557cdddb4170 .part L_0x557cdddb3ab0, 1, 1;
L_0x557cdddb42a0 .part L_0x557cdddb59e0, 0, 1;
L_0x557cdddb4730 .part L_0x557cdddb3960, 2, 1;
L_0x557cdddb48f0 .part L_0x557cdddb3ab0, 2, 1;
L_0x557cdddb4ab0 .part L_0x557cdddb59e0, 1, 1;
L_0x557cdddb4ef0 .part L_0x557cdddb3960, 3, 1;
L_0x557cdddb5020 .part L_0x557cdddb3ab0, 3, 1;
L_0x557cdddb51a0 .part L_0x557cdddb59e0, 2, 1;
L_0x557cdddb5670 .part L_0x557cdddb3960, 0, 1;
L_0x557cdddb57a0 .part L_0x557cdddb3ab0, 0, 1;
L_0x557cdddb58d0 .concat8 [ 1 1 1 1], L_0x557cdddb53b0, L_0x557cdddb3dc0, L_0x557cdddb44b0, L_0x557cdddb4cc0;
L_0x557cdddb59e0 .concat8 [ 1 1 1 1], L_0x557cdddb5600, L_0x557cdddb3fd0, L_0x557cdddb46c0, L_0x557cdddb4e80;
L_0x557cdddb5b10 .part L_0x557cdddb59e0, 3, 1;
S_0x557cdd9a2ce0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9a2b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb5600 .functor OR 1, L_0x557cdddb5340, L_0x557cdddb5500, C4<0>, C4<0>;
v0x557cdd9a3660_0 .net "S", 0 0, L_0x557cdddb53b0;  1 drivers
v0x557cdd9a3700_0 .net "a", 0 0, L_0x557cdddb5670;  1 drivers
v0x557cdd9a37a0_0 .net "b", 0 0, L_0x557cdddb57a0;  1 drivers
v0x557cdd9a3840_0 .net "c_1", 0 0, L_0x557cdddb5340;  1 drivers
v0x557cdd9a38e0_0 .net "c_2", 0 0, L_0x557cdddb5500;  1 drivers
v0x557cdd9a3980_0 .net "cin", 0 0, L_0x557cdddb5c80;  alias, 1 drivers
v0x557cdd9a3a20_0 .net "cout", 0 0, L_0x557cdddb5600;  1 drivers
v0x557cdd9a3ac0_0 .net "h_1_out", 0 0, L_0x557cdddb52d0;  1 drivers
S_0x557cdd9a2e60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb52d0 .functor XOR 1, L_0x557cdddb5670, L_0x557cdddb57a0, C4<0>, C4<0>;
L_0x557cdddb5340 .functor AND 1, L_0x557cdddb5670, L_0x557cdddb57a0, C4<1>, C4<1>;
v0x557cdd9a2fe0_0 .net "S", 0 0, L_0x557cdddb52d0;  alias, 1 drivers
v0x557cdd9a3080_0 .net "a", 0 0, L_0x557cdddb5670;  alias, 1 drivers
v0x557cdd9a3120_0 .net "b", 0 0, L_0x557cdddb57a0;  alias, 1 drivers
v0x557cdd9a31c0_0 .net "cout", 0 0, L_0x557cdddb5340;  alias, 1 drivers
S_0x557cdd9a3260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a2ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb53b0 .functor XOR 1, L_0x557cdddb52d0, L_0x557cdddb5c80, C4<0>, C4<0>;
L_0x557cdddb5500 .functor AND 1, L_0x557cdddb52d0, L_0x557cdddb5c80, C4<1>, C4<1>;
v0x557cdd9a33e0_0 .net "S", 0 0, L_0x557cdddb53b0;  alias, 1 drivers
v0x557cdd9a3480_0 .net "a", 0 0, L_0x557cdddb52d0;  alias, 1 drivers
v0x557cdd9a3520_0 .net "b", 0 0, L_0x557cdddb5c80;  alias, 1 drivers
v0x557cdd9a35c0_0 .net "cout", 0 0, L_0x557cdddb5500;  alias, 1 drivers
S_0x557cdd9a3b60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9a2b60;
 .timescale 0 0;
P_0x557cdd71fc20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9a3ce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9a3b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb3fd0 .functor OR 1, L_0x557cdddb3d00, L_0x557cdddb3f10, C4<0>, C4<0>;
v0x557cdd9a4660_0 .net "S", 0 0, L_0x557cdddb3dc0;  1 drivers
v0x557cdd9a4700_0 .net "a", 0 0, L_0x557cdddb4040;  1 drivers
v0x557cdd9a47a0_0 .net "b", 0 0, L_0x557cdddb4170;  1 drivers
v0x557cdd9a4840_0 .net "c_1", 0 0, L_0x557cdddb3d00;  1 drivers
v0x557cdd9a48e0_0 .net "c_2", 0 0, L_0x557cdddb3f10;  1 drivers
v0x557cdd9a4980_0 .net "cin", 0 0, L_0x557cdddb42a0;  1 drivers
v0x557cdd9a4a20_0 .net "cout", 0 0, L_0x557cdddb3fd0;  1 drivers
v0x557cdd9a4ac0_0 .net "h_1_out", 0 0, L_0x557cdddb3bf0;  1 drivers
S_0x557cdd9a3e60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a3ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb3bf0 .functor XOR 1, L_0x557cdddb4040, L_0x557cdddb4170, C4<0>, C4<0>;
L_0x557cdddb3d00 .functor AND 1, L_0x557cdddb4040, L_0x557cdddb4170, C4<1>, C4<1>;
v0x557cdd9a3fe0_0 .net "S", 0 0, L_0x557cdddb3bf0;  alias, 1 drivers
v0x557cdd9a4080_0 .net "a", 0 0, L_0x557cdddb4040;  alias, 1 drivers
v0x557cdd9a4120_0 .net "b", 0 0, L_0x557cdddb4170;  alias, 1 drivers
v0x557cdd9a41c0_0 .net "cout", 0 0, L_0x557cdddb3d00;  alias, 1 drivers
S_0x557cdd9a4260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a3ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb3dc0 .functor XOR 1, L_0x557cdddb3bf0, L_0x557cdddb42a0, C4<0>, C4<0>;
L_0x557cdddb3f10 .functor AND 1, L_0x557cdddb3bf0, L_0x557cdddb42a0, C4<1>, C4<1>;
v0x557cdd9a43e0_0 .net "S", 0 0, L_0x557cdddb3dc0;  alias, 1 drivers
v0x557cdd9a4480_0 .net "a", 0 0, L_0x557cdddb3bf0;  alias, 1 drivers
v0x557cdd9a4520_0 .net "b", 0 0, L_0x557cdddb42a0;  alias, 1 drivers
v0x557cdd9a45c0_0 .net "cout", 0 0, L_0x557cdddb3f10;  alias, 1 drivers
S_0x557cdd9a4b60 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9a2b60;
 .timescale 0 0;
P_0x557cdd75da10 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9a4ce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9a4b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb46c0 .functor OR 1, L_0x557cdddb4440, L_0x557cdddb4600, C4<0>, C4<0>;
v0x557cdd9a5660_0 .net "S", 0 0, L_0x557cdddb44b0;  1 drivers
v0x557cdd9a5700_0 .net "a", 0 0, L_0x557cdddb4730;  1 drivers
v0x557cdd9a57a0_0 .net "b", 0 0, L_0x557cdddb48f0;  1 drivers
v0x557cdd9a5840_0 .net "c_1", 0 0, L_0x557cdddb4440;  1 drivers
v0x557cdd9a58e0_0 .net "c_2", 0 0, L_0x557cdddb4600;  1 drivers
v0x557cdd9a5980_0 .net "cin", 0 0, L_0x557cdddb4ab0;  1 drivers
v0x557cdd9a5a20_0 .net "cout", 0 0, L_0x557cdddb46c0;  1 drivers
v0x557cdd9a5ac0_0 .net "h_1_out", 0 0, L_0x557cdddb43d0;  1 drivers
S_0x557cdd9a4e60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb43d0 .functor XOR 1, L_0x557cdddb4730, L_0x557cdddb48f0, C4<0>, C4<0>;
L_0x557cdddb4440 .functor AND 1, L_0x557cdddb4730, L_0x557cdddb48f0, C4<1>, C4<1>;
v0x557cdd9a4fe0_0 .net "S", 0 0, L_0x557cdddb43d0;  alias, 1 drivers
v0x557cdd9a5080_0 .net "a", 0 0, L_0x557cdddb4730;  alias, 1 drivers
v0x557cdd9a5120_0 .net "b", 0 0, L_0x557cdddb48f0;  alias, 1 drivers
v0x557cdd9a51c0_0 .net "cout", 0 0, L_0x557cdddb4440;  alias, 1 drivers
S_0x557cdd9a5260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a4ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb44b0 .functor XOR 1, L_0x557cdddb43d0, L_0x557cdddb4ab0, C4<0>, C4<0>;
L_0x557cdddb4600 .functor AND 1, L_0x557cdddb43d0, L_0x557cdddb4ab0, C4<1>, C4<1>;
v0x557cdd9a53e0_0 .net "S", 0 0, L_0x557cdddb44b0;  alias, 1 drivers
v0x557cdd9a5480_0 .net "a", 0 0, L_0x557cdddb43d0;  alias, 1 drivers
v0x557cdd9a5520_0 .net "b", 0 0, L_0x557cdddb4ab0;  alias, 1 drivers
v0x557cdd9a55c0_0 .net "cout", 0 0, L_0x557cdddb4600;  alias, 1 drivers
S_0x557cdd9a5b60 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9a2b60;
 .timescale 0 0;
P_0x557cdd684760 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9a5ce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9a5b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb4e80 .functor OR 1, L_0x557cdddb4c50, L_0x557cdddb4dc0, C4<0>, C4<0>;
v0x557cdd9a6660_0 .net "S", 0 0, L_0x557cdddb4cc0;  1 drivers
v0x557cdd9a6700_0 .net "a", 0 0, L_0x557cdddb4ef0;  1 drivers
v0x557cdd9a67a0_0 .net "b", 0 0, L_0x557cdddb5020;  1 drivers
v0x557cdd9a6840_0 .net "c_1", 0 0, L_0x557cdddb4c50;  1 drivers
v0x557cdd9a68e0_0 .net "c_2", 0 0, L_0x557cdddb4dc0;  1 drivers
v0x557cdd9a6980_0 .net "cin", 0 0, L_0x557cdddb51a0;  1 drivers
v0x557cdd9a6a20_0 .net "cout", 0 0, L_0x557cdddb4e80;  1 drivers
v0x557cdd9a6ac0_0 .net "h_1_out", 0 0, L_0x557cdddb4be0;  1 drivers
S_0x557cdd9a5e60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb4be0 .functor XOR 1, L_0x557cdddb4ef0, L_0x557cdddb5020, C4<0>, C4<0>;
L_0x557cdddb4c50 .functor AND 1, L_0x557cdddb4ef0, L_0x557cdddb5020, C4<1>, C4<1>;
v0x557cdd9a5fe0_0 .net "S", 0 0, L_0x557cdddb4be0;  alias, 1 drivers
v0x557cdd9a6080_0 .net "a", 0 0, L_0x557cdddb4ef0;  alias, 1 drivers
v0x557cdd9a6120_0 .net "b", 0 0, L_0x557cdddb5020;  alias, 1 drivers
v0x557cdd9a61c0_0 .net "cout", 0 0, L_0x557cdddb4c50;  alias, 1 drivers
S_0x557cdd9a6260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a5ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb4cc0 .functor XOR 1, L_0x557cdddb4be0, L_0x557cdddb51a0, C4<0>, C4<0>;
L_0x557cdddb4dc0 .functor AND 1, L_0x557cdddb4be0, L_0x557cdddb51a0, C4<1>, C4<1>;
v0x557cdd9a63e0_0 .net "S", 0 0, L_0x557cdddb4cc0;  alias, 1 drivers
v0x557cdd9a6480_0 .net "a", 0 0, L_0x557cdddb4be0;  alias, 1 drivers
v0x557cdd9a6520_0 .net "b", 0 0, L_0x557cdddb51a0;  alias, 1 drivers
v0x557cdd9a65c0_0 .net "cout", 0 0, L_0x557cdddb4dc0;  alias, 1 drivers
S_0x557cdd9a7c40 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd64c030 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cdddb62e0 .functor XOR 4, L_0x557cdddb6130, L_0x557cdddb1180, C4<0000>, C4<0000>;
L_0x557cdddb7c80 .functor NOT 1, L_0x557cdddb7e20, C4<0>, C4<0>, C4<0>;
L_0x557cdddb7fd0 .functor AND 1, L_0x557cdddb60c0, L_0x557cdddb7c80, C4<1>, C4<1>;
L_0x557cdddb81c0 .functor NOT 4, L_0x557cdddb8040, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddb8230 .functor AND 4, L_0x557cdddb7be0, L_0x557cdddb81c0, C4<1111>, C4<1111>;
L_0x557cdddb82f0 .functor NOT 4, L_0x557cdddb7be0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddba300 .functor AND 4, L_0x557cdddba260, L_0x557cdddba6b0, C4<1111>, C4<1111>;
L_0x557cdddba8b0 .functor OR 4, L_0x557cdddb8230, L_0x557cdddba300, C4<0000>, C4<0000>;
v0x557cdd9b0540_0 .net *"_s0", 3 0, L_0x557cdddb6130;  1 drivers
v0x557cdd9b05e0_0 .net *"_s10", 3 0, L_0x557cdddb81c0;  1 drivers
L_0x7f5061444740 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdd9b0680_0 .net/2s *"_s18", 2 0, L_0x7f5061444740;  1 drivers
L_0x7f5061444788 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9b0720_0 .net/2s *"_s23", 0 0, L_0x7f5061444788;  1 drivers
v0x557cdd9b07c0_0 .net *"_s27", 3 0, L_0x557cdddba6b0;  1 drivers
v0x557cdd9b0860_0 .net *"_s4", 0 0, L_0x557cdddb7c80;  1 drivers
v0x557cdd9b0900_0 .net *"_s8", 3 0, L_0x557cdddb8040;  1 drivers
v0x557cdd9b09a0_0 .net "a", 3 0, L_0x557cdddb5f20;  alias, 1 drivers
v0x557cdd9b0a40_0 .net "a_or_s", 0 0, L_0x557cdddb60c0;  alias, 1 drivers
v0x557cdd9b0ae0_0 .net "add_1", 3 0, L_0x557cdddb8440;  1 drivers
v0x557cdd9b0b80_0 .net "b", 3 0, L_0x557cdddb1180;  alias, 1 drivers
v0x557cdd9b0c20_0 .net "cout", 0 0, L_0x557cdddb7e20;  alias, 1 drivers
v0x557cdd9b0cc0_0 .net "diff_is_negative", 0 0, L_0x557cdddb7fd0;  1 drivers
v0x557cdd9b0d60_0 .net "dummy_cout", 0 0, L_0x557cdddba4a0;  1 drivers
v0x557cdd9b0e00_0 .net "input_b", 3 0, L_0x557cdddb62e0;  1 drivers
v0x557cdd9b0ea0_0 .net "inverted_out", 3 0, L_0x557cdddb82f0;  1 drivers
v0x557cdd9b0f40_0 .net "n_out", 3 0, L_0x557cdddba300;  1 drivers
v0x557cdd9b10f0_0 .net "negated_out", 3 0, L_0x557cdddba260;  1 drivers
v0x557cdd9b1190_0 .net "out", 3 0, L_0x557cdddba8b0;  alias, 1 drivers
v0x557cdd9b1230_0 .net "p_out", 3 0, L_0x557cdddb8230;  1 drivers
v0x557cdd9b12d0_0 .net "t_out", 3 0, L_0x557cdddb7be0;  1 drivers
L_0x557cdddb6130 .concat [ 1 1 1 1], L_0x557cdddb60c0, L_0x557cdddb60c0, L_0x557cdddb60c0, L_0x557cdddb60c0;
L_0x557cdddb8040 .concat [ 1 1 1 1], L_0x557cdddb7fd0, L_0x557cdddb7fd0, L_0x557cdddb7fd0, L_0x557cdddb7fd0;
L_0x557cdddb8440 .concat8 [ 1 3 0 0], L_0x7f5061444788, L_0x7f5061444740;
L_0x557cdddba610 .part L_0x557cdddb8440, 3, 1;
L_0x557cdddba6b0 .concat [ 1 1 1 1], L_0x557cdddb7fd0, L_0x557cdddb7fd0, L_0x557cdddb7fd0, L_0x557cdddb7fd0;
S_0x557cdd9a7dc0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6b0270 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9abdc0_0 .net "S", 3 0, L_0x557cdddb7be0;  alias, 1 drivers
v0x557cdd9abe60_0 .net "a", 3 0, L_0x557cdddb5f20;  alias, 1 drivers
v0x557cdd9abf00_0 .net "b", 3 0, L_0x557cdddb62e0;  alias, 1 drivers
v0x557cdd9abfa0_0 .net "carin", 3 0, L_0x557cdddb7cf0;  1 drivers
v0x557cdd9ac040_0 .net "cin", 0 0, L_0x557cdddb60c0;  alias, 1 drivers
v0x557cdd9ac0e0_0 .net "cout", 0 0, L_0x557cdddb7e20;  alias, 1 drivers
L_0x557cdddb6580 .part L_0x557cdddb5f20, 1, 1;
L_0x557cdddb66b0 .part L_0x557cdddb62e0, 1, 1;
L_0x557cdddb67e0 .part L_0x557cdddb7cf0, 0, 1;
L_0x557cdddb6bd0 .part L_0x557cdddb5f20, 2, 1;
L_0x557cdddb6d00 .part L_0x557cdddb62e0, 2, 1;
L_0x557cdddb6ec0 .part L_0x557cdddb7cf0, 1, 1;
L_0x557cdddb72b0 .part L_0x557cdddb5f20, 3, 1;
L_0x557cdddb73e0 .part L_0x557cdddb62e0, 3, 1;
L_0x557cdddb7510 .part L_0x557cdddb7cf0, 2, 1;
L_0x557cdddb7900 .part L_0x557cdddb5f20, 0, 1;
L_0x557cdddb7b40 .part L_0x557cdddb62e0, 0, 1;
L_0x557cdddb7be0 .concat8 [ 1 1 1 1], L_0x557cdddb7720, L_0x557cdddb6430, L_0x557cdddb69f0, L_0x557cdddb70d0;
L_0x557cdddb7cf0 .concat8 [ 1 1 1 1], L_0x557cdddb7890, L_0x557cdddb6510, L_0x557cdddb6b60, L_0x557cdddb7240;
L_0x557cdddb7e20 .part L_0x557cdddb7cf0, 3, 1;
S_0x557cdd9a7f40 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9a7dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb7890 .functor OR 1, L_0x557cdddb76b0, L_0x557cdddb7820, C4<0>, C4<0>;
v0x557cdd9a88c0_0 .net "S", 0 0, L_0x557cdddb7720;  1 drivers
v0x557cdd9a8960_0 .net "a", 0 0, L_0x557cdddb7900;  1 drivers
v0x557cdd9a8a00_0 .net "b", 0 0, L_0x557cdddb7b40;  1 drivers
v0x557cdd9a8aa0_0 .net "c_1", 0 0, L_0x557cdddb76b0;  1 drivers
v0x557cdd9a8b40_0 .net "c_2", 0 0, L_0x557cdddb7820;  1 drivers
v0x557cdd9a8be0_0 .net "cin", 0 0, L_0x557cdddb60c0;  alias, 1 drivers
v0x557cdd9a8c80_0 .net "cout", 0 0, L_0x557cdddb7890;  1 drivers
v0x557cdd9a8d20_0 .net "h_1_out", 0 0, L_0x557cdddb7640;  1 drivers
S_0x557cdd9a80c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a7f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb7640 .functor XOR 1, L_0x557cdddb7900, L_0x557cdddb7b40, C4<0>, C4<0>;
L_0x557cdddb76b0 .functor AND 1, L_0x557cdddb7900, L_0x557cdddb7b40, C4<1>, C4<1>;
v0x557cdd9a8240_0 .net "S", 0 0, L_0x557cdddb7640;  alias, 1 drivers
v0x557cdd9a82e0_0 .net "a", 0 0, L_0x557cdddb7900;  alias, 1 drivers
v0x557cdd9a8380_0 .net "b", 0 0, L_0x557cdddb7b40;  alias, 1 drivers
v0x557cdd9a8420_0 .net "cout", 0 0, L_0x557cdddb76b0;  alias, 1 drivers
S_0x557cdd9a84c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a7f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb7720 .functor XOR 1, L_0x557cdddb7640, L_0x557cdddb60c0, C4<0>, C4<0>;
L_0x557cdddb7820 .functor AND 1, L_0x557cdddb7640, L_0x557cdddb60c0, C4<1>, C4<1>;
v0x557cdd9a8640_0 .net "S", 0 0, L_0x557cdddb7720;  alias, 1 drivers
v0x557cdd9a86e0_0 .net "a", 0 0, L_0x557cdddb7640;  alias, 1 drivers
v0x557cdd9a8780_0 .net "b", 0 0, L_0x557cdddb60c0;  alias, 1 drivers
v0x557cdd9a8820_0 .net "cout", 0 0, L_0x557cdddb7820;  alias, 1 drivers
S_0x557cdd9a8dc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9a7dc0;
 .timescale 0 0;
P_0x557cdd593540 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9a8f40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9a8dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb6510 .functor OR 1, L_0x557cdddb63c0, L_0x557cdddb64a0, C4<0>, C4<0>;
v0x557cdd9a98c0_0 .net "S", 0 0, L_0x557cdddb6430;  1 drivers
v0x557cdd9a9960_0 .net "a", 0 0, L_0x557cdddb6580;  1 drivers
v0x557cdd9a9a00_0 .net "b", 0 0, L_0x557cdddb66b0;  1 drivers
v0x557cdd9a9aa0_0 .net "c_1", 0 0, L_0x557cdddb63c0;  1 drivers
v0x557cdd9a9b40_0 .net "c_2", 0 0, L_0x557cdddb64a0;  1 drivers
v0x557cdd9a9be0_0 .net "cin", 0 0, L_0x557cdddb67e0;  1 drivers
v0x557cdd9a9c80_0 .net "cout", 0 0, L_0x557cdddb6510;  1 drivers
v0x557cdd9a9d20_0 .net "h_1_out", 0 0, L_0x557cdddb6350;  1 drivers
S_0x557cdd9a90c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb6350 .functor XOR 1, L_0x557cdddb6580, L_0x557cdddb66b0, C4<0>, C4<0>;
L_0x557cdddb63c0 .functor AND 1, L_0x557cdddb6580, L_0x557cdddb66b0, C4<1>, C4<1>;
v0x557cdd9a9240_0 .net "S", 0 0, L_0x557cdddb6350;  alias, 1 drivers
v0x557cdd9a92e0_0 .net "a", 0 0, L_0x557cdddb6580;  alias, 1 drivers
v0x557cdd9a9380_0 .net "b", 0 0, L_0x557cdddb66b0;  alias, 1 drivers
v0x557cdd9a9420_0 .net "cout", 0 0, L_0x557cdddb63c0;  alias, 1 drivers
S_0x557cdd9a94c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb6430 .functor XOR 1, L_0x557cdddb6350, L_0x557cdddb67e0, C4<0>, C4<0>;
L_0x557cdddb64a0 .functor AND 1, L_0x557cdddb6350, L_0x557cdddb67e0, C4<1>, C4<1>;
v0x557cdd9a9640_0 .net "S", 0 0, L_0x557cdddb6430;  alias, 1 drivers
v0x557cdd9a96e0_0 .net "a", 0 0, L_0x557cdddb6350;  alias, 1 drivers
v0x557cdd9a9780_0 .net "b", 0 0, L_0x557cdddb67e0;  alias, 1 drivers
v0x557cdd9a9820_0 .net "cout", 0 0, L_0x557cdddb64a0;  alias, 1 drivers
S_0x557cdd9a9dc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9a7dc0;
 .timescale 0 0;
P_0x557cdd52c880 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9a9f40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9a9dc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb6b60 .functor OR 1, L_0x557cdddb6980, L_0x557cdddb6af0, C4<0>, C4<0>;
v0x557cdd9aa8c0_0 .net "S", 0 0, L_0x557cdddb69f0;  1 drivers
v0x557cdd9aa960_0 .net "a", 0 0, L_0x557cdddb6bd0;  1 drivers
v0x557cdd9aaa00_0 .net "b", 0 0, L_0x557cdddb6d00;  1 drivers
v0x557cdd9aaaa0_0 .net "c_1", 0 0, L_0x557cdddb6980;  1 drivers
v0x557cdd9aab40_0 .net "c_2", 0 0, L_0x557cdddb6af0;  1 drivers
v0x557cdd9aabe0_0 .net "cin", 0 0, L_0x557cdddb6ec0;  1 drivers
v0x557cdd9aac80_0 .net "cout", 0 0, L_0x557cdddb6b60;  1 drivers
v0x557cdd9aad20_0 .net "h_1_out", 0 0, L_0x557cdddb6910;  1 drivers
S_0x557cdd9aa0c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9a9f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb6910 .functor XOR 1, L_0x557cdddb6bd0, L_0x557cdddb6d00, C4<0>, C4<0>;
L_0x557cdddb6980 .functor AND 1, L_0x557cdddb6bd0, L_0x557cdddb6d00, C4<1>, C4<1>;
v0x557cdd9aa240_0 .net "S", 0 0, L_0x557cdddb6910;  alias, 1 drivers
v0x557cdd9aa2e0_0 .net "a", 0 0, L_0x557cdddb6bd0;  alias, 1 drivers
v0x557cdd9aa380_0 .net "b", 0 0, L_0x557cdddb6d00;  alias, 1 drivers
v0x557cdd9aa420_0 .net "cout", 0 0, L_0x557cdddb6980;  alias, 1 drivers
S_0x557cdd9aa4c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9a9f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb69f0 .functor XOR 1, L_0x557cdddb6910, L_0x557cdddb6ec0, C4<0>, C4<0>;
L_0x557cdddb6af0 .functor AND 1, L_0x557cdddb6910, L_0x557cdddb6ec0, C4<1>, C4<1>;
v0x557cdd9aa640_0 .net "S", 0 0, L_0x557cdddb69f0;  alias, 1 drivers
v0x557cdd9aa6e0_0 .net "a", 0 0, L_0x557cdddb6910;  alias, 1 drivers
v0x557cdd9aa780_0 .net "b", 0 0, L_0x557cdddb6ec0;  alias, 1 drivers
v0x557cdd9aa820_0 .net "cout", 0 0, L_0x557cdddb6af0;  alias, 1 drivers
S_0x557cdd9aadc0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9a7dc0;
 .timescale 0 0;
P_0x557cdd5d1100 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9aaf40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9aadc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb7240 .functor OR 1, L_0x557cdddb7060, L_0x557cdddb71d0, C4<0>, C4<0>;
v0x557cdd9ab8c0_0 .net "S", 0 0, L_0x557cdddb70d0;  1 drivers
v0x557cdd9ab960_0 .net "a", 0 0, L_0x557cdddb72b0;  1 drivers
v0x557cdd9aba00_0 .net "b", 0 0, L_0x557cdddb73e0;  1 drivers
v0x557cdd9abaa0_0 .net "c_1", 0 0, L_0x557cdddb7060;  1 drivers
v0x557cdd9abb40_0 .net "c_2", 0 0, L_0x557cdddb71d0;  1 drivers
v0x557cdd9abbe0_0 .net "cin", 0 0, L_0x557cdddb7510;  1 drivers
v0x557cdd9abc80_0 .net "cout", 0 0, L_0x557cdddb7240;  1 drivers
v0x557cdd9abd20_0 .net "h_1_out", 0 0, L_0x557cdddb6ff0;  1 drivers
S_0x557cdd9ab0c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9aaf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb6ff0 .functor XOR 1, L_0x557cdddb72b0, L_0x557cdddb73e0, C4<0>, C4<0>;
L_0x557cdddb7060 .functor AND 1, L_0x557cdddb72b0, L_0x557cdddb73e0, C4<1>, C4<1>;
v0x557cdd9ab240_0 .net "S", 0 0, L_0x557cdddb6ff0;  alias, 1 drivers
v0x557cdd9ab2e0_0 .net "a", 0 0, L_0x557cdddb72b0;  alias, 1 drivers
v0x557cdd9ab380_0 .net "b", 0 0, L_0x557cdddb73e0;  alias, 1 drivers
v0x557cdd9ab420_0 .net "cout", 0 0, L_0x557cdddb7060;  alias, 1 drivers
S_0x557cdd9ab4c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9aaf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb70d0 .functor XOR 1, L_0x557cdddb6ff0, L_0x557cdddb7510, C4<0>, C4<0>;
L_0x557cdddb71d0 .functor AND 1, L_0x557cdddb6ff0, L_0x557cdddb7510, C4<1>, C4<1>;
v0x557cdd9ab640_0 .net "S", 0 0, L_0x557cdddb70d0;  alias, 1 drivers
v0x557cdd9ab6e0_0 .net "a", 0 0, L_0x557cdddb6ff0;  alias, 1 drivers
v0x557cdd9ab780_0 .net "b", 0 0, L_0x557cdddb7510;  alias, 1 drivers
v0x557cdd9ab820_0 .net "cout", 0 0, L_0x557cdddb71d0;  alias, 1 drivers
S_0x557cdd9ac180 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9a7c40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd863280 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9b0180_0 .net "S", 3 0, L_0x557cdddba260;  alias, 1 drivers
v0x557cdd9b0220_0 .net "a", 3 0, L_0x557cdddb82f0;  alias, 1 drivers
v0x557cdd9b02c0_0 .net "b", 3 0, L_0x557cdddb8440;  alias, 1 drivers
v0x557cdd9b0360_0 .net "carin", 3 0, L_0x557cdddba370;  1 drivers
v0x557cdd9b0400_0 .net "cin", 0 0, L_0x557cdddba610;  1 drivers
v0x557cdd9b04a0_0 .net "cout", 0 0, L_0x557cdddba4a0;  alias, 1 drivers
L_0x557cdddb89d0 .part L_0x557cdddb82f0, 1, 1;
L_0x557cdddb8b00 .part L_0x557cdddb8440, 1, 1;
L_0x557cdddb8c30 .part L_0x557cdddba370, 0, 1;
L_0x557cdddb90c0 .part L_0x557cdddb82f0, 2, 1;
L_0x557cdddb9280 .part L_0x557cdddb8440, 2, 1;
L_0x557cdddb9440 .part L_0x557cdddba370, 1, 1;
L_0x557cdddb9880 .part L_0x557cdddb82f0, 3, 1;
L_0x557cdddb99b0 .part L_0x557cdddb8440, 3, 1;
L_0x557cdddb9b30 .part L_0x557cdddba370, 2, 1;
L_0x557cdddba000 .part L_0x557cdddb82f0, 0, 1;
L_0x557cdddba130 .part L_0x557cdddb8440, 0, 1;
L_0x557cdddba260 .concat8 [ 1 1 1 1], L_0x557cdddb9d40, L_0x557cdddb8750, L_0x557cdddb8e40, L_0x557cdddb9650;
L_0x557cdddba370 .concat8 [ 1 1 1 1], L_0x557cdddb9f90, L_0x557cdddb8960, L_0x557cdddb9050, L_0x557cdddb9810;
L_0x557cdddba4a0 .part L_0x557cdddba370, 3, 1;
S_0x557cdd9ac300 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9ac180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb9f90 .functor OR 1, L_0x557cdddb9cd0, L_0x557cdddb9e90, C4<0>, C4<0>;
v0x557cdd9acc80_0 .net "S", 0 0, L_0x557cdddb9d40;  1 drivers
v0x557cdd9acd20_0 .net "a", 0 0, L_0x557cdddba000;  1 drivers
v0x557cdd9acdc0_0 .net "b", 0 0, L_0x557cdddba130;  1 drivers
v0x557cdd9ace60_0 .net "c_1", 0 0, L_0x557cdddb9cd0;  1 drivers
v0x557cdd9acf00_0 .net "c_2", 0 0, L_0x557cdddb9e90;  1 drivers
v0x557cdd9acfa0_0 .net "cin", 0 0, L_0x557cdddba610;  alias, 1 drivers
v0x557cdd9ad040_0 .net "cout", 0 0, L_0x557cdddb9f90;  1 drivers
v0x557cdd9ad0e0_0 .net "h_1_out", 0 0, L_0x557cdddb9c60;  1 drivers
S_0x557cdd9ac480 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ac300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb9c60 .functor XOR 1, L_0x557cdddba000, L_0x557cdddba130, C4<0>, C4<0>;
L_0x557cdddb9cd0 .functor AND 1, L_0x557cdddba000, L_0x557cdddba130, C4<1>, C4<1>;
v0x557cdd9ac600_0 .net "S", 0 0, L_0x557cdddb9c60;  alias, 1 drivers
v0x557cdd9ac6a0_0 .net "a", 0 0, L_0x557cdddba000;  alias, 1 drivers
v0x557cdd9ac740_0 .net "b", 0 0, L_0x557cdddba130;  alias, 1 drivers
v0x557cdd9ac7e0_0 .net "cout", 0 0, L_0x557cdddb9cd0;  alias, 1 drivers
S_0x557cdd9ac880 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ac300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb9d40 .functor XOR 1, L_0x557cdddb9c60, L_0x557cdddba610, C4<0>, C4<0>;
L_0x557cdddb9e90 .functor AND 1, L_0x557cdddb9c60, L_0x557cdddba610, C4<1>, C4<1>;
v0x557cdd9aca00_0 .net "S", 0 0, L_0x557cdddb9d40;  alias, 1 drivers
v0x557cdd9acaa0_0 .net "a", 0 0, L_0x557cdddb9c60;  alias, 1 drivers
v0x557cdd9acb40_0 .net "b", 0 0, L_0x557cdddba610;  alias, 1 drivers
v0x557cdd9acbe0_0 .net "cout", 0 0, L_0x557cdddb9e90;  alias, 1 drivers
S_0x557cdd9ad180 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9ac180;
 .timescale 0 0;
P_0x557cdd83ac10 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9ad300 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9ad180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb8960 .functor OR 1, L_0x557cdddb8690, L_0x557cdddb88a0, C4<0>, C4<0>;
v0x557cdd9adc80_0 .net "S", 0 0, L_0x557cdddb8750;  1 drivers
v0x557cdd9add20_0 .net "a", 0 0, L_0x557cdddb89d0;  1 drivers
v0x557cdd9addc0_0 .net "b", 0 0, L_0x557cdddb8b00;  1 drivers
v0x557cdd9ade60_0 .net "c_1", 0 0, L_0x557cdddb8690;  1 drivers
v0x557cdd9adf00_0 .net "c_2", 0 0, L_0x557cdddb88a0;  1 drivers
v0x557cdd9adfa0_0 .net "cin", 0 0, L_0x557cdddb8c30;  1 drivers
v0x557cdd9ae040_0 .net "cout", 0 0, L_0x557cdddb8960;  1 drivers
v0x557cdd9ae0e0_0 .net "h_1_out", 0 0, L_0x557cdddb8580;  1 drivers
S_0x557cdd9ad480 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ad300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb8580 .functor XOR 1, L_0x557cdddb89d0, L_0x557cdddb8b00, C4<0>, C4<0>;
L_0x557cdddb8690 .functor AND 1, L_0x557cdddb89d0, L_0x557cdddb8b00, C4<1>, C4<1>;
v0x557cdd9ad600_0 .net "S", 0 0, L_0x557cdddb8580;  alias, 1 drivers
v0x557cdd9ad6a0_0 .net "a", 0 0, L_0x557cdddb89d0;  alias, 1 drivers
v0x557cdd9ad740_0 .net "b", 0 0, L_0x557cdddb8b00;  alias, 1 drivers
v0x557cdd9ad7e0_0 .net "cout", 0 0, L_0x557cdddb8690;  alias, 1 drivers
S_0x557cdd9ad880 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ad300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb8750 .functor XOR 1, L_0x557cdddb8580, L_0x557cdddb8c30, C4<0>, C4<0>;
L_0x557cdddb88a0 .functor AND 1, L_0x557cdddb8580, L_0x557cdddb8c30, C4<1>, C4<1>;
v0x557cdd9ada00_0 .net "S", 0 0, L_0x557cdddb8750;  alias, 1 drivers
v0x557cdd9adaa0_0 .net "a", 0 0, L_0x557cdddb8580;  alias, 1 drivers
v0x557cdd9adb40_0 .net "b", 0 0, L_0x557cdddb8c30;  alias, 1 drivers
v0x557cdd9adbe0_0 .net "cout", 0 0, L_0x557cdddb88a0;  alias, 1 drivers
S_0x557cdd9ae180 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9ac180;
 .timescale 0 0;
P_0x557cdd7fff80 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9ae300 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9ae180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb9050 .functor OR 1, L_0x557cdddb8dd0, L_0x557cdddb8f90, C4<0>, C4<0>;
v0x557cdd9aec80_0 .net "S", 0 0, L_0x557cdddb8e40;  1 drivers
v0x557cdd9aed20_0 .net "a", 0 0, L_0x557cdddb90c0;  1 drivers
v0x557cdd9aedc0_0 .net "b", 0 0, L_0x557cdddb9280;  1 drivers
v0x557cdd9aee60_0 .net "c_1", 0 0, L_0x557cdddb8dd0;  1 drivers
v0x557cdd9aef00_0 .net "c_2", 0 0, L_0x557cdddb8f90;  1 drivers
v0x557cdd9aefa0_0 .net "cin", 0 0, L_0x557cdddb9440;  1 drivers
v0x557cdd9af040_0 .net "cout", 0 0, L_0x557cdddb9050;  1 drivers
v0x557cdd9af0e0_0 .net "h_1_out", 0 0, L_0x557cdddb8d60;  1 drivers
S_0x557cdd9ae480 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ae300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb8d60 .functor XOR 1, L_0x557cdddb90c0, L_0x557cdddb9280, C4<0>, C4<0>;
L_0x557cdddb8dd0 .functor AND 1, L_0x557cdddb90c0, L_0x557cdddb9280, C4<1>, C4<1>;
v0x557cdd9ae600_0 .net "S", 0 0, L_0x557cdddb8d60;  alias, 1 drivers
v0x557cdd9ae6a0_0 .net "a", 0 0, L_0x557cdddb90c0;  alias, 1 drivers
v0x557cdd9ae740_0 .net "b", 0 0, L_0x557cdddb9280;  alias, 1 drivers
v0x557cdd9ae7e0_0 .net "cout", 0 0, L_0x557cdddb8dd0;  alias, 1 drivers
S_0x557cdd9ae880 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ae300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb8e40 .functor XOR 1, L_0x557cdddb8d60, L_0x557cdddb9440, C4<0>, C4<0>;
L_0x557cdddb8f90 .functor AND 1, L_0x557cdddb8d60, L_0x557cdddb9440, C4<1>, C4<1>;
v0x557cdd9aea00_0 .net "S", 0 0, L_0x557cdddb8e40;  alias, 1 drivers
v0x557cdd9aeaa0_0 .net "a", 0 0, L_0x557cdddb8d60;  alias, 1 drivers
v0x557cdd9aeb40_0 .net "b", 0 0, L_0x557cdddb9440;  alias, 1 drivers
v0x557cdd9aebe0_0 .net "cout", 0 0, L_0x557cdddb8f90;  alias, 1 drivers
S_0x557cdd9af180 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9ac180;
 .timescale 0 0;
P_0x557cdd3c9440 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9af300 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9af180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb9810 .functor OR 1, L_0x557cdddb95e0, L_0x557cdddb9750, C4<0>, C4<0>;
v0x557cdd9afc80_0 .net "S", 0 0, L_0x557cdddb9650;  1 drivers
v0x557cdd9afd20_0 .net "a", 0 0, L_0x557cdddb9880;  1 drivers
v0x557cdd9afdc0_0 .net "b", 0 0, L_0x557cdddb99b0;  1 drivers
v0x557cdd9afe60_0 .net "c_1", 0 0, L_0x557cdddb95e0;  1 drivers
v0x557cdd9aff00_0 .net "c_2", 0 0, L_0x557cdddb9750;  1 drivers
v0x557cdd9affa0_0 .net "cin", 0 0, L_0x557cdddb9b30;  1 drivers
v0x557cdd9b0040_0 .net "cout", 0 0, L_0x557cdddb9810;  1 drivers
v0x557cdd9b00e0_0 .net "h_1_out", 0 0, L_0x557cdddb9570;  1 drivers
S_0x557cdd9af480 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9af300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb9570 .functor XOR 1, L_0x557cdddb9880, L_0x557cdddb99b0, C4<0>, C4<0>;
L_0x557cdddb95e0 .functor AND 1, L_0x557cdddb9880, L_0x557cdddb99b0, C4<1>, C4<1>;
v0x557cdd9af600_0 .net "S", 0 0, L_0x557cdddb9570;  alias, 1 drivers
v0x557cdd9af6a0_0 .net "a", 0 0, L_0x557cdddb9880;  alias, 1 drivers
v0x557cdd9af740_0 .net "b", 0 0, L_0x557cdddb99b0;  alias, 1 drivers
v0x557cdd9af7e0_0 .net "cout", 0 0, L_0x557cdddb95e0;  alias, 1 drivers
S_0x557cdd9af880 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9af300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb9650 .functor XOR 1, L_0x557cdddb9570, L_0x557cdddb9b30, C4<0>, C4<0>;
L_0x557cdddb9750 .functor AND 1, L_0x557cdddb9570, L_0x557cdddb9b30, C4<1>, C4<1>;
v0x557cdd9afa00_0 .net "S", 0 0, L_0x557cdddb9650;  alias, 1 drivers
v0x557cdd9afaa0_0 .net "a", 0 0, L_0x557cdddb9570;  alias, 1 drivers
v0x557cdd9afb40_0 .net "b", 0 0, L_0x557cdddb9b30;  alias, 1 drivers
v0x557cdd9afbe0_0 .net "cout", 0 0, L_0x557cdddb9750;  alias, 1 drivers
S_0x557cdd9b1370 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3a7e40 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614492e8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddda25a0 .functor XOR 2, L_0x7f50614492e8, L_0x557cddd90b10, C4<00>, C4<00>;
L_0x557cddda3840 .functor NOT 1, L_0x557cddda3750, C4<0>, C4<0>, C4<0>;
L_0x557cddda3940 .functor AND 1, L_0x7f50614441a0, L_0x557cddda3840, C4<1>, C4<1>;
L_0x557cddda3aa0 .functor NOT 2, L_0x557cddda39b0, C4<00>, C4<00>, C4<00>;
L_0x557cddda3b60 .functor AND 2, L_0x557cddda35c0, L_0x557cddda3aa0, C4<11>, C4<11>;
L_0x557cddda3c20 .functor NOT 2, L_0x557cddda35c0, C4<00>, C4<00>, C4<00>;
L_0x557cddda51b0 .functor AND 2, L_0x557cddda4db0, L_0x557cddda5080, C4<11>, C4<11>;
L_0x557cddda5220 .functor OR 2, L_0x557cddda3b60, L_0x557cddda51b0, C4<00>, C4<00>;
v0x557cdd9b5c70_0 .net *"_s0", 1 0, L_0x7f50614492e8;  1 drivers
v0x557cdd9b5d10_0 .net *"_s10", 1 0, L_0x557cddda3aa0;  1 drivers
L_0x7f50614441e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9b5db0_0 .net/2s *"_s18", 0 0, L_0x7f50614441e8;  1 drivers
L_0x7f5061444230 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9b5e50_0 .net/2s *"_s23", 0 0, L_0x7f5061444230;  1 drivers
v0x557cdd9b5ef0_0 .net *"_s27", 1 0, L_0x557cddda5080;  1 drivers
v0x557cdd9b5f90_0 .net *"_s4", 0 0, L_0x557cddda3840;  1 drivers
v0x557cdd9b6030_0 .net *"_s8", 1 0, L_0x557cddda39b0;  1 drivers
v0x557cdd9b60d0_0 .net "a", 1 0, L_0x557cddd90530;  alias, 1 drivers
v0x557cdd9b6170_0 .net "a_or_s", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9b6210_0 .net "add_1", 1 0, L_0x557cddda3d70;  1 drivers
v0x557cdd9b62b0_0 .net "b", 1 0, L_0x557cddd90b10;  alias, 1 drivers
v0x557cdd9b6350_0 .net "cout", 0 0, L_0x557cddda3750;  alias, 1 drivers
v0x557cdd9b63f0_0 .net "diff_is_negative", 0 0, L_0x557cddda3940;  1 drivers
v0x557cdd9b6490_0 .net "dummy_cout", 0 0, L_0x557cddda4ef0;  1 drivers
v0x557cdd9b6530_0 .net "input_b", 1 0, L_0x557cddda25a0;  1 drivers
v0x557cdd9b65d0_0 .net "inverted_out", 1 0, L_0x557cddda3c20;  1 drivers
v0x557cdd9b6670_0 .net "n_out", 1 0, L_0x557cddda51b0;  1 drivers
v0x557cdd9b6820_0 .net "negated_out", 1 0, L_0x557cddda4db0;  1 drivers
v0x557cdd9b68c0_0 .net "out", 1 0, L_0x557cddda5220;  alias, 1 drivers
v0x557cdd9b6960_0 .net "p_out", 1 0, L_0x557cddda3b60;  1 drivers
v0x557cdd9b6a00_0 .net "t_out", 1 0, L_0x557cddda35c0;  1 drivers
L_0x557cddda39b0 .concat [ 1 1 0 0], L_0x557cddda3940, L_0x557cddda3940;
L_0x557cddda3d70 .concat8 [ 1 1 0 0], L_0x7f5061444230, L_0x7f50614441e8;
L_0x557cddda4fe0 .part L_0x557cddda3d70, 1, 1;
L_0x557cddda5080 .concat [ 1 1 0 0], L_0x557cddda3940, L_0x557cddda3940;
S_0x557cdd9b14f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd405990 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9b34f0_0 .net "S", 1 0, L_0x557cddda35c0;  alias, 1 drivers
v0x557cdd9b3590_0 .net "a", 1 0, L_0x557cddd90530;  alias, 1 drivers
v0x557cdd9b3630_0 .net "b", 1 0, L_0x557cddda25a0;  alias, 1 drivers
v0x557cdd9b36d0_0 .net "carin", 1 0, L_0x557cddda3660;  1 drivers
v0x557cdd9b3770_0 .net "cin", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9b3810_0 .net "cout", 0 0, L_0x557cddda3750;  alias, 1 drivers
L_0x557cddda2c30 .part L_0x557cddd90530, 1, 1;
L_0x557cddda2d60 .part L_0x557cddda25a0, 1, 1;
L_0x557cddda2e90 .part L_0x557cddda3660, 0, 1;
L_0x557cddda32d0 .part L_0x557cddd90530, 0, 1;
L_0x557cddda3400 .part L_0x557cddda25a0, 0, 1;
L_0x557cddda35c0 .concat8 [ 1 1 0 0], L_0x557cddda30a0, L_0x557cddda29b0;
L_0x557cddda3660 .concat8 [ 1 1 0 0], L_0x557cddda3260, L_0x557cddda2bc0;
L_0x557cddda3750 .part L_0x557cddda3660, 1, 1;
S_0x557cdd9b1670 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9b14f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda3260 .functor OR 1, L_0x557cddda3030, L_0x557cddda31f0, C4<0>, C4<0>;
v0x557cdd9b1ff0_0 .net "S", 0 0, L_0x557cddda30a0;  1 drivers
v0x557cdd9b2090_0 .net "a", 0 0, L_0x557cddda32d0;  1 drivers
v0x557cdd9b2130_0 .net "b", 0 0, L_0x557cddda3400;  1 drivers
v0x557cdd9b21d0_0 .net "c_1", 0 0, L_0x557cddda3030;  1 drivers
v0x557cdd9b2270_0 .net "c_2", 0 0, L_0x557cddda31f0;  1 drivers
v0x557cdd9b2310_0 .net "cin", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9b23b0_0 .net "cout", 0 0, L_0x557cddda3260;  1 drivers
v0x557cdd9b2450_0 .net "h_1_out", 0 0, L_0x557cddda2fc0;  1 drivers
S_0x557cdd9b17f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9b1670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda2fc0 .functor XOR 1, L_0x557cddda32d0, L_0x557cddda3400, C4<0>, C4<0>;
L_0x557cddda3030 .functor AND 1, L_0x557cddda32d0, L_0x557cddda3400, C4<1>, C4<1>;
v0x557cdd9b1970_0 .net "S", 0 0, L_0x557cddda2fc0;  alias, 1 drivers
v0x557cdd9b1a10_0 .net "a", 0 0, L_0x557cddda32d0;  alias, 1 drivers
v0x557cdd9b1ab0_0 .net "b", 0 0, L_0x557cddda3400;  alias, 1 drivers
v0x557cdd9b1b50_0 .net "cout", 0 0, L_0x557cddda3030;  alias, 1 drivers
S_0x557cdd9b1bf0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9b1670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda30a0 .functor XOR 1, L_0x557cddda2fc0, L_0x7f50614441a0, C4<0>, C4<0>;
L_0x557cddda31f0 .functor AND 1, L_0x557cddda2fc0, L_0x7f50614441a0, C4<1>, C4<1>;
v0x557cdd9b1d70_0 .net "S", 0 0, L_0x557cddda30a0;  alias, 1 drivers
v0x557cdd9b1e10_0 .net "a", 0 0, L_0x557cddda2fc0;  alias, 1 drivers
v0x557cdd9b1eb0_0 .net "b", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9b1f50_0 .net "cout", 0 0, L_0x557cddda31f0;  alias, 1 drivers
S_0x557cdd9b24f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9b14f0;
 .timescale 0 0;
P_0x557cdd2b1470 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9b2670 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9b24f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda2bc0 .functor OR 1, L_0x557cddda28f0, L_0x557cddda2b00, C4<0>, C4<0>;
v0x557cdd9b2ff0_0 .net "S", 0 0, L_0x557cddda29b0;  1 drivers
v0x557cdd9b3090_0 .net "a", 0 0, L_0x557cddda2c30;  1 drivers
v0x557cdd9b3130_0 .net "b", 0 0, L_0x557cddda2d60;  1 drivers
v0x557cdd9b31d0_0 .net "c_1", 0 0, L_0x557cddda28f0;  1 drivers
v0x557cdd9b3270_0 .net "c_2", 0 0, L_0x557cddda2b00;  1 drivers
v0x557cdd9b3310_0 .net "cin", 0 0, L_0x557cddda2e90;  1 drivers
v0x557cdd9b33b0_0 .net "cout", 0 0, L_0x557cddda2bc0;  1 drivers
v0x557cdd9b3450_0 .net "h_1_out", 0 0, L_0x557cddda27e0;  1 drivers
S_0x557cdd9b27f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9b2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda27e0 .functor XOR 1, L_0x557cddda2c30, L_0x557cddda2d60, C4<0>, C4<0>;
L_0x557cddda28f0 .functor AND 1, L_0x557cddda2c30, L_0x557cddda2d60, C4<1>, C4<1>;
v0x557cdd9b2970_0 .net "S", 0 0, L_0x557cddda27e0;  alias, 1 drivers
v0x557cdd9b2a10_0 .net "a", 0 0, L_0x557cddda2c30;  alias, 1 drivers
v0x557cdd9b2ab0_0 .net "b", 0 0, L_0x557cddda2d60;  alias, 1 drivers
v0x557cdd9b2b50_0 .net "cout", 0 0, L_0x557cddda28f0;  alias, 1 drivers
S_0x557cdd9b2bf0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9b2670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda29b0 .functor XOR 1, L_0x557cddda27e0, L_0x557cddda2e90, C4<0>, C4<0>;
L_0x557cddda2b00 .functor AND 1, L_0x557cddda27e0, L_0x557cddda2e90, C4<1>, C4<1>;
v0x557cdd9b2d70_0 .net "S", 0 0, L_0x557cddda29b0;  alias, 1 drivers
v0x557cdd9b2e10_0 .net "a", 0 0, L_0x557cddda27e0;  alias, 1 drivers
v0x557cdd9b2eb0_0 .net "b", 0 0, L_0x557cddda2e90;  alias, 1 drivers
v0x557cdd9b2f50_0 .net "cout", 0 0, L_0x557cddda2b00;  alias, 1 drivers
S_0x557cdd9b38b0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9b1370;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd23fa10 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9b58b0_0 .net "S", 1 0, L_0x557cddda4db0;  alias, 1 drivers
v0x557cdd9b5950_0 .net "a", 1 0, L_0x557cddda3c20;  alias, 1 drivers
v0x557cdd9b59f0_0 .net "b", 1 0, L_0x557cddda3d70;  alias, 1 drivers
v0x557cdd9b5a90_0 .net "carin", 1 0, L_0x557cddda4e50;  1 drivers
v0x557cdd9b5b30_0 .net "cin", 0 0, L_0x557cddda4fe0;  1 drivers
v0x557cdd9b5bd0_0 .net "cout", 0 0, L_0x557cddda4ef0;  alias, 1 drivers
L_0x557cddda4300 .part L_0x557cddda3c20, 1, 1;
L_0x557cddda4430 .part L_0x557cddda3d70, 1, 1;
L_0x557cddda4560 .part L_0x557cddda4e50, 0, 1;
L_0x557cddda4a30 .part L_0x557cddda3c20, 0, 1;
L_0x557cddda4bf0 .part L_0x557cddda3d70, 0, 1;
L_0x557cddda4db0 .concat8 [ 1 1 0 0], L_0x557cddda4770, L_0x557cddda4080;
L_0x557cddda4e50 .concat8 [ 1 1 0 0], L_0x557cddda49c0, L_0x557cddda4290;
L_0x557cddda4ef0 .part L_0x557cddda4e50, 1, 1;
S_0x557cdd9b3a30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9b38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda49c0 .functor OR 1, L_0x557cddda4700, L_0x557cddda48c0, C4<0>, C4<0>;
v0x557cdd9b43b0_0 .net "S", 0 0, L_0x557cddda4770;  1 drivers
v0x557cdd9b4450_0 .net "a", 0 0, L_0x557cddda4a30;  1 drivers
v0x557cdd9b44f0_0 .net "b", 0 0, L_0x557cddda4bf0;  1 drivers
v0x557cdd9b4590_0 .net "c_1", 0 0, L_0x557cddda4700;  1 drivers
v0x557cdd9b4630_0 .net "c_2", 0 0, L_0x557cddda48c0;  1 drivers
v0x557cdd9b46d0_0 .net "cin", 0 0, L_0x557cddda4fe0;  alias, 1 drivers
v0x557cdd9b4770_0 .net "cout", 0 0, L_0x557cddda49c0;  1 drivers
v0x557cdd9b4810_0 .net "h_1_out", 0 0, L_0x557cddda4690;  1 drivers
S_0x557cdd9b3bb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9b3a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda4690 .functor XOR 1, L_0x557cddda4a30, L_0x557cddda4bf0, C4<0>, C4<0>;
L_0x557cddda4700 .functor AND 1, L_0x557cddda4a30, L_0x557cddda4bf0, C4<1>, C4<1>;
v0x557cdd9b3d30_0 .net "S", 0 0, L_0x557cddda4690;  alias, 1 drivers
v0x557cdd9b3dd0_0 .net "a", 0 0, L_0x557cddda4a30;  alias, 1 drivers
v0x557cdd9b3e70_0 .net "b", 0 0, L_0x557cddda4bf0;  alias, 1 drivers
v0x557cdd9b3f10_0 .net "cout", 0 0, L_0x557cddda4700;  alias, 1 drivers
S_0x557cdd9b3fb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9b3a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda4770 .functor XOR 1, L_0x557cddda4690, L_0x557cddda4fe0, C4<0>, C4<0>;
L_0x557cddda48c0 .functor AND 1, L_0x557cddda4690, L_0x557cddda4fe0, C4<1>, C4<1>;
v0x557cdd9b4130_0 .net "S", 0 0, L_0x557cddda4770;  alias, 1 drivers
v0x557cdd9b41d0_0 .net "a", 0 0, L_0x557cddda4690;  alias, 1 drivers
v0x557cdd9b4270_0 .net "b", 0 0, L_0x557cddda4fe0;  alias, 1 drivers
v0x557cdd9b4310_0 .net "cout", 0 0, L_0x557cddda48c0;  alias, 1 drivers
S_0x557cdd9b48b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9b38b0;
 .timescale 0 0;
P_0x557cdd2e5b70 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9b4a30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9b48b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda4290 .functor OR 1, L_0x557cddda3fc0, L_0x557cddda41d0, C4<0>, C4<0>;
v0x557cdd9b53b0_0 .net "S", 0 0, L_0x557cddda4080;  1 drivers
v0x557cdd9b5450_0 .net "a", 0 0, L_0x557cddda4300;  1 drivers
v0x557cdd9b54f0_0 .net "b", 0 0, L_0x557cddda4430;  1 drivers
v0x557cdd9b5590_0 .net "c_1", 0 0, L_0x557cddda3fc0;  1 drivers
v0x557cdd9b5630_0 .net "c_2", 0 0, L_0x557cddda41d0;  1 drivers
v0x557cdd9b56d0_0 .net "cin", 0 0, L_0x557cddda4560;  1 drivers
v0x557cdd9b5770_0 .net "cout", 0 0, L_0x557cddda4290;  1 drivers
v0x557cdd9b5810_0 .net "h_1_out", 0 0, L_0x557cddda3eb0;  1 drivers
S_0x557cdd9b4bb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9b4a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda3eb0 .functor XOR 1, L_0x557cddda4300, L_0x557cddda4430, C4<0>, C4<0>;
L_0x557cddda3fc0 .functor AND 1, L_0x557cddda4300, L_0x557cddda4430, C4<1>, C4<1>;
v0x557cdd9b4d30_0 .net "S", 0 0, L_0x557cddda3eb0;  alias, 1 drivers
v0x557cdd9b4dd0_0 .net "a", 0 0, L_0x557cddda4300;  alias, 1 drivers
v0x557cdd9b4e70_0 .net "b", 0 0, L_0x557cddda4430;  alias, 1 drivers
v0x557cdd9b4f10_0 .net "cout", 0 0, L_0x557cddda3fc0;  alias, 1 drivers
S_0x557cdd9b4fb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9b4a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda4080 .functor XOR 1, L_0x557cddda3eb0, L_0x557cddda4560, C4<0>, C4<0>;
L_0x557cddda41d0 .functor AND 1, L_0x557cddda3eb0, L_0x557cddda4560, C4<1>, C4<1>;
v0x557cdd9b5130_0 .net "S", 0 0, L_0x557cddda4080;  alias, 1 drivers
v0x557cdd9b51d0_0 .net "a", 0 0, L_0x557cddda3eb0;  alias, 1 drivers
v0x557cdd9b5270_0 .net "b", 0 0, L_0x557cddda4560;  alias, 1 drivers
v0x557cdd9b5310_0 .net "cout", 0 0, L_0x557cddda41d0;  alias, 1 drivers
S_0x557cdd9b6aa0 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd138fd0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449330 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddda5380 .functor XOR 2, L_0x7f5061449330, L_0x557cddd90d50, C4<00>, C4<00>;
L_0x557cddda64a0 .functor NOT 1, L_0x557cddda63b0, C4<0>, C4<0>, C4<0>;
L_0x557cddda65a0 .functor AND 1, L_0x7f50614441a0, L_0x557cddda64a0, C4<1>, C4<1>;
L_0x557cddda6700 .functor NOT 2, L_0x557cddda6610, C4<00>, C4<00>, C4<00>;
L_0x557cddda67c0 .functor AND 2, L_0x557cddda6220, L_0x557cddda6700, C4<11>, C4<11>;
L_0x557cddda6880 .functor NOT 2, L_0x557cddda6220, C4<00>, C4<00>, C4<00>;
L_0x557cddda7e10 .functor AND 2, L_0x557cddda7a10, L_0x557cddda7ce0, C4<11>, C4<11>;
L_0x557cddda7e80 .functor OR 2, L_0x557cddda67c0, L_0x557cddda7e10, C4<00>, C4<00>;
v0x557cdd9bb3a0_0 .net *"_s0", 1 0, L_0x7f5061449330;  1 drivers
v0x557cdd9bb440_0 .net *"_s10", 1 0, L_0x557cddda6700;  1 drivers
L_0x7f5061444278 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9bb4e0_0 .net/2s *"_s18", 0 0, L_0x7f5061444278;  1 drivers
L_0x7f50614442c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9bb580_0 .net/2s *"_s23", 0 0, L_0x7f50614442c0;  1 drivers
v0x557cdd9bb620_0 .net *"_s27", 1 0, L_0x557cddda7ce0;  1 drivers
v0x557cdd9bb6c0_0 .net *"_s4", 0 0, L_0x557cddda64a0;  1 drivers
v0x557cdd9bb760_0 .net *"_s8", 1 0, L_0x557cddda6610;  1 drivers
v0x557cdd9bb800_0 .net "a", 1 0, L_0x557cddd90c20;  alias, 1 drivers
v0x557cdd9bb8a0_0 .net "a_or_s", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9bb940_0 .net "add_1", 1 0, L_0x557cddda69d0;  1 drivers
v0x557cdd9bb9e0_0 .net "b", 1 0, L_0x557cddd90d50;  alias, 1 drivers
v0x557cdd9bba80_0 .net "cout", 0 0, L_0x557cddda63b0;  alias, 1 drivers
v0x557cdd9bbb20_0 .net "diff_is_negative", 0 0, L_0x557cddda65a0;  1 drivers
v0x557cdd9bbbc0_0 .net "dummy_cout", 0 0, L_0x557cddda7b50;  1 drivers
v0x557cdd9bbc60_0 .net "input_b", 1 0, L_0x557cddda5380;  1 drivers
v0x557cdd9bbd00_0 .net "inverted_out", 1 0, L_0x557cddda6880;  1 drivers
v0x557cdd9bbda0_0 .net "n_out", 1 0, L_0x557cddda7e10;  1 drivers
v0x557cdd9bbf50_0 .net "negated_out", 1 0, L_0x557cddda7a10;  1 drivers
v0x557cdd9bbff0_0 .net "out", 1 0, L_0x557cddda7e80;  alias, 1 drivers
v0x557cdd9bc090_0 .net "p_out", 1 0, L_0x557cddda67c0;  1 drivers
v0x557cdd9bc130_0 .net "t_out", 1 0, L_0x557cddda6220;  1 drivers
L_0x557cddda6610 .concat [ 1 1 0 0], L_0x557cddda65a0, L_0x557cddda65a0;
L_0x557cddda69d0 .concat8 [ 1 1 0 0], L_0x7f50614442c0, L_0x7f5061444278;
L_0x557cddda7c40 .part L_0x557cddda69d0, 1, 1;
L_0x557cddda7ce0 .concat [ 1 1 0 0], L_0x557cddda65a0, L_0x557cddda65a0;
S_0x557cdd9b6c20 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9b6aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd20f400 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9b8c20_0 .net "S", 1 0, L_0x557cddda6220;  alias, 1 drivers
v0x557cdd9b8cc0_0 .net "a", 1 0, L_0x557cddd90c20;  alias, 1 drivers
v0x557cdd9b8d60_0 .net "b", 1 0, L_0x557cddda5380;  alias, 1 drivers
v0x557cdd9b8e00_0 .net "carin", 1 0, L_0x557cddda62c0;  1 drivers
v0x557cdd9b8ea0_0 .net "cin", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9b8f40_0 .net "cout", 0 0, L_0x557cddda63b0;  alias, 1 drivers
L_0x557cddda5890 .part L_0x557cddd90c20, 1, 1;
L_0x557cddda59c0 .part L_0x557cddda5380, 1, 1;
L_0x557cddda5af0 .part L_0x557cddda62c0, 0, 1;
L_0x557cddda5f30 .part L_0x557cddd90c20, 0, 1;
L_0x557cddda6060 .part L_0x557cddda5380, 0, 1;
L_0x557cddda6220 .concat8 [ 1 1 0 0], L_0x557cddda5d00, L_0x557cddda5610;
L_0x557cddda62c0 .concat8 [ 1 1 0 0], L_0x557cddda5ec0, L_0x557cddda5820;
L_0x557cddda63b0 .part L_0x557cddda62c0, 1, 1;
S_0x557cdd9b6da0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9b6c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda5ec0 .functor OR 1, L_0x557cddda5c90, L_0x557cddda5e50, C4<0>, C4<0>;
v0x557cdd9b7720_0 .net "S", 0 0, L_0x557cddda5d00;  1 drivers
v0x557cdd9b77c0_0 .net "a", 0 0, L_0x557cddda5f30;  1 drivers
v0x557cdd9b7860_0 .net "b", 0 0, L_0x557cddda6060;  1 drivers
v0x557cdd9b7900_0 .net "c_1", 0 0, L_0x557cddda5c90;  1 drivers
v0x557cdd9b79a0_0 .net "c_2", 0 0, L_0x557cddda5e50;  1 drivers
v0x557cdd9b7a40_0 .net "cin", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9b7ae0_0 .net "cout", 0 0, L_0x557cddda5ec0;  1 drivers
v0x557cdd9b7b80_0 .net "h_1_out", 0 0, L_0x557cddda5c20;  1 drivers
S_0x557cdd9b6f20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9b6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda5c20 .functor XOR 1, L_0x557cddda5f30, L_0x557cddda6060, C4<0>, C4<0>;
L_0x557cddda5c90 .functor AND 1, L_0x557cddda5f30, L_0x557cddda6060, C4<1>, C4<1>;
v0x557cdd9b70a0_0 .net "S", 0 0, L_0x557cddda5c20;  alias, 1 drivers
v0x557cdd9b7140_0 .net "a", 0 0, L_0x557cddda5f30;  alias, 1 drivers
v0x557cdd9b71e0_0 .net "b", 0 0, L_0x557cddda6060;  alias, 1 drivers
v0x557cdd9b7280_0 .net "cout", 0 0, L_0x557cddda5c90;  alias, 1 drivers
S_0x557cdd9b7320 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9b6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda5d00 .functor XOR 1, L_0x557cddda5c20, L_0x7f50614441a0, C4<0>, C4<0>;
L_0x557cddda5e50 .functor AND 1, L_0x557cddda5c20, L_0x7f50614441a0, C4<1>, C4<1>;
v0x557cdd9b74a0_0 .net "S", 0 0, L_0x557cddda5d00;  alias, 1 drivers
v0x557cdd9b7540_0 .net "a", 0 0, L_0x557cddda5c20;  alias, 1 drivers
v0x557cdd9b75e0_0 .net "b", 0 0, L_0x7f50614441a0;  alias, 1 drivers
v0x557cdd9b7680_0 .net "cout", 0 0, L_0x557cddda5e50;  alias, 1 drivers
S_0x557cdd9b7c20 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9b6c20;
 .timescale 0 0;
P_0x557cdd205670 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9b7da0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9b7c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda5820 .functor OR 1, L_0x557cddda5550, L_0x557cddda5760, C4<0>, C4<0>;
v0x557cdd9b8720_0 .net "S", 0 0, L_0x557cddda5610;  1 drivers
v0x557cdd9b87c0_0 .net "a", 0 0, L_0x557cddda5890;  1 drivers
v0x557cdd9b8860_0 .net "b", 0 0, L_0x557cddda59c0;  1 drivers
v0x557cdd9b8900_0 .net "c_1", 0 0, L_0x557cddda5550;  1 drivers
v0x557cdd9b89a0_0 .net "c_2", 0 0, L_0x557cddda5760;  1 drivers
v0x557cdd9b8a40_0 .net "cin", 0 0, L_0x557cddda5af0;  1 drivers
v0x557cdd9b8ae0_0 .net "cout", 0 0, L_0x557cddda5820;  1 drivers
v0x557cdd9b8b80_0 .net "h_1_out", 0 0, L_0x557cddda5440;  1 drivers
S_0x557cdd9b7f20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9b7da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda5440 .functor XOR 1, L_0x557cddda5890, L_0x557cddda59c0, C4<0>, C4<0>;
L_0x557cddda5550 .functor AND 1, L_0x557cddda5890, L_0x557cddda59c0, C4<1>, C4<1>;
v0x557cdd9b80a0_0 .net "S", 0 0, L_0x557cddda5440;  alias, 1 drivers
v0x557cdd9b8140_0 .net "a", 0 0, L_0x557cddda5890;  alias, 1 drivers
v0x557cdd9b81e0_0 .net "b", 0 0, L_0x557cddda59c0;  alias, 1 drivers
v0x557cdd9b8280_0 .net "cout", 0 0, L_0x557cddda5550;  alias, 1 drivers
S_0x557cdd9b8320 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9b7da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda5610 .functor XOR 1, L_0x557cddda5440, L_0x557cddda5af0, C4<0>, C4<0>;
L_0x557cddda5760 .functor AND 1, L_0x557cddda5440, L_0x557cddda5af0, C4<1>, C4<1>;
v0x557cdd9b84a0_0 .net "S", 0 0, L_0x557cddda5610;  alias, 1 drivers
v0x557cdd9b8540_0 .net "a", 0 0, L_0x557cddda5440;  alias, 1 drivers
v0x557cdd9b85e0_0 .net "b", 0 0, L_0x557cddda5af0;  alias, 1 drivers
v0x557cdd9b8680_0 .net "cout", 0 0, L_0x557cddda5760;  alias, 1 drivers
S_0x557cdd9b8fe0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9b6aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd782ee0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9bafe0_0 .net "S", 1 0, L_0x557cddda7a10;  alias, 1 drivers
v0x557cdd9bb080_0 .net "a", 1 0, L_0x557cddda6880;  alias, 1 drivers
v0x557cdd9bb120_0 .net "b", 1 0, L_0x557cddda69d0;  alias, 1 drivers
v0x557cdd9bb1c0_0 .net "carin", 1 0, L_0x557cddda7ab0;  1 drivers
v0x557cdd9bb260_0 .net "cin", 0 0, L_0x557cddda7c40;  1 drivers
v0x557cdd9bb300_0 .net "cout", 0 0, L_0x557cddda7b50;  alias, 1 drivers
L_0x557cddda6f60 .part L_0x557cddda6880, 1, 1;
L_0x557cddda7090 .part L_0x557cddda69d0, 1, 1;
L_0x557cddda71c0 .part L_0x557cddda7ab0, 0, 1;
L_0x557cddda7690 .part L_0x557cddda6880, 0, 1;
L_0x557cddda7850 .part L_0x557cddda69d0, 0, 1;
L_0x557cddda7a10 .concat8 [ 1 1 0 0], L_0x557cddda73d0, L_0x557cddda6ce0;
L_0x557cddda7ab0 .concat8 [ 1 1 0 0], L_0x557cddda7620, L_0x557cddda6ef0;
L_0x557cddda7b50 .part L_0x557cddda7ab0, 1, 1;
S_0x557cdd9b9160 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9b8fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda7620 .functor OR 1, L_0x557cddda7360, L_0x557cddda7520, C4<0>, C4<0>;
v0x557cdd9b9ae0_0 .net "S", 0 0, L_0x557cddda73d0;  1 drivers
v0x557cdd9b9b80_0 .net "a", 0 0, L_0x557cddda7690;  1 drivers
v0x557cdd9b9c20_0 .net "b", 0 0, L_0x557cddda7850;  1 drivers
v0x557cdd9b9cc0_0 .net "c_1", 0 0, L_0x557cddda7360;  1 drivers
v0x557cdd9b9d60_0 .net "c_2", 0 0, L_0x557cddda7520;  1 drivers
v0x557cdd9b9e00_0 .net "cin", 0 0, L_0x557cddda7c40;  alias, 1 drivers
v0x557cdd9b9ea0_0 .net "cout", 0 0, L_0x557cddda7620;  1 drivers
v0x557cdd9b9f40_0 .net "h_1_out", 0 0, L_0x557cddda72f0;  1 drivers
S_0x557cdd9b92e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9b9160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda72f0 .functor XOR 1, L_0x557cddda7690, L_0x557cddda7850, C4<0>, C4<0>;
L_0x557cddda7360 .functor AND 1, L_0x557cddda7690, L_0x557cddda7850, C4<1>, C4<1>;
v0x557cdd9b9460_0 .net "S", 0 0, L_0x557cddda72f0;  alias, 1 drivers
v0x557cdd9b9500_0 .net "a", 0 0, L_0x557cddda7690;  alias, 1 drivers
v0x557cdd9b95a0_0 .net "b", 0 0, L_0x557cddda7850;  alias, 1 drivers
v0x557cdd9b9640_0 .net "cout", 0 0, L_0x557cddda7360;  alias, 1 drivers
S_0x557cdd9b96e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9b9160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda73d0 .functor XOR 1, L_0x557cddda72f0, L_0x557cddda7c40, C4<0>, C4<0>;
L_0x557cddda7520 .functor AND 1, L_0x557cddda72f0, L_0x557cddda7c40, C4<1>, C4<1>;
v0x557cdd9b9860_0 .net "S", 0 0, L_0x557cddda73d0;  alias, 1 drivers
v0x557cdd9b9900_0 .net "a", 0 0, L_0x557cddda72f0;  alias, 1 drivers
v0x557cdd9b99a0_0 .net "b", 0 0, L_0x557cddda7c40;  alias, 1 drivers
v0x557cdd9b9a40_0 .net "cout", 0 0, L_0x557cddda7520;  alias, 1 drivers
S_0x557cdd9b9fe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9b8fe0;
 .timescale 0 0;
P_0x557cdd48f400 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9ba160 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9b9fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda6ef0 .functor OR 1, L_0x557cddda6c20, L_0x557cddda6e30, C4<0>, C4<0>;
v0x557cdd9baae0_0 .net "S", 0 0, L_0x557cddda6ce0;  1 drivers
v0x557cdd9bab80_0 .net "a", 0 0, L_0x557cddda6f60;  1 drivers
v0x557cdd9bac20_0 .net "b", 0 0, L_0x557cddda7090;  1 drivers
v0x557cdd9bacc0_0 .net "c_1", 0 0, L_0x557cddda6c20;  1 drivers
v0x557cdd9bad60_0 .net "c_2", 0 0, L_0x557cddda6e30;  1 drivers
v0x557cdd9bae00_0 .net "cin", 0 0, L_0x557cddda71c0;  1 drivers
v0x557cdd9baea0_0 .net "cout", 0 0, L_0x557cddda6ef0;  1 drivers
v0x557cdd9baf40_0 .net "h_1_out", 0 0, L_0x557cddda6b10;  1 drivers
S_0x557cdd9ba2e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ba160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda6b10 .functor XOR 1, L_0x557cddda6f60, L_0x557cddda7090, C4<0>, C4<0>;
L_0x557cddda6c20 .functor AND 1, L_0x557cddda6f60, L_0x557cddda7090, C4<1>, C4<1>;
v0x557cdd9ba460_0 .net "S", 0 0, L_0x557cddda6b10;  alias, 1 drivers
v0x557cdd9ba500_0 .net "a", 0 0, L_0x557cddda6f60;  alias, 1 drivers
v0x557cdd9ba5a0_0 .net "b", 0 0, L_0x557cddda7090;  alias, 1 drivers
v0x557cdd9ba640_0 .net "cout", 0 0, L_0x557cddda6c20;  alias, 1 drivers
S_0x557cdd9ba6e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ba160;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda6ce0 .functor XOR 1, L_0x557cddda6b10, L_0x557cddda71c0, C4<0>, C4<0>;
L_0x557cddda6e30 .functor AND 1, L_0x557cddda6b10, L_0x557cddda71c0, C4<1>, C4<1>;
v0x557cdd9ba860_0 .net "S", 0 0, L_0x557cddda6ce0;  alias, 1 drivers
v0x557cdd9ba900_0 .net "a", 0 0, L_0x557cddda6b10;  alias, 1 drivers
v0x557cdd9ba9a0_0 .net "b", 0 0, L_0x557cddda71c0;  alias, 1 drivers
v0x557cdd9baa40_0 .net "cout", 0 0, L_0x557cddda6e30;  alias, 1 drivers
S_0x557cdd9bc1d0 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd5179c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdd9c41d0_0 .net "S", 7 0, L_0x557cdddbf0f0;  alias, 1 drivers
v0x557cdd9c4270_0 .net "a", 7 0, L_0x557cdddbaad0;  alias, 1 drivers
v0x557cdd9c4310_0 .net "b", 7 0, L_0x557cdddbad90;  alias, 1 drivers
v0x557cdd9c43b0_0 .net "carin", 7 0, L_0x557cdddbefa0;  1 drivers
L_0x7f5061444860 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9c4450_0 .net "cin", 0 0, L_0x7f5061444860;  1 drivers
v0x557cdd9c44f0_0 .net "cout", 0 0, L_0x557cdddbf630;  alias, 1 drivers
L_0x557cddd28e90 .part L_0x557cdddbaad0, 1, 1;
L_0x557cddd28fe0 .part L_0x557cdddbad90, 1, 1;
L_0x557cddd29110 .part L_0x557cdddbefa0, 0, 1;
L_0x557cdddbc240 .part L_0x557cdddbaad0, 2, 1;
L_0x557cdddbc400 .part L_0x557cdddbad90, 2, 1;
L_0x557cdddbc5c0 .part L_0x557cdddbefa0, 1, 1;
L_0x557cdddbc9b0 .part L_0x557cdddbaad0, 3, 1;
L_0x557cdddbcae0 .part L_0x557cdddbad90, 3, 1;
L_0x557cdddbcc10 .part L_0x557cdddbefa0, 2, 1;
L_0x557cdddbd000 .part L_0x557cdddbaad0, 4, 1;
L_0x557cdddbd130 .part L_0x557cdddbad90, 4, 1;
L_0x557cdddbd260 .part L_0x557cdddbefa0, 3, 1;
L_0x557cdddbd7a0 .part L_0x557cdddbaad0, 5, 1;
L_0x557cdddbd8d0 .part L_0x557cdddbad90, 5, 1;
L_0x557cdddbda80 .part L_0x557cdddbefa0, 4, 1;
L_0x557cdddbdea0 .part L_0x557cdddbaad0, 6, 1;
L_0x557cdddbe170 .part L_0x557cdddbad90, 6, 1;
L_0x557cdddbe320 .part L_0x557cdddbefa0, 5, 1;
L_0x557cdddbe730 .part L_0x557cdddbaad0, 7, 1;
L_0x557cdddbe860 .part L_0x557cdddbad90, 7, 1;
L_0x557cdddbe3c0 .part L_0x557cdddbefa0, 6, 1;
L_0x557cdddbee70 .part L_0x557cdddbaad0, 0, 1;
L_0x557cdddbe990 .part L_0x557cdddbad90, 0, 1;
LS_0x557cdddbf0f0_0_0 .concat8 [ 1 1 1 1], L_0x557cdddbebb0, L_0x557cddd28c20, L_0x557cdddbc060, L_0x557cdddbc7d0;
LS_0x557cdddbf0f0_0_4 .concat8 [ 1 1 1 1], L_0x557cdddbce20, L_0x557cdddbd570, L_0x557cdddbdc20, L_0x557cdddbe540;
L_0x557cdddbf0f0 .concat8 [ 4 4 0 0], LS_0x557cdddbf0f0_0_0, LS_0x557cdddbf0f0_0_4;
LS_0x557cdddbefa0_0_0 .concat8 [ 1 1 1 1], L_0x557cdddbee00, L_0x557cddd28e00, L_0x557cdddbc1d0, L_0x557cdddbc940;
LS_0x557cdddbefa0_0_4 .concat8 [ 1 1 1 1], L_0x557cdddbcf90, L_0x557cdddbd730, L_0x557cdddbde30, L_0x557cdddbe6c0;
L_0x557cdddbefa0 .concat8 [ 4 4 0 0], LS_0x557cdddbefa0_0_0, LS_0x557cdddbefa0_0_4;
L_0x557cdddbf630 .part L_0x557cdddbefa0, 7, 1;
S_0x557cdd9bc350 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbee00 .functor OR 1, L_0x557cdddbeb40, L_0x557cdddbed00, C4<0>, C4<0>;
v0x557cdd9bccd0_0 .net "S", 0 0, L_0x557cdddbebb0;  1 drivers
v0x557cdd9bcd70_0 .net "a", 0 0, L_0x557cdddbee70;  1 drivers
v0x557cdd9bce10_0 .net "b", 0 0, L_0x557cdddbe990;  1 drivers
v0x557cdd9bceb0_0 .net "c_1", 0 0, L_0x557cdddbeb40;  1 drivers
v0x557cdd9bcf50_0 .net "c_2", 0 0, L_0x557cdddbed00;  1 drivers
v0x557cdd9bcff0_0 .net "cin", 0 0, L_0x7f5061444860;  alias, 1 drivers
v0x557cdd9bd090_0 .net "cout", 0 0, L_0x557cdddbee00;  1 drivers
v0x557cdd9bd130_0 .net "h_1_out", 0 0, L_0x557cdddbead0;  1 drivers
S_0x557cdd9bc4d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9bc350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbead0 .functor XOR 1, L_0x557cdddbee70, L_0x557cdddbe990, C4<0>, C4<0>;
L_0x557cdddbeb40 .functor AND 1, L_0x557cdddbee70, L_0x557cdddbe990, C4<1>, C4<1>;
v0x557cdd9bc650_0 .net "S", 0 0, L_0x557cdddbead0;  alias, 1 drivers
v0x557cdd9bc6f0_0 .net "a", 0 0, L_0x557cdddbee70;  alias, 1 drivers
v0x557cdd9bc790_0 .net "b", 0 0, L_0x557cdddbe990;  alias, 1 drivers
v0x557cdd9bc830_0 .net "cout", 0 0, L_0x557cdddbeb40;  alias, 1 drivers
S_0x557cdd9bc8d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9bc350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbebb0 .functor XOR 1, L_0x557cdddbead0, L_0x7f5061444860, C4<0>, C4<0>;
L_0x557cdddbed00 .functor AND 1, L_0x557cdddbead0, L_0x7f5061444860, C4<1>, C4<1>;
v0x557cdd9bca50_0 .net "S", 0 0, L_0x557cdddbebb0;  alias, 1 drivers
v0x557cdd9bcaf0_0 .net "a", 0 0, L_0x557cdddbead0;  alias, 1 drivers
v0x557cdd9bcb90_0 .net "b", 0 0, L_0x7f5061444860;  alias, 1 drivers
v0x557cdd9bcc30_0 .net "cout", 0 0, L_0x557cdddbed00;  alias, 1 drivers
S_0x557cdd9bd1d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
P_0x557cdd382d80 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9bd350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9bd1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd28e00 .functor OR 1, L_0x557cddd28b40, L_0x557cddd28d20, C4<0>, C4<0>;
v0x557cdd9bdcd0_0 .net "S", 0 0, L_0x557cddd28c20;  1 drivers
v0x557cdd9bdd70_0 .net "a", 0 0, L_0x557cddd28e90;  1 drivers
v0x557cdd9bde10_0 .net "b", 0 0, L_0x557cddd28fe0;  1 drivers
v0x557cdd9bdeb0_0 .net "c_1", 0 0, L_0x557cddd28b40;  1 drivers
v0x557cdd9bdf50_0 .net "c_2", 0 0, L_0x557cddd28d20;  1 drivers
v0x557cdd9bdff0_0 .net "cin", 0 0, L_0x557cddd29110;  1 drivers
v0x557cdd9be090_0 .net "cout", 0 0, L_0x557cddd28e00;  1 drivers
v0x557cdd9be130_0 .net "h_1_out", 0 0, L_0x557cddd28a30;  1 drivers
S_0x557cdd9bd4d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9bd350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd28a30 .functor XOR 1, L_0x557cddd28e90, L_0x557cddd28fe0, C4<0>, C4<0>;
L_0x557cddd28b40 .functor AND 1, L_0x557cddd28e90, L_0x557cddd28fe0, C4<1>, C4<1>;
v0x557cdd9bd650_0 .net "S", 0 0, L_0x557cddd28a30;  alias, 1 drivers
v0x557cdd9bd6f0_0 .net "a", 0 0, L_0x557cddd28e90;  alias, 1 drivers
v0x557cdd9bd790_0 .net "b", 0 0, L_0x557cddd28fe0;  alias, 1 drivers
v0x557cdd9bd830_0 .net "cout", 0 0, L_0x557cddd28b40;  alias, 1 drivers
S_0x557cdd9bd8d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9bd350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd28c20 .functor XOR 1, L_0x557cddd28a30, L_0x557cddd29110, C4<0>, C4<0>;
L_0x557cddd28d20 .functor AND 1, L_0x557cddd28a30, L_0x557cddd29110, C4<1>, C4<1>;
v0x557cdd9bda50_0 .net "S", 0 0, L_0x557cddd28c20;  alias, 1 drivers
v0x557cdd9bdaf0_0 .net "a", 0 0, L_0x557cddd28a30;  alias, 1 drivers
v0x557cdd9bdb90_0 .net "b", 0 0, L_0x557cddd29110;  alias, 1 drivers
v0x557cdd9bdc30_0 .net "cout", 0 0, L_0x557cddd28d20;  alias, 1 drivers
S_0x557cdd9be1d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
P_0x557cdd2a3c00 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9be350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9be1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbc1d0 .functor OR 1, L_0x557cdddbbff0, L_0x557cdddbc160, C4<0>, C4<0>;
v0x557cdd9becd0_0 .net "S", 0 0, L_0x557cdddbc060;  1 drivers
v0x557cdd9bed70_0 .net "a", 0 0, L_0x557cdddbc240;  1 drivers
v0x557cdd9bee10_0 .net "b", 0 0, L_0x557cdddbc400;  1 drivers
v0x557cdd9beeb0_0 .net "c_1", 0 0, L_0x557cdddbbff0;  1 drivers
v0x557cdd9bef50_0 .net "c_2", 0 0, L_0x557cdddbc160;  1 drivers
v0x557cdd9beff0_0 .net "cin", 0 0, L_0x557cdddbc5c0;  1 drivers
v0x557cdd9bf090_0 .net "cout", 0 0, L_0x557cdddbc1d0;  1 drivers
v0x557cdd9bf130_0 .net "h_1_out", 0 0, L_0x557cdddbbf80;  1 drivers
S_0x557cdd9be4d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9be350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbbf80 .functor XOR 1, L_0x557cdddbc240, L_0x557cdddbc400, C4<0>, C4<0>;
L_0x557cdddbbff0 .functor AND 1, L_0x557cdddbc240, L_0x557cdddbc400, C4<1>, C4<1>;
v0x557cdd9be650_0 .net "S", 0 0, L_0x557cdddbbf80;  alias, 1 drivers
v0x557cdd9be6f0_0 .net "a", 0 0, L_0x557cdddbc240;  alias, 1 drivers
v0x557cdd9be790_0 .net "b", 0 0, L_0x557cdddbc400;  alias, 1 drivers
v0x557cdd9be830_0 .net "cout", 0 0, L_0x557cdddbbff0;  alias, 1 drivers
S_0x557cdd9be8d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9be350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbc060 .functor XOR 1, L_0x557cdddbbf80, L_0x557cdddbc5c0, C4<0>, C4<0>;
L_0x557cdddbc160 .functor AND 1, L_0x557cdddbbf80, L_0x557cdddbc5c0, C4<1>, C4<1>;
v0x557cdd9bea50_0 .net "S", 0 0, L_0x557cdddbc060;  alias, 1 drivers
v0x557cdd9beaf0_0 .net "a", 0 0, L_0x557cdddbbf80;  alias, 1 drivers
v0x557cdd9beb90_0 .net "b", 0 0, L_0x557cdddbc5c0;  alias, 1 drivers
v0x557cdd9bec30_0 .net "cout", 0 0, L_0x557cdddbc160;  alias, 1 drivers
S_0x557cdd9bf1d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
P_0x557cdd290e70 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9bf350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9bf1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbc940 .functor OR 1, L_0x557cdddbc760, L_0x557cdddbc8d0, C4<0>, C4<0>;
v0x557cdd9bfcd0_0 .net "S", 0 0, L_0x557cdddbc7d0;  1 drivers
v0x557cdd9bfd70_0 .net "a", 0 0, L_0x557cdddbc9b0;  1 drivers
v0x557cdd9bfe10_0 .net "b", 0 0, L_0x557cdddbcae0;  1 drivers
v0x557cdd9bfeb0_0 .net "c_1", 0 0, L_0x557cdddbc760;  1 drivers
v0x557cdd9bff50_0 .net "c_2", 0 0, L_0x557cdddbc8d0;  1 drivers
v0x557cdd9bfff0_0 .net "cin", 0 0, L_0x557cdddbcc10;  1 drivers
v0x557cdd9c0090_0 .net "cout", 0 0, L_0x557cdddbc940;  1 drivers
v0x557cdd9c0130_0 .net "h_1_out", 0 0, L_0x557cdddbc6f0;  1 drivers
S_0x557cdd9bf4d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9bf350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbc6f0 .functor XOR 1, L_0x557cdddbc9b0, L_0x557cdddbcae0, C4<0>, C4<0>;
L_0x557cdddbc760 .functor AND 1, L_0x557cdddbc9b0, L_0x557cdddbcae0, C4<1>, C4<1>;
v0x557cdd9bf650_0 .net "S", 0 0, L_0x557cdddbc6f0;  alias, 1 drivers
v0x557cdd9bf6f0_0 .net "a", 0 0, L_0x557cdddbc9b0;  alias, 1 drivers
v0x557cdd9bf790_0 .net "b", 0 0, L_0x557cdddbcae0;  alias, 1 drivers
v0x557cdd9bf830_0 .net "cout", 0 0, L_0x557cdddbc760;  alias, 1 drivers
S_0x557cdd9bf8d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9bf350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbc7d0 .functor XOR 1, L_0x557cdddbc6f0, L_0x557cdddbcc10, C4<0>, C4<0>;
L_0x557cdddbc8d0 .functor AND 1, L_0x557cdddbc6f0, L_0x557cdddbcc10, C4<1>, C4<1>;
v0x557cdd9bfa50_0 .net "S", 0 0, L_0x557cdddbc7d0;  alias, 1 drivers
v0x557cdd9bfaf0_0 .net "a", 0 0, L_0x557cdddbc6f0;  alias, 1 drivers
v0x557cdd9bfb90_0 .net "b", 0 0, L_0x557cdddbcc10;  alias, 1 drivers
v0x557cdd9bfc30_0 .net "cout", 0 0, L_0x557cdddbc8d0;  alias, 1 drivers
S_0x557cdd9c01d0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
P_0x557cdd45ba10 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdd9c0350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9c01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbcf90 .functor OR 1, L_0x557cdddbcdb0, L_0x557cdddbcf20, C4<0>, C4<0>;
v0x557cdd9c0cd0_0 .net "S", 0 0, L_0x557cdddbce20;  1 drivers
v0x557cdd9c0d70_0 .net "a", 0 0, L_0x557cdddbd000;  1 drivers
v0x557cdd9c0e10_0 .net "b", 0 0, L_0x557cdddbd130;  1 drivers
v0x557cdd9c0eb0_0 .net "c_1", 0 0, L_0x557cdddbcdb0;  1 drivers
v0x557cdd9c0f50_0 .net "c_2", 0 0, L_0x557cdddbcf20;  1 drivers
v0x557cdd9c0ff0_0 .net "cin", 0 0, L_0x557cdddbd260;  1 drivers
v0x557cdd9c1090_0 .net "cout", 0 0, L_0x557cdddbcf90;  1 drivers
v0x557cdd9c1130_0 .net "h_1_out", 0 0, L_0x557cdddbcd40;  1 drivers
S_0x557cdd9c04d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbcd40 .functor XOR 1, L_0x557cdddbd000, L_0x557cdddbd130, C4<0>, C4<0>;
L_0x557cdddbcdb0 .functor AND 1, L_0x557cdddbd000, L_0x557cdddbd130, C4<1>, C4<1>;
v0x557cdd9c0650_0 .net "S", 0 0, L_0x557cdddbcd40;  alias, 1 drivers
v0x557cdd9c06f0_0 .net "a", 0 0, L_0x557cdddbd000;  alias, 1 drivers
v0x557cdd9c0790_0 .net "b", 0 0, L_0x557cdddbd130;  alias, 1 drivers
v0x557cdd9c0830_0 .net "cout", 0 0, L_0x557cdddbcdb0;  alias, 1 drivers
S_0x557cdd9c08d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c0350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbce20 .functor XOR 1, L_0x557cdddbcd40, L_0x557cdddbd260, C4<0>, C4<0>;
L_0x557cdddbcf20 .functor AND 1, L_0x557cdddbcd40, L_0x557cdddbd260, C4<1>, C4<1>;
v0x557cdd9c0a50_0 .net "S", 0 0, L_0x557cdddbce20;  alias, 1 drivers
v0x557cdd9c0af0_0 .net "a", 0 0, L_0x557cdddbcd40;  alias, 1 drivers
v0x557cdd9c0b90_0 .net "b", 0 0, L_0x557cdddbd260;  alias, 1 drivers
v0x557cdd9c0c30_0 .net "cout", 0 0, L_0x557cdddbcf20;  alias, 1 drivers
S_0x557cdd9c11d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
P_0x557cdd44c6b0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdd9c1350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9c11d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbd730 .functor OR 1, L_0x557cdddbd500, L_0x557cdddbd670, C4<0>, C4<0>;
v0x557cdd9c1cd0_0 .net "S", 0 0, L_0x557cdddbd570;  1 drivers
v0x557cdd9c1d70_0 .net "a", 0 0, L_0x557cdddbd7a0;  1 drivers
v0x557cdd9c1e10_0 .net "b", 0 0, L_0x557cdddbd8d0;  1 drivers
v0x557cdd9c1eb0_0 .net "c_1", 0 0, L_0x557cdddbd500;  1 drivers
v0x557cdd9c1f50_0 .net "c_2", 0 0, L_0x557cdddbd670;  1 drivers
v0x557cdd9c1ff0_0 .net "cin", 0 0, L_0x557cdddbda80;  1 drivers
v0x557cdd9c2090_0 .net "cout", 0 0, L_0x557cdddbd730;  1 drivers
v0x557cdd9c2130_0 .net "h_1_out", 0 0, L_0x557cdddbd490;  1 drivers
S_0x557cdd9c14d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c1350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbd490 .functor XOR 1, L_0x557cdddbd7a0, L_0x557cdddbd8d0, C4<0>, C4<0>;
L_0x557cdddbd500 .functor AND 1, L_0x557cdddbd7a0, L_0x557cdddbd8d0, C4<1>, C4<1>;
v0x557cdd9c1650_0 .net "S", 0 0, L_0x557cdddbd490;  alias, 1 drivers
v0x557cdd9c16f0_0 .net "a", 0 0, L_0x557cdddbd7a0;  alias, 1 drivers
v0x557cdd9c1790_0 .net "b", 0 0, L_0x557cdddbd8d0;  alias, 1 drivers
v0x557cdd9c1830_0 .net "cout", 0 0, L_0x557cdddbd500;  alias, 1 drivers
S_0x557cdd9c18d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c1350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbd570 .functor XOR 1, L_0x557cdddbd490, L_0x557cdddbda80, C4<0>, C4<0>;
L_0x557cdddbd670 .functor AND 1, L_0x557cdddbd490, L_0x557cdddbda80, C4<1>, C4<1>;
v0x557cdd9c1a50_0 .net "S", 0 0, L_0x557cdddbd570;  alias, 1 drivers
v0x557cdd9c1af0_0 .net "a", 0 0, L_0x557cdddbd490;  alias, 1 drivers
v0x557cdd9c1b90_0 .net "b", 0 0, L_0x557cdddbda80;  alias, 1 drivers
v0x557cdd9c1c30_0 .net "cout", 0 0, L_0x557cdddbd670;  alias, 1 drivers
S_0x557cdd9c21d0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
P_0x557cdcf149c0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdd9c2350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9c21d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbde30 .functor OR 1, L_0x557cdddbdbb0, L_0x557cdddbdd70, C4<0>, C4<0>;
v0x557cdd9c2cd0_0 .net "S", 0 0, L_0x557cdddbdc20;  1 drivers
v0x557cdd9c2d70_0 .net "a", 0 0, L_0x557cdddbdea0;  1 drivers
v0x557cdd9c2e10_0 .net "b", 0 0, L_0x557cdddbe170;  1 drivers
v0x557cdd9c2eb0_0 .net "c_1", 0 0, L_0x557cdddbdbb0;  1 drivers
v0x557cdd9c2f50_0 .net "c_2", 0 0, L_0x557cdddbdd70;  1 drivers
v0x557cdd9c2ff0_0 .net "cin", 0 0, L_0x557cdddbe320;  1 drivers
v0x557cdd9c3090_0 .net "cout", 0 0, L_0x557cdddbde30;  1 drivers
v0x557cdd9c3130_0 .net "h_1_out", 0 0, L_0x557cdddbd420;  1 drivers
S_0x557cdd9c24d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbd420 .functor XOR 1, L_0x557cdddbdea0, L_0x557cdddbe170, C4<0>, C4<0>;
L_0x557cdddbdbb0 .functor AND 1, L_0x557cdddbdea0, L_0x557cdddbe170, C4<1>, C4<1>;
v0x557cdd9c2650_0 .net "S", 0 0, L_0x557cdddbd420;  alias, 1 drivers
v0x557cdd9c26f0_0 .net "a", 0 0, L_0x557cdddbdea0;  alias, 1 drivers
v0x557cdd9c2790_0 .net "b", 0 0, L_0x557cdddbe170;  alias, 1 drivers
v0x557cdd9c2830_0 .net "cout", 0 0, L_0x557cdddbdbb0;  alias, 1 drivers
S_0x557cdd9c28d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c2350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbdc20 .functor XOR 1, L_0x557cdddbd420, L_0x557cdddbe320, C4<0>, C4<0>;
L_0x557cdddbdd70 .functor AND 1, L_0x557cdddbd420, L_0x557cdddbe320, C4<1>, C4<1>;
v0x557cdd9c2a50_0 .net "S", 0 0, L_0x557cdddbdc20;  alias, 1 drivers
v0x557cdd9c2af0_0 .net "a", 0 0, L_0x557cdddbd420;  alias, 1 drivers
v0x557cdd9c2b90_0 .net "b", 0 0, L_0x557cdddbe320;  alias, 1 drivers
v0x557cdd9c2c30_0 .net "cout", 0 0, L_0x557cdddbdd70;  alias, 1 drivers
S_0x557cdd9c31d0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdd9bc1d0;
 .timescale 0 0;
P_0x557cdcdd5470 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdd9c3350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9c31d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddbe6c0 .functor OR 1, L_0x557cdddbe4d0, L_0x557cdddbe600, C4<0>, C4<0>;
v0x557cdd9c3cd0_0 .net "S", 0 0, L_0x557cdddbe540;  1 drivers
v0x557cdd9c3d70_0 .net "a", 0 0, L_0x557cdddbe730;  1 drivers
v0x557cdd9c3e10_0 .net "b", 0 0, L_0x557cdddbe860;  1 drivers
v0x557cdd9c3eb0_0 .net "c_1", 0 0, L_0x557cdddbe4d0;  1 drivers
v0x557cdd9c3f50_0 .net "c_2", 0 0, L_0x557cdddbe600;  1 drivers
v0x557cdd9c3ff0_0 .net "cin", 0 0, L_0x557cdddbe3c0;  1 drivers
v0x557cdd9c4090_0 .net "cout", 0 0, L_0x557cdddbe6c0;  1 drivers
v0x557cdd9c4130_0 .net "h_1_out", 0 0, L_0x557cdddbe460;  1 drivers
S_0x557cdd9c34d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c3350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbe460 .functor XOR 1, L_0x557cdddbe730, L_0x557cdddbe860, C4<0>, C4<0>;
L_0x557cdddbe4d0 .functor AND 1, L_0x557cdddbe730, L_0x557cdddbe860, C4<1>, C4<1>;
v0x557cdd9c3650_0 .net "S", 0 0, L_0x557cdddbe460;  alias, 1 drivers
v0x557cdd9c36f0_0 .net "a", 0 0, L_0x557cdddbe730;  alias, 1 drivers
v0x557cdd9c3790_0 .net "b", 0 0, L_0x557cdddbe860;  alias, 1 drivers
v0x557cdd9c3830_0 .net "cout", 0 0, L_0x557cdddbe4d0;  alias, 1 drivers
S_0x557cdd9c38d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c3350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddbe540 .functor XOR 1, L_0x557cdddbe460, L_0x557cdddbe3c0, C4<0>, C4<0>;
L_0x557cdddbe600 .functor AND 1, L_0x557cdddbe460, L_0x557cdddbe3c0, C4<1>, C4<1>;
v0x557cdd9c3a50_0 .net "S", 0 0, L_0x557cdddbe540;  alias, 1 drivers
v0x557cdd9c3af0_0 .net "a", 0 0, L_0x557cdddbe460;  alias, 1 drivers
v0x557cdd9c3b90_0 .net "b", 0 0, L_0x557cdddbe3c0;  alias, 1 drivers
v0x557cdd9c3c30_0 .net "cout", 0 0, L_0x557cdddbe600;  alias, 1 drivers
S_0x557cdd9c4590 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd90ff0 .functor BUFZ 2, L_0x557cddd90b10, C4<00>, C4<00>, C4<00>;
L_0x557cddd91280 .functor BUFZ 2, L_0x557cddd90d50, C4<00>, C4<00>, C4<00>;
L_0x557cddd91380 .functor AND 1, L_0x557cddd90f00, L_0x557cddd91190, C4<1>, C4<1>;
L_0x557cddd91580 .functor AND 1, L_0x557cddd90e60, L_0x557cddd910f0, C4<1>, C4<1>;
L_0x557cddd91820 .functor NOT 1, L_0x557cddd90e60, C4<0>, C4<0>, C4<0>;
L_0x557cddd91890 .functor AND 1, L_0x557cddd91820, L_0x557cddd90f00, C4<1>, C4<1>;
L_0x557cddd91950 .functor NOT 1, L_0x557cddd910f0, C4<0>, C4<0>, C4<0>;
L_0x557cddd919c0 .functor AND 1, L_0x557cddd91950, L_0x557cddd91190, C4<1>, C4<1>;
L_0x557cddd91ad0 .functor XOR 1, L_0x557cddd90e60, L_0x557cddd90f00, C4<0>, C4<0>;
L_0x557cddd91c60 .functor XOR 1, L_0x557cddd910f0, L_0x557cddd91190, C4<0>, C4<0>;
L_0x557cddd91df0 .functor AND 1, L_0x557cddd91ad0, L_0x557cddd91c60, C4<1>, C4<1>;
L_0x557cddd94c60 .functor NOT 1, L_0x557cddd91890, C4<0>, C4<0>, C4<0>;
L_0x557cddd94d90 .functor NOT 1, L_0x557cddd919c0, C4<0>, C4<0>, C4<0>;
L_0x557cddd94e50 .functor XOR 1, L_0x557cddd94c60, L_0x557cddd94d90, C4<0>, C4<0>;
L_0x557cddd97320 .functor BUFZ 2, L_0x557cddd91440, C4<00>, C4<00>, C4<00>;
L_0x557cddd97430 .functor BUFZ 2, L_0x557cddd91690, C4<00>, C4<00>, C4<00>;
L_0x557cddd975c0 .functor BUFZ 2, L_0x557cddd972b0, C4<00>, C4<00>, C4<00>;
v0x557cdd9d3930_0 .net "X", 1 0, L_0x557cddd90b10;  alias, 1 drivers
v0x557cdd9d39d0_0 .net "Xe", 0 0, L_0x557cddd90f00;  1 drivers
v0x557cdd9d3a70_0 .net "Xn", 0 0, L_0x557cddd90e60;  1 drivers
v0x557cdd9d3b10_0 .net "Y", 1 0, L_0x557cddd90d50;  alias, 1 drivers
v0x557cdd9d3bb0_0 .net "Ye", 0 0, L_0x557cddd91190;  1 drivers
v0x557cdd9d3c50_0 .net "Yn", 0 0, L_0x557cddd910f0;  1 drivers
v0x557cdd9d3cf0_0 .net "Z", 3 0, L_0x557cddd99090;  alias, 1 drivers
v0x557cdd9d3d90_0 .net *"_s12", 0 0, L_0x557cddd91380;  1 drivers
L_0x7f5061443ae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d3e30_0 .net/2s *"_s17", 0 0, L_0x7f5061443ae0;  1 drivers
v0x557cdd9d3ed0_0 .net *"_s21", 0 0, L_0x557cddd91580;  1 drivers
L_0x7f5061443b28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d3f70_0 .net/2s *"_s26", 0 0, L_0x7f5061443b28;  1 drivers
v0x557cdd9d4010_0 .net *"_s30", 0 0, L_0x557cddd91820;  1 drivers
v0x557cdd9d40b0_0 .net *"_s34", 0 0, L_0x557cddd91950;  1 drivers
v0x557cdd9d4150_0 .net *"_s4", 1 0, L_0x557cddd90ff0;  1 drivers
v0x557cdd9d41f0_0 .net *"_s46", 0 0, L_0x557cddd91df0;  1 drivers
L_0x7f5061443c00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d4290_0 .net/2s *"_s51", 0 0, L_0x7f5061443c00;  1 drivers
v0x557cdd9d4330_0 .net *"_s53", 0 0, L_0x557cddd94c60;  1 drivers
v0x557cdd9d44e0_0 .net *"_s55", 0 0, L_0x557cddd94d90;  1 drivers
v0x557cdd9d4580_0 .net *"_s62", 1 0, L_0x557cddd97320;  1 drivers
v0x557cdd9d4620_0 .net *"_s67", 1 0, L_0x557cddd97430;  1 drivers
L_0x7f5061443d68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d46c0_0 .net/2s *"_s70", 0 0, L_0x7f5061443d68;  1 drivers
v0x557cdd9d4760_0 .net *"_s75", 1 0, L_0x557cddd975c0;  1 drivers
L_0x7f5061443db0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d4800_0 .net/2s *"_s79", 0 0, L_0x7f5061443db0;  1 drivers
v0x557cdd9d48a0_0 .net *"_s9", 1 0, L_0x557cddd91280;  1 drivers
L_0x7f5061443bb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d4940_0 .net "add", 0 0, L_0x7f5061443bb8;  1 drivers
v0x557cdd9d49e0_0 .net "big_z0_z2", 3 0, L_0x557cddd97390;  1 drivers
v0x557cdd9d4a80_0 .net "big_z1", 3 0, L_0x557cddd97630;  1 drivers
v0x557cdd9d4b20_0 .net "cout_z1", 0 0, L_0x557cddd95c40;  1 drivers
v0x557cdd9d4bc0_0 .net "cout_z1_1", 0 0, L_0x557cddd92f70;  1 drivers
v0x557cdd9d4c60_0 .net "dummy_cout", 0 0, L_0x557cddd992d0;  1 drivers
v0x557cdd9d4d00_0 .net "signX", 0 0, L_0x557cddd91890;  1 drivers
v0x557cdd9d4da0_0 .net "signY", 0 0, L_0x557cddd919c0;  1 drivers
v0x557cdd9d4e40_0 .net "sign_z3", 0 0, L_0x557cddd94e50;  1 drivers
L_0x7f5061443b70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d50f0_0 .net "sub", 0 0, L_0x7f5061443b70;  1 drivers
v0x557cdd9d5190_0 .net "z0", 1 0, L_0x557cddd91440;  1 drivers
v0x557cdd9d5230_0 .net "z1", 1 0, L_0x557cddd972b0;  1 drivers
v0x557cdd9d52d0_0 .net "z1_1", 1 0, L_0x557cddd94ac0;  1 drivers
v0x557cdd9d5370_0 .net "z2", 1 0, L_0x557cddd91690;  1 drivers
v0x557cdd9d5410_0 .net "z3", 1 0, L_0x557cddd91e60;  1 drivers
v0x557cdd9d54b0_0 .net "z3_1", 0 0, L_0x557cddd91ad0;  1 drivers
v0x557cdd9d5550_0 .net "z3_2", 0 0, L_0x557cddd91c60;  1 drivers
L_0x557cddd90e60 .part L_0x557cddd90ff0, 1, 1;
L_0x557cddd90f00 .part L_0x557cddd90ff0, 0, 1;
L_0x557cddd910f0 .part L_0x557cddd91280, 1, 1;
L_0x557cddd91190 .part L_0x557cddd91280, 0, 1;
L_0x557cddd91440 .concat8 [ 1 1 0 0], L_0x557cddd91380, L_0x7f5061443ae0;
L_0x557cddd91690 .concat8 [ 1 1 0 0], L_0x557cddd91580, L_0x7f5061443b28;
L_0x557cddd91e60 .concat8 [ 1 1 0 0], L_0x557cddd91df0, L_0x7f5061443c00;
L_0x557cddd97390 .concat8 [ 2 2 0 0], L_0x557cddd97320, L_0x557cddd97430;
L_0x557cddd97630 .concat8 [ 1 2 1 0], L_0x7f5061443d68, L_0x557cddd975c0, L_0x7f5061443db0;
S_0x557cdd9c4710 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd9c4590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcfd7140 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd91f00 .functor XOR 2, L_0x7f5061449258, L_0x557cddd91690, C4<00>, C4<00>;
L_0x557cddd93060 .functor NOT 1, L_0x557cddd92f70, C4<0>, C4<0>, C4<0>;
L_0x557cddd93160 .functor AND 1, L_0x7f5061443bb8, L_0x557cddd93060, C4<1>, C4<1>;
L_0x557cddd933d0 .functor NOT 2, L_0x557cddd932e0, C4<00>, C4<00>, C4<00>;
L_0x557cddd93490 .functor AND 2, L_0x557cddd92de0, L_0x557cddd933d0, C4<11>, C4<11>;
L_0x557cddd93550 .functor NOT 2, L_0x557cddd92de0, C4<00>, C4<00>, C4<00>;
L_0x557cddd94a50 .functor AND 2, L_0x557cddd94650, L_0x557cddd94920, C4<11>, C4<11>;
L_0x557cddd94ac0 .functor OR 2, L_0x557cddd93490, L_0x557cddd94a50, C4<00>, C4<00>;
v0x557cdd9c9010_0 .net *"_s0", 1 0, L_0x7f5061449258;  1 drivers
v0x557cdd9c90b0_0 .net *"_s10", 1 0, L_0x557cddd933d0;  1 drivers
L_0x7f5061443c48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9c9150_0 .net/2s *"_s18", 0 0, L_0x7f5061443c48;  1 drivers
L_0x7f5061443c90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9c91f0_0 .net/2s *"_s23", 0 0, L_0x7f5061443c90;  1 drivers
v0x557cdd9c9290_0 .net *"_s27", 1 0, L_0x557cddd94920;  1 drivers
v0x557cdd9c9330_0 .net *"_s4", 0 0, L_0x557cddd93060;  1 drivers
v0x557cdd9c93d0_0 .net *"_s8", 1 0, L_0x557cddd932e0;  1 drivers
v0x557cdd9c9470_0 .net "a", 1 0, L_0x557cddd91440;  alias, 1 drivers
v0x557cdd9c9510_0 .net "a_or_s", 0 0, L_0x7f5061443bb8;  alias, 1 drivers
v0x557cdd9c95b0_0 .net "add_1", 1 0, L_0x557cddd93610;  1 drivers
v0x557cdd9c9650_0 .net "b", 1 0, L_0x557cddd91690;  alias, 1 drivers
v0x557cdd9c96f0_0 .net "cout", 0 0, L_0x557cddd92f70;  alias, 1 drivers
v0x557cdd9c9790_0 .net "diff_is_negative", 0 0, L_0x557cddd93160;  1 drivers
v0x557cdd9c9830_0 .net "dummy_cout", 0 0, L_0x557cddd94790;  1 drivers
v0x557cdd9c98d0_0 .net "input_b", 1 0, L_0x557cddd91f00;  1 drivers
v0x557cdd9c9970_0 .net "inverted_out", 1 0, L_0x557cddd93550;  1 drivers
v0x557cdd9c9a10_0 .net "n_out", 1 0, L_0x557cddd94a50;  1 drivers
v0x557cdd9c9bc0_0 .net "negated_out", 1 0, L_0x557cddd94650;  1 drivers
v0x557cdd9c9c60_0 .net "out", 1 0, L_0x557cddd94ac0;  alias, 1 drivers
v0x557cdd9c9d00_0 .net "p_out", 1 0, L_0x557cddd93490;  1 drivers
v0x557cdd9c9da0_0 .net "t_out", 1 0, L_0x557cddd92de0;  1 drivers
L_0x557cddd932e0 .concat [ 1 1 0 0], L_0x557cddd93160, L_0x557cddd93160;
L_0x557cddd93610 .concat8 [ 1 1 0 0], L_0x7f5061443c90, L_0x7f5061443c48;
L_0x557cddd94880 .part L_0x557cddd93610, 1, 1;
L_0x557cddd94920 .concat [ 1 1 0 0], L_0x557cddd93160, L_0x557cddd93160;
S_0x557cdd9c4890 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9c4710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6a72d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9c6890_0 .net "S", 1 0, L_0x557cddd92de0;  alias, 1 drivers
v0x557cdd9c6930_0 .net "a", 1 0, L_0x557cddd91440;  alias, 1 drivers
v0x557cdd9c69d0_0 .net "b", 1 0, L_0x557cddd91f00;  alias, 1 drivers
v0x557cdd9c6a70_0 .net "carin", 1 0, L_0x557cddd92e80;  1 drivers
v0x557cdd9c6b10_0 .net "cin", 0 0, L_0x7f5061443bb8;  alias, 1 drivers
v0x557cdd9c6bb0_0 .net "cout", 0 0, L_0x557cddd92f70;  alias, 1 drivers
L_0x557cddd92410 .part L_0x557cddd91440, 1, 1;
L_0x557cddd925d0 .part L_0x557cddd91f00, 1, 1;
L_0x557cddd92700 .part L_0x557cddd92e80, 0, 1;
L_0x557cddd92af0 .part L_0x557cddd91440, 0, 1;
L_0x557cddd92c20 .part L_0x557cddd91f00, 0, 1;
L_0x557cddd92de0 .concat8 [ 1 1 0 0], L_0x557cddd92910, L_0x557cddd92190;
L_0x557cddd92e80 .concat8 [ 1 1 0 0], L_0x557cddd92a80, L_0x557cddd923a0;
L_0x557cddd92f70 .part L_0x557cddd92e80, 1, 1;
S_0x557cdd9c4a10 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9c4890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd92a80 .functor OR 1, L_0x557cddd928a0, L_0x557cddd92a10, C4<0>, C4<0>;
v0x557cdd9c5390_0 .net "S", 0 0, L_0x557cddd92910;  1 drivers
v0x557cdd9c5430_0 .net "a", 0 0, L_0x557cddd92af0;  1 drivers
v0x557cdd9c54d0_0 .net "b", 0 0, L_0x557cddd92c20;  1 drivers
v0x557cdd9c5570_0 .net "c_1", 0 0, L_0x557cddd928a0;  1 drivers
v0x557cdd9c5610_0 .net "c_2", 0 0, L_0x557cddd92a10;  1 drivers
v0x557cdd9c56b0_0 .net "cin", 0 0, L_0x7f5061443bb8;  alias, 1 drivers
v0x557cdd9c5750_0 .net "cout", 0 0, L_0x557cddd92a80;  1 drivers
v0x557cdd9c57f0_0 .net "h_1_out", 0 0, L_0x557cddd92830;  1 drivers
S_0x557cdd9c4b90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c4a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd92830 .functor XOR 1, L_0x557cddd92af0, L_0x557cddd92c20, C4<0>, C4<0>;
L_0x557cddd928a0 .functor AND 1, L_0x557cddd92af0, L_0x557cddd92c20, C4<1>, C4<1>;
v0x557cdd9c4d10_0 .net "S", 0 0, L_0x557cddd92830;  alias, 1 drivers
v0x557cdd9c4db0_0 .net "a", 0 0, L_0x557cddd92af0;  alias, 1 drivers
v0x557cdd9c4e50_0 .net "b", 0 0, L_0x557cddd92c20;  alias, 1 drivers
v0x557cdd9c4ef0_0 .net "cout", 0 0, L_0x557cddd928a0;  alias, 1 drivers
S_0x557cdd9c4f90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c4a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd92910 .functor XOR 1, L_0x557cddd92830, L_0x7f5061443bb8, C4<0>, C4<0>;
L_0x557cddd92a10 .functor AND 1, L_0x557cddd92830, L_0x7f5061443bb8, C4<1>, C4<1>;
v0x557cdd9c5110_0 .net "S", 0 0, L_0x557cddd92910;  alias, 1 drivers
v0x557cdd9c51b0_0 .net "a", 0 0, L_0x557cddd92830;  alias, 1 drivers
v0x557cdd9c5250_0 .net "b", 0 0, L_0x7f5061443bb8;  alias, 1 drivers
v0x557cdd9c52f0_0 .net "cout", 0 0, L_0x557cddd92a10;  alias, 1 drivers
S_0x557cdd9c5890 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9c4890;
 .timescale 0 0;
P_0x557cdd086080 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9c5a10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9c5890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd923a0 .functor OR 1, L_0x557cddd920d0, L_0x557cddd922e0, C4<0>, C4<0>;
v0x557cdd9c6390_0 .net "S", 0 0, L_0x557cddd92190;  1 drivers
v0x557cdd9c6430_0 .net "a", 0 0, L_0x557cddd92410;  1 drivers
v0x557cdd9c64d0_0 .net "b", 0 0, L_0x557cddd925d0;  1 drivers
v0x557cdd9c6570_0 .net "c_1", 0 0, L_0x557cddd920d0;  1 drivers
v0x557cdd9c6610_0 .net "c_2", 0 0, L_0x557cddd922e0;  1 drivers
v0x557cdd9c66b0_0 .net "cin", 0 0, L_0x557cddd92700;  1 drivers
v0x557cdd9c6750_0 .net "cout", 0 0, L_0x557cddd923a0;  1 drivers
v0x557cdd9c67f0_0 .net "h_1_out", 0 0, L_0x557cddd91fc0;  1 drivers
S_0x557cdd9c5b90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd91fc0 .functor XOR 1, L_0x557cddd92410, L_0x557cddd925d0, C4<0>, C4<0>;
L_0x557cddd920d0 .functor AND 1, L_0x557cddd92410, L_0x557cddd925d0, C4<1>, C4<1>;
v0x557cdd9c5d10_0 .net "S", 0 0, L_0x557cddd91fc0;  alias, 1 drivers
v0x557cdd9c5db0_0 .net "a", 0 0, L_0x557cddd92410;  alias, 1 drivers
v0x557cdd9c5e50_0 .net "b", 0 0, L_0x557cddd925d0;  alias, 1 drivers
v0x557cdd9c5ef0_0 .net "cout", 0 0, L_0x557cddd920d0;  alias, 1 drivers
S_0x557cdd9c5f90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c5a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd92190 .functor XOR 1, L_0x557cddd91fc0, L_0x557cddd92700, C4<0>, C4<0>;
L_0x557cddd922e0 .functor AND 1, L_0x557cddd91fc0, L_0x557cddd92700, C4<1>, C4<1>;
v0x557cdd9c6110_0 .net "S", 0 0, L_0x557cddd92190;  alias, 1 drivers
v0x557cdd9c61b0_0 .net "a", 0 0, L_0x557cddd91fc0;  alias, 1 drivers
v0x557cdd9c6250_0 .net "b", 0 0, L_0x557cddd92700;  alias, 1 drivers
v0x557cdd9c62f0_0 .net "cout", 0 0, L_0x557cddd922e0;  alias, 1 drivers
S_0x557cdd9c6c50 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9c4710;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcef7e80 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9c8c50_0 .net "S", 1 0, L_0x557cddd94650;  alias, 1 drivers
v0x557cdd9c8cf0_0 .net "a", 1 0, L_0x557cddd93550;  alias, 1 drivers
v0x557cdd9c8d90_0 .net "b", 1 0, L_0x557cddd93610;  alias, 1 drivers
v0x557cdd9c8e30_0 .net "carin", 1 0, L_0x557cddd946f0;  1 drivers
v0x557cdd9c8ed0_0 .net "cin", 0 0, L_0x557cddd94880;  1 drivers
v0x557cdd9c8f70_0 .net "cout", 0 0, L_0x557cddd94790;  alias, 1 drivers
L_0x557cddd93ba0 .part L_0x557cddd93550, 1, 1;
L_0x557cddd93cd0 .part L_0x557cddd93610, 1, 1;
L_0x557cddd93e00 .part L_0x557cddd946f0, 0, 1;
L_0x557cddd942d0 .part L_0x557cddd93550, 0, 1;
L_0x557cddd94490 .part L_0x557cddd93610, 0, 1;
L_0x557cddd94650 .concat8 [ 1 1 0 0], L_0x557cddd94010, L_0x557cddd93920;
L_0x557cddd946f0 .concat8 [ 1 1 0 0], L_0x557cddd94260, L_0x557cddd93b30;
L_0x557cddd94790 .part L_0x557cddd946f0, 1, 1;
S_0x557cdd9c6dd0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9c6c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd94260 .functor OR 1, L_0x557cddd93fa0, L_0x557cddd94160, C4<0>, C4<0>;
v0x557cdd9c7750_0 .net "S", 0 0, L_0x557cddd94010;  1 drivers
v0x557cdd9c77f0_0 .net "a", 0 0, L_0x557cddd942d0;  1 drivers
v0x557cdd9c7890_0 .net "b", 0 0, L_0x557cddd94490;  1 drivers
v0x557cdd9c7930_0 .net "c_1", 0 0, L_0x557cddd93fa0;  1 drivers
v0x557cdd9c79d0_0 .net "c_2", 0 0, L_0x557cddd94160;  1 drivers
v0x557cdd9c7a70_0 .net "cin", 0 0, L_0x557cddd94880;  alias, 1 drivers
v0x557cdd9c7b10_0 .net "cout", 0 0, L_0x557cddd94260;  1 drivers
v0x557cdd9c7bb0_0 .net "h_1_out", 0 0, L_0x557cddd93f30;  1 drivers
S_0x557cdd9c6f50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd93f30 .functor XOR 1, L_0x557cddd942d0, L_0x557cddd94490, C4<0>, C4<0>;
L_0x557cddd93fa0 .functor AND 1, L_0x557cddd942d0, L_0x557cddd94490, C4<1>, C4<1>;
v0x557cdd9c70d0_0 .net "S", 0 0, L_0x557cddd93f30;  alias, 1 drivers
v0x557cdd9c7170_0 .net "a", 0 0, L_0x557cddd942d0;  alias, 1 drivers
v0x557cdd9c7210_0 .net "b", 0 0, L_0x557cddd94490;  alias, 1 drivers
v0x557cdd9c72b0_0 .net "cout", 0 0, L_0x557cddd93fa0;  alias, 1 drivers
S_0x557cdd9c7350 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c6dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd94010 .functor XOR 1, L_0x557cddd93f30, L_0x557cddd94880, C4<0>, C4<0>;
L_0x557cddd94160 .functor AND 1, L_0x557cddd93f30, L_0x557cddd94880, C4<1>, C4<1>;
v0x557cdd9c74d0_0 .net "S", 0 0, L_0x557cddd94010;  alias, 1 drivers
v0x557cdd9c7570_0 .net "a", 0 0, L_0x557cddd93f30;  alias, 1 drivers
v0x557cdd9c7610_0 .net "b", 0 0, L_0x557cddd94880;  alias, 1 drivers
v0x557cdd9c76b0_0 .net "cout", 0 0, L_0x557cddd94160;  alias, 1 drivers
S_0x557cdd9c7c50 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9c6c50;
 .timescale 0 0;
P_0x557cdcebdd40 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9c7dd0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9c7c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd93b30 .functor OR 1, L_0x557cddd93860, L_0x557cddd93a70, C4<0>, C4<0>;
v0x557cdd9c8750_0 .net "S", 0 0, L_0x557cddd93920;  1 drivers
v0x557cdd9c87f0_0 .net "a", 0 0, L_0x557cddd93ba0;  1 drivers
v0x557cdd9c8890_0 .net "b", 0 0, L_0x557cddd93cd0;  1 drivers
v0x557cdd9c8930_0 .net "c_1", 0 0, L_0x557cddd93860;  1 drivers
v0x557cdd9c89d0_0 .net "c_2", 0 0, L_0x557cddd93a70;  1 drivers
v0x557cdd9c8a70_0 .net "cin", 0 0, L_0x557cddd93e00;  1 drivers
v0x557cdd9c8b10_0 .net "cout", 0 0, L_0x557cddd93b30;  1 drivers
v0x557cdd9c8bb0_0 .net "h_1_out", 0 0, L_0x557cddd93750;  1 drivers
S_0x557cdd9c7f50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9c7dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd93750 .functor XOR 1, L_0x557cddd93ba0, L_0x557cddd93cd0, C4<0>, C4<0>;
L_0x557cddd93860 .functor AND 1, L_0x557cddd93ba0, L_0x557cddd93cd0, C4<1>, C4<1>;
v0x557cdd9c80d0_0 .net "S", 0 0, L_0x557cddd93750;  alias, 1 drivers
v0x557cdd9c8170_0 .net "a", 0 0, L_0x557cddd93ba0;  alias, 1 drivers
v0x557cdd9c8210_0 .net "b", 0 0, L_0x557cddd93cd0;  alias, 1 drivers
v0x557cdd9c82b0_0 .net "cout", 0 0, L_0x557cddd93860;  alias, 1 drivers
S_0x557cdd9c8350 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9c7dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd93920 .functor XOR 1, L_0x557cddd93750, L_0x557cddd93e00, C4<0>, C4<0>;
L_0x557cddd93a70 .functor AND 1, L_0x557cddd93750, L_0x557cddd93e00, C4<1>, C4<1>;
v0x557cdd9c84d0_0 .net "S", 0 0, L_0x557cddd93920;  alias, 1 drivers
v0x557cdd9c8570_0 .net "a", 0 0, L_0x557cddd93750;  alias, 1 drivers
v0x557cdd9c8610_0 .net "b", 0 0, L_0x557cddd93e00;  alias, 1 drivers
v0x557cdd9c86b0_0 .net "cout", 0 0, L_0x557cddd93a70;  alias, 1 drivers
S_0x557cdd9c9e40 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd9c4590;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce4ce10 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd94d20 .functor XOR 2, L_0x557cdcf4b940, L_0x557cddd91e60, C4<00>, C4<00>;
L_0x557cddd95ce0 .functor NOT 1, L_0x557cddd95c40, C4<0>, C4<0>, C4<0>;
L_0x557cddd95de0 .functor AND 1, L_0x557cddd94e50, L_0x557cddd95ce0, C4<1>, C4<1>;
L_0x557cddd95ef0 .functor NOT 2, L_0x557cddd95e50, C4<00>, C4<00>, C4<00>;
L_0x557cddd95f60 .functor AND 2, L_0x557cddd95b00, L_0x557cddd95ef0, C4<11>, C4<11>;
L_0x557cddd95fd0 .functor NOT 2, L_0x557cddd95b00, C4<00>, C4<00>, C4<00>;
L_0x557cddd97240 .functor AND 2, L_0x557cddd96e90, L_0x557cddd97110, C4<11>, C4<11>;
L_0x557cddd972b0 .functor OR 2, L_0x557cddd95f60, L_0x557cddd97240, C4<00>, C4<00>;
v0x557cdd9ce740_0 .net *"_s0", 1 0, L_0x557cdcf4b940;  1 drivers
v0x557cdd9ce7e0_0 .net *"_s10", 1 0, L_0x557cddd95ef0;  1 drivers
L_0x7f5061443cd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9ce880_0 .net/2s *"_s18", 0 0, L_0x7f5061443cd8;  1 drivers
L_0x7f5061443d20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9ce920_0 .net/2s *"_s23", 0 0, L_0x7f5061443d20;  1 drivers
v0x557cdd9ce9c0_0 .net *"_s27", 1 0, L_0x557cddd97110;  1 drivers
v0x557cdd9cea60_0 .net *"_s4", 0 0, L_0x557cddd95ce0;  1 drivers
v0x557cdd9ceb00_0 .net *"_s8", 1 0, L_0x557cddd95e50;  1 drivers
v0x557cdd9ceba0_0 .net "a", 1 0, L_0x557cddd94ac0;  alias, 1 drivers
v0x557cdd9cec40_0 .net "a_or_s", 0 0, L_0x557cddd94e50;  alias, 1 drivers
v0x557cdd9cece0_0 .net "add_1", 1 0, L_0x557cddd960d0;  1 drivers
v0x557cdd9ced80_0 .net "b", 1 0, L_0x557cddd91e60;  alias, 1 drivers
v0x557cdd9cee20_0 .net "cout", 0 0, L_0x557cddd95c40;  alias, 1 drivers
v0x557cdd9ceec0_0 .net "diff_is_negative", 0 0, L_0x557cddd95de0;  1 drivers
v0x557cdd9cef60_0 .net "dummy_cout", 0 0, L_0x557cddd96fd0;  1 drivers
v0x557cdd9cf000_0 .net "input_b", 1 0, L_0x557cddd94d20;  1 drivers
v0x557cdd9cf0a0_0 .net "inverted_out", 1 0, L_0x557cddd95fd0;  1 drivers
v0x557cdd9cf140_0 .net "n_out", 1 0, L_0x557cddd97240;  1 drivers
v0x557cdd9cf2f0_0 .net "negated_out", 1 0, L_0x557cddd96e90;  1 drivers
v0x557cdd9cf390_0 .net "out", 1 0, L_0x557cddd972b0;  alias, 1 drivers
v0x557cdd9cf430_0 .net "p_out", 1 0, L_0x557cddd95f60;  1 drivers
v0x557cdd9cf4d0_0 .net "t_out", 1 0, L_0x557cddd95b00;  1 drivers
L_0x557cdcf4b940 .concat [ 1 1 0 0], L_0x557cddd94e50, L_0x557cddd94e50;
L_0x557cddd95e50 .concat [ 1 1 0 0], L_0x557cddd95de0, L_0x557cddd95de0;
L_0x557cddd960d0 .concat8 [ 1 1 0 0], L_0x7f5061443d20, L_0x7f5061443cd8;
L_0x557cddd97070 .part L_0x557cddd960d0, 1, 1;
L_0x557cddd97110 .concat [ 1 1 0 0], L_0x557cddd95de0, L_0x557cddd95de0;
S_0x557cdd9c9fc0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9c9e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce14000 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9cbfc0_0 .net "S", 1 0, L_0x557cddd95b00;  alias, 1 drivers
v0x557cdd9cc060_0 .net "a", 1 0, L_0x557cddd94ac0;  alias, 1 drivers
v0x557cdd9cc100_0 .net "b", 1 0, L_0x557cddd94d20;  alias, 1 drivers
v0x557cdd9cc1a0_0 .net "carin", 1 0, L_0x557cddd95ba0;  1 drivers
v0x557cdd9cc240_0 .net "cin", 0 0, L_0x557cddd94e50;  alias, 1 drivers
v0x557cdd9cc2e0_0 .net "cout", 0 0, L_0x557cddd95c40;  alias, 1 drivers
L_0x557cddd95140 .part L_0x557cddd94ac0, 1, 1;
L_0x557cddd95270 .part L_0x557cddd94d20, 1, 1;
L_0x557cddd953a0 .part L_0x557cddd95ba0, 0, 1;
L_0x557cddd958a0 .part L_0x557cddd94ac0, 0, 1;
L_0x557cddd95940 .part L_0x557cddd94d20, 0, 1;
L_0x557cddd95b00 .concat8 [ 1 1 0 0], L_0x557cddd955b0, L_0x557cddd94f60;
L_0x557cddd95ba0 .concat8 [ 1 1 0 0], L_0x557cddd95830, L_0x557cddd950d0;
L_0x557cddd95c40 .part L_0x557cddd95ba0, 1, 1;
S_0x557cdd9ca140 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9c9fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd95830 .functor OR 1, L_0x557cddd95540, L_0x557cddd957c0, C4<0>, C4<0>;
v0x557cdd9caac0_0 .net "S", 0 0, L_0x557cddd955b0;  1 drivers
v0x557cdd9cab60_0 .net "a", 0 0, L_0x557cddd958a0;  1 drivers
v0x557cdd9cac00_0 .net "b", 0 0, L_0x557cddd95940;  1 drivers
v0x557cdd9caca0_0 .net "c_1", 0 0, L_0x557cddd95540;  1 drivers
v0x557cdd9cad40_0 .net "c_2", 0 0, L_0x557cddd957c0;  1 drivers
v0x557cdd9cade0_0 .net "cin", 0 0, L_0x557cddd94e50;  alias, 1 drivers
v0x557cdd9cae80_0 .net "cout", 0 0, L_0x557cddd95830;  1 drivers
v0x557cdd9caf20_0 .net "h_1_out", 0 0, L_0x557cddd954d0;  1 drivers
S_0x557cdd9ca2c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ca140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd954d0 .functor XOR 1, L_0x557cddd958a0, L_0x557cddd95940, C4<0>, C4<0>;
L_0x557cddd95540 .functor AND 1, L_0x557cddd958a0, L_0x557cddd95940, C4<1>, C4<1>;
v0x557cdd9ca440_0 .net "S", 0 0, L_0x557cddd954d0;  alias, 1 drivers
v0x557cdd9ca4e0_0 .net "a", 0 0, L_0x557cddd958a0;  alias, 1 drivers
v0x557cdd9ca580_0 .net "b", 0 0, L_0x557cddd95940;  alias, 1 drivers
v0x557cdd9ca620_0 .net "cout", 0 0, L_0x557cddd95540;  alias, 1 drivers
S_0x557cdd9ca6c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ca140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd955b0 .functor XOR 1, L_0x557cddd954d0, L_0x557cddd94e50, C4<0>, C4<0>;
L_0x557cddd957c0 .functor AND 1, L_0x557cddd954d0, L_0x557cddd94e50, C4<1>, C4<1>;
v0x557cdd9ca840_0 .net "S", 0 0, L_0x557cddd955b0;  alias, 1 drivers
v0x557cdd9ca8e0_0 .net "a", 0 0, L_0x557cddd954d0;  alias, 1 drivers
v0x557cdd9ca980_0 .net "b", 0 0, L_0x557cddd94e50;  alias, 1 drivers
v0x557cdd9caa20_0 .net "cout", 0 0, L_0x557cddd957c0;  alias, 1 drivers
S_0x557cdd9cafc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9c9fc0;
 .timescale 0 0;
P_0x557cdcdcc030 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9cb140 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9cafc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd950d0 .functor OR 1, L_0x557cdd0a3dd0, L_0x557cddd95060, C4<0>, C4<0>;
v0x557cdd9cbac0_0 .net "S", 0 0, L_0x557cddd94f60;  1 drivers
v0x557cdd9cbb60_0 .net "a", 0 0, L_0x557cddd95140;  1 drivers
v0x557cdd9cbc00_0 .net "b", 0 0, L_0x557cddd95270;  1 drivers
v0x557cdd9cbca0_0 .net "c_1", 0 0, L_0x557cdd0a3dd0;  1 drivers
v0x557cdd9cbd40_0 .net "c_2", 0 0, L_0x557cddd95060;  1 drivers
v0x557cdd9cbde0_0 .net "cin", 0 0, L_0x557cddd953a0;  1 drivers
v0x557cdd9cbe80_0 .net "cout", 0 0, L_0x557cddd950d0;  1 drivers
v0x557cdd9cbf20_0 .net "h_1_out", 0 0, L_0x557cdd1e9b30;  1 drivers
S_0x557cdd9cb2c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9cb140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdd1e9b30 .functor XOR 1, L_0x557cddd95140, L_0x557cddd95270, C4<0>, C4<0>;
L_0x557cdd0a3dd0 .functor AND 1, L_0x557cddd95140, L_0x557cddd95270, C4<1>, C4<1>;
v0x557cdd9cb440_0 .net "S", 0 0, L_0x557cdd1e9b30;  alias, 1 drivers
v0x557cdd9cb4e0_0 .net "a", 0 0, L_0x557cddd95140;  alias, 1 drivers
v0x557cdd9cb580_0 .net "b", 0 0, L_0x557cddd95270;  alias, 1 drivers
v0x557cdd9cb620_0 .net "cout", 0 0, L_0x557cdd0a3dd0;  alias, 1 drivers
S_0x557cdd9cb6c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9cb140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd94f60 .functor XOR 1, L_0x557cdd1e9b30, L_0x557cddd953a0, C4<0>, C4<0>;
L_0x557cddd95060 .functor AND 1, L_0x557cdd1e9b30, L_0x557cddd953a0, C4<1>, C4<1>;
v0x557cdd9cb840_0 .net "S", 0 0, L_0x557cddd94f60;  alias, 1 drivers
v0x557cdd9cb8e0_0 .net "a", 0 0, L_0x557cdd1e9b30;  alias, 1 drivers
v0x557cdd9cb980_0 .net "b", 0 0, L_0x557cddd953a0;  alias, 1 drivers
v0x557cdd9cba20_0 .net "cout", 0 0, L_0x557cddd95060;  alias, 1 drivers
S_0x557cdd9cc380 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9c9e40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce7f2a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9ce380_0 .net "S", 1 0, L_0x557cddd96e90;  alias, 1 drivers
v0x557cdd9ce420_0 .net "a", 1 0, L_0x557cddd95fd0;  alias, 1 drivers
v0x557cdd9ce4c0_0 .net "b", 1 0, L_0x557cddd960d0;  alias, 1 drivers
v0x557cdd9ce560_0 .net "carin", 1 0, L_0x557cddd96f30;  1 drivers
v0x557cdd9ce600_0 .net "cin", 0 0, L_0x557cddd97070;  1 drivers
v0x557cdd9ce6a0_0 .net "cout", 0 0, L_0x557cddd96fd0;  alias, 1 drivers
L_0x557cddd96430 .part L_0x557cddd95fd0, 1, 1;
L_0x557cddd96560 .part L_0x557cddd960d0, 1, 1;
L_0x557cddd96690 .part L_0x557cddd96f30, 0, 1;
L_0x557cddd96b10 .part L_0x557cddd95fd0, 0, 1;
L_0x557cddd96cd0 .part L_0x557cddd960d0, 0, 1;
L_0x557cddd96e90 .concat8 [ 1 1 0 0], L_0x557cddd968a0, L_0x557cddd96250;
L_0x557cddd96f30 .concat8 [ 1 1 0 0], L_0x557cddd96aa0, L_0x557cddd963c0;
L_0x557cddd96fd0 .part L_0x557cddd96f30, 1, 1;
S_0x557cdd9cc500 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9cc380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd96aa0 .functor OR 1, L_0x557cddd96830, L_0x557cddd969a0, C4<0>, C4<0>;
v0x557cdd9cce80_0 .net "S", 0 0, L_0x557cddd968a0;  1 drivers
v0x557cdd9ccf20_0 .net "a", 0 0, L_0x557cddd96b10;  1 drivers
v0x557cdd9ccfc0_0 .net "b", 0 0, L_0x557cddd96cd0;  1 drivers
v0x557cdd9cd060_0 .net "c_1", 0 0, L_0x557cddd96830;  1 drivers
v0x557cdd9cd100_0 .net "c_2", 0 0, L_0x557cddd969a0;  1 drivers
v0x557cdd9cd1a0_0 .net "cin", 0 0, L_0x557cddd97070;  alias, 1 drivers
v0x557cdd9cd240_0 .net "cout", 0 0, L_0x557cddd96aa0;  1 drivers
v0x557cdd9cd2e0_0 .net "h_1_out", 0 0, L_0x557cddd967c0;  1 drivers
S_0x557cdd9cc680 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd967c0 .functor XOR 1, L_0x557cddd96b10, L_0x557cddd96cd0, C4<0>, C4<0>;
L_0x557cddd96830 .functor AND 1, L_0x557cddd96b10, L_0x557cddd96cd0, C4<1>, C4<1>;
v0x557cdd9cc800_0 .net "S", 0 0, L_0x557cddd967c0;  alias, 1 drivers
v0x557cdd9cc8a0_0 .net "a", 0 0, L_0x557cddd96b10;  alias, 1 drivers
v0x557cdd9cc940_0 .net "b", 0 0, L_0x557cddd96cd0;  alias, 1 drivers
v0x557cdd9cc9e0_0 .net "cout", 0 0, L_0x557cddd96830;  alias, 1 drivers
S_0x557cdd9cca80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9cc500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd968a0 .functor XOR 1, L_0x557cddd967c0, L_0x557cddd97070, C4<0>, C4<0>;
L_0x557cddd969a0 .functor AND 1, L_0x557cddd967c0, L_0x557cddd97070, C4<1>, C4<1>;
v0x557cdd9ccc00_0 .net "S", 0 0, L_0x557cddd968a0;  alias, 1 drivers
v0x557cdd9ccca0_0 .net "a", 0 0, L_0x557cddd967c0;  alias, 1 drivers
v0x557cdd9ccd40_0 .net "b", 0 0, L_0x557cddd97070;  alias, 1 drivers
v0x557cdd9ccde0_0 .net "cout", 0 0, L_0x557cddd969a0;  alias, 1 drivers
S_0x557cdd9cd380 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9cc380;
 .timescale 0 0;
P_0x557cdd304840 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9cd500 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9cd380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd963c0 .functor OR 1, L_0x557cddd961e0, L_0x557cddd96350, C4<0>, C4<0>;
v0x557cdd9cde80_0 .net "S", 0 0, L_0x557cddd96250;  1 drivers
v0x557cdd9cdf20_0 .net "a", 0 0, L_0x557cddd96430;  1 drivers
v0x557cdd9cdfc0_0 .net "b", 0 0, L_0x557cddd96560;  1 drivers
v0x557cdd9ce060_0 .net "c_1", 0 0, L_0x557cddd961e0;  1 drivers
v0x557cdd9ce100_0 .net "c_2", 0 0, L_0x557cddd96350;  1 drivers
v0x557cdd9ce1a0_0 .net "cin", 0 0, L_0x557cddd96690;  1 drivers
v0x557cdd9ce240_0 .net "cout", 0 0, L_0x557cddd963c0;  1 drivers
v0x557cdd9ce2e0_0 .net "h_1_out", 0 0, L_0x557cddd96170;  1 drivers
S_0x557cdd9cd680 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9cd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd96170 .functor XOR 1, L_0x557cddd96430, L_0x557cddd96560, C4<0>, C4<0>;
L_0x557cddd961e0 .functor AND 1, L_0x557cddd96430, L_0x557cddd96560, C4<1>, C4<1>;
v0x557cdd9cd800_0 .net "S", 0 0, L_0x557cddd96170;  alias, 1 drivers
v0x557cdd9cd8a0_0 .net "a", 0 0, L_0x557cddd96430;  alias, 1 drivers
v0x557cdd9cd940_0 .net "b", 0 0, L_0x557cddd96560;  alias, 1 drivers
v0x557cdd9cd9e0_0 .net "cout", 0 0, L_0x557cddd961e0;  alias, 1 drivers
S_0x557cdd9cda80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9cd500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd96250 .functor XOR 1, L_0x557cddd96170, L_0x557cddd96690, C4<0>, C4<0>;
L_0x557cddd96350 .functor AND 1, L_0x557cddd96170, L_0x557cddd96690, C4<1>, C4<1>;
v0x557cdd9cdc00_0 .net "S", 0 0, L_0x557cddd96250;  alias, 1 drivers
v0x557cdd9cdca0_0 .net "a", 0 0, L_0x557cddd96170;  alias, 1 drivers
v0x557cdd9cdd40_0 .net "b", 0 0, L_0x557cddd96690;  alias, 1 drivers
v0x557cdd9cdde0_0 .net "cout", 0 0, L_0x557cddd96350;  alias, 1 drivers
S_0x557cdd9cf570 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd9c4590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdcf98790 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9d3570_0 .net "S", 3 0, L_0x557cddd99090;  alias, 1 drivers
v0x557cdd9d3610_0 .net "a", 3 0, L_0x557cddd97390;  alias, 1 drivers
v0x557cdd9d36b0_0 .net "b", 3 0, L_0x557cddd97630;  alias, 1 drivers
v0x557cdd9d3750_0 .net "carin", 3 0, L_0x557cddd991a0;  1 drivers
L_0x7f5061443df8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9d37f0_0 .net "cin", 0 0, L_0x7f5061443df8;  1 drivers
v0x557cdd9d3890_0 .net "cout", 0 0, L_0x557cddd992d0;  alias, 1 drivers
L_0x557cddd97990 .part L_0x557cddd97390, 1, 1;
L_0x557cddd97ac0 .part L_0x557cddd97630, 1, 1;
L_0x557cddd97bf0 .part L_0x557cddd991a0, 0, 1;
L_0x557cddd97fe0 .part L_0x557cddd97390, 2, 1;
L_0x557cddd981a0 .part L_0x557cddd97630, 2, 1;
L_0x557cddd98360 .part L_0x557cddd991a0, 1, 1;
L_0x557cddd98750 .part L_0x557cddd97390, 3, 1;
L_0x557cddd98880 .part L_0x557cddd97630, 3, 1;
L_0x557cddd989b0 .part L_0x557cddd991a0, 2, 1;
L_0x557cddd98e30 .part L_0x557cddd97390, 0, 1;
L_0x557cddd98f60 .part L_0x557cddd97630, 0, 1;
L_0x557cddd99090 .concat8 [ 1 1 1 1], L_0x557cddd98bc0, L_0x557cddd977b0, L_0x557cddd97e00, L_0x557cddd98570;
L_0x557cddd991a0 .concat8 [ 1 1 1 1], L_0x557cddd98dc0, L_0x557cddd97920, L_0x557cddd97f70, L_0x557cddd986e0;
L_0x557cddd992d0 .part L_0x557cddd991a0, 3, 1;
S_0x557cdd9cf6f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9cf570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd98dc0 .functor OR 1, L_0x557cddd98b50, L_0x557cddd98cc0, C4<0>, C4<0>;
v0x557cdd9d0070_0 .net "S", 0 0, L_0x557cddd98bc0;  1 drivers
v0x557cdd9d0110_0 .net "a", 0 0, L_0x557cddd98e30;  1 drivers
v0x557cdd9d01b0_0 .net "b", 0 0, L_0x557cddd98f60;  1 drivers
v0x557cdd9d0250_0 .net "c_1", 0 0, L_0x557cddd98b50;  1 drivers
v0x557cdd9d02f0_0 .net "c_2", 0 0, L_0x557cddd98cc0;  1 drivers
v0x557cdd9d0390_0 .net "cin", 0 0, L_0x7f5061443df8;  alias, 1 drivers
v0x557cdd9d0430_0 .net "cout", 0 0, L_0x557cddd98dc0;  1 drivers
v0x557cdd9d04d0_0 .net "h_1_out", 0 0, L_0x557cddd98ae0;  1 drivers
S_0x557cdd9cf870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9cf6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd98ae0 .functor XOR 1, L_0x557cddd98e30, L_0x557cddd98f60, C4<0>, C4<0>;
L_0x557cddd98b50 .functor AND 1, L_0x557cddd98e30, L_0x557cddd98f60, C4<1>, C4<1>;
v0x557cdd9cf9f0_0 .net "S", 0 0, L_0x557cddd98ae0;  alias, 1 drivers
v0x557cdd9cfa90_0 .net "a", 0 0, L_0x557cddd98e30;  alias, 1 drivers
v0x557cdd9cfb30_0 .net "b", 0 0, L_0x557cddd98f60;  alias, 1 drivers
v0x557cdd9cfbd0_0 .net "cout", 0 0, L_0x557cddd98b50;  alias, 1 drivers
S_0x557cdd9cfc70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9cf6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd98bc0 .functor XOR 1, L_0x557cddd98ae0, L_0x7f5061443df8, C4<0>, C4<0>;
L_0x557cddd98cc0 .functor AND 1, L_0x557cddd98ae0, L_0x7f5061443df8, C4<1>, C4<1>;
v0x557cdd9cfdf0_0 .net "S", 0 0, L_0x557cddd98bc0;  alias, 1 drivers
v0x557cdd9cfe90_0 .net "a", 0 0, L_0x557cddd98ae0;  alias, 1 drivers
v0x557cdd9cff30_0 .net "b", 0 0, L_0x7f5061443df8;  alias, 1 drivers
v0x557cdd9cffd0_0 .net "cout", 0 0, L_0x557cddd98cc0;  alias, 1 drivers
S_0x557cdd9d0570 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9cf570;
 .timescale 0 0;
P_0x557cdd0c9de0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9d06f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9d0570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd97920 .functor OR 1, L_0x557cddd97740, L_0x557cddd978b0, C4<0>, C4<0>;
v0x557cdd9d1070_0 .net "S", 0 0, L_0x557cddd977b0;  1 drivers
v0x557cdd9d1110_0 .net "a", 0 0, L_0x557cddd97990;  1 drivers
v0x557cdd9d11b0_0 .net "b", 0 0, L_0x557cddd97ac0;  1 drivers
v0x557cdd9d1250_0 .net "c_1", 0 0, L_0x557cddd97740;  1 drivers
v0x557cdd9d12f0_0 .net "c_2", 0 0, L_0x557cddd978b0;  1 drivers
v0x557cdd9d1390_0 .net "cin", 0 0, L_0x557cddd97bf0;  1 drivers
v0x557cdd9d1430_0 .net "cout", 0 0, L_0x557cddd97920;  1 drivers
v0x557cdd9d14d0_0 .net "h_1_out", 0 0, L_0x557cddd976d0;  1 drivers
S_0x557cdd9d0870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9d06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd976d0 .functor XOR 1, L_0x557cddd97990, L_0x557cddd97ac0, C4<0>, C4<0>;
L_0x557cddd97740 .functor AND 1, L_0x557cddd97990, L_0x557cddd97ac0, C4<1>, C4<1>;
v0x557cdd9d09f0_0 .net "S", 0 0, L_0x557cddd976d0;  alias, 1 drivers
v0x557cdd9d0a90_0 .net "a", 0 0, L_0x557cddd97990;  alias, 1 drivers
v0x557cdd9d0b30_0 .net "b", 0 0, L_0x557cddd97ac0;  alias, 1 drivers
v0x557cdd9d0bd0_0 .net "cout", 0 0, L_0x557cddd97740;  alias, 1 drivers
S_0x557cdd9d0c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9d06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd977b0 .functor XOR 1, L_0x557cddd976d0, L_0x557cddd97bf0, C4<0>, C4<0>;
L_0x557cddd978b0 .functor AND 1, L_0x557cddd976d0, L_0x557cddd97bf0, C4<1>, C4<1>;
v0x557cdd9d0df0_0 .net "S", 0 0, L_0x557cddd977b0;  alias, 1 drivers
v0x557cdd9d0e90_0 .net "a", 0 0, L_0x557cddd976d0;  alias, 1 drivers
v0x557cdd9d0f30_0 .net "b", 0 0, L_0x557cddd97bf0;  alias, 1 drivers
v0x557cdd9d0fd0_0 .net "cout", 0 0, L_0x557cddd978b0;  alias, 1 drivers
S_0x557cdd9d1570 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9cf570;
 .timescale 0 0;
P_0x557cdd940900 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9d16f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9d1570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd97f70 .functor OR 1, L_0x557cddd97d90, L_0x557cddd97f00, C4<0>, C4<0>;
v0x557cdd9d2070_0 .net "S", 0 0, L_0x557cddd97e00;  1 drivers
v0x557cdd9d2110_0 .net "a", 0 0, L_0x557cddd97fe0;  1 drivers
v0x557cdd9d21b0_0 .net "b", 0 0, L_0x557cddd981a0;  1 drivers
v0x557cdd9d2250_0 .net "c_1", 0 0, L_0x557cddd97d90;  1 drivers
v0x557cdd9d22f0_0 .net "c_2", 0 0, L_0x557cddd97f00;  1 drivers
v0x557cdd9d2390_0 .net "cin", 0 0, L_0x557cddd98360;  1 drivers
v0x557cdd9d2430_0 .net "cout", 0 0, L_0x557cddd97f70;  1 drivers
v0x557cdd9d24d0_0 .net "h_1_out", 0 0, L_0x557cddd97d20;  1 drivers
S_0x557cdd9d1870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9d16f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd97d20 .functor XOR 1, L_0x557cddd97fe0, L_0x557cddd981a0, C4<0>, C4<0>;
L_0x557cddd97d90 .functor AND 1, L_0x557cddd97fe0, L_0x557cddd981a0, C4<1>, C4<1>;
v0x557cdd9d19f0_0 .net "S", 0 0, L_0x557cddd97d20;  alias, 1 drivers
v0x557cdd9d1a90_0 .net "a", 0 0, L_0x557cddd97fe0;  alias, 1 drivers
v0x557cdd9d1b30_0 .net "b", 0 0, L_0x557cddd981a0;  alias, 1 drivers
v0x557cdd9d1bd0_0 .net "cout", 0 0, L_0x557cddd97d90;  alias, 1 drivers
S_0x557cdd9d1c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9d16f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd97e00 .functor XOR 1, L_0x557cddd97d20, L_0x557cddd98360, C4<0>, C4<0>;
L_0x557cddd97f00 .functor AND 1, L_0x557cddd97d20, L_0x557cddd98360, C4<1>, C4<1>;
v0x557cdd9d1df0_0 .net "S", 0 0, L_0x557cddd97e00;  alias, 1 drivers
v0x557cdd9d1e90_0 .net "a", 0 0, L_0x557cddd97d20;  alias, 1 drivers
v0x557cdd9d1f30_0 .net "b", 0 0, L_0x557cddd98360;  alias, 1 drivers
v0x557cdd9d1fd0_0 .net "cout", 0 0, L_0x557cddd97f00;  alias, 1 drivers
S_0x557cdd9d2570 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9cf570;
 .timescale 0 0;
P_0x557cdd4f09e0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9d26f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9d2570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd986e0 .functor OR 1, L_0x557cddd98500, L_0x557cddd98670, C4<0>, C4<0>;
v0x557cdd9d3070_0 .net "S", 0 0, L_0x557cddd98570;  1 drivers
v0x557cdd9d3110_0 .net "a", 0 0, L_0x557cddd98750;  1 drivers
v0x557cdd9d31b0_0 .net "b", 0 0, L_0x557cddd98880;  1 drivers
v0x557cdd9d3250_0 .net "c_1", 0 0, L_0x557cddd98500;  1 drivers
v0x557cdd9d32f0_0 .net "c_2", 0 0, L_0x557cddd98670;  1 drivers
v0x557cdd9d3390_0 .net "cin", 0 0, L_0x557cddd989b0;  1 drivers
v0x557cdd9d3430_0 .net "cout", 0 0, L_0x557cddd986e0;  1 drivers
v0x557cdd9d34d0_0 .net "h_1_out", 0 0, L_0x557cddd98490;  1 drivers
S_0x557cdd9d2870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9d26f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd98490 .functor XOR 1, L_0x557cddd98750, L_0x557cddd98880, C4<0>, C4<0>;
L_0x557cddd98500 .functor AND 1, L_0x557cddd98750, L_0x557cddd98880, C4<1>, C4<1>;
v0x557cdd9d29f0_0 .net "S", 0 0, L_0x557cddd98490;  alias, 1 drivers
v0x557cdd9d2a90_0 .net "a", 0 0, L_0x557cddd98750;  alias, 1 drivers
v0x557cdd9d2b30_0 .net "b", 0 0, L_0x557cddd98880;  alias, 1 drivers
v0x557cdd9d2bd0_0 .net "cout", 0 0, L_0x557cddd98500;  alias, 1 drivers
S_0x557cdd9d2c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9d26f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd98570 .functor XOR 1, L_0x557cddd98490, L_0x557cddd989b0, C4<0>, C4<0>;
L_0x557cddd98670 .functor AND 1, L_0x557cddd98490, L_0x557cddd989b0, C4<1>, C4<1>;
v0x557cdd9d2df0_0 .net "S", 0 0, L_0x557cddd98570;  alias, 1 drivers
v0x557cdd9d2e90_0 .net "a", 0 0, L_0x557cddd98490;  alias, 1 drivers
v0x557cdd9d2f30_0 .net "b", 0 0, L_0x557cddd989b0;  alias, 1 drivers
v0x557cdd9d2fd0_0 .net "cout", 0 0, L_0x557cddd98670;  alias, 1 drivers
S_0x557cdd9d55f0 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddd99130 .functor BUFZ 2, L_0x557cddd90530, C4<00>, C4<00>, C4<00>;
L_0x557cddd996e0 .functor BUFZ 2, L_0x557cddd90c20, C4<00>, C4<00>, C4<00>;
L_0x557cddd99750 .functor AND 1, L_0x557cddd99460, L_0x557cddd995f0, C4<1>, C4<1>;
L_0x557cddd999a0 .functor AND 1, L_0x557cddd993c0, L_0x557cddd99550, C4<1>, C4<1>;
L_0x557cddd99c40 .functor NOT 1, L_0x557cddd993c0, C4<0>, C4<0>, C4<0>;
L_0x557cddd99cb0 .functor AND 1, L_0x557cddd99c40, L_0x557cddd99460, C4<1>, C4<1>;
L_0x557cddd99d70 .functor NOT 1, L_0x557cddd99550, C4<0>, C4<0>, C4<0>;
L_0x557cddd99de0 .functor AND 1, L_0x557cddd99d70, L_0x557cddd995f0, C4<1>, C4<1>;
L_0x557cddd99ef0 .functor XOR 1, L_0x557cddd993c0, L_0x557cddd99460, C4<0>, C4<0>;
L_0x557cddd9a080 .functor XOR 1, L_0x557cddd99550, L_0x557cddd995f0, C4<0>, C4<0>;
L_0x557cddd9a210 .functor AND 1, L_0x557cddd99ef0, L_0x557cddd9a080, C4<1>, C4<1>;
L_0x557cddd9d080 .functor NOT 1, L_0x557cddd99cb0, C4<0>, C4<0>, C4<0>;
L_0x557cddd9d1b0 .functor NOT 1, L_0x557cddd99de0, C4<0>, C4<0>, C4<0>;
L_0x557cddd9d270 .functor XOR 1, L_0x557cddd9d080, L_0x557cddd9d1b0, C4<0>, C4<0>;
L_0x557cddda01b0 .functor BUFZ 2, L_0x557cddd99860, C4<00>, C4<00>, C4<00>;
L_0x557cddda03b0 .functor BUFZ 2, L_0x557cddd99ab0, C4<00>, C4<00>, C4<00>;
L_0x557cddda0590 .functor BUFZ 2, L_0x557cddda0000, C4<00>, C4<00>, C4<00>;
v0x557cdd9e4880_0 .net "X", 1 0, L_0x557cddd90530;  alias, 1 drivers
v0x557cdd9e4920_0 .net "Xe", 0 0, L_0x557cddd99460;  1 drivers
v0x557cdd9e49c0_0 .net "Xn", 0 0, L_0x557cddd993c0;  1 drivers
v0x557cdd9e4a60_0 .net "Y", 1 0, L_0x557cddd90c20;  alias, 1 drivers
v0x557cdd9e4b00_0 .net "Ye", 0 0, L_0x557cddd995f0;  1 drivers
v0x557cdd9e4ba0_0 .net "Yn", 0 0, L_0x557cddd99550;  1 drivers
v0x557cdd9e4c40_0 .net "Z", 3 0, L_0x557cddda2470;  alias, 1 drivers
v0x557cdd9e4ce0_0 .net *"_s12", 0 0, L_0x557cddd99750;  1 drivers
L_0x7f5061443e40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e4d80_0 .net/2s *"_s17", 0 0, L_0x7f5061443e40;  1 drivers
v0x557cdd9e4e20_0 .net *"_s21", 0 0, L_0x557cddd999a0;  1 drivers
L_0x7f5061443e88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e4ec0_0 .net/2s *"_s26", 0 0, L_0x7f5061443e88;  1 drivers
v0x557cdd9e4f60_0 .net *"_s30", 0 0, L_0x557cddd99c40;  1 drivers
v0x557cdd9e5000_0 .net *"_s34", 0 0, L_0x557cddd99d70;  1 drivers
v0x557cdd9e50a0_0 .net *"_s4", 1 0, L_0x557cddd99130;  1 drivers
v0x557cdd9e5140_0 .net *"_s46", 0 0, L_0x557cddd9a210;  1 drivers
L_0x7f5061443f60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e51e0_0 .net/2s *"_s51", 0 0, L_0x7f5061443f60;  1 drivers
v0x557cdd9e5280_0 .net *"_s53", 0 0, L_0x557cddd9d080;  1 drivers
v0x557cdd9e5430_0 .net *"_s55", 0 0, L_0x557cddd9d1b0;  1 drivers
v0x557cdd9e54d0_0 .net *"_s62", 1 0, L_0x557cddda01b0;  1 drivers
v0x557cdd9e5570_0 .net *"_s67", 1 0, L_0x557cddda03b0;  1 drivers
L_0x7f50614440c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e5610_0 .net/2s *"_s70", 0 0, L_0x7f50614440c8;  1 drivers
v0x557cdd9e56b0_0 .net *"_s75", 1 0, L_0x557cddda0590;  1 drivers
L_0x7f5061444110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e5750_0 .net/2s *"_s79", 0 0, L_0x7f5061444110;  1 drivers
v0x557cdd9e57f0_0 .net *"_s9", 1 0, L_0x557cddd996e0;  1 drivers
L_0x7f5061443f18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e5890_0 .net "add", 0 0, L_0x7f5061443f18;  1 drivers
v0x557cdd9e5930_0 .net "big_z0_z2", 3 0, L_0x557cddda0220;  1 drivers
v0x557cdd9e59d0_0 .net "big_z1", 3 0, L_0x557cddda0600;  1 drivers
v0x557cdd9e5a70_0 .net "cout_z1", 0 0, L_0x557cddd9e530;  1 drivers
v0x557cdd9e5b10_0 .net "cout_z1_1", 0 0, L_0x557cddd9b390;  1 drivers
v0x557cdd9e5bb0_0 .net "dummy_cout", 0 0, L_0x557cddda2740;  1 drivers
v0x557cdd9e5c50_0 .net "signX", 0 0, L_0x557cddd99cb0;  1 drivers
v0x557cdd9e5cf0_0 .net "signY", 0 0, L_0x557cddd99de0;  1 drivers
v0x557cdd9e5d90_0 .net "sign_z3", 0 0, L_0x557cddd9d270;  1 drivers
L_0x7f5061443ed0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e6040_0 .net "sub", 0 0, L_0x7f5061443ed0;  1 drivers
v0x557cdd9e60e0_0 .net "z0", 1 0, L_0x557cddd99860;  1 drivers
v0x557cdd9e6180_0 .net "z1", 1 0, L_0x557cddda0000;  1 drivers
v0x557cdd9e6220_0 .net "z1_1", 1 0, L_0x557cddd9cee0;  1 drivers
v0x557cdd9e62c0_0 .net "z2", 1 0, L_0x557cddd99ab0;  1 drivers
v0x557cdd9e6360_0 .net "z3", 1 0, L_0x557cddd9a280;  1 drivers
v0x557cdd9e6400_0 .net "z3_1", 0 0, L_0x557cddd99ef0;  1 drivers
v0x557cdd9e64a0_0 .net "z3_2", 0 0, L_0x557cddd9a080;  1 drivers
L_0x557cddd993c0 .part L_0x557cddd99130, 1, 1;
L_0x557cddd99460 .part L_0x557cddd99130, 0, 1;
L_0x557cddd99550 .part L_0x557cddd996e0, 1, 1;
L_0x557cddd995f0 .part L_0x557cddd996e0, 0, 1;
L_0x557cddd99860 .concat8 [ 1 1 0 0], L_0x557cddd99750, L_0x7f5061443e40;
L_0x557cddd99ab0 .concat8 [ 1 1 0 0], L_0x557cddd999a0, L_0x7f5061443e88;
L_0x557cddd9a280 .concat8 [ 1 1 0 0], L_0x557cddd9a210, L_0x7f5061443f60;
L_0x557cddda0220 .concat8 [ 2 2 0 0], L_0x557cddda01b0, L_0x557cddda03b0;
L_0x557cddda0600 .concat8 [ 1 2 1 0], L_0x7f50614440c8, L_0x557cddda0590, L_0x7f5061444110;
S_0x557cdd9d5770 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd9d55f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8c27c0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614492a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddd9a320 .functor XOR 2, L_0x7f50614492a0, L_0x557cddd99ab0, C4<00>, C4<00>;
L_0x557cddd9b480 .functor NOT 1, L_0x557cddd9b390, C4<0>, C4<0>, C4<0>;
L_0x557cddd9b580 .functor AND 1, L_0x7f5061443f18, L_0x557cddd9b480, C4<1>, C4<1>;
L_0x557cddd9b7f0 .functor NOT 2, L_0x557cddd9b700, C4<00>, C4<00>, C4<00>;
L_0x557cddd9b8b0 .functor AND 2, L_0x557cddd9b200, L_0x557cddd9b7f0, C4<11>, C4<11>;
L_0x557cddd9b970 .functor NOT 2, L_0x557cddd9b200, C4<00>, C4<00>, C4<00>;
L_0x557cddd9ce70 .functor AND 2, L_0x557cddd9ca70, L_0x557cddd9cd40, C4<11>, C4<11>;
L_0x557cddd9cee0 .functor OR 2, L_0x557cddd9b8b0, L_0x557cddd9ce70, C4<00>, C4<00>;
v0x557cdd9da070_0 .net *"_s0", 1 0, L_0x7f50614492a0;  1 drivers
v0x557cdd9da110_0 .net *"_s10", 1 0, L_0x557cddd9b7f0;  1 drivers
L_0x7f5061443fa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9da1b0_0 .net/2s *"_s18", 0 0, L_0x7f5061443fa8;  1 drivers
L_0x7f5061443ff0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9da250_0 .net/2s *"_s23", 0 0, L_0x7f5061443ff0;  1 drivers
v0x557cdd9da2f0_0 .net *"_s27", 1 0, L_0x557cddd9cd40;  1 drivers
v0x557cdd9da390_0 .net *"_s4", 0 0, L_0x557cddd9b480;  1 drivers
v0x557cdd9da430_0 .net *"_s8", 1 0, L_0x557cddd9b700;  1 drivers
v0x557cdd9da4d0_0 .net "a", 1 0, L_0x557cddd99860;  alias, 1 drivers
v0x557cdd9da570_0 .net "a_or_s", 0 0, L_0x7f5061443f18;  alias, 1 drivers
v0x557cdd9da610_0 .net "add_1", 1 0, L_0x557cddd9ba30;  1 drivers
v0x557cdd9da6b0_0 .net "b", 1 0, L_0x557cddd99ab0;  alias, 1 drivers
v0x557cdd9da750_0 .net "cout", 0 0, L_0x557cddd9b390;  alias, 1 drivers
v0x557cdd9da7f0_0 .net "diff_is_negative", 0 0, L_0x557cddd9b580;  1 drivers
v0x557cdd9da890_0 .net "dummy_cout", 0 0, L_0x557cddd9cbb0;  1 drivers
v0x557cdd9da930_0 .net "input_b", 1 0, L_0x557cddd9a320;  1 drivers
v0x557cdd9da9d0_0 .net "inverted_out", 1 0, L_0x557cddd9b970;  1 drivers
v0x557cdd9daa70_0 .net "n_out", 1 0, L_0x557cddd9ce70;  1 drivers
v0x557cdd9dab10_0 .net "negated_out", 1 0, L_0x557cddd9ca70;  1 drivers
v0x557cdd9dabb0_0 .net "out", 1 0, L_0x557cddd9cee0;  alias, 1 drivers
v0x557cdd9dac50_0 .net "p_out", 1 0, L_0x557cddd9b8b0;  1 drivers
v0x557cdd9dacf0_0 .net "t_out", 1 0, L_0x557cddd9b200;  1 drivers
L_0x557cddd9b700 .concat [ 1 1 0 0], L_0x557cddd9b580, L_0x557cddd9b580;
L_0x557cddd9ba30 .concat8 [ 1 1 0 0], L_0x7f5061443ff0, L_0x7f5061443fa8;
L_0x557cddd9cca0 .part L_0x557cddd9ba30, 1, 1;
L_0x557cddd9cd40 .concat [ 1 1 0 0], L_0x557cddd9b580, L_0x557cddd9b580;
S_0x557cdd9d58f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9d5770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd8aaa00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9d78f0_0 .net "S", 1 0, L_0x557cddd9b200;  alias, 1 drivers
v0x557cdd9d7990_0 .net "a", 1 0, L_0x557cddd99860;  alias, 1 drivers
v0x557cdd9d7a30_0 .net "b", 1 0, L_0x557cddd9a320;  alias, 1 drivers
v0x557cdd9d7ad0_0 .net "carin", 1 0, L_0x557cddd9b2a0;  1 drivers
v0x557cdd9d7b70_0 .net "cin", 0 0, L_0x7f5061443f18;  alias, 1 drivers
v0x557cdd9d7c10_0 .net "cout", 0 0, L_0x557cddd9b390;  alias, 1 drivers
L_0x557cddd9a830 .part L_0x557cddd99860, 1, 1;
L_0x557cddd9a9f0 .part L_0x557cddd9a320, 1, 1;
L_0x557cddd9ab20 .part L_0x557cddd9b2a0, 0, 1;
L_0x557cddd9af10 .part L_0x557cddd99860, 0, 1;
L_0x557cddd9b040 .part L_0x557cddd9a320, 0, 1;
L_0x557cddd9b200 .concat8 [ 1 1 0 0], L_0x557cddd9ad30, L_0x557cddd9a5b0;
L_0x557cddd9b2a0 .concat8 [ 1 1 0 0], L_0x557cddd9aea0, L_0x557cddd9a7c0;
L_0x557cddd9b390 .part L_0x557cddd9b2a0, 1, 1;
S_0x557cdd9d5a70 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9d58f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9aea0 .functor OR 1, L_0x557cddd9acc0, L_0x557cddd9ae30, C4<0>, C4<0>;
v0x557cdd9d63f0_0 .net "S", 0 0, L_0x557cddd9ad30;  1 drivers
v0x557cdd9d6490_0 .net "a", 0 0, L_0x557cddd9af10;  1 drivers
v0x557cdd9d6530_0 .net "b", 0 0, L_0x557cddd9b040;  1 drivers
v0x557cdd9d65d0_0 .net "c_1", 0 0, L_0x557cddd9acc0;  1 drivers
v0x557cdd9d6670_0 .net "c_2", 0 0, L_0x557cddd9ae30;  1 drivers
v0x557cdd9d6710_0 .net "cin", 0 0, L_0x7f5061443f18;  alias, 1 drivers
v0x557cdd9d67b0_0 .net "cout", 0 0, L_0x557cddd9aea0;  1 drivers
v0x557cdd9d6850_0 .net "h_1_out", 0 0, L_0x557cddd9ac50;  1 drivers
S_0x557cdd9d5bf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9d5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9ac50 .functor XOR 1, L_0x557cddd9af10, L_0x557cddd9b040, C4<0>, C4<0>;
L_0x557cddd9acc0 .functor AND 1, L_0x557cddd9af10, L_0x557cddd9b040, C4<1>, C4<1>;
v0x557cdd9d5d70_0 .net "S", 0 0, L_0x557cddd9ac50;  alias, 1 drivers
v0x557cdd9d5e10_0 .net "a", 0 0, L_0x557cddd9af10;  alias, 1 drivers
v0x557cdd9d5eb0_0 .net "b", 0 0, L_0x557cddd9b040;  alias, 1 drivers
v0x557cdd9d5f50_0 .net "cout", 0 0, L_0x557cddd9acc0;  alias, 1 drivers
S_0x557cdd9d5ff0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9d5a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9ad30 .functor XOR 1, L_0x557cddd9ac50, L_0x7f5061443f18, C4<0>, C4<0>;
L_0x557cddd9ae30 .functor AND 1, L_0x557cddd9ac50, L_0x7f5061443f18, C4<1>, C4<1>;
v0x557cdd9d6170_0 .net "S", 0 0, L_0x557cddd9ad30;  alias, 1 drivers
v0x557cdd9d6210_0 .net "a", 0 0, L_0x557cddd9ac50;  alias, 1 drivers
v0x557cdd9d62b0_0 .net "b", 0 0, L_0x7f5061443f18;  alias, 1 drivers
v0x557cdd9d6350_0 .net "cout", 0 0, L_0x557cddd9ae30;  alias, 1 drivers
S_0x557cdd9d68f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9d58f0;
 .timescale 0 0;
P_0x557cdd86d760 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9d6a70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9d68f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9a7c0 .functor OR 1, L_0x557cddd9a4f0, L_0x557cddd9a700, C4<0>, C4<0>;
v0x557cdd9d73f0_0 .net "S", 0 0, L_0x557cddd9a5b0;  1 drivers
v0x557cdd9d7490_0 .net "a", 0 0, L_0x557cddd9a830;  1 drivers
v0x557cdd9d7530_0 .net "b", 0 0, L_0x557cddd9a9f0;  1 drivers
v0x557cdd9d75d0_0 .net "c_1", 0 0, L_0x557cddd9a4f0;  1 drivers
v0x557cdd9d7670_0 .net "c_2", 0 0, L_0x557cddd9a700;  1 drivers
v0x557cdd9d7710_0 .net "cin", 0 0, L_0x557cddd9ab20;  1 drivers
v0x557cdd9d77b0_0 .net "cout", 0 0, L_0x557cddd9a7c0;  1 drivers
v0x557cdd9d7850_0 .net "h_1_out", 0 0, L_0x557cddd9a3e0;  1 drivers
S_0x557cdd9d6bf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9d6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9a3e0 .functor XOR 1, L_0x557cddd9a830, L_0x557cddd9a9f0, C4<0>, C4<0>;
L_0x557cddd9a4f0 .functor AND 1, L_0x557cddd9a830, L_0x557cddd9a9f0, C4<1>, C4<1>;
v0x557cdd9d6d70_0 .net "S", 0 0, L_0x557cddd9a3e0;  alias, 1 drivers
v0x557cdd9d6e10_0 .net "a", 0 0, L_0x557cddd9a830;  alias, 1 drivers
v0x557cdd9d6eb0_0 .net "b", 0 0, L_0x557cddd9a9f0;  alias, 1 drivers
v0x557cdd9d6f50_0 .net "cout", 0 0, L_0x557cddd9a4f0;  alias, 1 drivers
S_0x557cdd9d6ff0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9d6a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9a5b0 .functor XOR 1, L_0x557cddd9a3e0, L_0x557cddd9ab20, C4<0>, C4<0>;
L_0x557cddd9a700 .functor AND 1, L_0x557cddd9a3e0, L_0x557cddd9ab20, C4<1>, C4<1>;
v0x557cdd9d7170_0 .net "S", 0 0, L_0x557cddd9a5b0;  alias, 1 drivers
v0x557cdd9d7210_0 .net "a", 0 0, L_0x557cddd9a3e0;  alias, 1 drivers
v0x557cdd9d72b0_0 .net "b", 0 0, L_0x557cddd9ab20;  alias, 1 drivers
v0x557cdd9d7350_0 .net "cout", 0 0, L_0x557cddd9a700;  alias, 1 drivers
S_0x557cdd9d7cb0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9d5770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd855c40 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9d9cb0_0 .net "S", 1 0, L_0x557cddd9ca70;  alias, 1 drivers
v0x557cdd9d9d50_0 .net "a", 1 0, L_0x557cddd9b970;  alias, 1 drivers
v0x557cdd9d9df0_0 .net "b", 1 0, L_0x557cddd9ba30;  alias, 1 drivers
v0x557cdd9d9e90_0 .net "carin", 1 0, L_0x557cddd9cb10;  1 drivers
v0x557cdd9d9f30_0 .net "cin", 0 0, L_0x557cddd9cca0;  1 drivers
v0x557cdd9d9fd0_0 .net "cout", 0 0, L_0x557cddd9cbb0;  alias, 1 drivers
L_0x557cddd9bfc0 .part L_0x557cddd9b970, 1, 1;
L_0x557cddd9c0f0 .part L_0x557cddd9ba30, 1, 1;
L_0x557cddd9c220 .part L_0x557cddd9cb10, 0, 1;
L_0x557cddd9c6f0 .part L_0x557cddd9b970, 0, 1;
L_0x557cddd9c8b0 .part L_0x557cddd9ba30, 0, 1;
L_0x557cddd9ca70 .concat8 [ 1 1 0 0], L_0x557cddd9c430, L_0x557cddd9bd40;
L_0x557cddd9cb10 .concat8 [ 1 1 0 0], L_0x557cddd9c680, L_0x557cddd9bf50;
L_0x557cddd9cbb0 .part L_0x557cddd9cb10, 1, 1;
S_0x557cdd9d7e30 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9d7cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9c680 .functor OR 1, L_0x557cddd9c3c0, L_0x557cddd9c580, C4<0>, C4<0>;
v0x557cdd9d87b0_0 .net "S", 0 0, L_0x557cddd9c430;  1 drivers
v0x557cdd9d8850_0 .net "a", 0 0, L_0x557cddd9c6f0;  1 drivers
v0x557cdd9d88f0_0 .net "b", 0 0, L_0x557cddd9c8b0;  1 drivers
v0x557cdd9d8990_0 .net "c_1", 0 0, L_0x557cddd9c3c0;  1 drivers
v0x557cdd9d8a30_0 .net "c_2", 0 0, L_0x557cddd9c580;  1 drivers
v0x557cdd9d8ad0_0 .net "cin", 0 0, L_0x557cddd9cca0;  alias, 1 drivers
v0x557cdd9d8b70_0 .net "cout", 0 0, L_0x557cddd9c680;  1 drivers
v0x557cdd9d8c10_0 .net "h_1_out", 0 0, L_0x557cddd9c350;  1 drivers
S_0x557cdd9d7fb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9d7e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9c350 .functor XOR 1, L_0x557cddd9c6f0, L_0x557cddd9c8b0, C4<0>, C4<0>;
L_0x557cddd9c3c0 .functor AND 1, L_0x557cddd9c6f0, L_0x557cddd9c8b0, C4<1>, C4<1>;
v0x557cdd9d8130_0 .net "S", 0 0, L_0x557cddd9c350;  alias, 1 drivers
v0x557cdd9d81d0_0 .net "a", 0 0, L_0x557cddd9c6f0;  alias, 1 drivers
v0x557cdd9d8270_0 .net "b", 0 0, L_0x557cddd9c8b0;  alias, 1 drivers
v0x557cdd9d8310_0 .net "cout", 0 0, L_0x557cddd9c3c0;  alias, 1 drivers
S_0x557cdd9d83b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9d7e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9c430 .functor XOR 1, L_0x557cddd9c350, L_0x557cddd9cca0, C4<0>, C4<0>;
L_0x557cddd9c580 .functor AND 1, L_0x557cddd9c350, L_0x557cddd9cca0, C4<1>, C4<1>;
v0x557cdd9d8530_0 .net "S", 0 0, L_0x557cddd9c430;  alias, 1 drivers
v0x557cdd9d85d0_0 .net "a", 0 0, L_0x557cddd9c350;  alias, 1 drivers
v0x557cdd9d8670_0 .net "b", 0 0, L_0x557cddd9cca0;  alias, 1 drivers
v0x557cdd9d8710_0 .net "cout", 0 0, L_0x557cddd9c580;  alias, 1 drivers
S_0x557cdd9d8cb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9d7cb0;
 .timescale 0 0;
P_0x557cdd2e9780 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9d8e30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9d8cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9bf50 .functor OR 1, L_0x557cddd9bc80, L_0x557cddd9be90, C4<0>, C4<0>;
v0x557cdd9d97b0_0 .net "S", 0 0, L_0x557cddd9bd40;  1 drivers
v0x557cdd9d9850_0 .net "a", 0 0, L_0x557cddd9bfc0;  1 drivers
v0x557cdd9d98f0_0 .net "b", 0 0, L_0x557cddd9c0f0;  1 drivers
v0x557cdd9d9990_0 .net "c_1", 0 0, L_0x557cddd9bc80;  1 drivers
v0x557cdd9d9a30_0 .net "c_2", 0 0, L_0x557cddd9be90;  1 drivers
v0x557cdd9d9ad0_0 .net "cin", 0 0, L_0x557cddd9c220;  1 drivers
v0x557cdd9d9b70_0 .net "cout", 0 0, L_0x557cddd9bf50;  1 drivers
v0x557cdd9d9c10_0 .net "h_1_out", 0 0, L_0x557cddd9bb70;  1 drivers
S_0x557cdd9d8fb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9d8e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9bb70 .functor XOR 1, L_0x557cddd9bfc0, L_0x557cddd9c0f0, C4<0>, C4<0>;
L_0x557cddd9bc80 .functor AND 1, L_0x557cddd9bfc0, L_0x557cddd9c0f0, C4<1>, C4<1>;
v0x557cdd9d9130_0 .net "S", 0 0, L_0x557cddd9bb70;  alias, 1 drivers
v0x557cdd9d91d0_0 .net "a", 0 0, L_0x557cddd9bfc0;  alias, 1 drivers
v0x557cdd9d9270_0 .net "b", 0 0, L_0x557cddd9c0f0;  alias, 1 drivers
v0x557cdd9d9310_0 .net "cout", 0 0, L_0x557cddd9bc80;  alias, 1 drivers
S_0x557cdd9d93b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9d8e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9bd40 .functor XOR 1, L_0x557cddd9bb70, L_0x557cddd9c220, C4<0>, C4<0>;
L_0x557cddd9be90 .functor AND 1, L_0x557cddd9bb70, L_0x557cddd9c220, C4<1>, C4<1>;
v0x557cdd9d9530_0 .net "S", 0 0, L_0x557cddd9bd40;  alias, 1 drivers
v0x557cdd9d95d0_0 .net "a", 0 0, L_0x557cddd9bb70;  alias, 1 drivers
v0x557cdd9d9670_0 .net "b", 0 0, L_0x557cddd9c220;  alias, 1 drivers
v0x557cdd9d9710_0 .net "cout", 0 0, L_0x557cddd9be90;  alias, 1 drivers
S_0x557cdd9dad90 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd9d55f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd878c00 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddd9d140 .functor XOR 2, L_0x557cddd9d400, L_0x557cddd9a280, C4<00>, C4<00>;
L_0x557cddd9e620 .functor NOT 1, L_0x557cddd9e530, C4<0>, C4<0>, C4<0>;
L_0x557cddd9e720 .functor AND 1, L_0x557cddd9d270, L_0x557cddd9e620, C4<1>, C4<1>;
L_0x557cddd9e880 .functor NOT 2, L_0x557cddd9e790, C4<00>, C4<00>, C4<00>;
L_0x557cddd9e940 .functor AND 2, L_0x557cddd9e3a0, L_0x557cddd9e880, C4<11>, C4<11>;
L_0x557cddd9ea00 .functor NOT 2, L_0x557cddd9e3a0, C4<00>, C4<00>, C4<00>;
L_0x557cddd9ff90 .functor AND 2, L_0x557cddd9fb90, L_0x557cddd9fe60, C4<11>, C4<11>;
L_0x557cddda0000 .functor OR 2, L_0x557cddd9e940, L_0x557cddd9ff90, C4<00>, C4<00>;
v0x557cdd9df690_0 .net *"_s0", 1 0, L_0x557cddd9d400;  1 drivers
v0x557cdd9df730_0 .net *"_s10", 1 0, L_0x557cddd9e880;  1 drivers
L_0x7f5061444038 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9df7d0_0 .net/2s *"_s18", 0 0, L_0x7f5061444038;  1 drivers
L_0x7f5061444080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9df870_0 .net/2s *"_s23", 0 0, L_0x7f5061444080;  1 drivers
v0x557cdd9df910_0 .net *"_s27", 1 0, L_0x557cddd9fe60;  1 drivers
v0x557cdd9df9b0_0 .net *"_s4", 0 0, L_0x557cddd9e620;  1 drivers
v0x557cdd9dfa50_0 .net *"_s8", 1 0, L_0x557cddd9e790;  1 drivers
v0x557cdd9dfaf0_0 .net "a", 1 0, L_0x557cddd9cee0;  alias, 1 drivers
v0x557cdd9dfb90_0 .net "a_or_s", 0 0, L_0x557cddd9d270;  alias, 1 drivers
v0x557cdd9dfc30_0 .net "add_1", 1 0, L_0x557cddd9eb50;  1 drivers
v0x557cdd9dfcd0_0 .net "b", 1 0, L_0x557cddd9a280;  alias, 1 drivers
v0x557cdd9dfd70_0 .net "cout", 0 0, L_0x557cddd9e530;  alias, 1 drivers
v0x557cdd9dfe10_0 .net "diff_is_negative", 0 0, L_0x557cddd9e720;  1 drivers
v0x557cdd9dfeb0_0 .net "dummy_cout", 0 0, L_0x557cddd9fcd0;  1 drivers
v0x557cdd9dff50_0 .net "input_b", 1 0, L_0x557cddd9d140;  1 drivers
v0x557cdd9dfff0_0 .net "inverted_out", 1 0, L_0x557cddd9ea00;  1 drivers
v0x557cdd9e0090_0 .net "n_out", 1 0, L_0x557cddd9ff90;  1 drivers
v0x557cdd9e0240_0 .net "negated_out", 1 0, L_0x557cddd9fb90;  1 drivers
v0x557cdd9e02e0_0 .net "out", 1 0, L_0x557cddda0000;  alias, 1 drivers
v0x557cdd9e0380_0 .net "p_out", 1 0, L_0x557cddd9e940;  1 drivers
v0x557cdd9e0420_0 .net "t_out", 1 0, L_0x557cddd9e3a0;  1 drivers
L_0x557cddd9d400 .concat [ 1 1 0 0], L_0x557cddd9d270, L_0x557cddd9d270;
L_0x557cddd9e790 .concat [ 1 1 0 0], L_0x557cddd9e720, L_0x557cddd9e720;
L_0x557cddd9eb50 .concat8 [ 1 1 0 0], L_0x7f5061444080, L_0x7f5061444038;
L_0x557cddd9fdc0 .part L_0x557cddd9eb50, 1, 1;
L_0x557cddd9fe60 .concat [ 1 1 0 0], L_0x557cddd9e720, L_0x557cddd9e720;
S_0x557cdd9daf10 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9dad90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd2aefd0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9dcf10_0 .net "S", 1 0, L_0x557cddd9e3a0;  alias, 1 drivers
v0x557cdd9dcfb0_0 .net "a", 1 0, L_0x557cddd9cee0;  alias, 1 drivers
v0x557cdd9dd050_0 .net "b", 1 0, L_0x557cddd9d140;  alias, 1 drivers
v0x557cdd9dd0f0_0 .net "carin", 1 0, L_0x557cddd9e440;  1 drivers
v0x557cdd9dd190_0 .net "cin", 0 0, L_0x557cddd9d270;  alias, 1 drivers
v0x557cdd9dd230_0 .net "cout", 0 0, L_0x557cddd9e530;  alias, 1 drivers
L_0x557cddd9d990 .part L_0x557cddd9cee0, 1, 1;
L_0x557cddd9dac0 .part L_0x557cddd9d140, 1, 1;
L_0x557cddd9dbf0 .part L_0x557cddd9e440, 0, 1;
L_0x557cddd9e140 .part L_0x557cddd9cee0, 0, 1;
L_0x557cddd9e1e0 .part L_0x557cddd9d140, 0, 1;
L_0x557cddd9e3a0 .concat8 [ 1 1 0 0], L_0x557cddd9de00, L_0x557cddd9d710;
L_0x557cddd9e440 .concat8 [ 1 1 0 0], L_0x557cddd9e0d0, L_0x557cddd9d920;
L_0x557cddd9e530 .part L_0x557cddd9e440, 1, 1;
S_0x557cdd9db090 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9daf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9e0d0 .functor OR 1, L_0x557cddd9dd90, L_0x557cddd9e060, C4<0>, C4<0>;
v0x557cdd9dba10_0 .net "S", 0 0, L_0x557cddd9de00;  1 drivers
v0x557cdd9dbab0_0 .net "a", 0 0, L_0x557cddd9e140;  1 drivers
v0x557cdd9dbb50_0 .net "b", 0 0, L_0x557cddd9e1e0;  1 drivers
v0x557cdd9dbbf0_0 .net "c_1", 0 0, L_0x557cddd9dd90;  1 drivers
v0x557cdd9dbc90_0 .net "c_2", 0 0, L_0x557cddd9e060;  1 drivers
v0x557cdd9dbd30_0 .net "cin", 0 0, L_0x557cddd9d270;  alias, 1 drivers
v0x557cdd9dbdd0_0 .net "cout", 0 0, L_0x557cddd9e0d0;  1 drivers
v0x557cdd9dbe70_0 .net "h_1_out", 0 0, L_0x557cddd9dd20;  1 drivers
S_0x557cdd9db210 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9db090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9dd20 .functor XOR 1, L_0x557cddd9e140, L_0x557cddd9e1e0, C4<0>, C4<0>;
L_0x557cddd9dd90 .functor AND 1, L_0x557cddd9e140, L_0x557cddd9e1e0, C4<1>, C4<1>;
v0x557cdd9db390_0 .net "S", 0 0, L_0x557cddd9dd20;  alias, 1 drivers
v0x557cdd9db430_0 .net "a", 0 0, L_0x557cddd9e140;  alias, 1 drivers
v0x557cdd9db4d0_0 .net "b", 0 0, L_0x557cddd9e1e0;  alias, 1 drivers
v0x557cdd9db570_0 .net "cout", 0 0, L_0x557cddd9dd90;  alias, 1 drivers
S_0x557cdd9db610 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9db090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9de00 .functor XOR 1, L_0x557cddd9dd20, L_0x557cddd9d270, C4<0>, C4<0>;
L_0x557cddd9e060 .functor AND 1, L_0x557cddd9dd20, L_0x557cddd9d270, C4<1>, C4<1>;
v0x557cdd9db790_0 .net "S", 0 0, L_0x557cddd9de00;  alias, 1 drivers
v0x557cdd9db830_0 .net "a", 0 0, L_0x557cddd9dd20;  alias, 1 drivers
v0x557cdd9db8d0_0 .net "b", 0 0, L_0x557cddd9d270;  alias, 1 drivers
v0x557cdd9db970_0 .net "cout", 0 0, L_0x557cddd9e060;  alias, 1 drivers
S_0x557cdd9dbf10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9daf10;
 .timescale 0 0;
P_0x557cdd3e23a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9dc090 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9dbf10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9d920 .functor OR 1, L_0x557cddd9d650, L_0x557cddd9d860, C4<0>, C4<0>;
v0x557cdd9dca10_0 .net "S", 0 0, L_0x557cddd9d710;  1 drivers
v0x557cdd9dcab0_0 .net "a", 0 0, L_0x557cddd9d990;  1 drivers
v0x557cdd9dcb50_0 .net "b", 0 0, L_0x557cddd9dac0;  1 drivers
v0x557cdd9dcbf0_0 .net "c_1", 0 0, L_0x557cddd9d650;  1 drivers
v0x557cdd9dcc90_0 .net "c_2", 0 0, L_0x557cddd9d860;  1 drivers
v0x557cdd9dcd30_0 .net "cin", 0 0, L_0x557cddd9dbf0;  1 drivers
v0x557cdd9dcdd0_0 .net "cout", 0 0, L_0x557cddd9d920;  1 drivers
v0x557cdd9dce70_0 .net "h_1_out", 0 0, L_0x557cddd9d540;  1 drivers
S_0x557cdd9dc210 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9dc090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9d540 .functor XOR 1, L_0x557cddd9d990, L_0x557cddd9dac0, C4<0>, C4<0>;
L_0x557cddd9d650 .functor AND 1, L_0x557cddd9d990, L_0x557cddd9dac0, C4<1>, C4<1>;
v0x557cdd9dc390_0 .net "S", 0 0, L_0x557cddd9d540;  alias, 1 drivers
v0x557cdd9dc430_0 .net "a", 0 0, L_0x557cddd9d990;  alias, 1 drivers
v0x557cdd9dc4d0_0 .net "b", 0 0, L_0x557cddd9dac0;  alias, 1 drivers
v0x557cdd9dc570_0 .net "cout", 0 0, L_0x557cddd9d650;  alias, 1 drivers
S_0x557cdd9dc610 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9dc090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9d710 .functor XOR 1, L_0x557cddd9d540, L_0x557cddd9dbf0, C4<0>, C4<0>;
L_0x557cddd9d860 .functor AND 1, L_0x557cddd9d540, L_0x557cddd9dbf0, C4<1>, C4<1>;
v0x557cdd9dc790_0 .net "S", 0 0, L_0x557cddd9d710;  alias, 1 drivers
v0x557cdd9dc830_0 .net "a", 0 0, L_0x557cddd9d540;  alias, 1 drivers
v0x557cdd9dc8d0_0 .net "b", 0 0, L_0x557cddd9dbf0;  alias, 1 drivers
v0x557cdd9dc970_0 .net "cout", 0 0, L_0x557cddd9d860;  alias, 1 drivers
S_0x557cdd9dd2d0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9dad90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3e85b0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9df2d0_0 .net "S", 1 0, L_0x557cddd9fb90;  alias, 1 drivers
v0x557cdd9df370_0 .net "a", 1 0, L_0x557cddd9ea00;  alias, 1 drivers
v0x557cdd9df410_0 .net "b", 1 0, L_0x557cddd9eb50;  alias, 1 drivers
v0x557cdd9df4b0_0 .net "carin", 1 0, L_0x557cddd9fc30;  1 drivers
v0x557cdd9df550_0 .net "cin", 0 0, L_0x557cddd9fdc0;  1 drivers
v0x557cdd9df5f0_0 .net "cout", 0 0, L_0x557cddd9fcd0;  alias, 1 drivers
L_0x557cddd9f0e0 .part L_0x557cddd9ea00, 1, 1;
L_0x557cddd9f210 .part L_0x557cddd9eb50, 1, 1;
L_0x557cddd9f340 .part L_0x557cddd9fc30, 0, 1;
L_0x557cddd9f810 .part L_0x557cddd9ea00, 0, 1;
L_0x557cddd9f9d0 .part L_0x557cddd9eb50, 0, 1;
L_0x557cddd9fb90 .concat8 [ 1 1 0 0], L_0x557cddd9f550, L_0x557cddd9ee60;
L_0x557cddd9fc30 .concat8 [ 1 1 0 0], L_0x557cddd9f7a0, L_0x557cddd9f070;
L_0x557cddd9fcd0 .part L_0x557cddd9fc30, 1, 1;
S_0x557cdd9dd450 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9dd2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9f7a0 .functor OR 1, L_0x557cddd9f4e0, L_0x557cddd9f6a0, C4<0>, C4<0>;
v0x557cdd9dddd0_0 .net "S", 0 0, L_0x557cddd9f550;  1 drivers
v0x557cdd9dde70_0 .net "a", 0 0, L_0x557cddd9f810;  1 drivers
v0x557cdd9ddf10_0 .net "b", 0 0, L_0x557cddd9f9d0;  1 drivers
v0x557cdd9ddfb0_0 .net "c_1", 0 0, L_0x557cddd9f4e0;  1 drivers
v0x557cdd9de050_0 .net "c_2", 0 0, L_0x557cddd9f6a0;  1 drivers
v0x557cdd9de0f0_0 .net "cin", 0 0, L_0x557cddd9fdc0;  alias, 1 drivers
v0x557cdd9de190_0 .net "cout", 0 0, L_0x557cddd9f7a0;  1 drivers
v0x557cdd9de230_0 .net "h_1_out", 0 0, L_0x557cddd9f470;  1 drivers
S_0x557cdd9dd5d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9dd450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9f470 .functor XOR 1, L_0x557cddd9f810, L_0x557cddd9f9d0, C4<0>, C4<0>;
L_0x557cddd9f4e0 .functor AND 1, L_0x557cddd9f810, L_0x557cddd9f9d0, C4<1>, C4<1>;
v0x557cdd9dd750_0 .net "S", 0 0, L_0x557cddd9f470;  alias, 1 drivers
v0x557cdd9dd7f0_0 .net "a", 0 0, L_0x557cddd9f810;  alias, 1 drivers
v0x557cdd9dd890_0 .net "b", 0 0, L_0x557cddd9f9d0;  alias, 1 drivers
v0x557cdd9dd930_0 .net "cout", 0 0, L_0x557cddd9f4e0;  alias, 1 drivers
S_0x557cdd9dd9d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9dd450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9f550 .functor XOR 1, L_0x557cddd9f470, L_0x557cddd9fdc0, C4<0>, C4<0>;
L_0x557cddd9f6a0 .functor AND 1, L_0x557cddd9f470, L_0x557cddd9fdc0, C4<1>, C4<1>;
v0x557cdd9ddb50_0 .net "S", 0 0, L_0x557cddd9f550;  alias, 1 drivers
v0x557cdd9ddbf0_0 .net "a", 0 0, L_0x557cddd9f470;  alias, 1 drivers
v0x557cdd9ddc90_0 .net "b", 0 0, L_0x557cddd9fdc0;  alias, 1 drivers
v0x557cdd9ddd30_0 .net "cout", 0 0, L_0x557cddd9f6a0;  alias, 1 drivers
S_0x557cdd9de2d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9dd2d0;
 .timescale 0 0;
P_0x557cdd404600 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9de450 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9de2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddd9f070 .functor OR 1, L_0x557cddd9eda0, L_0x557cddd9efb0, C4<0>, C4<0>;
v0x557cdd9dedd0_0 .net "S", 0 0, L_0x557cddd9ee60;  1 drivers
v0x557cdd9dee70_0 .net "a", 0 0, L_0x557cddd9f0e0;  1 drivers
v0x557cdd9def10_0 .net "b", 0 0, L_0x557cddd9f210;  1 drivers
v0x557cdd9defb0_0 .net "c_1", 0 0, L_0x557cddd9eda0;  1 drivers
v0x557cdd9df050_0 .net "c_2", 0 0, L_0x557cddd9efb0;  1 drivers
v0x557cdd9df0f0_0 .net "cin", 0 0, L_0x557cddd9f340;  1 drivers
v0x557cdd9df190_0 .net "cout", 0 0, L_0x557cddd9f070;  1 drivers
v0x557cdd9df230_0 .net "h_1_out", 0 0, L_0x557cddd9ec90;  1 drivers
S_0x557cdd9de5d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9de450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9ec90 .functor XOR 1, L_0x557cddd9f0e0, L_0x557cddd9f210, C4<0>, C4<0>;
L_0x557cddd9eda0 .functor AND 1, L_0x557cddd9f0e0, L_0x557cddd9f210, C4<1>, C4<1>;
v0x557cdd9de750_0 .net "S", 0 0, L_0x557cddd9ec90;  alias, 1 drivers
v0x557cdd9de7f0_0 .net "a", 0 0, L_0x557cddd9f0e0;  alias, 1 drivers
v0x557cdd9de890_0 .net "b", 0 0, L_0x557cddd9f210;  alias, 1 drivers
v0x557cdd9de930_0 .net "cout", 0 0, L_0x557cddd9eda0;  alias, 1 drivers
S_0x557cdd9de9d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9de450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddd9ee60 .functor XOR 1, L_0x557cddd9ec90, L_0x557cddd9f340, C4<0>, C4<0>;
L_0x557cddd9efb0 .functor AND 1, L_0x557cddd9ec90, L_0x557cddd9f340, C4<1>, C4<1>;
v0x557cdd9deb50_0 .net "S", 0 0, L_0x557cddd9ee60;  alias, 1 drivers
v0x557cdd9debf0_0 .net "a", 0 0, L_0x557cddd9ec90;  alias, 1 drivers
v0x557cdd9dec90_0 .net "b", 0 0, L_0x557cddd9f340;  alias, 1 drivers
v0x557cdd9ded30_0 .net "cout", 0 0, L_0x557cddd9efb0;  alias, 1 drivers
S_0x557cdd9e04c0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd9d55f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3a73a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9e44c0_0 .net "S", 3 0, L_0x557cddda2470;  alias, 1 drivers
v0x557cdd9e4560_0 .net "a", 3 0, L_0x557cddda0220;  alias, 1 drivers
v0x557cdd9e4600_0 .net "b", 3 0, L_0x557cddda0600;  alias, 1 drivers
v0x557cdd9e46a0_0 .net "carin", 3 0, L_0x557cddda2610;  1 drivers
L_0x7f5061444158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9e4740_0 .net "cin", 0 0, L_0x7f5061444158;  1 drivers
v0x557cdd9e47e0_0 .net "cout", 0 0, L_0x557cddda2740;  alias, 1 drivers
L_0x557cddda0be0 .part L_0x557cddda0220, 1, 1;
L_0x557cddda0d10 .part L_0x557cddda0600, 1, 1;
L_0x557cddda0e40 .part L_0x557cddda2610, 0, 1;
L_0x557cddda12d0 .part L_0x557cddda0220, 2, 1;
L_0x557cddda1490 .part L_0x557cddda0600, 2, 1;
L_0x557cddda1650 .part L_0x557cddda2610, 1, 1;
L_0x557cddda1a90 .part L_0x557cddda0220, 3, 1;
L_0x557cddda1bc0 .part L_0x557cddda0600, 3, 1;
L_0x557cddda1d40 .part L_0x557cddda2610, 2, 1;
L_0x557cddda2210 .part L_0x557cddda0220, 0, 1;
L_0x557cddda2340 .part L_0x557cddda0600, 0, 1;
L_0x557cddda2470 .concat8 [ 1 1 1 1], L_0x557cddda1f50, L_0x557cddda0960, L_0x557cddda1050, L_0x557cddda1860;
L_0x557cddda2610 .concat8 [ 1 1 1 1], L_0x557cddda21a0, L_0x557cddda0b70, L_0x557cddda1260, L_0x557cddda1a20;
L_0x557cddda2740 .part L_0x557cddda2610, 3, 1;
S_0x557cdd9e0640 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9e04c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda21a0 .functor OR 1, L_0x557cddda1ee0, L_0x557cddda20a0, C4<0>, C4<0>;
v0x557cdd9e0fc0_0 .net "S", 0 0, L_0x557cddda1f50;  1 drivers
v0x557cdd9e1060_0 .net "a", 0 0, L_0x557cddda2210;  1 drivers
v0x557cdd9e1100_0 .net "b", 0 0, L_0x557cddda2340;  1 drivers
v0x557cdd9e11a0_0 .net "c_1", 0 0, L_0x557cddda1ee0;  1 drivers
v0x557cdd9e1240_0 .net "c_2", 0 0, L_0x557cddda20a0;  1 drivers
v0x557cdd9e12e0_0 .net "cin", 0 0, L_0x7f5061444158;  alias, 1 drivers
v0x557cdd9e1380_0 .net "cout", 0 0, L_0x557cddda21a0;  1 drivers
v0x557cdd9e1420_0 .net "h_1_out", 0 0, L_0x557cddda1e70;  1 drivers
S_0x557cdd9e07c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda1e70 .functor XOR 1, L_0x557cddda2210, L_0x557cddda2340, C4<0>, C4<0>;
L_0x557cddda1ee0 .functor AND 1, L_0x557cddda2210, L_0x557cddda2340, C4<1>, C4<1>;
v0x557cdd9e0940_0 .net "S", 0 0, L_0x557cddda1e70;  alias, 1 drivers
v0x557cdd9e09e0_0 .net "a", 0 0, L_0x557cddda2210;  alias, 1 drivers
v0x557cdd9e0a80_0 .net "b", 0 0, L_0x557cddda2340;  alias, 1 drivers
v0x557cdd9e0b20_0 .net "cout", 0 0, L_0x557cddda1ee0;  alias, 1 drivers
S_0x557cdd9e0bc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e0640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda1f50 .functor XOR 1, L_0x557cddda1e70, L_0x7f5061444158, C4<0>, C4<0>;
L_0x557cddda20a0 .functor AND 1, L_0x557cddda1e70, L_0x7f5061444158, C4<1>, C4<1>;
v0x557cdd9e0d40_0 .net "S", 0 0, L_0x557cddda1f50;  alias, 1 drivers
v0x557cdd9e0de0_0 .net "a", 0 0, L_0x557cddda1e70;  alias, 1 drivers
v0x557cdd9e0e80_0 .net "b", 0 0, L_0x7f5061444158;  alias, 1 drivers
v0x557cdd9e0f20_0 .net "cout", 0 0, L_0x557cddda20a0;  alias, 1 drivers
S_0x557cdd9e14c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9e04c0;
 .timescale 0 0;
P_0x557cdd354620 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9e1640 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9e14c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda0b70 .functor OR 1, L_0x557cddda08a0, L_0x557cddda0ab0, C4<0>, C4<0>;
v0x557cdd9e1fc0_0 .net "S", 0 0, L_0x557cddda0960;  1 drivers
v0x557cdd9e2060_0 .net "a", 0 0, L_0x557cddda0be0;  1 drivers
v0x557cdd9e2100_0 .net "b", 0 0, L_0x557cddda0d10;  1 drivers
v0x557cdd9e21a0_0 .net "c_1", 0 0, L_0x557cddda08a0;  1 drivers
v0x557cdd9e2240_0 .net "c_2", 0 0, L_0x557cddda0ab0;  1 drivers
v0x557cdd9e22e0_0 .net "cin", 0 0, L_0x557cddda0e40;  1 drivers
v0x557cdd9e2380_0 .net "cout", 0 0, L_0x557cddda0b70;  1 drivers
v0x557cdd9e2420_0 .net "h_1_out", 0 0, L_0x557cddda0790;  1 drivers
S_0x557cdd9e17c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e1640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda0790 .functor XOR 1, L_0x557cddda0be0, L_0x557cddda0d10, C4<0>, C4<0>;
L_0x557cddda08a0 .functor AND 1, L_0x557cddda0be0, L_0x557cddda0d10, C4<1>, C4<1>;
v0x557cdd9e1940_0 .net "S", 0 0, L_0x557cddda0790;  alias, 1 drivers
v0x557cdd9e19e0_0 .net "a", 0 0, L_0x557cddda0be0;  alias, 1 drivers
v0x557cdd9e1a80_0 .net "b", 0 0, L_0x557cddda0d10;  alias, 1 drivers
v0x557cdd9e1b20_0 .net "cout", 0 0, L_0x557cddda08a0;  alias, 1 drivers
S_0x557cdd9e1bc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e1640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda0960 .functor XOR 1, L_0x557cddda0790, L_0x557cddda0e40, C4<0>, C4<0>;
L_0x557cddda0ab0 .functor AND 1, L_0x557cddda0790, L_0x557cddda0e40, C4<1>, C4<1>;
v0x557cdd9e1d40_0 .net "S", 0 0, L_0x557cddda0960;  alias, 1 drivers
v0x557cdd9e1de0_0 .net "a", 0 0, L_0x557cddda0790;  alias, 1 drivers
v0x557cdd9e1e80_0 .net "b", 0 0, L_0x557cddda0e40;  alias, 1 drivers
v0x557cdd9e1f20_0 .net "cout", 0 0, L_0x557cddda0ab0;  alias, 1 drivers
S_0x557cdd9e24c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9e04c0;
 .timescale 0 0;
P_0x557cdd36b210 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9e2640 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9e24c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda1260 .functor OR 1, L_0x557cddda0fe0, L_0x557cddda11a0, C4<0>, C4<0>;
v0x557cdd9e2fc0_0 .net "S", 0 0, L_0x557cddda1050;  1 drivers
v0x557cdd9e3060_0 .net "a", 0 0, L_0x557cddda12d0;  1 drivers
v0x557cdd9e3100_0 .net "b", 0 0, L_0x557cddda1490;  1 drivers
v0x557cdd9e31a0_0 .net "c_1", 0 0, L_0x557cddda0fe0;  1 drivers
v0x557cdd9e3240_0 .net "c_2", 0 0, L_0x557cddda11a0;  1 drivers
v0x557cdd9e32e0_0 .net "cin", 0 0, L_0x557cddda1650;  1 drivers
v0x557cdd9e3380_0 .net "cout", 0 0, L_0x557cddda1260;  1 drivers
v0x557cdd9e3420_0 .net "h_1_out", 0 0, L_0x557cddda0f70;  1 drivers
S_0x557cdd9e27c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda0f70 .functor XOR 1, L_0x557cddda12d0, L_0x557cddda1490, C4<0>, C4<0>;
L_0x557cddda0fe0 .functor AND 1, L_0x557cddda12d0, L_0x557cddda1490, C4<1>, C4<1>;
v0x557cdd9e2940_0 .net "S", 0 0, L_0x557cddda0f70;  alias, 1 drivers
v0x557cdd9e29e0_0 .net "a", 0 0, L_0x557cddda12d0;  alias, 1 drivers
v0x557cdd9e2a80_0 .net "b", 0 0, L_0x557cddda1490;  alias, 1 drivers
v0x557cdd9e2b20_0 .net "cout", 0 0, L_0x557cddda0fe0;  alias, 1 drivers
S_0x557cdd9e2bc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e2640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda1050 .functor XOR 1, L_0x557cddda0f70, L_0x557cddda1650, C4<0>, C4<0>;
L_0x557cddda11a0 .functor AND 1, L_0x557cddda0f70, L_0x557cddda1650, C4<1>, C4<1>;
v0x557cdd9e2d40_0 .net "S", 0 0, L_0x557cddda1050;  alias, 1 drivers
v0x557cdd9e2de0_0 .net "a", 0 0, L_0x557cddda0f70;  alias, 1 drivers
v0x557cdd9e2e80_0 .net "b", 0 0, L_0x557cddda1650;  alias, 1 drivers
v0x557cdd9e2f20_0 .net "cout", 0 0, L_0x557cddda11a0;  alias, 1 drivers
S_0x557cdd9e34c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9e04c0;
 .timescale 0 0;
P_0x557cdd37f530 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9e3640 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9e34c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda1a20 .functor OR 1, L_0x557cddda17f0, L_0x557cddda1960, C4<0>, C4<0>;
v0x557cdd9e3fc0_0 .net "S", 0 0, L_0x557cddda1860;  1 drivers
v0x557cdd9e4060_0 .net "a", 0 0, L_0x557cddda1a90;  1 drivers
v0x557cdd9e4100_0 .net "b", 0 0, L_0x557cddda1bc0;  1 drivers
v0x557cdd9e41a0_0 .net "c_1", 0 0, L_0x557cddda17f0;  1 drivers
v0x557cdd9e4240_0 .net "c_2", 0 0, L_0x557cddda1960;  1 drivers
v0x557cdd9e42e0_0 .net "cin", 0 0, L_0x557cddda1d40;  1 drivers
v0x557cdd9e4380_0 .net "cout", 0 0, L_0x557cddda1a20;  1 drivers
v0x557cdd9e4420_0 .net "h_1_out", 0 0, L_0x557cddda1780;  1 drivers
S_0x557cdd9e37c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e3640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda1780 .functor XOR 1, L_0x557cddda1a90, L_0x557cddda1bc0, C4<0>, C4<0>;
L_0x557cddda17f0 .functor AND 1, L_0x557cddda1a90, L_0x557cddda1bc0, C4<1>, C4<1>;
v0x557cdd9e3940_0 .net "S", 0 0, L_0x557cddda1780;  alias, 1 drivers
v0x557cdd9e39e0_0 .net "a", 0 0, L_0x557cddda1a90;  alias, 1 drivers
v0x557cdd9e3a80_0 .net "b", 0 0, L_0x557cddda1bc0;  alias, 1 drivers
v0x557cdd9e3b20_0 .net "cout", 0 0, L_0x557cddda17f0;  alias, 1 drivers
S_0x557cdd9e3bc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e3640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda1860 .functor XOR 1, L_0x557cddda1780, L_0x557cddda1d40, C4<0>, C4<0>;
L_0x557cddda1960 .functor AND 1, L_0x557cddda1780, L_0x557cddda1d40, C4<1>, C4<1>;
v0x557cdd9e3d40_0 .net "S", 0 0, L_0x557cddda1860;  alias, 1 drivers
v0x557cdd9e3de0_0 .net "a", 0 0, L_0x557cddda1780;  alias, 1 drivers
v0x557cdd9e3e80_0 .net "b", 0 0, L_0x557cddda1d40;  alias, 1 drivers
v0x557cdd9e3f20_0 .net "cout", 0 0, L_0x557cddda1960;  alias, 1 drivers
S_0x557cdd9e6540 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cdd99e4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddda8170 .functor BUFZ 2, L_0x557cddda5220, C4<00>, C4<00>, C4<00>;
L_0x557cddda83b0 .functor BUFZ 2, L_0x557cddda7e80, C4<00>, C4<00>, C4<00>;
L_0x557cddda84b0 .functor AND 1, L_0x557cddda8080, L_0x557cddda8310, C4<1>, C4<1>;
L_0x557cddda86b0 .functor AND 1, L_0x557cddda7fe0, L_0x557cddda8270, C4<1>, C4<1>;
L_0x557cddda8950 .functor NOT 1, L_0x557cddda7fe0, C4<0>, C4<0>, C4<0>;
L_0x557cddda89c0 .functor AND 1, L_0x557cddda8950, L_0x557cddda8080, C4<1>, C4<1>;
L_0x557cddda8a80 .functor NOT 1, L_0x557cddda8270, C4<0>, C4<0>, C4<0>;
L_0x557cddda8af0 .functor AND 1, L_0x557cddda8a80, L_0x557cddda8310, C4<1>, C4<1>;
L_0x557cddda8c00 .functor XOR 1, L_0x557cddda7fe0, L_0x557cddda8080, C4<0>, C4<0>;
L_0x557cddda8d90 .functor XOR 1, L_0x557cddda8270, L_0x557cddda8310, C4<0>, C4<0>;
L_0x557cddda8f20 .functor AND 1, L_0x557cddda8c00, L_0x557cddda8d90, C4<1>, C4<1>;
L_0x557cdddabd90 .functor NOT 1, L_0x557cddda89c0, C4<0>, C4<0>, C4<0>;
L_0x557cdddabec0 .functor NOT 1, L_0x557cddda8af0, C4<0>, C4<0>, C4<0>;
L_0x557cdddabf80 .functor XOR 1, L_0x557cdddabd90, L_0x557cdddabec0, C4<0>, C4<0>;
L_0x557cdddaeec0 .functor BUFZ 2, L_0x557cddda8570, C4<00>, C4<00>, C4<00>;
L_0x557cdddaf0c0 .functor BUFZ 2, L_0x557cddda87c0, C4<00>, C4<00>, C4<00>;
L_0x557cdddaf2a0 .functor BUFZ 2, L_0x557cdddaed10, C4<00>, C4<00>, C4<00>;
v0x557cdd9f57d0_0 .net "X", 1 0, L_0x557cddda5220;  alias, 1 drivers
v0x557cdd9f5870_0 .net "Xe", 0 0, L_0x557cddda8080;  1 drivers
v0x557cdd9f5910_0 .net "Xn", 0 0, L_0x557cddda7fe0;  1 drivers
v0x557cdd9f59b0_0 .net "Y", 1 0, L_0x557cddda7e80;  alias, 1 drivers
v0x557cdd9f5a50_0 .net "Ye", 0 0, L_0x557cddda8310;  1 drivers
v0x557cdd9f5af0_0 .net "Yn", 0 0, L_0x557cddda8270;  1 drivers
v0x557cdd9f5b90_0 .net "Z", 3 0, L_0x557cdddb1180;  alias, 1 drivers
v0x557cdd9f5c30_0 .net *"_s12", 0 0, L_0x557cddda84b0;  1 drivers
L_0x7f5061444350 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f5cd0_0 .net/2s *"_s17", 0 0, L_0x7f5061444350;  1 drivers
v0x557cdd9f5d70_0 .net *"_s21", 0 0, L_0x557cddda86b0;  1 drivers
L_0x7f5061444398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f5e10_0 .net/2s *"_s26", 0 0, L_0x7f5061444398;  1 drivers
v0x557cdd9f5eb0_0 .net *"_s30", 0 0, L_0x557cddda8950;  1 drivers
v0x557cdd9f5f50_0 .net *"_s34", 0 0, L_0x557cddda8a80;  1 drivers
v0x557cdd9f5ff0_0 .net *"_s4", 1 0, L_0x557cddda8170;  1 drivers
v0x557cdd9f6090_0 .net *"_s46", 0 0, L_0x557cddda8f20;  1 drivers
L_0x7f5061444470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f6130_0 .net/2s *"_s51", 0 0, L_0x7f5061444470;  1 drivers
v0x557cdd9f61d0_0 .net *"_s53", 0 0, L_0x557cdddabd90;  1 drivers
v0x557cdd9f6380_0 .net *"_s55", 0 0, L_0x557cdddabec0;  1 drivers
v0x557cdd9f6420_0 .net *"_s62", 1 0, L_0x557cdddaeec0;  1 drivers
v0x557cdd9f64c0_0 .net *"_s67", 1 0, L_0x557cdddaf0c0;  1 drivers
L_0x7f50614445d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f6560_0 .net/2s *"_s70", 0 0, L_0x7f50614445d8;  1 drivers
v0x557cdd9f6600_0 .net *"_s75", 1 0, L_0x557cdddaf2a0;  1 drivers
L_0x7f5061444620 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f66a0_0 .net/2s *"_s79", 0 0, L_0x7f5061444620;  1 drivers
v0x557cdd9f6740_0 .net *"_s9", 1 0, L_0x557cddda83b0;  1 drivers
L_0x7f5061444428 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f67e0_0 .net "add", 0 0, L_0x7f5061444428;  1 drivers
v0x557cdd9f6880_0 .net "big_z0_z2", 3 0, L_0x557cdddaef30;  1 drivers
v0x557cdd9f6920_0 .net "big_z1", 3 0, L_0x557cdddaf310;  1 drivers
v0x557cdd9f69c0_0 .net "cout_z1", 0 0, L_0x557cdddad240;  1 drivers
v0x557cdd9f6a60_0 .net "cout_z1_1", 0 0, L_0x557cdddaa0a0;  1 drivers
v0x557cdd9f6b00_0 .net "dummy_cout", 0 0, L_0x557cdddb1450;  1 drivers
v0x557cdd9f6ba0_0 .net "signX", 0 0, L_0x557cddda89c0;  1 drivers
v0x557cdd9f6c40_0 .net "signY", 0 0, L_0x557cddda8af0;  1 drivers
v0x557cdd9f6ce0_0 .net "sign_z3", 0 0, L_0x557cdddabf80;  1 drivers
L_0x7f50614443e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f6f90_0 .net "sub", 0 0, L_0x7f50614443e0;  1 drivers
v0x557cdd9f7030_0 .net "z0", 1 0, L_0x557cddda8570;  1 drivers
v0x557cdd9f70d0_0 .net "z1", 1 0, L_0x557cdddaed10;  1 drivers
v0x557cdd9f7170_0 .net "z1_1", 1 0, L_0x557cdddabbf0;  1 drivers
v0x557cdd9f7210_0 .net "z2", 1 0, L_0x557cddda87c0;  1 drivers
v0x557cdd9f72b0_0 .net "z3", 1 0, L_0x557cddda8f90;  1 drivers
v0x557cdd9f7350_0 .net "z3_1", 0 0, L_0x557cddda8c00;  1 drivers
v0x557cdd9f73f0_0 .net "z3_2", 0 0, L_0x557cddda8d90;  1 drivers
L_0x557cddda7fe0 .part L_0x557cddda8170, 1, 1;
L_0x557cddda8080 .part L_0x557cddda8170, 0, 1;
L_0x557cddda8270 .part L_0x557cddda83b0, 1, 1;
L_0x557cddda8310 .part L_0x557cddda83b0, 0, 1;
L_0x557cddda8570 .concat8 [ 1 1 0 0], L_0x557cddda84b0, L_0x7f5061444350;
L_0x557cddda87c0 .concat8 [ 1 1 0 0], L_0x557cddda86b0, L_0x7f5061444398;
L_0x557cddda8f90 .concat8 [ 1 1 0 0], L_0x557cddda8f20, L_0x7f5061444470;
L_0x557cdddaef30 .concat8 [ 2 2 0 0], L_0x557cdddaeec0, L_0x557cdddaf0c0;
L_0x557cdddaf310 .concat8 [ 1 2 1 0], L_0x7f50614445d8, L_0x557cdddaf2a0, L_0x7f5061444620;
S_0x557cdd9e66c0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdd9e6540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3c7200 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddda9030 .functor XOR 2, L_0x7f5061449378, L_0x557cddda87c0, C4<00>, C4<00>;
L_0x557cdddaa190 .functor NOT 1, L_0x557cdddaa0a0, C4<0>, C4<0>, C4<0>;
L_0x557cdddaa290 .functor AND 1, L_0x7f5061444428, L_0x557cdddaa190, C4<1>, C4<1>;
L_0x557cdddaa500 .functor NOT 2, L_0x557cdddaa410, C4<00>, C4<00>, C4<00>;
L_0x557cdddaa5c0 .functor AND 2, L_0x557cddda9f10, L_0x557cdddaa500, C4<11>, C4<11>;
L_0x557cdddaa680 .functor NOT 2, L_0x557cddda9f10, C4<00>, C4<00>, C4<00>;
L_0x557cdddabb80 .functor AND 2, L_0x557cdddab780, L_0x557cdddaba50, C4<11>, C4<11>;
L_0x557cdddabbf0 .functor OR 2, L_0x557cdddaa5c0, L_0x557cdddabb80, C4<00>, C4<00>;
v0x557cdd9eafc0_0 .net *"_s0", 1 0, L_0x7f5061449378;  1 drivers
v0x557cdd9eb060_0 .net *"_s10", 1 0, L_0x557cdddaa500;  1 drivers
L_0x7f50614444b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9eb100_0 .net/2s *"_s18", 0 0, L_0x7f50614444b8;  1 drivers
L_0x7f5061444500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9eb1a0_0 .net/2s *"_s23", 0 0, L_0x7f5061444500;  1 drivers
v0x557cdd9eb240_0 .net *"_s27", 1 0, L_0x557cdddaba50;  1 drivers
v0x557cdd9eb2e0_0 .net *"_s4", 0 0, L_0x557cdddaa190;  1 drivers
v0x557cdd9eb380_0 .net *"_s8", 1 0, L_0x557cdddaa410;  1 drivers
v0x557cdd9eb420_0 .net "a", 1 0, L_0x557cddda8570;  alias, 1 drivers
v0x557cdd9eb4c0_0 .net "a_or_s", 0 0, L_0x7f5061444428;  alias, 1 drivers
v0x557cdd9eb560_0 .net "add_1", 1 0, L_0x557cdddaa740;  1 drivers
v0x557cdd9eb600_0 .net "b", 1 0, L_0x557cddda87c0;  alias, 1 drivers
v0x557cdd9eb6a0_0 .net "cout", 0 0, L_0x557cdddaa0a0;  alias, 1 drivers
v0x557cdd9eb740_0 .net "diff_is_negative", 0 0, L_0x557cdddaa290;  1 drivers
v0x557cdd9eb7e0_0 .net "dummy_cout", 0 0, L_0x557cdddab8c0;  1 drivers
v0x557cdd9eb880_0 .net "input_b", 1 0, L_0x557cddda9030;  1 drivers
v0x557cdd9eb920_0 .net "inverted_out", 1 0, L_0x557cdddaa680;  1 drivers
v0x557cdd9eb9c0_0 .net "n_out", 1 0, L_0x557cdddabb80;  1 drivers
v0x557cdd9eba60_0 .net "negated_out", 1 0, L_0x557cdddab780;  1 drivers
v0x557cdd9ebb00_0 .net "out", 1 0, L_0x557cdddabbf0;  alias, 1 drivers
v0x557cdd9ebba0_0 .net "p_out", 1 0, L_0x557cdddaa5c0;  1 drivers
v0x557cdd9ebc40_0 .net "t_out", 1 0, L_0x557cddda9f10;  1 drivers
L_0x557cdddaa410 .concat [ 1 1 0 0], L_0x557cdddaa290, L_0x557cdddaa290;
L_0x557cdddaa740 .concat8 [ 1 1 0 0], L_0x7f5061444500, L_0x7f50614444b8;
L_0x557cdddab9b0 .part L_0x557cdddaa740, 1, 1;
L_0x557cdddaba50 .concat [ 1 1 0 0], L_0x557cdddaa290, L_0x557cdddaa290;
S_0x557cdd9e6840 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9e66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd3d0360 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9e8840_0 .net "S", 1 0, L_0x557cddda9f10;  alias, 1 drivers
v0x557cdd9e88e0_0 .net "a", 1 0, L_0x557cddda8570;  alias, 1 drivers
v0x557cdd9e8980_0 .net "b", 1 0, L_0x557cddda9030;  alias, 1 drivers
v0x557cdd9e8a20_0 .net "carin", 1 0, L_0x557cddda9fb0;  1 drivers
v0x557cdd9e8ac0_0 .net "cin", 0 0, L_0x7f5061444428;  alias, 1 drivers
v0x557cdd9e8b60_0 .net "cout", 0 0, L_0x557cdddaa0a0;  alias, 1 drivers
L_0x557cddda9540 .part L_0x557cddda8570, 1, 1;
L_0x557cddda9700 .part L_0x557cddda9030, 1, 1;
L_0x557cddda9830 .part L_0x557cddda9fb0, 0, 1;
L_0x557cddda9c20 .part L_0x557cddda8570, 0, 1;
L_0x557cddda9d50 .part L_0x557cddda9030, 0, 1;
L_0x557cddda9f10 .concat8 [ 1 1 0 0], L_0x557cddda9a40, L_0x557cddda92c0;
L_0x557cddda9fb0 .concat8 [ 1 1 0 0], L_0x557cddda9bb0, L_0x557cddda94d0;
L_0x557cdddaa0a0 .part L_0x557cddda9fb0, 1, 1;
S_0x557cdd9e69c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9e6840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda9bb0 .functor OR 1, L_0x557cddda99d0, L_0x557cddda9b40, C4<0>, C4<0>;
v0x557cdd9e7340_0 .net "S", 0 0, L_0x557cddda9a40;  1 drivers
v0x557cdd9e73e0_0 .net "a", 0 0, L_0x557cddda9c20;  1 drivers
v0x557cdd9e7480_0 .net "b", 0 0, L_0x557cddda9d50;  1 drivers
v0x557cdd9e7520_0 .net "c_1", 0 0, L_0x557cddda99d0;  1 drivers
v0x557cdd9e75c0_0 .net "c_2", 0 0, L_0x557cddda9b40;  1 drivers
v0x557cdd9e7660_0 .net "cin", 0 0, L_0x7f5061444428;  alias, 1 drivers
v0x557cdd9e7700_0 .net "cout", 0 0, L_0x557cddda9bb0;  1 drivers
v0x557cdd9e77a0_0 .net "h_1_out", 0 0, L_0x557cddda9960;  1 drivers
S_0x557cdd9e6b40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda9960 .functor XOR 1, L_0x557cddda9c20, L_0x557cddda9d50, C4<0>, C4<0>;
L_0x557cddda99d0 .functor AND 1, L_0x557cddda9c20, L_0x557cddda9d50, C4<1>, C4<1>;
v0x557cdd9e6cc0_0 .net "S", 0 0, L_0x557cddda9960;  alias, 1 drivers
v0x557cdd9e6d60_0 .net "a", 0 0, L_0x557cddda9c20;  alias, 1 drivers
v0x557cdd9e6e00_0 .net "b", 0 0, L_0x557cddda9d50;  alias, 1 drivers
v0x557cdd9e6ea0_0 .net "cout", 0 0, L_0x557cddda99d0;  alias, 1 drivers
S_0x557cdd9e6f40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e69c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda9a40 .functor XOR 1, L_0x557cddda9960, L_0x7f5061444428, C4<0>, C4<0>;
L_0x557cddda9b40 .functor AND 1, L_0x557cddda9960, L_0x7f5061444428, C4<1>, C4<1>;
v0x557cdd9e70c0_0 .net "S", 0 0, L_0x557cddda9a40;  alias, 1 drivers
v0x557cdd9e7160_0 .net "a", 0 0, L_0x557cddda9960;  alias, 1 drivers
v0x557cdd9e7200_0 .net "b", 0 0, L_0x7f5061444428;  alias, 1 drivers
v0x557cdd9e72a0_0 .net "cout", 0 0, L_0x557cddda9b40;  alias, 1 drivers
S_0x557cdd9e7840 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9e6840;
 .timescale 0 0;
P_0x557cdd7ef910 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9e79c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9e7840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddda94d0 .functor OR 1, L_0x557cddda9200, L_0x557cddda9410, C4<0>, C4<0>;
v0x557cdd9e8340_0 .net "S", 0 0, L_0x557cddda92c0;  1 drivers
v0x557cdd9e83e0_0 .net "a", 0 0, L_0x557cddda9540;  1 drivers
v0x557cdd9e8480_0 .net "b", 0 0, L_0x557cddda9700;  1 drivers
v0x557cdd9e8520_0 .net "c_1", 0 0, L_0x557cddda9200;  1 drivers
v0x557cdd9e85c0_0 .net "c_2", 0 0, L_0x557cddda9410;  1 drivers
v0x557cdd9e8660_0 .net "cin", 0 0, L_0x557cddda9830;  1 drivers
v0x557cdd9e8700_0 .net "cout", 0 0, L_0x557cddda94d0;  1 drivers
v0x557cdd9e87a0_0 .net "h_1_out", 0 0, L_0x557cddda90f0;  1 drivers
S_0x557cdd9e7b40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda90f0 .functor XOR 1, L_0x557cddda9540, L_0x557cddda9700, C4<0>, C4<0>;
L_0x557cddda9200 .functor AND 1, L_0x557cddda9540, L_0x557cddda9700, C4<1>, C4<1>;
v0x557cdd9e7cc0_0 .net "S", 0 0, L_0x557cddda90f0;  alias, 1 drivers
v0x557cdd9e7d60_0 .net "a", 0 0, L_0x557cddda9540;  alias, 1 drivers
v0x557cdd9e7e00_0 .net "b", 0 0, L_0x557cddda9700;  alias, 1 drivers
v0x557cdd9e7ea0_0 .net "cout", 0 0, L_0x557cddda9200;  alias, 1 drivers
S_0x557cdd9e7f40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e79c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddda92c0 .functor XOR 1, L_0x557cddda90f0, L_0x557cddda9830, C4<0>, C4<0>;
L_0x557cddda9410 .functor AND 1, L_0x557cddda90f0, L_0x557cddda9830, C4<1>, C4<1>;
v0x557cdd9e80c0_0 .net "S", 0 0, L_0x557cddda92c0;  alias, 1 drivers
v0x557cdd9e8160_0 .net "a", 0 0, L_0x557cddda90f0;  alias, 1 drivers
v0x557cdd9e8200_0 .net "b", 0 0, L_0x557cddda9830;  alias, 1 drivers
v0x557cdd9e82a0_0 .net "cout", 0 0, L_0x557cddda9410;  alias, 1 drivers
S_0x557cdd9e8c00 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9e66c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd823350 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9eac00_0 .net "S", 1 0, L_0x557cdddab780;  alias, 1 drivers
v0x557cdd9eaca0_0 .net "a", 1 0, L_0x557cdddaa680;  alias, 1 drivers
v0x557cdd9ead40_0 .net "b", 1 0, L_0x557cdddaa740;  alias, 1 drivers
v0x557cdd9eade0_0 .net "carin", 1 0, L_0x557cdddab820;  1 drivers
v0x557cdd9eae80_0 .net "cin", 0 0, L_0x557cdddab9b0;  1 drivers
v0x557cdd9eaf20_0 .net "cout", 0 0, L_0x557cdddab8c0;  alias, 1 drivers
L_0x557cdddaacd0 .part L_0x557cdddaa680, 1, 1;
L_0x557cdddaae00 .part L_0x557cdddaa740, 1, 1;
L_0x557cdddaaf30 .part L_0x557cdddab820, 0, 1;
L_0x557cdddab400 .part L_0x557cdddaa680, 0, 1;
L_0x557cdddab5c0 .part L_0x557cdddaa740, 0, 1;
L_0x557cdddab780 .concat8 [ 1 1 0 0], L_0x557cdddab140, L_0x557cdddaaa50;
L_0x557cdddab820 .concat8 [ 1 1 0 0], L_0x557cdddab390, L_0x557cdddaac60;
L_0x557cdddab8c0 .part L_0x557cdddab820, 1, 1;
S_0x557cdd9e8d80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9e8c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddab390 .functor OR 1, L_0x557cdddab0d0, L_0x557cdddab290, C4<0>, C4<0>;
v0x557cdd9e9700_0 .net "S", 0 0, L_0x557cdddab140;  1 drivers
v0x557cdd9e97a0_0 .net "a", 0 0, L_0x557cdddab400;  1 drivers
v0x557cdd9e9840_0 .net "b", 0 0, L_0x557cdddab5c0;  1 drivers
v0x557cdd9e98e0_0 .net "c_1", 0 0, L_0x557cdddab0d0;  1 drivers
v0x557cdd9e9980_0 .net "c_2", 0 0, L_0x557cdddab290;  1 drivers
v0x557cdd9e9a20_0 .net "cin", 0 0, L_0x557cdddab9b0;  alias, 1 drivers
v0x557cdd9e9ac0_0 .net "cout", 0 0, L_0x557cdddab390;  1 drivers
v0x557cdd9e9b60_0 .net "h_1_out", 0 0, L_0x557cdddab060;  1 drivers
S_0x557cdd9e8f00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e8d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddab060 .functor XOR 1, L_0x557cdddab400, L_0x557cdddab5c0, C4<0>, C4<0>;
L_0x557cdddab0d0 .functor AND 1, L_0x557cdddab400, L_0x557cdddab5c0, C4<1>, C4<1>;
v0x557cdd9e9080_0 .net "S", 0 0, L_0x557cdddab060;  alias, 1 drivers
v0x557cdd9e9120_0 .net "a", 0 0, L_0x557cdddab400;  alias, 1 drivers
v0x557cdd9e91c0_0 .net "b", 0 0, L_0x557cdddab5c0;  alias, 1 drivers
v0x557cdd9e9260_0 .net "cout", 0 0, L_0x557cdddab0d0;  alias, 1 drivers
S_0x557cdd9e9300 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e8d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddab140 .functor XOR 1, L_0x557cdddab060, L_0x557cdddab9b0, C4<0>, C4<0>;
L_0x557cdddab290 .functor AND 1, L_0x557cdddab060, L_0x557cdddab9b0, C4<1>, C4<1>;
v0x557cdd9e9480_0 .net "S", 0 0, L_0x557cdddab140;  alias, 1 drivers
v0x557cdd9e9520_0 .net "a", 0 0, L_0x557cdddab060;  alias, 1 drivers
v0x557cdd9e95c0_0 .net "b", 0 0, L_0x557cdddab9b0;  alias, 1 drivers
v0x557cdd9e9660_0 .net "cout", 0 0, L_0x557cdddab290;  alias, 1 drivers
S_0x557cdd9e9c00 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9e8c00;
 .timescale 0 0;
P_0x557cdd837450 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9e9d80 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9e9c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddaac60 .functor OR 1, L_0x557cdddaa990, L_0x557cdddaaba0, C4<0>, C4<0>;
v0x557cdd9ea700_0 .net "S", 0 0, L_0x557cdddaaa50;  1 drivers
v0x557cdd9ea7a0_0 .net "a", 0 0, L_0x557cdddaacd0;  1 drivers
v0x557cdd9ea840_0 .net "b", 0 0, L_0x557cdddaae00;  1 drivers
v0x557cdd9ea8e0_0 .net "c_1", 0 0, L_0x557cdddaa990;  1 drivers
v0x557cdd9ea980_0 .net "c_2", 0 0, L_0x557cdddaaba0;  1 drivers
v0x557cdd9eaa20_0 .net "cin", 0 0, L_0x557cdddaaf30;  1 drivers
v0x557cdd9eaac0_0 .net "cout", 0 0, L_0x557cdddaac60;  1 drivers
v0x557cdd9eab60_0 .net "h_1_out", 0 0, L_0x557cdddaa880;  1 drivers
S_0x557cdd9e9f00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9e9d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddaa880 .functor XOR 1, L_0x557cdddaacd0, L_0x557cdddaae00, C4<0>, C4<0>;
L_0x557cdddaa990 .functor AND 1, L_0x557cdddaacd0, L_0x557cdddaae00, C4<1>, C4<1>;
v0x557cdd9ea080_0 .net "S", 0 0, L_0x557cdddaa880;  alias, 1 drivers
v0x557cdd9ea120_0 .net "a", 0 0, L_0x557cdddaacd0;  alias, 1 drivers
v0x557cdd9ea1c0_0 .net "b", 0 0, L_0x557cdddaae00;  alias, 1 drivers
v0x557cdd9ea260_0 .net "cout", 0 0, L_0x557cdddaa990;  alias, 1 drivers
S_0x557cdd9ea300 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9e9d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddaaa50 .functor XOR 1, L_0x557cdddaa880, L_0x557cdddaaf30, C4<0>, C4<0>;
L_0x557cdddaaba0 .functor AND 1, L_0x557cdddaa880, L_0x557cdddaaf30, C4<1>, C4<1>;
v0x557cdd9ea480_0 .net "S", 0 0, L_0x557cdddaaa50;  alias, 1 drivers
v0x557cdd9ea520_0 .net "a", 0 0, L_0x557cdddaa880;  alias, 1 drivers
v0x557cdd9ea5c0_0 .net "b", 0 0, L_0x557cdddaaf30;  alias, 1 drivers
v0x557cdd9ea660_0 .net "cout", 0 0, L_0x557cdddaaba0;  alias, 1 drivers
S_0x557cdd9ebce0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdd9e6540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6e3a30 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdddabe50 .functor XOR 2, L_0x557cdddac110, L_0x557cddda8f90, C4<00>, C4<00>;
L_0x557cdddad330 .functor NOT 1, L_0x557cdddad240, C4<0>, C4<0>, C4<0>;
L_0x557cdddad430 .functor AND 1, L_0x557cdddabf80, L_0x557cdddad330, C4<1>, C4<1>;
L_0x557cdddad590 .functor NOT 2, L_0x557cdddad4a0, C4<00>, C4<00>, C4<00>;
L_0x557cdddad650 .functor AND 2, L_0x557cdddad0b0, L_0x557cdddad590, C4<11>, C4<11>;
L_0x557cdddad710 .functor NOT 2, L_0x557cdddad0b0, C4<00>, C4<00>, C4<00>;
L_0x557cdddaeca0 .functor AND 2, L_0x557cdddae8a0, L_0x557cdddaeb70, C4<11>, C4<11>;
L_0x557cdddaed10 .functor OR 2, L_0x557cdddad650, L_0x557cdddaeca0, C4<00>, C4<00>;
v0x557cdd9f05e0_0 .net *"_s0", 1 0, L_0x557cdddac110;  1 drivers
v0x557cdd9f0680_0 .net *"_s10", 1 0, L_0x557cdddad590;  1 drivers
L_0x7f5061444548 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f0720_0 .net/2s *"_s18", 0 0, L_0x7f5061444548;  1 drivers
L_0x7f5061444590 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f07c0_0 .net/2s *"_s23", 0 0, L_0x7f5061444590;  1 drivers
v0x557cdd9f0860_0 .net *"_s27", 1 0, L_0x557cdddaeb70;  1 drivers
v0x557cdd9f0900_0 .net *"_s4", 0 0, L_0x557cdddad330;  1 drivers
v0x557cdd9f09a0_0 .net *"_s8", 1 0, L_0x557cdddad4a0;  1 drivers
v0x557cdd9f0a40_0 .net "a", 1 0, L_0x557cdddabbf0;  alias, 1 drivers
v0x557cdd9f0ae0_0 .net "a_or_s", 0 0, L_0x557cdddabf80;  alias, 1 drivers
v0x557cdd9f0b80_0 .net "add_1", 1 0, L_0x557cdddad860;  1 drivers
v0x557cdd9f0c20_0 .net "b", 1 0, L_0x557cddda8f90;  alias, 1 drivers
v0x557cdd9f0cc0_0 .net "cout", 0 0, L_0x557cdddad240;  alias, 1 drivers
v0x557cdd9f0d60_0 .net "diff_is_negative", 0 0, L_0x557cdddad430;  1 drivers
v0x557cdd9f0e00_0 .net "dummy_cout", 0 0, L_0x557cdddae9e0;  1 drivers
v0x557cdd9f0ea0_0 .net "input_b", 1 0, L_0x557cdddabe50;  1 drivers
v0x557cdd9f0f40_0 .net "inverted_out", 1 0, L_0x557cdddad710;  1 drivers
v0x557cdd9f0fe0_0 .net "n_out", 1 0, L_0x557cdddaeca0;  1 drivers
v0x557cdd9f1190_0 .net "negated_out", 1 0, L_0x557cdddae8a0;  1 drivers
v0x557cdd9f1230_0 .net "out", 1 0, L_0x557cdddaed10;  alias, 1 drivers
v0x557cdd9f12d0_0 .net "p_out", 1 0, L_0x557cdddad650;  1 drivers
v0x557cdd9f1370_0 .net "t_out", 1 0, L_0x557cdddad0b0;  1 drivers
L_0x557cdddac110 .concat [ 1 1 0 0], L_0x557cdddabf80, L_0x557cdddabf80;
L_0x557cdddad4a0 .concat [ 1 1 0 0], L_0x557cdddad430, L_0x557cdddad430;
L_0x557cdddad860 .concat8 [ 1 1 0 0], L_0x7f5061444590, L_0x7f5061444548;
L_0x557cdddaead0 .part L_0x557cdddad860, 1, 1;
L_0x557cdddaeb70 .concat [ 1 1 0 0], L_0x557cdddad430, L_0x557cdddad430;
S_0x557cdd9ebe60 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9ebce0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd6eca70 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9ede60_0 .net "S", 1 0, L_0x557cdddad0b0;  alias, 1 drivers
v0x557cdd9edf00_0 .net "a", 1 0, L_0x557cdddabbf0;  alias, 1 drivers
v0x557cdd9edfa0_0 .net "b", 1 0, L_0x557cdddabe50;  alias, 1 drivers
v0x557cdd9ee040_0 .net "carin", 1 0, L_0x557cdddad150;  1 drivers
v0x557cdd9ee0e0_0 .net "cin", 0 0, L_0x557cdddabf80;  alias, 1 drivers
v0x557cdd9ee180_0 .net "cout", 0 0, L_0x557cdddad240;  alias, 1 drivers
L_0x557cdddac6a0 .part L_0x557cdddabbf0, 1, 1;
L_0x557cdddac7d0 .part L_0x557cdddabe50, 1, 1;
L_0x557cdddac900 .part L_0x557cdddad150, 0, 1;
L_0x557cdddace50 .part L_0x557cdddabbf0, 0, 1;
L_0x557cdddacef0 .part L_0x557cdddabe50, 0, 1;
L_0x557cdddad0b0 .concat8 [ 1 1 0 0], L_0x557cdddacb10, L_0x557cdddac420;
L_0x557cdddad150 .concat8 [ 1 1 0 0], L_0x557cdddacde0, L_0x557cdddac630;
L_0x557cdddad240 .part L_0x557cdddad150, 1, 1;
S_0x557cdd9ebfe0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9ebe60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddacde0 .functor OR 1, L_0x557cdddacaa0, L_0x557cdddacd70, C4<0>, C4<0>;
v0x557cdd9ec960_0 .net "S", 0 0, L_0x557cdddacb10;  1 drivers
v0x557cdd9eca00_0 .net "a", 0 0, L_0x557cdddace50;  1 drivers
v0x557cdd9ecaa0_0 .net "b", 0 0, L_0x557cdddacef0;  1 drivers
v0x557cdd9ecb40_0 .net "c_1", 0 0, L_0x557cdddacaa0;  1 drivers
v0x557cdd9ecbe0_0 .net "c_2", 0 0, L_0x557cdddacd70;  1 drivers
v0x557cdd9ecc80_0 .net "cin", 0 0, L_0x557cdddabf80;  alias, 1 drivers
v0x557cdd9ecd20_0 .net "cout", 0 0, L_0x557cdddacde0;  1 drivers
v0x557cdd9ecdc0_0 .net "h_1_out", 0 0, L_0x557cdddaca30;  1 drivers
S_0x557cdd9ec160 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ebfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddaca30 .functor XOR 1, L_0x557cdddace50, L_0x557cdddacef0, C4<0>, C4<0>;
L_0x557cdddacaa0 .functor AND 1, L_0x557cdddace50, L_0x557cdddacef0, C4<1>, C4<1>;
v0x557cdd9ec2e0_0 .net "S", 0 0, L_0x557cdddaca30;  alias, 1 drivers
v0x557cdd9ec380_0 .net "a", 0 0, L_0x557cdddace50;  alias, 1 drivers
v0x557cdd9ec420_0 .net "b", 0 0, L_0x557cdddacef0;  alias, 1 drivers
v0x557cdd9ec4c0_0 .net "cout", 0 0, L_0x557cdddacaa0;  alias, 1 drivers
S_0x557cdd9ec560 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ebfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddacb10 .functor XOR 1, L_0x557cdddaca30, L_0x557cdddabf80, C4<0>, C4<0>;
L_0x557cdddacd70 .functor AND 1, L_0x557cdddaca30, L_0x557cdddabf80, C4<1>, C4<1>;
v0x557cdd9ec6e0_0 .net "S", 0 0, L_0x557cdddacb10;  alias, 1 drivers
v0x557cdd9ec780_0 .net "a", 0 0, L_0x557cdddaca30;  alias, 1 drivers
v0x557cdd9ec820_0 .net "b", 0 0, L_0x557cdddabf80;  alias, 1 drivers
v0x557cdd9ec8c0_0 .net "cout", 0 0, L_0x557cdddacd70;  alias, 1 drivers
S_0x557cdd9ece60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9ebe60;
 .timescale 0 0;
P_0x557cdd845b50 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9ecfe0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9ece60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddac630 .functor OR 1, L_0x557cdddac360, L_0x557cdddac570, C4<0>, C4<0>;
v0x557cdd9ed960_0 .net "S", 0 0, L_0x557cdddac420;  1 drivers
v0x557cdd9eda00_0 .net "a", 0 0, L_0x557cdddac6a0;  1 drivers
v0x557cdd9edaa0_0 .net "b", 0 0, L_0x557cdddac7d0;  1 drivers
v0x557cdd9edb40_0 .net "c_1", 0 0, L_0x557cdddac360;  1 drivers
v0x557cdd9edbe0_0 .net "c_2", 0 0, L_0x557cdddac570;  1 drivers
v0x557cdd9edc80_0 .net "cin", 0 0, L_0x557cdddac900;  1 drivers
v0x557cdd9edd20_0 .net "cout", 0 0, L_0x557cdddac630;  1 drivers
v0x557cdd9eddc0_0 .net "h_1_out", 0 0, L_0x557cdddac250;  1 drivers
S_0x557cdd9ed160 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ecfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddac250 .functor XOR 1, L_0x557cdddac6a0, L_0x557cdddac7d0, C4<0>, C4<0>;
L_0x557cdddac360 .functor AND 1, L_0x557cdddac6a0, L_0x557cdddac7d0, C4<1>, C4<1>;
v0x557cdd9ed2e0_0 .net "S", 0 0, L_0x557cdddac250;  alias, 1 drivers
v0x557cdd9ed380_0 .net "a", 0 0, L_0x557cdddac6a0;  alias, 1 drivers
v0x557cdd9ed420_0 .net "b", 0 0, L_0x557cdddac7d0;  alias, 1 drivers
v0x557cdd9ed4c0_0 .net "cout", 0 0, L_0x557cdddac360;  alias, 1 drivers
S_0x557cdd9ed560 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ecfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddac420 .functor XOR 1, L_0x557cdddac250, L_0x557cdddac900, C4<0>, C4<0>;
L_0x557cdddac570 .functor AND 1, L_0x557cdddac250, L_0x557cdddac900, C4<1>, C4<1>;
v0x557cdd9ed6e0_0 .net "S", 0 0, L_0x557cdddac420;  alias, 1 drivers
v0x557cdd9ed780_0 .net "a", 0 0, L_0x557cdddac250;  alias, 1 drivers
v0x557cdd9ed820_0 .net "b", 0 0, L_0x557cdddac900;  alias, 1 drivers
v0x557cdd9ed8c0_0 .net "cout", 0 0, L_0x557cdddac570;  alias, 1 drivers
S_0x557cdd9ee220 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9ebce0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd5ae280 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdd9f0220_0 .net "S", 1 0, L_0x557cdddae8a0;  alias, 1 drivers
v0x557cdd9f02c0_0 .net "a", 1 0, L_0x557cdddad710;  alias, 1 drivers
v0x557cdd9f0360_0 .net "b", 1 0, L_0x557cdddad860;  alias, 1 drivers
v0x557cdd9f0400_0 .net "carin", 1 0, L_0x557cdddae940;  1 drivers
v0x557cdd9f04a0_0 .net "cin", 0 0, L_0x557cdddaead0;  1 drivers
v0x557cdd9f0540_0 .net "cout", 0 0, L_0x557cdddae9e0;  alias, 1 drivers
L_0x557cdddaddf0 .part L_0x557cdddad710, 1, 1;
L_0x557cdddadf20 .part L_0x557cdddad860, 1, 1;
L_0x557cdddae050 .part L_0x557cdddae940, 0, 1;
L_0x557cdddae520 .part L_0x557cdddad710, 0, 1;
L_0x557cdddae6e0 .part L_0x557cdddad860, 0, 1;
L_0x557cdddae8a0 .concat8 [ 1 1 0 0], L_0x557cdddae260, L_0x557cdddadb70;
L_0x557cdddae940 .concat8 [ 1 1 0 0], L_0x557cdddae4b0, L_0x557cdddadd80;
L_0x557cdddae9e0 .part L_0x557cdddae940, 1, 1;
S_0x557cdd9ee3a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9ee220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddae4b0 .functor OR 1, L_0x557cdddae1f0, L_0x557cdddae3b0, C4<0>, C4<0>;
v0x557cdd9eed20_0 .net "S", 0 0, L_0x557cdddae260;  1 drivers
v0x557cdd9eedc0_0 .net "a", 0 0, L_0x557cdddae520;  1 drivers
v0x557cdd9eee60_0 .net "b", 0 0, L_0x557cdddae6e0;  1 drivers
v0x557cdd9eef00_0 .net "c_1", 0 0, L_0x557cdddae1f0;  1 drivers
v0x557cdd9eefa0_0 .net "c_2", 0 0, L_0x557cdddae3b0;  1 drivers
v0x557cdd9ef040_0 .net "cin", 0 0, L_0x557cdddaead0;  alias, 1 drivers
v0x557cdd9ef0e0_0 .net "cout", 0 0, L_0x557cdddae4b0;  1 drivers
v0x557cdd9ef180_0 .net "h_1_out", 0 0, L_0x557cdddae180;  1 drivers
S_0x557cdd9ee520 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ee3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddae180 .functor XOR 1, L_0x557cdddae520, L_0x557cdddae6e0, C4<0>, C4<0>;
L_0x557cdddae1f0 .functor AND 1, L_0x557cdddae520, L_0x557cdddae6e0, C4<1>, C4<1>;
v0x557cdd9ee6a0_0 .net "S", 0 0, L_0x557cdddae180;  alias, 1 drivers
v0x557cdd9ee740_0 .net "a", 0 0, L_0x557cdddae520;  alias, 1 drivers
v0x557cdd9ee7e0_0 .net "b", 0 0, L_0x557cdddae6e0;  alias, 1 drivers
v0x557cdd9ee880_0 .net "cout", 0 0, L_0x557cdddae1f0;  alias, 1 drivers
S_0x557cdd9ee920 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ee3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddae260 .functor XOR 1, L_0x557cdddae180, L_0x557cdddaead0, C4<0>, C4<0>;
L_0x557cdddae3b0 .functor AND 1, L_0x557cdddae180, L_0x557cdddaead0, C4<1>, C4<1>;
v0x557cdd9eeaa0_0 .net "S", 0 0, L_0x557cdddae260;  alias, 1 drivers
v0x557cdd9eeb40_0 .net "a", 0 0, L_0x557cdddae180;  alias, 1 drivers
v0x557cdd9eebe0_0 .net "b", 0 0, L_0x557cdddaead0;  alias, 1 drivers
v0x557cdd9eec80_0 .net "cout", 0 0, L_0x557cdddae3b0;  alias, 1 drivers
S_0x557cdd9ef220 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9ee220;
 .timescale 0 0;
P_0x557cdd5cdd60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9ef3a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9ef220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddadd80 .functor OR 1, L_0x557cdddadab0, L_0x557cdddadcc0, C4<0>, C4<0>;
v0x557cdd9efd20_0 .net "S", 0 0, L_0x557cdddadb70;  1 drivers
v0x557cdd9efdc0_0 .net "a", 0 0, L_0x557cdddaddf0;  1 drivers
v0x557cdd9efe60_0 .net "b", 0 0, L_0x557cdddadf20;  1 drivers
v0x557cdd9eff00_0 .net "c_1", 0 0, L_0x557cdddadab0;  1 drivers
v0x557cdd9effa0_0 .net "c_2", 0 0, L_0x557cdddadcc0;  1 drivers
v0x557cdd9f0040_0 .net "cin", 0 0, L_0x557cdddae050;  1 drivers
v0x557cdd9f00e0_0 .net "cout", 0 0, L_0x557cdddadd80;  1 drivers
v0x557cdd9f0180_0 .net "h_1_out", 0 0, L_0x557cdddad9a0;  1 drivers
S_0x557cdd9ef520 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddad9a0 .functor XOR 1, L_0x557cdddaddf0, L_0x557cdddadf20, C4<0>, C4<0>;
L_0x557cdddadab0 .functor AND 1, L_0x557cdddaddf0, L_0x557cdddadf20, C4<1>, C4<1>;
v0x557cdd9ef6a0_0 .net "S", 0 0, L_0x557cdddad9a0;  alias, 1 drivers
v0x557cdd9ef740_0 .net "a", 0 0, L_0x557cdddaddf0;  alias, 1 drivers
v0x557cdd9ef7e0_0 .net "b", 0 0, L_0x557cdddadf20;  alias, 1 drivers
v0x557cdd9ef880_0 .net "cout", 0 0, L_0x557cdddadab0;  alias, 1 drivers
S_0x557cdd9ef920 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ef3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddadb70 .functor XOR 1, L_0x557cdddad9a0, L_0x557cdddae050, C4<0>, C4<0>;
L_0x557cdddadcc0 .functor AND 1, L_0x557cdddad9a0, L_0x557cdddae050, C4<1>, C4<1>;
v0x557cdd9efaa0_0 .net "S", 0 0, L_0x557cdddadb70;  alias, 1 drivers
v0x557cdd9efb40_0 .net "a", 0 0, L_0x557cdddad9a0;  alias, 1 drivers
v0x557cdd9efbe0_0 .net "b", 0 0, L_0x557cdddae050;  alias, 1 drivers
v0x557cdd9efc80_0 .net "cout", 0 0, L_0x557cdddadcc0;  alias, 1 drivers
S_0x557cdd9f1410 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdd9e6540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd53a900 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9f5410_0 .net "S", 3 0, L_0x557cdddb1180;  alias, 1 drivers
v0x557cdd9f54b0_0 .net "a", 3 0, L_0x557cdddaef30;  alias, 1 drivers
v0x557cdd9f5550_0 .net "b", 3 0, L_0x557cdddaf310;  alias, 1 drivers
v0x557cdd9f55f0_0 .net "carin", 3 0, L_0x557cdddb1320;  1 drivers
L_0x7f5061444668 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdd9f5690_0 .net "cin", 0 0, L_0x7f5061444668;  1 drivers
v0x557cdd9f5730_0 .net "cout", 0 0, L_0x557cdddb1450;  alias, 1 drivers
L_0x557cdddaf8f0 .part L_0x557cdddaef30, 1, 1;
L_0x557cdddafa20 .part L_0x557cdddaf310, 1, 1;
L_0x557cdddafb50 .part L_0x557cdddb1320, 0, 1;
L_0x557cdddaffe0 .part L_0x557cdddaef30, 2, 1;
L_0x557cdddb01a0 .part L_0x557cdddaf310, 2, 1;
L_0x557cdddb0360 .part L_0x557cdddb1320, 1, 1;
L_0x557cdddb07a0 .part L_0x557cdddaef30, 3, 1;
L_0x557cdddb08d0 .part L_0x557cdddaf310, 3, 1;
L_0x557cdddb0a50 .part L_0x557cdddb1320, 2, 1;
L_0x557cdddb0f20 .part L_0x557cdddaef30, 0, 1;
L_0x557cdddb1050 .part L_0x557cdddaf310, 0, 1;
L_0x557cdddb1180 .concat8 [ 1 1 1 1], L_0x557cdddb0c60, L_0x557cdddaf670, L_0x557cdddafd60, L_0x557cdddb0570;
L_0x557cdddb1320 .concat8 [ 1 1 1 1], L_0x557cdddb0eb0, L_0x557cdddaf880, L_0x557cdddaff70, L_0x557cdddb0730;
L_0x557cdddb1450 .part L_0x557cdddb1320, 3, 1;
S_0x557cdd9f1590 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9f1410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb0eb0 .functor OR 1, L_0x557cdddb0bf0, L_0x557cdddb0db0, C4<0>, C4<0>;
v0x557cdd9f1f10_0 .net "S", 0 0, L_0x557cdddb0c60;  1 drivers
v0x557cdd9f1fb0_0 .net "a", 0 0, L_0x557cdddb0f20;  1 drivers
v0x557cdd9f2050_0 .net "b", 0 0, L_0x557cdddb1050;  1 drivers
v0x557cdd9f20f0_0 .net "c_1", 0 0, L_0x557cdddb0bf0;  1 drivers
v0x557cdd9f2190_0 .net "c_2", 0 0, L_0x557cdddb0db0;  1 drivers
v0x557cdd9f2230_0 .net "cin", 0 0, L_0x7f5061444668;  alias, 1 drivers
v0x557cdd9f22d0_0 .net "cout", 0 0, L_0x557cdddb0eb0;  1 drivers
v0x557cdd9f2370_0 .net "h_1_out", 0 0, L_0x557cdddb0b80;  1 drivers
S_0x557cdd9f1710 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9f1590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb0b80 .functor XOR 1, L_0x557cdddb0f20, L_0x557cdddb1050, C4<0>, C4<0>;
L_0x557cdddb0bf0 .functor AND 1, L_0x557cdddb0f20, L_0x557cdddb1050, C4<1>, C4<1>;
v0x557cdd9f1890_0 .net "S", 0 0, L_0x557cdddb0b80;  alias, 1 drivers
v0x557cdd9f1930_0 .net "a", 0 0, L_0x557cdddb0f20;  alias, 1 drivers
v0x557cdd9f19d0_0 .net "b", 0 0, L_0x557cdddb1050;  alias, 1 drivers
v0x557cdd9f1a70_0 .net "cout", 0 0, L_0x557cdddb0bf0;  alias, 1 drivers
S_0x557cdd9f1b10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9f1590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb0c60 .functor XOR 1, L_0x557cdddb0b80, L_0x7f5061444668, C4<0>, C4<0>;
L_0x557cdddb0db0 .functor AND 1, L_0x557cdddb0b80, L_0x7f5061444668, C4<1>, C4<1>;
v0x557cdd9f1c90_0 .net "S", 0 0, L_0x557cdddb0c60;  alias, 1 drivers
v0x557cdd9f1d30_0 .net "a", 0 0, L_0x557cdddb0b80;  alias, 1 drivers
v0x557cdd9f1dd0_0 .net "b", 0 0, L_0x7f5061444668;  alias, 1 drivers
v0x557cdd9f1e70_0 .net "cout", 0 0, L_0x557cdddb0db0;  alias, 1 drivers
S_0x557cdd9f2410 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9f1410;
 .timescale 0 0;
P_0x557cdd5832c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9f2590 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9f2410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddaf880 .functor OR 1, L_0x557cdddaf5b0, L_0x557cdddaf7c0, C4<0>, C4<0>;
v0x557cdd9f2f10_0 .net "S", 0 0, L_0x557cdddaf670;  1 drivers
v0x557cdd9f2fb0_0 .net "a", 0 0, L_0x557cdddaf8f0;  1 drivers
v0x557cdd9f3050_0 .net "b", 0 0, L_0x557cdddafa20;  1 drivers
v0x557cdd9f30f0_0 .net "c_1", 0 0, L_0x557cdddaf5b0;  1 drivers
v0x557cdd9f3190_0 .net "c_2", 0 0, L_0x557cdddaf7c0;  1 drivers
v0x557cdd9f3230_0 .net "cin", 0 0, L_0x557cdddafb50;  1 drivers
v0x557cdd9f32d0_0 .net "cout", 0 0, L_0x557cdddaf880;  1 drivers
v0x557cdd9f3370_0 .net "h_1_out", 0 0, L_0x557cdddaf4a0;  1 drivers
S_0x557cdd9f2710 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9f2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddaf4a0 .functor XOR 1, L_0x557cdddaf8f0, L_0x557cdddafa20, C4<0>, C4<0>;
L_0x557cdddaf5b0 .functor AND 1, L_0x557cdddaf8f0, L_0x557cdddafa20, C4<1>, C4<1>;
v0x557cdd9f2890_0 .net "S", 0 0, L_0x557cdddaf4a0;  alias, 1 drivers
v0x557cdd9f2930_0 .net "a", 0 0, L_0x557cdddaf8f0;  alias, 1 drivers
v0x557cdd9f29d0_0 .net "b", 0 0, L_0x557cdddafa20;  alias, 1 drivers
v0x557cdd9f2a70_0 .net "cout", 0 0, L_0x557cdddaf5b0;  alias, 1 drivers
S_0x557cdd9f2b10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9f2590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddaf670 .functor XOR 1, L_0x557cdddaf4a0, L_0x557cdddafb50, C4<0>, C4<0>;
L_0x557cdddaf7c0 .functor AND 1, L_0x557cdddaf4a0, L_0x557cdddafb50, C4<1>, C4<1>;
v0x557cdd9f2c90_0 .net "S", 0 0, L_0x557cdddaf670;  alias, 1 drivers
v0x557cdd9f2d30_0 .net "a", 0 0, L_0x557cdddaf4a0;  alias, 1 drivers
v0x557cdd9f2dd0_0 .net "b", 0 0, L_0x557cdddafb50;  alias, 1 drivers
v0x557cdd9f2e70_0 .net "cout", 0 0, L_0x557cdddaf7c0;  alias, 1 drivers
S_0x557cdd9f3410 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9f1410;
 .timescale 0 0;
P_0x557cdd699e30 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9f3590 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9f3410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddaff70 .functor OR 1, L_0x557cdddafcf0, L_0x557cdddafeb0, C4<0>, C4<0>;
v0x557cdd9f3f10_0 .net "S", 0 0, L_0x557cdddafd60;  1 drivers
v0x557cdd9f3fb0_0 .net "a", 0 0, L_0x557cdddaffe0;  1 drivers
v0x557cdd9f4050_0 .net "b", 0 0, L_0x557cdddb01a0;  1 drivers
v0x557cdd9f40f0_0 .net "c_1", 0 0, L_0x557cdddafcf0;  1 drivers
v0x557cdd9f4190_0 .net "c_2", 0 0, L_0x557cdddafeb0;  1 drivers
v0x557cdd9f4230_0 .net "cin", 0 0, L_0x557cdddb0360;  1 drivers
v0x557cdd9f42d0_0 .net "cout", 0 0, L_0x557cdddaff70;  1 drivers
v0x557cdd9f4370_0 .net "h_1_out", 0 0, L_0x557cdddafc80;  1 drivers
S_0x557cdd9f3710 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9f3590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddafc80 .functor XOR 1, L_0x557cdddaffe0, L_0x557cdddb01a0, C4<0>, C4<0>;
L_0x557cdddafcf0 .functor AND 1, L_0x557cdddaffe0, L_0x557cdddb01a0, C4<1>, C4<1>;
v0x557cdd9f3890_0 .net "S", 0 0, L_0x557cdddafc80;  alias, 1 drivers
v0x557cdd9f3930_0 .net "a", 0 0, L_0x557cdddaffe0;  alias, 1 drivers
v0x557cdd9f39d0_0 .net "b", 0 0, L_0x557cdddb01a0;  alias, 1 drivers
v0x557cdd9f3a70_0 .net "cout", 0 0, L_0x557cdddafcf0;  alias, 1 drivers
S_0x557cdd9f3b10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9f3590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddafd60 .functor XOR 1, L_0x557cdddafc80, L_0x557cdddb0360, C4<0>, C4<0>;
L_0x557cdddafeb0 .functor AND 1, L_0x557cdddafc80, L_0x557cdddb0360, C4<1>, C4<1>;
v0x557cdd9f3c90_0 .net "S", 0 0, L_0x557cdddafd60;  alias, 1 drivers
v0x557cdd9f3d30_0 .net "a", 0 0, L_0x557cdddafc80;  alias, 1 drivers
v0x557cdd9f3dd0_0 .net "b", 0 0, L_0x557cdddb0360;  alias, 1 drivers
v0x557cdd9f3e70_0 .net "cout", 0 0, L_0x557cdddafeb0;  alias, 1 drivers
S_0x557cdd9f4410 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9f1410;
 .timescale 0 0;
P_0x557cdd644aa0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9f4590 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9f4410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddb0730 .functor OR 1, L_0x557cdddb0500, L_0x557cdddb0670, C4<0>, C4<0>;
v0x557cdd9f4f10_0 .net "S", 0 0, L_0x557cdddb0570;  1 drivers
v0x557cdd9f4fb0_0 .net "a", 0 0, L_0x557cdddb07a0;  1 drivers
v0x557cdd9f5050_0 .net "b", 0 0, L_0x557cdddb08d0;  1 drivers
v0x557cdd9f50f0_0 .net "c_1", 0 0, L_0x557cdddb0500;  1 drivers
v0x557cdd9f5190_0 .net "c_2", 0 0, L_0x557cdddb0670;  1 drivers
v0x557cdd9f5230_0 .net "cin", 0 0, L_0x557cdddb0a50;  1 drivers
v0x557cdd9f52d0_0 .net "cout", 0 0, L_0x557cdddb0730;  1 drivers
v0x557cdd9f5370_0 .net "h_1_out", 0 0, L_0x557cdddb0490;  1 drivers
S_0x557cdd9f4710 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9f4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb0490 .functor XOR 1, L_0x557cdddb07a0, L_0x557cdddb08d0, C4<0>, C4<0>;
L_0x557cdddb0500 .functor AND 1, L_0x557cdddb07a0, L_0x557cdddb08d0, C4<1>, C4<1>;
v0x557cdd9f4890_0 .net "S", 0 0, L_0x557cdddb0490;  alias, 1 drivers
v0x557cdd9f4930_0 .net "a", 0 0, L_0x557cdddb07a0;  alias, 1 drivers
v0x557cdd9f49d0_0 .net "b", 0 0, L_0x557cdddb08d0;  alias, 1 drivers
v0x557cdd9f4a70_0 .net "cout", 0 0, L_0x557cdddb0500;  alias, 1 drivers
S_0x557cdd9f4b10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9f4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddb0570 .functor XOR 1, L_0x557cdddb0490, L_0x557cdddb0a50, C4<0>, C4<0>;
L_0x557cdddb0670 .functor AND 1, L_0x557cdddb0490, L_0x557cdddb0a50, C4<1>, C4<1>;
v0x557cdd9f4c90_0 .net "S", 0 0, L_0x557cdddb0570;  alias, 1 drivers
v0x557cdd9f4d30_0 .net "a", 0 0, L_0x557cdddb0490;  alias, 1 drivers
v0x557cdd9f4dd0_0 .net "b", 0 0, L_0x557cdddb0a50;  alias, 1 drivers
v0x557cdd9f4e70_0 .net "cout", 0 0, L_0x557cdddb0670;  alias, 1 drivers
S_0x557cdd9f8c50 .scope module, "dut3" "karatsuba_4" 3 198, 3 132 0, S_0x557cdd19f270;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cdddc9470 .functor BUFZ 4, L_0x557cdddc43c0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddc9740 .functor BUFZ 4, L_0x557cdddc91d0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddee740 .functor NOT 1, L_0x557cddddbe60, C4<0>, C4<0>, C4<0>;
L_0x557cdddee7b0 .functor NOT 1, L_0x557cddddeac0, C4<0>, C4<0>, C4<0>;
L_0x557cdddee820 .functor XOR 1, L_0x557cdddee740, L_0x557cdddee7b0, C4<0>, C4<0>;
L_0x557cdddf36c0 .functor BUFZ 4, L_0x557cdddd2940, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddf3870 .functor BUFZ 4, L_0x557cddddab80, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddf3930 .functor BUFZ 4, L_0x557cdddf3510, C4<0000>, C4<0000>, C4<0000>;
v0x557cdda5ee40_0 .net "X", 3 0, L_0x557cdddc43c0;  alias, 1 drivers
v0x557cdda5ef30_0 .net "Xe", 1 0, L_0x557cdddc93d0;  1 drivers
v0x557cdda5f020_0 .net "Xn", 1 0, L_0x557cdddc9330;  1 drivers
v0x557cdda5f0c0_0 .net "Y", 3 0, L_0x557cdddc91d0;  alias, 1 drivers
v0x557cdda5f1b0_0 .net "Ye", 1 0, L_0x557cdddc96a0;  1 drivers
v0x557cdda5f2f0_0 .net "Yn", 1 0, L_0x557cdddc9570;  1 drivers
v0x557cdda5f3b0_0 .net "Z", 7 0, L_0x557cdddf7620;  alias, 1 drivers
v0x557cdda5f4c0_0 .net *"_s14", 0 0, L_0x557cdddee740;  1 drivers
v0x557cdda5f5a0_0 .net *"_s16", 0 0, L_0x557cdddee7b0;  1 drivers
v0x557cdda5f680_0 .net *"_s23", 3 0, L_0x557cdddf36c0;  1 drivers
v0x557cdda5f760_0 .net *"_s28", 3 0, L_0x557cdddf3870;  1 drivers
L_0x7f5061445748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdda5f840_0 .net/2s *"_s31", 1 0, L_0x7f5061445748;  1 drivers
v0x557cdda5f920_0 .net *"_s36", 3 0, L_0x557cdddf3930;  1 drivers
v0x557cdda5fa00_0 .net *"_s4", 3 0, L_0x557cdddc9470;  1 drivers
L_0x7f5061445790 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cdda5fae0_0 .net/2s *"_s40", 1 0, L_0x7f5061445790;  1 drivers
v0x557cdda5fbc0_0 .net *"_s9", 3 0, L_0x557cdddc9740;  1 drivers
L_0x7f5061445280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5fca0_0 .net "add", 0 0, L_0x7f5061445280;  1 drivers
v0x557cdda5fd40_0 .net "big_z0_z2", 7 0, L_0x557cdddf3730;  1 drivers
v0x557cdda5fe00_0 .net "big_z1", 7 0, L_0x557cdddf39f0;  1 drivers
v0x557cdda5fea0_0 .net "cout_z1", 0 0, L_0x557cdddf0a80;  1 drivers
v0x557cdda5ff40_0 .net "cout_z1_1", 0 0, L_0x557cdddebb20;  1 drivers
v0x557cdda5ffe0_0 .net "dummy_cout", 0 0, L_0x557cdddf7b10;  1 drivers
v0x557cdda60080_0 .net "signX", 0 0, L_0x557cddddbe60;  1 drivers
v0x557cdda60170_0 .net "signY", 0 0, L_0x557cddddeac0;  1 drivers
v0x557cdda60260_0 .net "sign_z3", 0 0, L_0x557cdddee820;  1 drivers
L_0x7f5061445118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda60390_0 .net "sub", 0 0, L_0x7f5061445118;  1 drivers
v0x557cdda60540_0 .net "z0", 3 0, L_0x557cdddd2940;  1 drivers
v0x557cdda60600_0 .net "z1", 3 0, L_0x557cdddf3510;  1 drivers
v0x557cdda606c0_0 .net "z1_1", 3 0, L_0x557cdddee630;  1 drivers
v0x557cdda60780_0 .net "z2", 3 0, L_0x557cddddab80;  1 drivers
v0x557cdda60840_0 .net "z3", 3 0, L_0x557cddde9890;  1 drivers
v0x557cdda60900_0 .net "z3_1", 1 0, L_0x557cddddd930;  1 drivers
v0x557cdda609c0_0 .net "z3_2", 1 0, L_0x557cddde0590;  1 drivers
L_0x557cdddc9330 .part L_0x557cdddc9470, 2, 2;
L_0x557cdddc93d0 .part L_0x557cdddc9470, 0, 2;
L_0x557cdddc9570 .part L_0x557cdddc9740, 2, 2;
L_0x557cdddc96a0 .part L_0x557cdddc9740, 0, 2;
L_0x557cdddf3730 .concat8 [ 4 4 0 0], L_0x557cdddf36c0, L_0x557cdddf3870;
L_0x557cdddf39f0 .concat8 [ 2 4 2 0], L_0x7f5061445748, L_0x557cdddf3930, L_0x7f5061445790;
S_0x557cdd9f8dd0 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd664ff0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449600 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cddde99c0 .functor XOR 4, L_0x7f5061449600, L_0x557cddddab80, C4<0000>, C4<0000>;
L_0x557cdddeb930 .functor NOT 1, L_0x557cdddebb20, C4<0>, C4<0>, C4<0>;
L_0x557cdddebcd0 .functor AND 1, L_0x7f5061445280, L_0x557cdddeb930, C4<1>, C4<1>;
L_0x557cdddebf40 .functor NOT 4, L_0x557cdddebe50, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddebfb0 .functor AND 4, L_0x557cdddeb890, L_0x557cdddebf40, C4<1111>, C4<1111>;
L_0x557cdddec070 .functor NOT 4, L_0x557cdddeb890, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddee080 .functor AND 4, L_0x557cdddedfe0, L_0x557cdddee430, C4<1111>, C4<1111>;
L_0x557cdddee630 .functor OR 4, L_0x557cdddebfb0, L_0x557cdddee080, C4<0000>, C4<0000>;
v0x557cdda016d0_0 .net *"_s0", 3 0, L_0x7f5061449600;  1 drivers
v0x557cdda01770_0 .net *"_s10", 3 0, L_0x557cdddebf40;  1 drivers
L_0x7f5061445628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdda01810_0 .net/2s *"_s18", 2 0, L_0x7f5061445628;  1 drivers
L_0x7f5061445670 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda018b0_0 .net/2s *"_s23", 0 0, L_0x7f5061445670;  1 drivers
v0x557cdda01950_0 .net *"_s27", 3 0, L_0x557cdddee430;  1 drivers
v0x557cdda019f0_0 .net *"_s4", 0 0, L_0x557cdddeb930;  1 drivers
v0x557cdda01a90_0 .net *"_s8", 3 0, L_0x557cdddebe50;  1 drivers
v0x557cdda01b30_0 .net "a", 3 0, L_0x557cdddd2940;  alias, 1 drivers
v0x557cdda01bd0_0 .net "a_or_s", 0 0, L_0x7f5061445280;  alias, 1 drivers
v0x557cdda01c70_0 .net "add_1", 3 0, L_0x557cdddec1c0;  1 drivers
v0x557cdda01d10_0 .net "b", 3 0, L_0x557cddddab80;  alias, 1 drivers
v0x557cdda01db0_0 .net "cout", 0 0, L_0x557cdddebb20;  alias, 1 drivers
v0x557cdda01e50_0 .net "diff_is_negative", 0 0, L_0x557cdddebcd0;  1 drivers
v0x557cdda01ef0_0 .net "dummy_cout", 0 0, L_0x557cdddee220;  1 drivers
v0x557cdda01f90_0 .net "input_b", 3 0, L_0x557cddde99c0;  1 drivers
v0x557cdda02030_0 .net "inverted_out", 3 0, L_0x557cdddec070;  1 drivers
v0x557cdda020d0_0 .net "n_out", 3 0, L_0x557cdddee080;  1 drivers
v0x557cdda02170_0 .net "negated_out", 3 0, L_0x557cdddedfe0;  1 drivers
v0x557cdda02210_0 .net "out", 3 0, L_0x557cdddee630;  alias, 1 drivers
v0x557cdda022b0_0 .net "p_out", 3 0, L_0x557cdddebfb0;  1 drivers
v0x557cdda02350_0 .net "t_out", 3 0, L_0x557cdddeb890;  1 drivers
L_0x557cdddebe50 .concat [ 1 1 1 1], L_0x557cdddebcd0, L_0x557cdddebcd0, L_0x557cdddebcd0, L_0x557cdddebcd0;
L_0x557cdddec1c0 .concat8 [ 1 3 0 0], L_0x7f5061445670, L_0x7f5061445628;
L_0x557cdddee390 .part L_0x557cdddec1c0, 3, 1;
L_0x557cdddee430 .concat [ 1 1 1 1], L_0x557cdddebcd0, L_0x557cdddebcd0, L_0x557cdddebcd0, L_0x557cdddebcd0;
S_0x557cdd9f8f50 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdd9f8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd666770 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdd9fcf50_0 .net "S", 3 0, L_0x557cdddeb890;  alias, 1 drivers
v0x557cdd9fcff0_0 .net "a", 3 0, L_0x557cdddd2940;  alias, 1 drivers
v0x557cdd9fd090_0 .net "b", 3 0, L_0x557cddde99c0;  alias, 1 drivers
v0x557cdd9fd130_0 .net "carin", 3 0, L_0x557cdddeb9a0;  1 drivers
v0x557cdd9fd1d0_0 .net "cin", 0 0, L_0x7f5061445280;  alias, 1 drivers
v0x557cdd9fd270_0 .net "cout", 0 0, L_0x557cdddebb20;  alias, 1 drivers
L_0x557cdddea050 .part L_0x557cdddd2940, 1, 1;
L_0x557cdddea180 .part L_0x557cddde99c0, 1, 1;
L_0x557cdddea2b0 .part L_0x557cdddeb9a0, 0, 1;
L_0x557cdddea740 .part L_0x557cdddd2940, 2, 1;
L_0x557cdddea870 .part L_0x557cddde99c0, 2, 1;
L_0x557cdddeaa30 .part L_0x557cdddeb9a0, 1, 1;
L_0x557cdddeaec0 .part L_0x557cdddd2940, 3, 1;
L_0x557cdddeb100 .part L_0x557cddde99c0, 3, 1;
L_0x557cdddeb1f0 .part L_0x557cdddeb9a0, 2, 1;
L_0x557cdddeb630 .part L_0x557cdddd2940, 0, 1;
L_0x557cdddeb760 .part L_0x557cddde99c0, 0, 1;
L_0x557cdddeb890 .concat8 [ 1 1 1 1], L_0x557cdddeb400, L_0x557cddde9dd0, L_0x557cdddea4c0, L_0x557cdddeac40;
L_0x557cdddeb9a0 .concat8 [ 1 1 1 1], L_0x557cdddeb5c0, L_0x557cddde9fe0, L_0x557cdddea6d0, L_0x557cdddeae50;
L_0x557cdddebb20 .part L_0x557cdddeb9a0, 3, 1;
S_0x557cdd9f90d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9f8f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddeb5c0 .functor OR 1, L_0x557cdddeb390, L_0x557cdddeb550, C4<0>, C4<0>;
v0x557cdd9f9a50_0 .net "S", 0 0, L_0x557cdddeb400;  1 drivers
v0x557cdd9f9af0_0 .net "a", 0 0, L_0x557cdddeb630;  1 drivers
v0x557cdd9f9b90_0 .net "b", 0 0, L_0x557cdddeb760;  1 drivers
v0x557cdd9f9c30_0 .net "c_1", 0 0, L_0x557cdddeb390;  1 drivers
v0x557cdd9f9cd0_0 .net "c_2", 0 0, L_0x557cdddeb550;  1 drivers
v0x557cdd9f9d70_0 .net "cin", 0 0, L_0x7f5061445280;  alias, 1 drivers
v0x557cdd9f9e10_0 .net "cout", 0 0, L_0x557cdddeb5c0;  1 drivers
v0x557cdd9f9eb0_0 .net "h_1_out", 0 0, L_0x557cdddeb320;  1 drivers
S_0x557cdd9f9250 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9f90d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddeb320 .functor XOR 1, L_0x557cdddeb630, L_0x557cdddeb760, C4<0>, C4<0>;
L_0x557cdddeb390 .functor AND 1, L_0x557cdddeb630, L_0x557cdddeb760, C4<1>, C4<1>;
v0x557cdd9f93d0_0 .net "S", 0 0, L_0x557cdddeb320;  alias, 1 drivers
v0x557cdd9f9470_0 .net "a", 0 0, L_0x557cdddeb630;  alias, 1 drivers
v0x557cdd9f9510_0 .net "b", 0 0, L_0x557cdddeb760;  alias, 1 drivers
v0x557cdd9f95b0_0 .net "cout", 0 0, L_0x557cdddeb390;  alias, 1 drivers
S_0x557cdd9f9650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9f90d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddeb400 .functor XOR 1, L_0x557cdddeb320, L_0x7f5061445280, C4<0>, C4<0>;
L_0x557cdddeb550 .functor AND 1, L_0x557cdddeb320, L_0x7f5061445280, C4<1>, C4<1>;
v0x557cdd9f97d0_0 .net "S", 0 0, L_0x557cdddeb400;  alias, 1 drivers
v0x557cdd9f9870_0 .net "a", 0 0, L_0x557cdddeb320;  alias, 1 drivers
v0x557cdd9f9910_0 .net "b", 0 0, L_0x7f5061445280;  alias, 1 drivers
v0x557cdd9f99b0_0 .net "cout", 0 0, L_0x557cdddeb550;  alias, 1 drivers
S_0x557cdd9f9f50 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9f8f50;
 .timescale 0 0;
P_0x557cdd7aead0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9fa0d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9f9f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde9fe0 .functor OR 1, L_0x557cddde9d10, L_0x557cddde9f20, C4<0>, C4<0>;
v0x557cdd9faa50_0 .net "S", 0 0, L_0x557cddde9dd0;  1 drivers
v0x557cdd9faaf0_0 .net "a", 0 0, L_0x557cdddea050;  1 drivers
v0x557cdd9fab90_0 .net "b", 0 0, L_0x557cdddea180;  1 drivers
v0x557cdd9fac30_0 .net "c_1", 0 0, L_0x557cddde9d10;  1 drivers
v0x557cdd9facd0_0 .net "c_2", 0 0, L_0x557cddde9f20;  1 drivers
v0x557cdd9fad70_0 .net "cin", 0 0, L_0x557cdddea2b0;  1 drivers
v0x557cdd9fae10_0 .net "cout", 0 0, L_0x557cddde9fe0;  1 drivers
v0x557cdd9faeb0_0 .net "h_1_out", 0 0, L_0x557cddde9c00;  1 drivers
S_0x557cdd9fa250 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9fa0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde9c00 .functor XOR 1, L_0x557cdddea050, L_0x557cdddea180, C4<0>, C4<0>;
L_0x557cddde9d10 .functor AND 1, L_0x557cdddea050, L_0x557cdddea180, C4<1>, C4<1>;
v0x557cdd9fa3d0_0 .net "S", 0 0, L_0x557cddde9c00;  alias, 1 drivers
v0x557cdd9fa470_0 .net "a", 0 0, L_0x557cdddea050;  alias, 1 drivers
v0x557cdd9fa510_0 .net "b", 0 0, L_0x557cdddea180;  alias, 1 drivers
v0x557cdd9fa5b0_0 .net "cout", 0 0, L_0x557cddde9d10;  alias, 1 drivers
S_0x557cdd9fa650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9fa0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde9dd0 .functor XOR 1, L_0x557cddde9c00, L_0x557cdddea2b0, C4<0>, C4<0>;
L_0x557cddde9f20 .functor AND 1, L_0x557cddde9c00, L_0x557cdddea2b0, C4<1>, C4<1>;
v0x557cdd9fa7d0_0 .net "S", 0 0, L_0x557cddde9dd0;  alias, 1 drivers
v0x557cdd9fa870_0 .net "a", 0 0, L_0x557cddde9c00;  alias, 1 drivers
v0x557cdd9fa910_0 .net "b", 0 0, L_0x557cdddea2b0;  alias, 1 drivers
v0x557cdd9fa9b0_0 .net "cout", 0 0, L_0x557cddde9f20;  alias, 1 drivers
S_0x557cdd9faf50 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9f8f50;
 .timescale 0 0;
P_0x557cdd7c6140 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9fb0d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9faf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddea6d0 .functor OR 1, L_0x557cdddea450, L_0x557cdddea610, C4<0>, C4<0>;
v0x557cdd9fba50_0 .net "S", 0 0, L_0x557cdddea4c0;  1 drivers
v0x557cdd9fbaf0_0 .net "a", 0 0, L_0x557cdddea740;  1 drivers
v0x557cdd9fbb90_0 .net "b", 0 0, L_0x557cdddea870;  1 drivers
v0x557cdd9fbc30_0 .net "c_1", 0 0, L_0x557cdddea450;  1 drivers
v0x557cdd9fbcd0_0 .net "c_2", 0 0, L_0x557cdddea610;  1 drivers
v0x557cdd9fbd70_0 .net "cin", 0 0, L_0x557cdddeaa30;  1 drivers
v0x557cdd9fbe10_0 .net "cout", 0 0, L_0x557cdddea6d0;  1 drivers
v0x557cdd9fbeb0_0 .net "h_1_out", 0 0, L_0x557cdddea3e0;  1 drivers
S_0x557cdd9fb250 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9fb0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddea3e0 .functor XOR 1, L_0x557cdddea740, L_0x557cdddea870, C4<0>, C4<0>;
L_0x557cdddea450 .functor AND 1, L_0x557cdddea740, L_0x557cdddea870, C4<1>, C4<1>;
v0x557cdd9fb3d0_0 .net "S", 0 0, L_0x557cdddea3e0;  alias, 1 drivers
v0x557cdd9fb470_0 .net "a", 0 0, L_0x557cdddea740;  alias, 1 drivers
v0x557cdd9fb510_0 .net "b", 0 0, L_0x557cdddea870;  alias, 1 drivers
v0x557cdd9fb5b0_0 .net "cout", 0 0, L_0x557cdddea450;  alias, 1 drivers
S_0x557cdd9fb650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9fb0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddea4c0 .functor XOR 1, L_0x557cdddea3e0, L_0x557cdddeaa30, C4<0>, C4<0>;
L_0x557cdddea610 .functor AND 1, L_0x557cdddea3e0, L_0x557cdddeaa30, C4<1>, C4<1>;
v0x557cdd9fb7d0_0 .net "S", 0 0, L_0x557cdddea4c0;  alias, 1 drivers
v0x557cdd9fb870_0 .net "a", 0 0, L_0x557cdddea3e0;  alias, 1 drivers
v0x557cdd9fb910_0 .net "b", 0 0, L_0x557cdddeaa30;  alias, 1 drivers
v0x557cdd9fb9b0_0 .net "cout", 0 0, L_0x557cdddea610;  alias, 1 drivers
S_0x557cdd9fbf50 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9f8f50;
 .timescale 0 0;
P_0x557cdd766170 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdd9fc0d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9fbf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddeae50 .functor OR 1, L_0x557cdddeabd0, L_0x557cdddead90, C4<0>, C4<0>;
v0x557cdd9fca50_0 .net "S", 0 0, L_0x557cdddeac40;  1 drivers
v0x557cdd9fcaf0_0 .net "a", 0 0, L_0x557cdddeaec0;  1 drivers
v0x557cdd9fcb90_0 .net "b", 0 0, L_0x557cdddeb100;  1 drivers
v0x557cdd9fcc30_0 .net "c_1", 0 0, L_0x557cdddeabd0;  1 drivers
v0x557cdd9fccd0_0 .net "c_2", 0 0, L_0x557cdddead90;  1 drivers
v0x557cdd9fcd70_0 .net "cin", 0 0, L_0x557cdddeb1f0;  1 drivers
v0x557cdd9fce10_0 .net "cout", 0 0, L_0x557cdddeae50;  1 drivers
v0x557cdd9fceb0_0 .net "h_1_out", 0 0, L_0x557cdddeab60;  1 drivers
S_0x557cdd9fc250 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9fc0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddeab60 .functor XOR 1, L_0x557cdddeaec0, L_0x557cdddeb100, C4<0>, C4<0>;
L_0x557cdddeabd0 .functor AND 1, L_0x557cdddeaec0, L_0x557cdddeb100, C4<1>, C4<1>;
v0x557cdd9fc3d0_0 .net "S", 0 0, L_0x557cdddeab60;  alias, 1 drivers
v0x557cdd9fc470_0 .net "a", 0 0, L_0x557cdddeaec0;  alias, 1 drivers
v0x557cdd9fc510_0 .net "b", 0 0, L_0x557cdddeb100;  alias, 1 drivers
v0x557cdd9fc5b0_0 .net "cout", 0 0, L_0x557cdddeabd0;  alias, 1 drivers
S_0x557cdd9fc650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9fc0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddeac40 .functor XOR 1, L_0x557cdddeab60, L_0x557cdddeb1f0, C4<0>, C4<0>;
L_0x557cdddead90 .functor AND 1, L_0x557cdddeab60, L_0x557cdddeb1f0, C4<1>, C4<1>;
v0x557cdd9fc7d0_0 .net "S", 0 0, L_0x557cdddeac40;  alias, 1 drivers
v0x557cdd9fc870_0 .net "a", 0 0, L_0x557cdddeab60;  alias, 1 drivers
v0x557cdd9fc910_0 .net "b", 0 0, L_0x557cdddeb1f0;  alias, 1 drivers
v0x557cdd9fc9b0_0 .net "cout", 0 0, L_0x557cdddead90;  alias, 1 drivers
S_0x557cdd9fd310 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdd9f8dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd7028b0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdda01310_0 .net "S", 3 0, L_0x557cdddedfe0;  alias, 1 drivers
v0x557cdda013b0_0 .net "a", 3 0, L_0x557cdddec070;  alias, 1 drivers
v0x557cdda01450_0 .net "b", 3 0, L_0x557cdddec1c0;  alias, 1 drivers
v0x557cdda014f0_0 .net "carin", 3 0, L_0x557cdddee0f0;  1 drivers
v0x557cdda01590_0 .net "cin", 0 0, L_0x557cdddee390;  1 drivers
v0x557cdda01630_0 .net "cout", 0 0, L_0x557cdddee220;  alias, 1 drivers
L_0x557cdddec750 .part L_0x557cdddec070, 1, 1;
L_0x557cdddec880 .part L_0x557cdddec1c0, 1, 1;
L_0x557cdddec9b0 .part L_0x557cdddee0f0, 0, 1;
L_0x557cdddece40 .part L_0x557cdddec070, 2, 1;
L_0x557cddded000 .part L_0x557cdddec1c0, 2, 1;
L_0x557cddded1c0 .part L_0x557cdddee0f0, 1, 1;
L_0x557cddded600 .part L_0x557cdddec070, 3, 1;
L_0x557cddded730 .part L_0x557cdddec1c0, 3, 1;
L_0x557cddded8b0 .part L_0x557cdddee0f0, 2, 1;
L_0x557cdddedd80 .part L_0x557cdddec070, 0, 1;
L_0x557cdddedeb0 .part L_0x557cdddec1c0, 0, 1;
L_0x557cdddedfe0 .concat8 [ 1 1 1 1], L_0x557cdddedac0, L_0x557cdddec4d0, L_0x557cdddecbc0, L_0x557cddded3d0;
L_0x557cdddee0f0 .concat8 [ 1 1 1 1], L_0x557cdddedd10, L_0x557cdddec6e0, L_0x557cdddecdd0, L_0x557cddded590;
L_0x557cdddee220 .part L_0x557cdddee0f0, 3, 1;
S_0x557cdd9fd490 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdd9fd310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddedd10 .functor OR 1, L_0x557cdddeda50, L_0x557cdddedc10, C4<0>, C4<0>;
v0x557cdd9fde10_0 .net "S", 0 0, L_0x557cdddedac0;  1 drivers
v0x557cdd9fdeb0_0 .net "a", 0 0, L_0x557cdddedd80;  1 drivers
v0x557cdd9fdf50_0 .net "b", 0 0, L_0x557cdddedeb0;  1 drivers
v0x557cdd9fdff0_0 .net "c_1", 0 0, L_0x557cdddeda50;  1 drivers
v0x557cdd9fe090_0 .net "c_2", 0 0, L_0x557cdddedc10;  1 drivers
v0x557cdd9fe130_0 .net "cin", 0 0, L_0x557cdddee390;  alias, 1 drivers
v0x557cdd9fe1d0_0 .net "cout", 0 0, L_0x557cdddedd10;  1 drivers
v0x557cdd9fe270_0 .net "h_1_out", 0 0, L_0x557cddded9e0;  1 drivers
S_0x557cdd9fd610 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9fd490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddded9e0 .functor XOR 1, L_0x557cdddedd80, L_0x557cdddedeb0, C4<0>, C4<0>;
L_0x557cdddeda50 .functor AND 1, L_0x557cdddedd80, L_0x557cdddedeb0, C4<1>, C4<1>;
v0x557cdd9fd790_0 .net "S", 0 0, L_0x557cddded9e0;  alias, 1 drivers
v0x557cdd9fd830_0 .net "a", 0 0, L_0x557cdddedd80;  alias, 1 drivers
v0x557cdd9fd8d0_0 .net "b", 0 0, L_0x557cdddedeb0;  alias, 1 drivers
v0x557cdd9fd970_0 .net "cout", 0 0, L_0x557cdddeda50;  alias, 1 drivers
S_0x557cdd9fda10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9fd490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddedac0 .functor XOR 1, L_0x557cddded9e0, L_0x557cdddee390, C4<0>, C4<0>;
L_0x557cdddedc10 .functor AND 1, L_0x557cddded9e0, L_0x557cdddee390, C4<1>, C4<1>;
v0x557cdd9fdb90_0 .net "S", 0 0, L_0x557cdddedac0;  alias, 1 drivers
v0x557cdd9fdc30_0 .net "a", 0 0, L_0x557cddded9e0;  alias, 1 drivers
v0x557cdd9fdcd0_0 .net "b", 0 0, L_0x557cdddee390;  alias, 1 drivers
v0x557cdd9fdd70_0 .net "cout", 0 0, L_0x557cdddedc10;  alias, 1 drivers
S_0x557cdd9fe310 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdd9fd310;
 .timescale 0 0;
P_0x557cdd7387a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdd9fe490 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9fe310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddec6e0 .functor OR 1, L_0x557cdddec410, L_0x557cdddec620, C4<0>, C4<0>;
v0x557cdd9fee10_0 .net "S", 0 0, L_0x557cdddec4d0;  1 drivers
v0x557cdd9feeb0_0 .net "a", 0 0, L_0x557cdddec750;  1 drivers
v0x557cdd9fef50_0 .net "b", 0 0, L_0x557cdddec880;  1 drivers
v0x557cdd9feff0_0 .net "c_1", 0 0, L_0x557cdddec410;  1 drivers
v0x557cdd9ff090_0 .net "c_2", 0 0, L_0x557cdddec620;  1 drivers
v0x557cdd9ff130_0 .net "cin", 0 0, L_0x557cdddec9b0;  1 drivers
v0x557cdd9ff1d0_0 .net "cout", 0 0, L_0x557cdddec6e0;  1 drivers
v0x557cdd9ff270_0 .net "h_1_out", 0 0, L_0x557cdddec300;  1 drivers
S_0x557cdd9fe610 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9fe490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddec300 .functor XOR 1, L_0x557cdddec750, L_0x557cdddec880, C4<0>, C4<0>;
L_0x557cdddec410 .functor AND 1, L_0x557cdddec750, L_0x557cdddec880, C4<1>, C4<1>;
v0x557cdd9fe790_0 .net "S", 0 0, L_0x557cdddec300;  alias, 1 drivers
v0x557cdd9fe830_0 .net "a", 0 0, L_0x557cdddec750;  alias, 1 drivers
v0x557cdd9fe8d0_0 .net "b", 0 0, L_0x557cdddec880;  alias, 1 drivers
v0x557cdd9fe970_0 .net "cout", 0 0, L_0x557cdddec410;  alias, 1 drivers
S_0x557cdd9fea10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9fe490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddec4d0 .functor XOR 1, L_0x557cdddec300, L_0x557cdddec9b0, C4<0>, C4<0>;
L_0x557cdddec620 .functor AND 1, L_0x557cdddec300, L_0x557cdddec9b0, C4<1>, C4<1>;
v0x557cdd9feb90_0 .net "S", 0 0, L_0x557cdddec4d0;  alias, 1 drivers
v0x557cdd9fec30_0 .net "a", 0 0, L_0x557cdddec300;  alias, 1 drivers
v0x557cdd9fecd0_0 .net "b", 0 0, L_0x557cdddec9b0;  alias, 1 drivers
v0x557cdd9fed70_0 .net "cout", 0 0, L_0x557cdddec620;  alias, 1 drivers
S_0x557cdd9ff310 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdd9fd310;
 .timescale 0 0;
P_0x557cdd77a8b0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdd9ff490 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdd9ff310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddecdd0 .functor OR 1, L_0x557cdddecb50, L_0x557cdddecd10, C4<0>, C4<0>;
v0x557cdd9ffe10_0 .net "S", 0 0, L_0x557cdddecbc0;  1 drivers
v0x557cdd9ffeb0_0 .net "a", 0 0, L_0x557cdddece40;  1 drivers
v0x557cdd9fff50_0 .net "b", 0 0, L_0x557cddded000;  1 drivers
v0x557cdd9ffff0_0 .net "c_1", 0 0, L_0x557cdddecb50;  1 drivers
v0x557cdda00090_0 .net "c_2", 0 0, L_0x557cdddecd10;  1 drivers
v0x557cdda00130_0 .net "cin", 0 0, L_0x557cddded1c0;  1 drivers
v0x557cdda001d0_0 .net "cout", 0 0, L_0x557cdddecdd0;  1 drivers
v0x557cdda00270_0 .net "h_1_out", 0 0, L_0x557cdddecae0;  1 drivers
S_0x557cdd9ff610 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdd9ff490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddecae0 .functor XOR 1, L_0x557cdddece40, L_0x557cddded000, C4<0>, C4<0>;
L_0x557cdddecb50 .functor AND 1, L_0x557cdddece40, L_0x557cddded000, C4<1>, C4<1>;
v0x557cdd9ff790_0 .net "S", 0 0, L_0x557cdddecae0;  alias, 1 drivers
v0x557cdd9ff830_0 .net "a", 0 0, L_0x557cdddece40;  alias, 1 drivers
v0x557cdd9ff8d0_0 .net "b", 0 0, L_0x557cddded000;  alias, 1 drivers
v0x557cdd9ff970_0 .net "cout", 0 0, L_0x557cdddecb50;  alias, 1 drivers
S_0x557cdd9ffa10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdd9ff490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddecbc0 .functor XOR 1, L_0x557cdddecae0, L_0x557cddded1c0, C4<0>, C4<0>;
L_0x557cdddecd10 .functor AND 1, L_0x557cdddecae0, L_0x557cddded1c0, C4<1>, C4<1>;
v0x557cdd9ffb90_0 .net "S", 0 0, L_0x557cdddecbc0;  alias, 1 drivers
v0x557cdd9ffc30_0 .net "a", 0 0, L_0x557cdddecae0;  alias, 1 drivers
v0x557cdd9ffcd0_0 .net "b", 0 0, L_0x557cddded1c0;  alias, 1 drivers
v0x557cdd9ffd70_0 .net "cout", 0 0, L_0x557cdddecd10;  alias, 1 drivers
S_0x557cdda00310 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdd9fd310;
 .timescale 0 0;
P_0x557cdd74fc70 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda00490 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda00310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddded590 .functor OR 1, L_0x557cddded360, L_0x557cddded4d0, C4<0>, C4<0>;
v0x557cdda00e10_0 .net "S", 0 0, L_0x557cddded3d0;  1 drivers
v0x557cdda00eb0_0 .net "a", 0 0, L_0x557cddded600;  1 drivers
v0x557cdda00f50_0 .net "b", 0 0, L_0x557cddded730;  1 drivers
v0x557cdda00ff0_0 .net "c_1", 0 0, L_0x557cddded360;  1 drivers
v0x557cdda01090_0 .net "c_2", 0 0, L_0x557cddded4d0;  1 drivers
v0x557cdda01130_0 .net "cin", 0 0, L_0x557cddded8b0;  1 drivers
v0x557cdda011d0_0 .net "cout", 0 0, L_0x557cddded590;  1 drivers
v0x557cdda01270_0 .net "h_1_out", 0 0, L_0x557cddded2f0;  1 drivers
S_0x557cdda00610 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda00490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddded2f0 .functor XOR 1, L_0x557cddded600, L_0x557cddded730, C4<0>, C4<0>;
L_0x557cddded360 .functor AND 1, L_0x557cddded600, L_0x557cddded730, C4<1>, C4<1>;
v0x557cdda00790_0 .net "S", 0 0, L_0x557cddded2f0;  alias, 1 drivers
v0x557cdda00830_0 .net "a", 0 0, L_0x557cddded600;  alias, 1 drivers
v0x557cdda008d0_0 .net "b", 0 0, L_0x557cddded730;  alias, 1 drivers
v0x557cdda00970_0 .net "cout", 0 0, L_0x557cddded360;  alias, 1 drivers
S_0x557cdda00a10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda00490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddded3d0 .functor XOR 1, L_0x557cddded2f0, L_0x557cddded8b0, C4<0>, C4<0>;
L_0x557cddded4d0 .functor AND 1, L_0x557cddded2f0, L_0x557cddded8b0, C4<1>, C4<1>;
v0x557cdda00b90_0 .net "S", 0 0, L_0x557cddded3d0;  alias, 1 drivers
v0x557cdda00c30_0 .net "a", 0 0, L_0x557cddded2f0;  alias, 1 drivers
v0x557cdda00cd0_0 .net "b", 0 0, L_0x557cddded8b0;  alias, 1 drivers
v0x557cdda00d70_0 .net "cout", 0 0, L_0x557cddded4d0;  alias, 1 drivers
S_0x557cdda023f0 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd61d760 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cdddeeae0 .functor XOR 4, L_0x557cdddee930, L_0x557cddde9890, C4<0000>, C4<0000>;
L_0x557cdddf0890 .functor NOT 1, L_0x557cdddf0a80, C4<0>, C4<0>, C4<0>;
L_0x557cdddf0c30 .functor AND 1, L_0x557cdddee820, L_0x557cdddf0890, C4<1>, C4<1>;
L_0x557cdddf0e20 .functor NOT 4, L_0x557cdddf0ca0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddf0e90 .functor AND 4, L_0x557cdddf07f0, L_0x557cdddf0e20, C4<1111>, C4<1111>;
L_0x557cdddf0f50 .functor NOT 4, L_0x557cdddf07f0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdddf2f60 .functor AND 4, L_0x557cdddf2ec0, L_0x557cdddf3310, C4<1111>, C4<1111>;
L_0x557cdddf3510 .functor OR 4, L_0x557cdddf0e90, L_0x557cdddf2f60, C4<0000>, C4<0000>;
v0x557cdda0acf0_0 .net *"_s0", 3 0, L_0x557cdddee930;  1 drivers
v0x557cdda0ad90_0 .net *"_s10", 3 0, L_0x557cdddf0e20;  1 drivers
L_0x7f50614456b8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cdda0ae30_0 .net/2s *"_s18", 2 0, L_0x7f50614456b8;  1 drivers
L_0x7f5061445700 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda0aed0_0 .net/2s *"_s23", 0 0, L_0x7f5061445700;  1 drivers
v0x557cdda0af70_0 .net *"_s27", 3 0, L_0x557cdddf3310;  1 drivers
v0x557cdda0b010_0 .net *"_s4", 0 0, L_0x557cdddf0890;  1 drivers
v0x557cdda0b0b0_0 .net *"_s8", 3 0, L_0x557cdddf0ca0;  1 drivers
v0x557cdda0b150_0 .net "a", 3 0, L_0x557cdddee630;  alias, 1 drivers
v0x557cdda0b1f0_0 .net "a_or_s", 0 0, L_0x557cdddee820;  alias, 1 drivers
v0x557cdda0b290_0 .net "add_1", 3 0, L_0x557cdddf10a0;  1 drivers
v0x557cdda0b330_0 .net "b", 3 0, L_0x557cddde9890;  alias, 1 drivers
v0x557cdda0b3d0_0 .net "cout", 0 0, L_0x557cdddf0a80;  alias, 1 drivers
v0x557cdda0b470_0 .net "diff_is_negative", 0 0, L_0x557cdddf0c30;  1 drivers
v0x557cdda0b510_0 .net "dummy_cout", 0 0, L_0x557cdddf3100;  1 drivers
v0x557cdda0b5b0_0 .net "input_b", 3 0, L_0x557cdddeeae0;  1 drivers
v0x557cdda0b650_0 .net "inverted_out", 3 0, L_0x557cdddf0f50;  1 drivers
v0x557cdda0b6f0_0 .net "n_out", 3 0, L_0x557cdddf2f60;  1 drivers
v0x557cdda0b8a0_0 .net "negated_out", 3 0, L_0x557cdddf2ec0;  1 drivers
v0x557cdda0b940_0 .net "out", 3 0, L_0x557cdddf3510;  alias, 1 drivers
v0x557cdda0b9e0_0 .net "p_out", 3 0, L_0x557cdddf0e90;  1 drivers
v0x557cdda0ba80_0 .net "t_out", 3 0, L_0x557cdddf07f0;  1 drivers
L_0x557cdddee930 .concat [ 1 1 1 1], L_0x557cdddee820, L_0x557cdddee820, L_0x557cdddee820, L_0x557cdddee820;
L_0x557cdddf0ca0 .concat [ 1 1 1 1], L_0x557cdddf0c30, L_0x557cdddf0c30, L_0x557cdddf0c30, L_0x557cdddf0c30;
L_0x557cdddf10a0 .concat8 [ 1 3 0 0], L_0x7f5061445700, L_0x7f50614456b8;
L_0x557cdddf3270 .part L_0x557cdddf10a0, 3, 1;
L_0x557cdddf3310 .concat [ 1 1 1 1], L_0x557cdddf0c30, L_0x557cdddf0c30, L_0x557cdddf0c30, L_0x557cdddf0c30;
S_0x557cdda02570 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda023f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd60b840 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdda06570_0 .net "S", 3 0, L_0x557cdddf07f0;  alias, 1 drivers
v0x557cdda06610_0 .net "a", 3 0, L_0x557cdddee630;  alias, 1 drivers
v0x557cdda066b0_0 .net "b", 3 0, L_0x557cdddeeae0;  alias, 1 drivers
v0x557cdda06750_0 .net "carin", 3 0, L_0x557cdddf0900;  1 drivers
v0x557cdda067f0_0 .net "cin", 0 0, L_0x557cdddee820;  alias, 1 drivers
v0x557cdda06890_0 .net "cout", 0 0, L_0x557cdddf0a80;  alias, 1 drivers
L_0x557cdddeefb0 .part L_0x557cdddee630, 1, 1;
L_0x557cdddef0e0 .part L_0x557cdddeeae0, 1, 1;
L_0x557cdddef210 .part L_0x557cdddf0900, 0, 1;
L_0x557cdddef6a0 .part L_0x557cdddee630, 2, 1;
L_0x557cdddef7d0 .part L_0x557cdddeeae0, 2, 1;
L_0x557cdddef990 .part L_0x557cdddf0900, 1, 1;
L_0x557cdddefe20 .part L_0x557cdddee630, 3, 1;
L_0x557cdddeff50 .part L_0x557cdddeeae0, 3, 1;
L_0x557cdddf00d0 .part L_0x557cdddf0900, 2, 1;
L_0x557cdddf0510 .part L_0x557cdddee630, 0, 1;
L_0x557cdddf0750 .part L_0x557cdddeeae0, 0, 1;
L_0x557cdddf07f0 .concat8 [ 1 1 1 1], L_0x557cdddf02e0, L_0x557cdddeedc0, L_0x557cdddef420, L_0x557cdddefba0;
L_0x557cdddf0900 .concat8 [ 1 1 1 1], L_0x557cdddf04a0, L_0x557cdddeef40, L_0x557cdddef630, L_0x557cdddefdb0;
L_0x557cdddf0a80 .part L_0x557cdddf0900, 3, 1;
S_0x557cdda026f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda02570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf04a0 .functor OR 1, L_0x557cdddf0270, L_0x557cdddf0430, C4<0>, C4<0>;
v0x557cdda03070_0 .net "S", 0 0, L_0x557cdddf02e0;  1 drivers
v0x557cdda03110_0 .net "a", 0 0, L_0x557cdddf0510;  1 drivers
v0x557cdda031b0_0 .net "b", 0 0, L_0x557cdddf0750;  1 drivers
v0x557cdda03250_0 .net "c_1", 0 0, L_0x557cdddf0270;  1 drivers
v0x557cdda032f0_0 .net "c_2", 0 0, L_0x557cdddf0430;  1 drivers
v0x557cdda03390_0 .net "cin", 0 0, L_0x557cdddee820;  alias, 1 drivers
v0x557cdda03430_0 .net "cout", 0 0, L_0x557cdddf04a0;  1 drivers
v0x557cdda034d0_0 .net "h_1_out", 0 0, L_0x557cdddf0200;  1 drivers
S_0x557cdda02870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda026f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf0200 .functor XOR 1, L_0x557cdddf0510, L_0x557cdddf0750, C4<0>, C4<0>;
L_0x557cdddf0270 .functor AND 1, L_0x557cdddf0510, L_0x557cdddf0750, C4<1>, C4<1>;
v0x557cdda029f0_0 .net "S", 0 0, L_0x557cdddf0200;  alias, 1 drivers
v0x557cdda02a90_0 .net "a", 0 0, L_0x557cdddf0510;  alias, 1 drivers
v0x557cdda02b30_0 .net "b", 0 0, L_0x557cdddf0750;  alias, 1 drivers
v0x557cdda02bd0_0 .net "cout", 0 0, L_0x557cdddf0270;  alias, 1 drivers
S_0x557cdda02c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda026f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf02e0 .functor XOR 1, L_0x557cdddf0200, L_0x557cdddee820, C4<0>, C4<0>;
L_0x557cdddf0430 .functor AND 1, L_0x557cdddf0200, L_0x557cdddee820, C4<1>, C4<1>;
v0x557cdda02df0_0 .net "S", 0 0, L_0x557cdddf02e0;  alias, 1 drivers
v0x557cdda02e90_0 .net "a", 0 0, L_0x557cdddf0200;  alias, 1 drivers
v0x557cdda02f30_0 .net "b", 0 0, L_0x557cdddee820;  alias, 1 drivers
v0x557cdda02fd0_0 .net "cout", 0 0, L_0x557cdddf0430;  alias, 1 drivers
S_0x557cdda03570 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda02570;
 .timescale 0 0;
P_0x557cdd57fa00 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda036f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda03570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddeef40 .functor OR 1, L_0x557cdddeed00, L_0x557cdddeee80, C4<0>, C4<0>;
v0x557cdda04070_0 .net "S", 0 0, L_0x557cdddeedc0;  1 drivers
v0x557cdda04110_0 .net "a", 0 0, L_0x557cdddeefb0;  1 drivers
v0x557cdda041b0_0 .net "b", 0 0, L_0x557cdddef0e0;  1 drivers
v0x557cdda04250_0 .net "c_1", 0 0, L_0x557cdddeed00;  1 drivers
v0x557cdda042f0_0 .net "c_2", 0 0, L_0x557cdddeee80;  1 drivers
v0x557cdda04390_0 .net "cin", 0 0, L_0x557cdddef210;  1 drivers
v0x557cdda04430_0 .net "cout", 0 0, L_0x557cdddeef40;  1 drivers
v0x557cdda044d0_0 .net "h_1_out", 0 0, L_0x557cdddeebf0;  1 drivers
S_0x557cdda03870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda036f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddeebf0 .functor XOR 1, L_0x557cdddeefb0, L_0x557cdddef0e0, C4<0>, C4<0>;
L_0x557cdddeed00 .functor AND 1, L_0x557cdddeefb0, L_0x557cdddef0e0, C4<1>, C4<1>;
v0x557cdda039f0_0 .net "S", 0 0, L_0x557cdddeebf0;  alias, 1 drivers
v0x557cdda03a90_0 .net "a", 0 0, L_0x557cdddeefb0;  alias, 1 drivers
v0x557cdda03b30_0 .net "b", 0 0, L_0x557cdddef0e0;  alias, 1 drivers
v0x557cdda03bd0_0 .net "cout", 0 0, L_0x557cdddeed00;  alias, 1 drivers
S_0x557cdda03c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda036f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddeedc0 .functor XOR 1, L_0x557cdddeebf0, L_0x557cdddef210, C4<0>, C4<0>;
L_0x557cdddeee80 .functor AND 1, L_0x557cdddeebf0, L_0x557cdddef210, C4<1>, C4<1>;
v0x557cdda03df0_0 .net "S", 0 0, L_0x557cdddeedc0;  alias, 1 drivers
v0x557cdda03e90_0 .net "a", 0 0, L_0x557cdddeebf0;  alias, 1 drivers
v0x557cdda03f30_0 .net "b", 0 0, L_0x557cdddef210;  alias, 1 drivers
v0x557cdda03fd0_0 .net "cout", 0 0, L_0x557cdddeee80;  alias, 1 drivers
S_0x557cdda04570 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda02570;
 .timescale 0 0;
P_0x557cdd562c70 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda046f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda04570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddef630 .functor OR 1, L_0x557cdddef3b0, L_0x557cdddef570, C4<0>, C4<0>;
v0x557cdda05070_0 .net "S", 0 0, L_0x557cdddef420;  1 drivers
v0x557cdda05110_0 .net "a", 0 0, L_0x557cdddef6a0;  1 drivers
v0x557cdda051b0_0 .net "b", 0 0, L_0x557cdddef7d0;  1 drivers
v0x557cdda05250_0 .net "c_1", 0 0, L_0x557cdddef3b0;  1 drivers
v0x557cdda052f0_0 .net "c_2", 0 0, L_0x557cdddef570;  1 drivers
v0x557cdda05390_0 .net "cin", 0 0, L_0x557cdddef990;  1 drivers
v0x557cdda05430_0 .net "cout", 0 0, L_0x557cdddef630;  1 drivers
v0x557cdda054d0_0 .net "h_1_out", 0 0, L_0x557cdddef340;  1 drivers
S_0x557cdda04870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda046f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddef340 .functor XOR 1, L_0x557cdddef6a0, L_0x557cdddef7d0, C4<0>, C4<0>;
L_0x557cdddef3b0 .functor AND 1, L_0x557cdddef6a0, L_0x557cdddef7d0, C4<1>, C4<1>;
v0x557cdda049f0_0 .net "S", 0 0, L_0x557cdddef340;  alias, 1 drivers
v0x557cdda04a90_0 .net "a", 0 0, L_0x557cdddef6a0;  alias, 1 drivers
v0x557cdda04b30_0 .net "b", 0 0, L_0x557cdddef7d0;  alias, 1 drivers
v0x557cdda04bd0_0 .net "cout", 0 0, L_0x557cdddef3b0;  alias, 1 drivers
S_0x557cdda04c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda046f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddef420 .functor XOR 1, L_0x557cdddef340, L_0x557cdddef990, C4<0>, C4<0>;
L_0x557cdddef570 .functor AND 1, L_0x557cdddef340, L_0x557cdddef990, C4<1>, C4<1>;
v0x557cdda04df0_0 .net "S", 0 0, L_0x557cdddef420;  alias, 1 drivers
v0x557cdda04e90_0 .net "a", 0 0, L_0x557cdddef340;  alias, 1 drivers
v0x557cdda04f30_0 .net "b", 0 0, L_0x557cdddef990;  alias, 1 drivers
v0x557cdda04fd0_0 .net "cout", 0 0, L_0x557cdddef570;  alias, 1 drivers
S_0x557cdda05570 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda02570;
 .timescale 0 0;
P_0x557cdd6dee80 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda056f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda05570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddefdb0 .functor OR 1, L_0x557cdddefb30, L_0x557cdddefcf0, C4<0>, C4<0>;
v0x557cdda06070_0 .net "S", 0 0, L_0x557cdddefba0;  1 drivers
v0x557cdda06110_0 .net "a", 0 0, L_0x557cdddefe20;  1 drivers
v0x557cdda061b0_0 .net "b", 0 0, L_0x557cdddeff50;  1 drivers
v0x557cdda06250_0 .net "c_1", 0 0, L_0x557cdddefb30;  1 drivers
v0x557cdda062f0_0 .net "c_2", 0 0, L_0x557cdddefcf0;  1 drivers
v0x557cdda06390_0 .net "cin", 0 0, L_0x557cdddf00d0;  1 drivers
v0x557cdda06430_0 .net "cout", 0 0, L_0x557cdddefdb0;  1 drivers
v0x557cdda064d0_0 .net "h_1_out", 0 0, L_0x557cdddefac0;  1 drivers
S_0x557cdda05870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddefac0 .functor XOR 1, L_0x557cdddefe20, L_0x557cdddeff50, C4<0>, C4<0>;
L_0x557cdddefb30 .functor AND 1, L_0x557cdddefe20, L_0x557cdddeff50, C4<1>, C4<1>;
v0x557cdda059f0_0 .net "S", 0 0, L_0x557cdddefac0;  alias, 1 drivers
v0x557cdda05a90_0 .net "a", 0 0, L_0x557cdddefe20;  alias, 1 drivers
v0x557cdda05b30_0 .net "b", 0 0, L_0x557cdddeff50;  alias, 1 drivers
v0x557cdda05bd0_0 .net "cout", 0 0, L_0x557cdddefb30;  alias, 1 drivers
S_0x557cdda05c70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda056f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddefba0 .functor XOR 1, L_0x557cdddefac0, L_0x557cdddf00d0, C4<0>, C4<0>;
L_0x557cdddefcf0 .functor AND 1, L_0x557cdddefac0, L_0x557cdddf00d0, C4<1>, C4<1>;
v0x557cdda05df0_0 .net "S", 0 0, L_0x557cdddefba0;  alias, 1 drivers
v0x557cdda05e90_0 .net "a", 0 0, L_0x557cdddefac0;  alias, 1 drivers
v0x557cdda05f30_0 .net "b", 0 0, L_0x557cdddf00d0;  alias, 1 drivers
v0x557cdda05fd0_0 .net "cout", 0 0, L_0x557cdddefcf0;  alias, 1 drivers
S_0x557cdda06930 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda023f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd36a890 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdda0a930_0 .net "S", 3 0, L_0x557cdddf2ec0;  alias, 1 drivers
v0x557cdda0a9d0_0 .net "a", 3 0, L_0x557cdddf0f50;  alias, 1 drivers
v0x557cdda0aa70_0 .net "b", 3 0, L_0x557cdddf10a0;  alias, 1 drivers
v0x557cdda0ab10_0 .net "carin", 3 0, L_0x557cdddf2fd0;  1 drivers
v0x557cdda0abb0_0 .net "cin", 0 0, L_0x557cdddf3270;  1 drivers
v0x557cdda0ac50_0 .net "cout", 0 0, L_0x557cdddf3100;  alias, 1 drivers
L_0x557cdddf1630 .part L_0x557cdddf0f50, 1, 1;
L_0x557cdddf1760 .part L_0x557cdddf10a0, 1, 1;
L_0x557cdddf1890 .part L_0x557cdddf2fd0, 0, 1;
L_0x557cdddf1d20 .part L_0x557cdddf0f50, 2, 1;
L_0x557cdddf1ee0 .part L_0x557cdddf10a0, 2, 1;
L_0x557cdddf20a0 .part L_0x557cdddf2fd0, 1, 1;
L_0x557cdddf24e0 .part L_0x557cdddf0f50, 3, 1;
L_0x557cdddf2610 .part L_0x557cdddf10a0, 3, 1;
L_0x557cdddf2790 .part L_0x557cdddf2fd0, 2, 1;
L_0x557cdddf2c60 .part L_0x557cdddf0f50, 0, 1;
L_0x557cdddf2d90 .part L_0x557cdddf10a0, 0, 1;
L_0x557cdddf2ec0 .concat8 [ 1 1 1 1], L_0x557cdddf29a0, L_0x557cdddf13b0, L_0x557cdddf1aa0, L_0x557cdddf22b0;
L_0x557cdddf2fd0 .concat8 [ 1 1 1 1], L_0x557cdddf2bf0, L_0x557cdddf15c0, L_0x557cdddf1cb0, L_0x557cdddf2470;
L_0x557cdddf3100 .part L_0x557cdddf2fd0, 3, 1;
S_0x557cdda06ab0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda06930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf2bf0 .functor OR 1, L_0x557cdddf2930, L_0x557cdddf2af0, C4<0>, C4<0>;
v0x557cdda07430_0 .net "S", 0 0, L_0x557cdddf29a0;  1 drivers
v0x557cdda074d0_0 .net "a", 0 0, L_0x557cdddf2c60;  1 drivers
v0x557cdda07570_0 .net "b", 0 0, L_0x557cdddf2d90;  1 drivers
v0x557cdda07610_0 .net "c_1", 0 0, L_0x557cdddf2930;  1 drivers
v0x557cdda076b0_0 .net "c_2", 0 0, L_0x557cdddf2af0;  1 drivers
v0x557cdda07750_0 .net "cin", 0 0, L_0x557cdddf3270;  alias, 1 drivers
v0x557cdda077f0_0 .net "cout", 0 0, L_0x557cdddf2bf0;  1 drivers
v0x557cdda07890_0 .net "h_1_out", 0 0, L_0x557cdddf28c0;  1 drivers
S_0x557cdda06c30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda06ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf28c0 .functor XOR 1, L_0x557cdddf2c60, L_0x557cdddf2d90, C4<0>, C4<0>;
L_0x557cdddf2930 .functor AND 1, L_0x557cdddf2c60, L_0x557cdddf2d90, C4<1>, C4<1>;
v0x557cdda06db0_0 .net "S", 0 0, L_0x557cdddf28c0;  alias, 1 drivers
v0x557cdda06e50_0 .net "a", 0 0, L_0x557cdddf2c60;  alias, 1 drivers
v0x557cdda06ef0_0 .net "b", 0 0, L_0x557cdddf2d90;  alias, 1 drivers
v0x557cdda06f90_0 .net "cout", 0 0, L_0x557cdddf2930;  alias, 1 drivers
S_0x557cdda07030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda06ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf29a0 .functor XOR 1, L_0x557cdddf28c0, L_0x557cdddf3270, C4<0>, C4<0>;
L_0x557cdddf2af0 .functor AND 1, L_0x557cdddf28c0, L_0x557cdddf3270, C4<1>, C4<1>;
v0x557cdda071b0_0 .net "S", 0 0, L_0x557cdddf29a0;  alias, 1 drivers
v0x557cdda07250_0 .net "a", 0 0, L_0x557cdddf28c0;  alias, 1 drivers
v0x557cdda072f0_0 .net "b", 0 0, L_0x557cdddf3270;  alias, 1 drivers
v0x557cdda07390_0 .net "cout", 0 0, L_0x557cdddf2af0;  alias, 1 drivers
S_0x557cdda07930 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda06930;
 .timescale 0 0;
P_0x557cdd2e9bd0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda07ab0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda07930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf15c0 .functor OR 1, L_0x557cdddf12f0, L_0x557cdddf1500, C4<0>, C4<0>;
v0x557cdda08430_0 .net "S", 0 0, L_0x557cdddf13b0;  1 drivers
v0x557cdda084d0_0 .net "a", 0 0, L_0x557cdddf1630;  1 drivers
v0x557cdda08570_0 .net "b", 0 0, L_0x557cdddf1760;  1 drivers
v0x557cdda08610_0 .net "c_1", 0 0, L_0x557cdddf12f0;  1 drivers
v0x557cdda086b0_0 .net "c_2", 0 0, L_0x557cdddf1500;  1 drivers
v0x557cdda08750_0 .net "cin", 0 0, L_0x557cdddf1890;  1 drivers
v0x557cdda087f0_0 .net "cout", 0 0, L_0x557cdddf15c0;  1 drivers
v0x557cdda08890_0 .net "h_1_out", 0 0, L_0x557cdddf11e0;  1 drivers
S_0x557cdda07c30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda07ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf11e0 .functor XOR 1, L_0x557cdddf1630, L_0x557cdddf1760, C4<0>, C4<0>;
L_0x557cdddf12f0 .functor AND 1, L_0x557cdddf1630, L_0x557cdddf1760, C4<1>, C4<1>;
v0x557cdda07db0_0 .net "S", 0 0, L_0x557cdddf11e0;  alias, 1 drivers
v0x557cdda07e50_0 .net "a", 0 0, L_0x557cdddf1630;  alias, 1 drivers
v0x557cdda07ef0_0 .net "b", 0 0, L_0x557cdddf1760;  alias, 1 drivers
v0x557cdda07f90_0 .net "cout", 0 0, L_0x557cdddf12f0;  alias, 1 drivers
S_0x557cdda08030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda07ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf13b0 .functor XOR 1, L_0x557cdddf11e0, L_0x557cdddf1890, C4<0>, C4<0>;
L_0x557cdddf1500 .functor AND 1, L_0x557cdddf11e0, L_0x557cdddf1890, C4<1>, C4<1>;
v0x557cdda081b0_0 .net "S", 0 0, L_0x557cdddf13b0;  alias, 1 drivers
v0x557cdda08250_0 .net "a", 0 0, L_0x557cdddf11e0;  alias, 1 drivers
v0x557cdda082f0_0 .net "b", 0 0, L_0x557cdddf1890;  alias, 1 drivers
v0x557cdda08390_0 .net "cout", 0 0, L_0x557cdddf1500;  alias, 1 drivers
S_0x557cdda08930 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda06930;
 .timescale 0 0;
P_0x557cdd1f1310 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda08ab0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda08930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf1cb0 .functor OR 1, L_0x557cdddf1a30, L_0x557cdddf1bf0, C4<0>, C4<0>;
v0x557cdda09430_0 .net "S", 0 0, L_0x557cdddf1aa0;  1 drivers
v0x557cdda094d0_0 .net "a", 0 0, L_0x557cdddf1d20;  1 drivers
v0x557cdda09570_0 .net "b", 0 0, L_0x557cdddf1ee0;  1 drivers
v0x557cdda09610_0 .net "c_1", 0 0, L_0x557cdddf1a30;  1 drivers
v0x557cdda096b0_0 .net "c_2", 0 0, L_0x557cdddf1bf0;  1 drivers
v0x557cdda09750_0 .net "cin", 0 0, L_0x557cdddf20a0;  1 drivers
v0x557cdda097f0_0 .net "cout", 0 0, L_0x557cdddf1cb0;  1 drivers
v0x557cdda09890_0 .net "h_1_out", 0 0, L_0x557cdddf19c0;  1 drivers
S_0x557cdda08c30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda08ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf19c0 .functor XOR 1, L_0x557cdddf1d20, L_0x557cdddf1ee0, C4<0>, C4<0>;
L_0x557cdddf1a30 .functor AND 1, L_0x557cdddf1d20, L_0x557cdddf1ee0, C4<1>, C4<1>;
v0x557cdda08db0_0 .net "S", 0 0, L_0x557cdddf19c0;  alias, 1 drivers
v0x557cdda08e50_0 .net "a", 0 0, L_0x557cdddf1d20;  alias, 1 drivers
v0x557cdda08ef0_0 .net "b", 0 0, L_0x557cdddf1ee0;  alias, 1 drivers
v0x557cdda08f90_0 .net "cout", 0 0, L_0x557cdddf1a30;  alias, 1 drivers
S_0x557cdda09030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda08ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf1aa0 .functor XOR 1, L_0x557cdddf19c0, L_0x557cdddf20a0, C4<0>, C4<0>;
L_0x557cdddf1bf0 .functor AND 1, L_0x557cdddf19c0, L_0x557cdddf20a0, C4<1>, C4<1>;
v0x557cdda091b0_0 .net "S", 0 0, L_0x557cdddf1aa0;  alias, 1 drivers
v0x557cdda09250_0 .net "a", 0 0, L_0x557cdddf19c0;  alias, 1 drivers
v0x557cdda092f0_0 .net "b", 0 0, L_0x557cdddf20a0;  alias, 1 drivers
v0x557cdda09390_0 .net "cout", 0 0, L_0x557cdddf1bf0;  alias, 1 drivers
S_0x557cdda09930 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda06930;
 .timescale 0 0;
P_0x557cdd0038a0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda09ab0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda09930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf2470 .functor OR 1, L_0x557cdddf2240, L_0x557cdddf23b0, C4<0>, C4<0>;
v0x557cdda0a430_0 .net "S", 0 0, L_0x557cdddf22b0;  1 drivers
v0x557cdda0a4d0_0 .net "a", 0 0, L_0x557cdddf24e0;  1 drivers
v0x557cdda0a570_0 .net "b", 0 0, L_0x557cdddf2610;  1 drivers
v0x557cdda0a610_0 .net "c_1", 0 0, L_0x557cdddf2240;  1 drivers
v0x557cdda0a6b0_0 .net "c_2", 0 0, L_0x557cdddf23b0;  1 drivers
v0x557cdda0a750_0 .net "cin", 0 0, L_0x557cdddf2790;  1 drivers
v0x557cdda0a7f0_0 .net "cout", 0 0, L_0x557cdddf2470;  1 drivers
v0x557cdda0a890_0 .net "h_1_out", 0 0, L_0x557cdddf21d0;  1 drivers
S_0x557cdda09c30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda09ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf21d0 .functor XOR 1, L_0x557cdddf24e0, L_0x557cdddf2610, C4<0>, C4<0>;
L_0x557cdddf2240 .functor AND 1, L_0x557cdddf24e0, L_0x557cdddf2610, C4<1>, C4<1>;
v0x557cdda09db0_0 .net "S", 0 0, L_0x557cdddf21d0;  alias, 1 drivers
v0x557cdda09e50_0 .net "a", 0 0, L_0x557cdddf24e0;  alias, 1 drivers
v0x557cdda09ef0_0 .net "b", 0 0, L_0x557cdddf2610;  alias, 1 drivers
v0x557cdda09f90_0 .net "cout", 0 0, L_0x557cdddf2240;  alias, 1 drivers
S_0x557cdda0a030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda09ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf22b0 .functor XOR 1, L_0x557cdddf21d0, L_0x557cdddf2790, C4<0>, C4<0>;
L_0x557cdddf23b0 .functor AND 1, L_0x557cdddf21d0, L_0x557cdddf2790, C4<1>, C4<1>;
v0x557cdda0a1b0_0 .net "S", 0 0, L_0x557cdddf22b0;  alias, 1 drivers
v0x557cdda0a250_0 .net "a", 0 0, L_0x557cdddf21d0;  alias, 1 drivers
v0x557cdda0a2f0_0 .net "b", 0 0, L_0x557cdddf2790;  alias, 1 drivers
v0x557cdda0a390_0 .net "cout", 0 0, L_0x557cdddf23b0;  alias, 1 drivers
S_0x557cdda0bb20 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce21380 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449528 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddddacb0 .functor XOR 2, L_0x7f5061449528, L_0x557cdddc93d0, C4<00>, C4<00>;
L_0x557cddddbf50 .functor NOT 1, L_0x557cddddbe60, C4<0>, C4<0>, C4<0>;
L_0x557cddddc050 .functor AND 1, L_0x7f5061445118, L_0x557cddddbf50, C4<1>, C4<1>;
L_0x557cddddc1b0 .functor NOT 2, L_0x557cddddc0c0, C4<00>, C4<00>, C4<00>;
L_0x557cddddc270 .functor AND 2, L_0x557cddddbcd0, L_0x557cddddc1b0, C4<11>, C4<11>;
L_0x557cddddc330 .functor NOT 2, L_0x557cddddbcd0, C4<00>, C4<00>, C4<00>;
L_0x557cddddd8c0 .functor AND 2, L_0x557cddddd4c0, L_0x557cddddd790, C4<11>, C4<11>;
L_0x557cddddd930 .functor OR 2, L_0x557cddddc270, L_0x557cddddd8c0, C4<00>, C4<00>;
v0x557cdda10420_0 .net *"_s0", 1 0, L_0x7f5061449528;  1 drivers
v0x557cdda104c0_0 .net *"_s10", 1 0, L_0x557cddddc1b0;  1 drivers
L_0x7f5061445160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda10560_0 .net/2s *"_s18", 0 0, L_0x7f5061445160;  1 drivers
L_0x7f50614451a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda10600_0 .net/2s *"_s23", 0 0, L_0x7f50614451a8;  1 drivers
v0x557cdda106a0_0 .net *"_s27", 1 0, L_0x557cddddd790;  1 drivers
v0x557cdda10740_0 .net *"_s4", 0 0, L_0x557cddddbf50;  1 drivers
v0x557cdda107e0_0 .net *"_s8", 1 0, L_0x557cddddc0c0;  1 drivers
v0x557cdda10880_0 .net "a", 1 0, L_0x557cdddc9330;  alias, 1 drivers
v0x557cdda10920_0 .net "a_or_s", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda109c0_0 .net "add_1", 1 0, L_0x557cddddc480;  1 drivers
v0x557cdda10a60_0 .net "b", 1 0, L_0x557cdddc93d0;  alias, 1 drivers
v0x557cdda10b00_0 .net "cout", 0 0, L_0x557cddddbe60;  alias, 1 drivers
v0x557cdda10ba0_0 .net "diff_is_negative", 0 0, L_0x557cddddc050;  1 drivers
v0x557cdda10c40_0 .net "dummy_cout", 0 0, L_0x557cddddd600;  1 drivers
v0x557cdda10ce0_0 .net "input_b", 1 0, L_0x557cddddacb0;  1 drivers
v0x557cdda10d80_0 .net "inverted_out", 1 0, L_0x557cddddc330;  1 drivers
v0x557cdda10e20_0 .net "n_out", 1 0, L_0x557cddddd8c0;  1 drivers
v0x557cdda10fd0_0 .net "negated_out", 1 0, L_0x557cddddd4c0;  1 drivers
v0x557cdda11070_0 .net "out", 1 0, L_0x557cddddd930;  alias, 1 drivers
v0x557cdda11110_0 .net "p_out", 1 0, L_0x557cddddc270;  1 drivers
v0x557cdda111b0_0 .net "t_out", 1 0, L_0x557cddddbcd0;  1 drivers
L_0x557cddddc0c0 .concat [ 1 1 0 0], L_0x557cddddc050, L_0x557cddddc050;
L_0x557cddddc480 .concat8 [ 1 1 0 0], L_0x7f50614451a8, L_0x7f5061445160;
L_0x557cddddd6f0 .part L_0x557cddddc480, 1, 1;
L_0x557cddddd790 .concat [ 1 1 0 0], L_0x557cddddc050, L_0x557cddddc050;
S_0x557cdda0bca0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda0bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd1134c0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda0dca0_0 .net "S", 1 0, L_0x557cddddbcd0;  alias, 1 drivers
v0x557cdda0dd40_0 .net "a", 1 0, L_0x557cdddc9330;  alias, 1 drivers
v0x557cdda0dde0_0 .net "b", 1 0, L_0x557cddddacb0;  alias, 1 drivers
v0x557cdda0de80_0 .net "carin", 1 0, L_0x557cddddbd70;  1 drivers
v0x557cdda0df20_0 .net "cin", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda0dfc0_0 .net "cout", 0 0, L_0x557cddddbe60;  alias, 1 drivers
L_0x557cddddb340 .part L_0x557cdddc9330, 1, 1;
L_0x557cddddb470 .part L_0x557cddddacb0, 1, 1;
L_0x557cddddb5a0 .part L_0x557cddddbd70, 0, 1;
L_0x557cddddb9e0 .part L_0x557cdddc9330, 0, 1;
L_0x557cddddbb10 .part L_0x557cddddacb0, 0, 1;
L_0x557cddddbcd0 .concat8 [ 1 1 0 0], L_0x557cddddb7b0, L_0x557cddddb0c0;
L_0x557cddddbd70 .concat8 [ 1 1 0 0], L_0x557cddddb970, L_0x557cddddb2d0;
L_0x557cddddbe60 .part L_0x557cddddbd70, 1, 1;
S_0x557cdda0be20 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda0bca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddddb970 .functor OR 1, L_0x557cddddb740, L_0x557cddddb900, C4<0>, C4<0>;
v0x557cdda0c7a0_0 .net "S", 0 0, L_0x557cddddb7b0;  1 drivers
v0x557cdda0c840_0 .net "a", 0 0, L_0x557cddddb9e0;  1 drivers
v0x557cdda0c8e0_0 .net "b", 0 0, L_0x557cddddbb10;  1 drivers
v0x557cdda0c980_0 .net "c_1", 0 0, L_0x557cddddb740;  1 drivers
v0x557cdda0ca20_0 .net "c_2", 0 0, L_0x557cddddb900;  1 drivers
v0x557cdda0cac0_0 .net "cin", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda0cb60_0 .net "cout", 0 0, L_0x557cddddb970;  1 drivers
v0x557cdda0cc00_0 .net "h_1_out", 0 0, L_0x557cddddb6d0;  1 drivers
S_0x557cdda0bfa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda0be20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddb6d0 .functor XOR 1, L_0x557cddddb9e0, L_0x557cddddbb10, C4<0>, C4<0>;
L_0x557cddddb740 .functor AND 1, L_0x557cddddb9e0, L_0x557cddddbb10, C4<1>, C4<1>;
v0x557cdda0c120_0 .net "S", 0 0, L_0x557cddddb6d0;  alias, 1 drivers
v0x557cdda0c1c0_0 .net "a", 0 0, L_0x557cddddb9e0;  alias, 1 drivers
v0x557cdda0c260_0 .net "b", 0 0, L_0x557cddddbb10;  alias, 1 drivers
v0x557cdda0c300_0 .net "cout", 0 0, L_0x557cddddb740;  alias, 1 drivers
S_0x557cdda0c3a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda0be20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddb7b0 .functor XOR 1, L_0x557cddddb6d0, L_0x7f5061445118, C4<0>, C4<0>;
L_0x557cddddb900 .functor AND 1, L_0x557cddddb6d0, L_0x7f5061445118, C4<1>, C4<1>;
v0x557cdda0c520_0 .net "S", 0 0, L_0x557cddddb7b0;  alias, 1 drivers
v0x557cdda0c5c0_0 .net "a", 0 0, L_0x557cddddb6d0;  alias, 1 drivers
v0x557cdda0c660_0 .net "b", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda0c700_0 .net "cout", 0 0, L_0x557cddddb900;  alias, 1 drivers
S_0x557cdda0cca0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda0bca0;
 .timescale 0 0;
P_0x557cdd8bcf20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda0ce20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda0cca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddddb2d0 .functor OR 1, L_0x557cddddb000, L_0x557cddddb210, C4<0>, C4<0>;
v0x557cdda0d7a0_0 .net "S", 0 0, L_0x557cddddb0c0;  1 drivers
v0x557cdda0d840_0 .net "a", 0 0, L_0x557cddddb340;  1 drivers
v0x557cdda0d8e0_0 .net "b", 0 0, L_0x557cddddb470;  1 drivers
v0x557cdda0d980_0 .net "c_1", 0 0, L_0x557cddddb000;  1 drivers
v0x557cdda0da20_0 .net "c_2", 0 0, L_0x557cddddb210;  1 drivers
v0x557cdda0dac0_0 .net "cin", 0 0, L_0x557cddddb5a0;  1 drivers
v0x557cdda0db60_0 .net "cout", 0 0, L_0x557cddddb2d0;  1 drivers
v0x557cdda0dc00_0 .net "h_1_out", 0 0, L_0x557cddddaef0;  1 drivers
S_0x557cdda0cfa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda0ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddaef0 .functor XOR 1, L_0x557cddddb340, L_0x557cddddb470, C4<0>, C4<0>;
L_0x557cddddb000 .functor AND 1, L_0x557cddddb340, L_0x557cddddb470, C4<1>, C4<1>;
v0x557cdda0d120_0 .net "S", 0 0, L_0x557cddddaef0;  alias, 1 drivers
v0x557cdda0d1c0_0 .net "a", 0 0, L_0x557cddddb340;  alias, 1 drivers
v0x557cdda0d260_0 .net "b", 0 0, L_0x557cddddb470;  alias, 1 drivers
v0x557cdda0d300_0 .net "cout", 0 0, L_0x557cddddb000;  alias, 1 drivers
S_0x557cdda0d3a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda0ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddb0c0 .functor XOR 1, L_0x557cddddaef0, L_0x557cddddb5a0, C4<0>, C4<0>;
L_0x557cddddb210 .functor AND 1, L_0x557cddddaef0, L_0x557cddddb5a0, C4<1>, C4<1>;
v0x557cdda0d520_0 .net "S", 0 0, L_0x557cddddb0c0;  alias, 1 drivers
v0x557cdda0d5c0_0 .net "a", 0 0, L_0x557cddddaef0;  alias, 1 drivers
v0x557cdda0d660_0 .net "b", 0 0, L_0x557cddddb5a0;  alias, 1 drivers
v0x557cdda0d700_0 .net "cout", 0 0, L_0x557cddddb210;  alias, 1 drivers
S_0x557cdda0e060 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda0bb20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd82b9e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda10060_0 .net "S", 1 0, L_0x557cddddd4c0;  alias, 1 drivers
v0x557cdda10100_0 .net "a", 1 0, L_0x557cddddc330;  alias, 1 drivers
v0x557cdda101a0_0 .net "b", 1 0, L_0x557cddddc480;  alias, 1 drivers
v0x557cdda10240_0 .net "carin", 1 0, L_0x557cddddd560;  1 drivers
v0x557cdda102e0_0 .net "cin", 0 0, L_0x557cddddd6f0;  1 drivers
v0x557cdda10380_0 .net "cout", 0 0, L_0x557cddddd600;  alias, 1 drivers
L_0x557cddddca10 .part L_0x557cddddc330, 1, 1;
L_0x557cddddcb40 .part L_0x557cddddc480, 1, 1;
L_0x557cddddcc70 .part L_0x557cddddd560, 0, 1;
L_0x557cddddd140 .part L_0x557cddddc330, 0, 1;
L_0x557cddddd300 .part L_0x557cddddc480, 0, 1;
L_0x557cddddd4c0 .concat8 [ 1 1 0 0], L_0x557cddddce80, L_0x557cddddc790;
L_0x557cddddd560 .concat8 [ 1 1 0 0], L_0x557cddddd0d0, L_0x557cddddc9a0;
L_0x557cddddd600 .part L_0x557cddddd560, 1, 1;
S_0x557cdda0e1e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda0e060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddddd0d0 .functor OR 1, L_0x557cddddce10, L_0x557cddddcfd0, C4<0>, C4<0>;
v0x557cdda0eb60_0 .net "S", 0 0, L_0x557cddddce80;  1 drivers
v0x557cdda0ec00_0 .net "a", 0 0, L_0x557cddddd140;  1 drivers
v0x557cdda0eca0_0 .net "b", 0 0, L_0x557cddddd300;  1 drivers
v0x557cdda0ed40_0 .net "c_1", 0 0, L_0x557cddddce10;  1 drivers
v0x557cdda0ede0_0 .net "c_2", 0 0, L_0x557cddddcfd0;  1 drivers
v0x557cdda0ee80_0 .net "cin", 0 0, L_0x557cddddd6f0;  alias, 1 drivers
v0x557cdda0ef20_0 .net "cout", 0 0, L_0x557cddddd0d0;  1 drivers
v0x557cdda0efc0_0 .net "h_1_out", 0 0, L_0x557cddddcda0;  1 drivers
S_0x557cdda0e360 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda0e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddcda0 .functor XOR 1, L_0x557cddddd140, L_0x557cddddd300, C4<0>, C4<0>;
L_0x557cddddce10 .functor AND 1, L_0x557cddddd140, L_0x557cddddd300, C4<1>, C4<1>;
v0x557cdda0e4e0_0 .net "S", 0 0, L_0x557cddddcda0;  alias, 1 drivers
v0x557cdda0e580_0 .net "a", 0 0, L_0x557cddddd140;  alias, 1 drivers
v0x557cdda0e620_0 .net "b", 0 0, L_0x557cddddd300;  alias, 1 drivers
v0x557cdda0e6c0_0 .net "cout", 0 0, L_0x557cddddce10;  alias, 1 drivers
S_0x557cdda0e760 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda0e1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddce80 .functor XOR 1, L_0x557cddddcda0, L_0x557cddddd6f0, C4<0>, C4<0>;
L_0x557cddddcfd0 .functor AND 1, L_0x557cddddcda0, L_0x557cddddd6f0, C4<1>, C4<1>;
v0x557cdda0e8e0_0 .net "S", 0 0, L_0x557cddddce80;  alias, 1 drivers
v0x557cdda0e980_0 .net "a", 0 0, L_0x557cddddcda0;  alias, 1 drivers
v0x557cdda0ea20_0 .net "b", 0 0, L_0x557cddddd6f0;  alias, 1 drivers
v0x557cdda0eac0_0 .net "cout", 0 0, L_0x557cddddcfd0;  alias, 1 drivers
S_0x557cdda0f060 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda0e060;
 .timescale 0 0;
P_0x557cdd2fae50 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda0f1e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda0f060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddddc9a0 .functor OR 1, L_0x557cddddc6d0, L_0x557cddddc8e0, C4<0>, C4<0>;
v0x557cdda0fb60_0 .net "S", 0 0, L_0x557cddddc790;  1 drivers
v0x557cdda0fc00_0 .net "a", 0 0, L_0x557cddddca10;  1 drivers
v0x557cdda0fca0_0 .net "b", 0 0, L_0x557cddddcb40;  1 drivers
v0x557cdda0fd40_0 .net "c_1", 0 0, L_0x557cddddc6d0;  1 drivers
v0x557cdda0fde0_0 .net "c_2", 0 0, L_0x557cddddc8e0;  1 drivers
v0x557cdda0fe80_0 .net "cin", 0 0, L_0x557cddddcc70;  1 drivers
v0x557cdda0ff20_0 .net "cout", 0 0, L_0x557cddddc9a0;  1 drivers
v0x557cdda0ffc0_0 .net "h_1_out", 0 0, L_0x557cddddc5c0;  1 drivers
S_0x557cdda0f360 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda0f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddc5c0 .functor XOR 1, L_0x557cddddca10, L_0x557cddddcb40, C4<0>, C4<0>;
L_0x557cddddc6d0 .functor AND 1, L_0x557cddddca10, L_0x557cddddcb40, C4<1>, C4<1>;
v0x557cdda0f4e0_0 .net "S", 0 0, L_0x557cddddc5c0;  alias, 1 drivers
v0x557cdda0f580_0 .net "a", 0 0, L_0x557cddddca10;  alias, 1 drivers
v0x557cdda0f620_0 .net "b", 0 0, L_0x557cddddcb40;  alias, 1 drivers
v0x557cdda0f6c0_0 .net "cout", 0 0, L_0x557cddddc6d0;  alias, 1 drivers
S_0x557cdda0f760 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda0f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddc790 .functor XOR 1, L_0x557cddddc5c0, L_0x557cddddcc70, C4<0>, C4<0>;
L_0x557cddddc8e0 .functor AND 1, L_0x557cddddc5c0, L_0x557cddddcc70, C4<1>, C4<1>;
v0x557cdda0f8e0_0 .net "S", 0 0, L_0x557cddddc790;  alias, 1 drivers
v0x557cdda0f980_0 .net "a", 0 0, L_0x557cddddc5c0;  alias, 1 drivers
v0x557cdda0fa20_0 .net "b", 0 0, L_0x557cddddcc70;  alias, 1 drivers
v0x557cdda0fac0_0 .net "cout", 0 0, L_0x557cddddc8e0;  alias, 1 drivers
S_0x557cdda11250 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce61e80 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449570 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cddddda90 .functor XOR 2, L_0x7f5061449570, L_0x557cdddc96a0, C4<00>, C4<00>;
L_0x557cddddebb0 .functor NOT 1, L_0x557cddddeac0, C4<0>, C4<0>, C4<0>;
L_0x557cddddecb0 .functor AND 1, L_0x7f5061445118, L_0x557cddddebb0, C4<1>, C4<1>;
L_0x557cddddee10 .functor NOT 2, L_0x557cdddded20, C4<00>, C4<00>, C4<00>;
L_0x557cddddeed0 .functor AND 2, L_0x557cdddde930, L_0x557cddddee10, C4<11>, C4<11>;
L_0x557cddddef90 .functor NOT 2, L_0x557cdddde930, C4<00>, C4<00>, C4<00>;
L_0x557cddde0520 .functor AND 2, L_0x557cddde0120, L_0x557cddde03f0, C4<11>, C4<11>;
L_0x557cddde0590 .functor OR 2, L_0x557cddddeed0, L_0x557cddde0520, C4<00>, C4<00>;
v0x557cdda15b50_0 .net *"_s0", 1 0, L_0x7f5061449570;  1 drivers
v0x557cdda15bf0_0 .net *"_s10", 1 0, L_0x557cddddee10;  1 drivers
L_0x7f50614451f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda15c90_0 .net/2s *"_s18", 0 0, L_0x7f50614451f0;  1 drivers
L_0x7f5061445238 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda15d30_0 .net/2s *"_s23", 0 0, L_0x7f5061445238;  1 drivers
v0x557cdda15dd0_0 .net *"_s27", 1 0, L_0x557cddde03f0;  1 drivers
v0x557cdda15e70_0 .net *"_s4", 0 0, L_0x557cddddebb0;  1 drivers
v0x557cdda15f10_0 .net *"_s8", 1 0, L_0x557cdddded20;  1 drivers
v0x557cdda15fb0_0 .net "a", 1 0, L_0x557cdddc9570;  alias, 1 drivers
v0x557cdda16050_0 .net "a_or_s", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda160f0_0 .net "add_1", 1 0, L_0x557cddddf0e0;  1 drivers
v0x557cdda16190_0 .net "b", 1 0, L_0x557cdddc96a0;  alias, 1 drivers
v0x557cdda16230_0 .net "cout", 0 0, L_0x557cddddeac0;  alias, 1 drivers
v0x557cdda162d0_0 .net "diff_is_negative", 0 0, L_0x557cddddecb0;  1 drivers
v0x557cdda16370_0 .net "dummy_cout", 0 0, L_0x557cddde0260;  1 drivers
v0x557cdda16410_0 .net "input_b", 1 0, L_0x557cddddda90;  1 drivers
v0x557cdda164b0_0 .net "inverted_out", 1 0, L_0x557cddddef90;  1 drivers
v0x557cdda16550_0 .net "n_out", 1 0, L_0x557cddde0520;  1 drivers
v0x557cdda16700_0 .net "negated_out", 1 0, L_0x557cddde0120;  1 drivers
v0x557cdda167a0_0 .net "out", 1 0, L_0x557cddde0590;  alias, 1 drivers
v0x557cdda16840_0 .net "p_out", 1 0, L_0x557cddddeed0;  1 drivers
v0x557cdda168e0_0 .net "t_out", 1 0, L_0x557cdddde930;  1 drivers
L_0x557cdddded20 .concat [ 1 1 0 0], L_0x557cddddecb0, L_0x557cddddecb0;
L_0x557cddddf0e0 .concat8 [ 1 1 0 0], L_0x7f5061445238, L_0x7f50614451f0;
L_0x557cddde0350 .part L_0x557cddddf0e0, 1, 1;
L_0x557cddde03f0 .concat [ 1 1 0 0], L_0x557cddddecb0, L_0x557cddddecb0;
S_0x557cdda113d0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda11250;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdce918a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda133d0_0 .net "S", 1 0, L_0x557cdddde930;  alias, 1 drivers
v0x557cdda13470_0 .net "a", 1 0, L_0x557cdddc9570;  alias, 1 drivers
v0x557cdda13510_0 .net "b", 1 0, L_0x557cddddda90;  alias, 1 drivers
v0x557cdda135b0_0 .net "carin", 1 0, L_0x557cdddde9d0;  1 drivers
v0x557cdda13650_0 .net "cin", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda136f0_0 .net "cout", 0 0, L_0x557cddddeac0;  alias, 1 drivers
L_0x557cdddddfa0 .part L_0x557cdddc9570, 1, 1;
L_0x557cdddde0d0 .part L_0x557cddddda90, 1, 1;
L_0x557cdddde200 .part L_0x557cdddde9d0, 0, 1;
L_0x557cdddde640 .part L_0x557cdddc9570, 0, 1;
L_0x557cdddde770 .part L_0x557cddddda90, 0, 1;
L_0x557cdddde930 .concat8 [ 1 1 0 0], L_0x557cdddde410, L_0x557cdddddd20;
L_0x557cdddde9d0 .concat8 [ 1 1 0 0], L_0x557cdddde5d0, L_0x557cdddddf30;
L_0x557cddddeac0 .part L_0x557cdddde9d0, 1, 1;
S_0x557cdda11550 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda113d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddde5d0 .functor OR 1, L_0x557cdddde3a0, L_0x557cdddde560, C4<0>, C4<0>;
v0x557cdda11ed0_0 .net "S", 0 0, L_0x557cdddde410;  1 drivers
v0x557cdda11f70_0 .net "a", 0 0, L_0x557cdddde640;  1 drivers
v0x557cdda12010_0 .net "b", 0 0, L_0x557cdddde770;  1 drivers
v0x557cdda120b0_0 .net "c_1", 0 0, L_0x557cdddde3a0;  1 drivers
v0x557cdda12150_0 .net "c_2", 0 0, L_0x557cdddde560;  1 drivers
v0x557cdda121f0_0 .net "cin", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda12290_0 .net "cout", 0 0, L_0x557cdddde5d0;  1 drivers
v0x557cdda12330_0 .net "h_1_out", 0 0, L_0x557cdddde330;  1 drivers
S_0x557cdda116d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda11550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddde330 .functor XOR 1, L_0x557cdddde640, L_0x557cdddde770, C4<0>, C4<0>;
L_0x557cdddde3a0 .functor AND 1, L_0x557cdddde640, L_0x557cdddde770, C4<1>, C4<1>;
v0x557cdda11850_0 .net "S", 0 0, L_0x557cdddde330;  alias, 1 drivers
v0x557cdda118f0_0 .net "a", 0 0, L_0x557cdddde640;  alias, 1 drivers
v0x557cdda11990_0 .net "b", 0 0, L_0x557cdddde770;  alias, 1 drivers
v0x557cdda11a30_0 .net "cout", 0 0, L_0x557cdddde3a0;  alias, 1 drivers
S_0x557cdda11ad0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda11550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddde410 .functor XOR 1, L_0x557cdddde330, L_0x7f5061445118, C4<0>, C4<0>;
L_0x557cdddde560 .functor AND 1, L_0x557cdddde330, L_0x7f5061445118, C4<1>, C4<1>;
v0x557cdda11c50_0 .net "S", 0 0, L_0x557cdddde410;  alias, 1 drivers
v0x557cdda11cf0_0 .net "a", 0 0, L_0x557cdddde330;  alias, 1 drivers
v0x557cdda11d90_0 .net "b", 0 0, L_0x7f5061445118;  alias, 1 drivers
v0x557cdda11e30_0 .net "cout", 0 0, L_0x557cdddde560;  alias, 1 drivers
S_0x557cdda123d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda113d0;
 .timescale 0 0;
P_0x557cdd4eae60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda12550 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda123d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddddf30 .functor OR 1, L_0x557cdddddc60, L_0x557cddddde70, C4<0>, C4<0>;
v0x557cdda12ed0_0 .net "S", 0 0, L_0x557cdddddd20;  1 drivers
v0x557cdda12f70_0 .net "a", 0 0, L_0x557cdddddfa0;  1 drivers
v0x557cdda13010_0 .net "b", 0 0, L_0x557cdddde0d0;  1 drivers
v0x557cdda130b0_0 .net "c_1", 0 0, L_0x557cdddddc60;  1 drivers
v0x557cdda13150_0 .net "c_2", 0 0, L_0x557cddddde70;  1 drivers
v0x557cdda131f0_0 .net "cin", 0 0, L_0x557cdddde200;  1 drivers
v0x557cdda13290_0 .net "cout", 0 0, L_0x557cdddddf30;  1 drivers
v0x557cdda13330_0 .net "h_1_out", 0 0, L_0x557cdddddb50;  1 drivers
S_0x557cdda126d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda12550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddddb50 .functor XOR 1, L_0x557cdddddfa0, L_0x557cdddde0d0, C4<0>, C4<0>;
L_0x557cdddddc60 .functor AND 1, L_0x557cdddddfa0, L_0x557cdddde0d0, C4<1>, C4<1>;
v0x557cdda12850_0 .net "S", 0 0, L_0x557cdddddb50;  alias, 1 drivers
v0x557cdda128f0_0 .net "a", 0 0, L_0x557cdddddfa0;  alias, 1 drivers
v0x557cdda12990_0 .net "b", 0 0, L_0x557cdddde0d0;  alias, 1 drivers
v0x557cdda12a30_0 .net "cout", 0 0, L_0x557cdddddc60;  alias, 1 drivers
S_0x557cdda12ad0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda12550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddddd20 .functor XOR 1, L_0x557cdddddb50, L_0x557cdddde200, C4<0>, C4<0>;
L_0x557cddddde70 .functor AND 1, L_0x557cdddddb50, L_0x557cdddde200, C4<1>, C4<1>;
v0x557cdda12c50_0 .net "S", 0 0, L_0x557cdddddd20;  alias, 1 drivers
v0x557cdda12cf0_0 .net "a", 0 0, L_0x557cdddddb50;  alias, 1 drivers
v0x557cdda12d90_0 .net "b", 0 0, L_0x557cdddde200;  alias, 1 drivers
v0x557cdda12e30_0 .net "cout", 0 0, L_0x557cddddde70;  alias, 1 drivers
S_0x557cdda13790 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda11250;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd775140 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda15790_0 .net "S", 1 0, L_0x557cddde0120;  alias, 1 drivers
v0x557cdda15830_0 .net "a", 1 0, L_0x557cddddef90;  alias, 1 drivers
v0x557cdda158d0_0 .net "b", 1 0, L_0x557cddddf0e0;  alias, 1 drivers
v0x557cdda15970_0 .net "carin", 1 0, L_0x557cddde01c0;  1 drivers
v0x557cdda15a10_0 .net "cin", 0 0, L_0x557cddde0350;  1 drivers
v0x557cdda15ab0_0 .net "cout", 0 0, L_0x557cddde0260;  alias, 1 drivers
L_0x557cddddf670 .part L_0x557cddddef90, 1, 1;
L_0x557cddddf7a0 .part L_0x557cddddf0e0, 1, 1;
L_0x557cddddf8d0 .part L_0x557cddde01c0, 0, 1;
L_0x557cddddfda0 .part L_0x557cddddef90, 0, 1;
L_0x557cddddff60 .part L_0x557cddddf0e0, 0, 1;
L_0x557cddde0120 .concat8 [ 1 1 0 0], L_0x557cddddfae0, L_0x557cddddf3f0;
L_0x557cddde01c0 .concat8 [ 1 1 0 0], L_0x557cddddfd30, L_0x557cddddf600;
L_0x557cddde0260 .part L_0x557cddde01c0, 1, 1;
S_0x557cdda13910 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda13790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddddfd30 .functor OR 1, L_0x557cddddfa70, L_0x557cddddfc30, C4<0>, C4<0>;
v0x557cdda14290_0 .net "S", 0 0, L_0x557cddddfae0;  1 drivers
v0x557cdda14330_0 .net "a", 0 0, L_0x557cddddfda0;  1 drivers
v0x557cdda143d0_0 .net "b", 0 0, L_0x557cddddff60;  1 drivers
v0x557cdda14470_0 .net "c_1", 0 0, L_0x557cddddfa70;  1 drivers
v0x557cdda14510_0 .net "c_2", 0 0, L_0x557cddddfc30;  1 drivers
v0x557cdda145b0_0 .net "cin", 0 0, L_0x557cddde0350;  alias, 1 drivers
v0x557cdda14650_0 .net "cout", 0 0, L_0x557cddddfd30;  1 drivers
v0x557cdda146f0_0 .net "h_1_out", 0 0, L_0x557cddddfa00;  1 drivers
S_0x557cdda13a90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda13910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddfa00 .functor XOR 1, L_0x557cddddfda0, L_0x557cddddff60, C4<0>, C4<0>;
L_0x557cddddfa70 .functor AND 1, L_0x557cddddfda0, L_0x557cddddff60, C4<1>, C4<1>;
v0x557cdda13c10_0 .net "S", 0 0, L_0x557cddddfa00;  alias, 1 drivers
v0x557cdda13cb0_0 .net "a", 0 0, L_0x557cddddfda0;  alias, 1 drivers
v0x557cdda13d50_0 .net "b", 0 0, L_0x557cddddff60;  alias, 1 drivers
v0x557cdda13df0_0 .net "cout", 0 0, L_0x557cddddfa70;  alias, 1 drivers
S_0x557cdda13e90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda13910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddfae0 .functor XOR 1, L_0x557cddddfa00, L_0x557cddde0350, C4<0>, C4<0>;
L_0x557cddddfc30 .functor AND 1, L_0x557cddddfa00, L_0x557cddde0350, C4<1>, C4<1>;
v0x557cdda14010_0 .net "S", 0 0, L_0x557cddddfae0;  alias, 1 drivers
v0x557cdda140b0_0 .net "a", 0 0, L_0x557cddddfa00;  alias, 1 drivers
v0x557cdda14150_0 .net "b", 0 0, L_0x557cddde0350;  alias, 1 drivers
v0x557cdda141f0_0 .net "cout", 0 0, L_0x557cddddfc30;  alias, 1 drivers
S_0x557cdda14790 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda13790;
 .timescale 0 0;
P_0x557cdd7e1520 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda14910 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda14790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddddf600 .functor OR 1, L_0x557cddddf330, L_0x557cddddf540, C4<0>, C4<0>;
v0x557cdda15290_0 .net "S", 0 0, L_0x557cddddf3f0;  1 drivers
v0x557cdda15330_0 .net "a", 0 0, L_0x557cddddf670;  1 drivers
v0x557cdda153d0_0 .net "b", 0 0, L_0x557cddddf7a0;  1 drivers
v0x557cdda15470_0 .net "c_1", 0 0, L_0x557cddddf330;  1 drivers
v0x557cdda15510_0 .net "c_2", 0 0, L_0x557cddddf540;  1 drivers
v0x557cdda155b0_0 .net "cin", 0 0, L_0x557cddddf8d0;  1 drivers
v0x557cdda15650_0 .net "cout", 0 0, L_0x557cddddf600;  1 drivers
v0x557cdda156f0_0 .net "h_1_out", 0 0, L_0x557cddddf220;  1 drivers
S_0x557cdda14a90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda14910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddf220 .functor XOR 1, L_0x557cddddf670, L_0x557cddddf7a0, C4<0>, C4<0>;
L_0x557cddddf330 .functor AND 1, L_0x557cddddf670, L_0x557cddddf7a0, C4<1>, C4<1>;
v0x557cdda14c10_0 .net "S", 0 0, L_0x557cddddf220;  alias, 1 drivers
v0x557cdda14cb0_0 .net "a", 0 0, L_0x557cddddf670;  alias, 1 drivers
v0x557cdda14d50_0 .net "b", 0 0, L_0x557cddddf7a0;  alias, 1 drivers
v0x557cdda14df0_0 .net "cout", 0 0, L_0x557cddddf330;  alias, 1 drivers
S_0x557cdda14e90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda14910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddddf3f0 .functor XOR 1, L_0x557cddddf220, L_0x557cddddf8d0, C4<0>, C4<0>;
L_0x557cddddf540 .functor AND 1, L_0x557cddddf220, L_0x557cddddf8d0, C4<1>, C4<1>;
v0x557cdda15010_0 .net "S", 0 0, L_0x557cddddf3f0;  alias, 1 drivers
v0x557cdda150b0_0 .net "a", 0 0, L_0x557cddddf220;  alias, 1 drivers
v0x557cdda15150_0 .net "b", 0 0, L_0x557cddddf8d0;  alias, 1 drivers
v0x557cdda151f0_0 .net "cout", 0 0, L_0x557cddddf540;  alias, 1 drivers
S_0x557cdda16980 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd620360 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdda1e980_0 .net "S", 7 0, L_0x557cdddf7620;  alias, 1 drivers
v0x557cdda1ea20_0 .net "a", 7 0, L_0x557cdddf3730;  alias, 1 drivers
v0x557cdda1eac0_0 .net "b", 7 0, L_0x557cdddf39f0;  alias, 1 drivers
v0x557cdda1eb60_0 .net "carin", 7 0, L_0x557cdddf74d0;  1 drivers
L_0x7f50614457d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda1ec00_0 .net "cin", 0 0, L_0x7f50614457d8;  1 drivers
v0x557cdda1eca0_0 .net "cout", 0 0, L_0x557cdddf7b10;  alias, 1 drivers
L_0x557cdddf3f90 .part L_0x557cdddf3730, 1, 1;
L_0x557cdddf40c0 .part L_0x557cdddf39f0, 1, 1;
L_0x557cdddf41f0 .part L_0x557cdddf74d0, 0, 1;
L_0x557cdddf4680 .part L_0x557cdddf3730, 2, 1;
L_0x557cdddf4840 .part L_0x557cdddf39f0, 2, 1;
L_0x557cdddf4a00 .part L_0x557cdddf74d0, 1, 1;
L_0x557cdddf4e40 .part L_0x557cdddf3730, 3, 1;
L_0x557cdddf4f70 .part L_0x557cdddf39f0, 3, 1;
L_0x557cdddf50f0 .part L_0x557cdddf74d0, 2, 1;
L_0x557cdddf5580 .part L_0x557cdddf3730, 4, 1;
L_0x557cdddf56b0 .part L_0x557cdddf39f0, 4, 1;
L_0x557cdddf57e0 .part L_0x557cdddf74d0, 3, 1;
L_0x557cdddf5cd0 .part L_0x557cdddf3730, 5, 1;
L_0x557cdddf5e00 .part L_0x557cdddf39f0, 5, 1;
L_0x557cdddf5fb0 .part L_0x557cdddf74d0, 4, 1;
L_0x557cdddf63d0 .part L_0x557cdddf3730, 6, 1;
L_0x557cdddf66a0 .part L_0x557cdddf39f0, 6, 1;
L_0x557cdddf6850 .part L_0x557cdddf74d0, 5, 1;
L_0x557cdddf6c60 .part L_0x557cdddf3730, 7, 1;
L_0x557cdddf6d90 .part L_0x557cdddf39f0, 7, 1;
L_0x557cdddf68f0 .part L_0x557cdddf74d0, 6, 1;
L_0x557cdddf73a0 .part L_0x557cdddf3730, 0, 1;
L_0x557cdddf6ec0 .part L_0x557cdddf39f0, 0, 1;
LS_0x557cdddf7620_0_0 .concat8 [ 1 1 1 1], L_0x557cdddf70e0, L_0x557cdddf3da0, L_0x557cdddf4400, L_0x557cdddf4c10;
LS_0x557cdddf7620_0_4 .concat8 [ 1 1 1 1], L_0x557cdddf5300, L_0x557cdddf5af0, L_0x557cdddf6150, L_0x557cdddf6a70;
L_0x557cdddf7620 .concat8 [ 4 4 0 0], LS_0x557cdddf7620_0_0, LS_0x557cdddf7620_0_4;
LS_0x557cdddf74d0_0_0 .concat8 [ 1 1 1 1], L_0x557cdddf7330, L_0x557cdddf3f20, L_0x557cdddf4610, L_0x557cdddf4dd0;
LS_0x557cdddf74d0_0_4 .concat8 [ 1 1 1 1], L_0x557cdddf5510, L_0x557cdddf5c60, L_0x557cdddf6360, L_0x557cdddf6bf0;
L_0x557cdddf74d0 .concat8 [ 4 4 0 0], LS_0x557cdddf74d0_0_0, LS_0x557cdddf74d0_0_4;
L_0x557cdddf7b10 .part L_0x557cdddf74d0, 7, 1;
S_0x557cdda16b00 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda16980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf7330 .functor OR 1, L_0x557cdddf7070, L_0x557cdddf7230, C4<0>, C4<0>;
v0x557cdda17480_0 .net "S", 0 0, L_0x557cdddf70e0;  1 drivers
v0x557cdda17520_0 .net "a", 0 0, L_0x557cdddf73a0;  1 drivers
v0x557cdda175c0_0 .net "b", 0 0, L_0x557cdddf6ec0;  1 drivers
v0x557cdda17660_0 .net "c_1", 0 0, L_0x557cdddf7070;  1 drivers
v0x557cdda17700_0 .net "c_2", 0 0, L_0x557cdddf7230;  1 drivers
v0x557cdda177a0_0 .net "cin", 0 0, L_0x7f50614457d8;  alias, 1 drivers
v0x557cdda17840_0 .net "cout", 0 0, L_0x557cdddf7330;  1 drivers
v0x557cdda178e0_0 .net "h_1_out", 0 0, L_0x557cdddf7000;  1 drivers
S_0x557cdda16c80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda16b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf7000 .functor XOR 1, L_0x557cdddf73a0, L_0x557cdddf6ec0, C4<0>, C4<0>;
L_0x557cdddf7070 .functor AND 1, L_0x557cdddf73a0, L_0x557cdddf6ec0, C4<1>, C4<1>;
v0x557cdda16e00_0 .net "S", 0 0, L_0x557cdddf7000;  alias, 1 drivers
v0x557cdda16ea0_0 .net "a", 0 0, L_0x557cdddf73a0;  alias, 1 drivers
v0x557cdda16f40_0 .net "b", 0 0, L_0x557cdddf6ec0;  alias, 1 drivers
v0x557cdda16fe0_0 .net "cout", 0 0, L_0x557cdddf7070;  alias, 1 drivers
S_0x557cdda17080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda16b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf70e0 .functor XOR 1, L_0x557cdddf7000, L_0x7f50614457d8, C4<0>, C4<0>;
L_0x557cdddf7230 .functor AND 1, L_0x557cdddf7000, L_0x7f50614457d8, C4<1>, C4<1>;
v0x557cdda17200_0 .net "S", 0 0, L_0x557cdddf70e0;  alias, 1 drivers
v0x557cdda172a0_0 .net "a", 0 0, L_0x557cdddf7000;  alias, 1 drivers
v0x557cdda17340_0 .net "b", 0 0, L_0x7f50614457d8;  alias, 1 drivers
v0x557cdda173e0_0 .net "cout", 0 0, L_0x557cdddf7230;  alias, 1 drivers
S_0x557cdda17980 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda16980;
 .timescale 0 0;
P_0x557cdd6bef50 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda17b00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda17980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf3f20 .functor OR 1, L_0x557cdddf3ce0, L_0x557cdddf3e60, C4<0>, C4<0>;
v0x557cdda18480_0 .net "S", 0 0, L_0x557cdddf3da0;  1 drivers
v0x557cdda18520_0 .net "a", 0 0, L_0x557cdddf3f90;  1 drivers
v0x557cdda185c0_0 .net "b", 0 0, L_0x557cdddf40c0;  1 drivers
v0x557cdda18660_0 .net "c_1", 0 0, L_0x557cdddf3ce0;  1 drivers
v0x557cdda18700_0 .net "c_2", 0 0, L_0x557cdddf3e60;  1 drivers
v0x557cdda187a0_0 .net "cin", 0 0, L_0x557cdddf41f0;  1 drivers
v0x557cdda18840_0 .net "cout", 0 0, L_0x557cdddf3f20;  1 drivers
v0x557cdda188e0_0 .net "h_1_out", 0 0, L_0x557cdddf3bd0;  1 drivers
S_0x557cdda17c80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda17b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf3bd0 .functor XOR 1, L_0x557cdddf3f90, L_0x557cdddf40c0, C4<0>, C4<0>;
L_0x557cdddf3ce0 .functor AND 1, L_0x557cdddf3f90, L_0x557cdddf40c0, C4<1>, C4<1>;
v0x557cdda17e00_0 .net "S", 0 0, L_0x557cdddf3bd0;  alias, 1 drivers
v0x557cdda17ea0_0 .net "a", 0 0, L_0x557cdddf3f90;  alias, 1 drivers
v0x557cdda17f40_0 .net "b", 0 0, L_0x557cdddf40c0;  alias, 1 drivers
v0x557cdda17fe0_0 .net "cout", 0 0, L_0x557cdddf3ce0;  alias, 1 drivers
S_0x557cdda18080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda17b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf3da0 .functor XOR 1, L_0x557cdddf3bd0, L_0x557cdddf41f0, C4<0>, C4<0>;
L_0x557cdddf3e60 .functor AND 1, L_0x557cdddf3bd0, L_0x557cdddf41f0, C4<1>, C4<1>;
v0x557cdda18200_0 .net "S", 0 0, L_0x557cdddf3da0;  alias, 1 drivers
v0x557cdda182a0_0 .net "a", 0 0, L_0x557cdddf3bd0;  alias, 1 drivers
v0x557cdda18340_0 .net "b", 0 0, L_0x557cdddf41f0;  alias, 1 drivers
v0x557cdda183e0_0 .net "cout", 0 0, L_0x557cdddf3e60;  alias, 1 drivers
S_0x557cdda18980 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda16980;
 .timescale 0 0;
P_0x557cdd591a20 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda18b00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda18980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf4610 .functor OR 1, L_0x557cdddf4390, L_0x557cdddf4550, C4<0>, C4<0>;
v0x557cdda19480_0 .net "S", 0 0, L_0x557cdddf4400;  1 drivers
v0x557cdda19520_0 .net "a", 0 0, L_0x557cdddf4680;  1 drivers
v0x557cdda195c0_0 .net "b", 0 0, L_0x557cdddf4840;  1 drivers
v0x557cdda19660_0 .net "c_1", 0 0, L_0x557cdddf4390;  1 drivers
v0x557cdda19700_0 .net "c_2", 0 0, L_0x557cdddf4550;  1 drivers
v0x557cdda197a0_0 .net "cin", 0 0, L_0x557cdddf4a00;  1 drivers
v0x557cdda19840_0 .net "cout", 0 0, L_0x557cdddf4610;  1 drivers
v0x557cdda198e0_0 .net "h_1_out", 0 0, L_0x557cdddf4320;  1 drivers
S_0x557cdda18c80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda18b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf4320 .functor XOR 1, L_0x557cdddf4680, L_0x557cdddf4840, C4<0>, C4<0>;
L_0x557cdddf4390 .functor AND 1, L_0x557cdddf4680, L_0x557cdddf4840, C4<1>, C4<1>;
v0x557cdda18e00_0 .net "S", 0 0, L_0x557cdddf4320;  alias, 1 drivers
v0x557cdda18ea0_0 .net "a", 0 0, L_0x557cdddf4680;  alias, 1 drivers
v0x557cdda18f40_0 .net "b", 0 0, L_0x557cdddf4840;  alias, 1 drivers
v0x557cdda18fe0_0 .net "cout", 0 0, L_0x557cdddf4390;  alias, 1 drivers
S_0x557cdda19080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda18b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf4400 .functor XOR 1, L_0x557cdddf4320, L_0x557cdddf4a00, C4<0>, C4<0>;
L_0x557cdddf4550 .functor AND 1, L_0x557cdddf4320, L_0x557cdddf4a00, C4<1>, C4<1>;
v0x557cdda19200_0 .net "S", 0 0, L_0x557cdddf4400;  alias, 1 drivers
v0x557cdda192a0_0 .net "a", 0 0, L_0x557cdddf4320;  alias, 1 drivers
v0x557cdda19340_0 .net "b", 0 0, L_0x557cdddf4a00;  alias, 1 drivers
v0x557cdda193e0_0 .net "cout", 0 0, L_0x557cdddf4550;  alias, 1 drivers
S_0x557cdda19980 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda16980;
 .timescale 0 0;
P_0x557cdd5cf870 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda19b00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda19980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf4dd0 .functor OR 1, L_0x557cdddf4ba0, L_0x557cdddf4d10, C4<0>, C4<0>;
v0x557cdda1a480_0 .net "S", 0 0, L_0x557cdddf4c10;  1 drivers
v0x557cdda1a520_0 .net "a", 0 0, L_0x557cdddf4e40;  1 drivers
v0x557cdda1a5c0_0 .net "b", 0 0, L_0x557cdddf4f70;  1 drivers
v0x557cdda1a660_0 .net "c_1", 0 0, L_0x557cdddf4ba0;  1 drivers
v0x557cdda1a700_0 .net "c_2", 0 0, L_0x557cdddf4d10;  1 drivers
v0x557cdda1a7a0_0 .net "cin", 0 0, L_0x557cdddf50f0;  1 drivers
v0x557cdda1a840_0 .net "cout", 0 0, L_0x557cdddf4dd0;  1 drivers
v0x557cdda1a8e0_0 .net "h_1_out", 0 0, L_0x557cdddf4b30;  1 drivers
S_0x557cdda19c80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda19b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf4b30 .functor XOR 1, L_0x557cdddf4e40, L_0x557cdddf4f70, C4<0>, C4<0>;
L_0x557cdddf4ba0 .functor AND 1, L_0x557cdddf4e40, L_0x557cdddf4f70, C4<1>, C4<1>;
v0x557cdda19e00_0 .net "S", 0 0, L_0x557cdddf4b30;  alias, 1 drivers
v0x557cdda19ea0_0 .net "a", 0 0, L_0x557cdddf4e40;  alias, 1 drivers
v0x557cdda19f40_0 .net "b", 0 0, L_0x557cdddf4f70;  alias, 1 drivers
v0x557cdda19fe0_0 .net "cout", 0 0, L_0x557cdddf4ba0;  alias, 1 drivers
S_0x557cdda1a080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda19b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf4c10 .functor XOR 1, L_0x557cdddf4b30, L_0x557cdddf50f0, C4<0>, C4<0>;
L_0x557cdddf4d10 .functor AND 1, L_0x557cdddf4b30, L_0x557cdddf50f0, C4<1>, C4<1>;
v0x557cdda1a200_0 .net "S", 0 0, L_0x557cdddf4c10;  alias, 1 drivers
v0x557cdda1a2a0_0 .net "a", 0 0, L_0x557cdddf4b30;  alias, 1 drivers
v0x557cdda1a340_0 .net "b", 0 0, L_0x557cdddf50f0;  alias, 1 drivers
v0x557cdda1a3e0_0 .net "cout", 0 0, L_0x557cdddf4d10;  alias, 1 drivers
S_0x557cdda1a980 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdda16980;
 .timescale 0 0;
P_0x557cdd85fa10 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdda1ab00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda1a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf5510 .functor OR 1, L_0x557cdddf5290, L_0x557cdddf5450, C4<0>, C4<0>;
v0x557cdda1b480_0 .net "S", 0 0, L_0x557cdddf5300;  1 drivers
v0x557cdda1b520_0 .net "a", 0 0, L_0x557cdddf5580;  1 drivers
v0x557cdda1b5c0_0 .net "b", 0 0, L_0x557cdddf56b0;  1 drivers
v0x557cdda1b660_0 .net "c_1", 0 0, L_0x557cdddf5290;  1 drivers
v0x557cdda1b700_0 .net "c_2", 0 0, L_0x557cdddf5450;  1 drivers
v0x557cdda1b7a0_0 .net "cin", 0 0, L_0x557cdddf57e0;  1 drivers
v0x557cdda1b840_0 .net "cout", 0 0, L_0x557cdddf5510;  1 drivers
v0x557cdda1b8e0_0 .net "h_1_out", 0 0, L_0x557cdddf5220;  1 drivers
S_0x557cdda1ac80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda1ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf5220 .functor XOR 1, L_0x557cdddf5580, L_0x557cdddf56b0, C4<0>, C4<0>;
L_0x557cdddf5290 .functor AND 1, L_0x557cdddf5580, L_0x557cdddf56b0, C4<1>, C4<1>;
v0x557cdda1ae00_0 .net "S", 0 0, L_0x557cdddf5220;  alias, 1 drivers
v0x557cdda1aea0_0 .net "a", 0 0, L_0x557cdddf5580;  alias, 1 drivers
v0x557cdda1af40_0 .net "b", 0 0, L_0x557cdddf56b0;  alias, 1 drivers
v0x557cdda1afe0_0 .net "cout", 0 0, L_0x557cdddf5290;  alias, 1 drivers
S_0x557cdda1b080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda1ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf5300 .functor XOR 1, L_0x557cdddf5220, L_0x557cdddf57e0, C4<0>, C4<0>;
L_0x557cdddf5450 .functor AND 1, L_0x557cdddf5220, L_0x557cdddf57e0, C4<1>, C4<1>;
v0x557cdda1b200_0 .net "S", 0 0, L_0x557cdddf5300;  alias, 1 drivers
v0x557cdda1b2a0_0 .net "a", 0 0, L_0x557cdddf5220;  alias, 1 drivers
v0x557cdda1b340_0 .net "b", 0 0, L_0x557cdddf57e0;  alias, 1 drivers
v0x557cdda1b3e0_0 .net "cout", 0 0, L_0x557cdddf5450;  alias, 1 drivers
S_0x557cdda1b980 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdda16980;
 .timescale 0 0;
P_0x557cdd3d9590 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdda1bb00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda1b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf5c60 .functor OR 1, L_0x557cdddf5a80, L_0x557cdddf5bf0, C4<0>, C4<0>;
v0x557cdda1c480_0 .net "S", 0 0, L_0x557cdddf5af0;  1 drivers
v0x557cdda1c520_0 .net "a", 0 0, L_0x557cdddf5cd0;  1 drivers
v0x557cdda1c5c0_0 .net "b", 0 0, L_0x557cdddf5e00;  1 drivers
v0x557cdda1c660_0 .net "c_1", 0 0, L_0x557cdddf5a80;  1 drivers
v0x557cdda1c700_0 .net "c_2", 0 0, L_0x557cdddf5bf0;  1 drivers
v0x557cdda1c7a0_0 .net "cin", 0 0, L_0x557cdddf5fb0;  1 drivers
v0x557cdda1c840_0 .net "cout", 0 0, L_0x557cdddf5c60;  1 drivers
v0x557cdda1c8e0_0 .net "h_1_out", 0 0, L_0x557cdddf5a10;  1 drivers
S_0x557cdda1bc80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda1bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf5a10 .functor XOR 1, L_0x557cdddf5cd0, L_0x557cdddf5e00, C4<0>, C4<0>;
L_0x557cdddf5a80 .functor AND 1, L_0x557cdddf5cd0, L_0x557cdddf5e00, C4<1>, C4<1>;
v0x557cdda1be00_0 .net "S", 0 0, L_0x557cdddf5a10;  alias, 1 drivers
v0x557cdda1bea0_0 .net "a", 0 0, L_0x557cdddf5cd0;  alias, 1 drivers
v0x557cdda1bf40_0 .net "b", 0 0, L_0x557cdddf5e00;  alias, 1 drivers
v0x557cdda1bfe0_0 .net "cout", 0 0, L_0x557cdddf5a80;  alias, 1 drivers
S_0x557cdda1c080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda1bb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf5af0 .functor XOR 1, L_0x557cdddf5a10, L_0x557cdddf5fb0, C4<0>, C4<0>;
L_0x557cdddf5bf0 .functor AND 1, L_0x557cdddf5a10, L_0x557cdddf5fb0, C4<1>, C4<1>;
v0x557cdda1c200_0 .net "S", 0 0, L_0x557cdddf5af0;  alias, 1 drivers
v0x557cdda1c2a0_0 .net "a", 0 0, L_0x557cdddf5a10;  alias, 1 drivers
v0x557cdda1c340_0 .net "b", 0 0, L_0x557cdddf5fb0;  alias, 1 drivers
v0x557cdda1c3e0_0 .net "cout", 0 0, L_0x557cdddf5bf0;  alias, 1 drivers
S_0x557cdda1c980 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdda16980;
 .timescale 0 0;
P_0x557cdd35c0b0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdda1cb00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda1c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf6360 .functor OR 1, L_0x557cdddf60e0, L_0x557cdddf62a0, C4<0>, C4<0>;
v0x557cdda1d480_0 .net "S", 0 0, L_0x557cdddf6150;  1 drivers
v0x557cdda1d520_0 .net "a", 0 0, L_0x557cdddf63d0;  1 drivers
v0x557cdda1d5c0_0 .net "b", 0 0, L_0x557cdddf66a0;  1 drivers
v0x557cdda1d660_0 .net "c_1", 0 0, L_0x557cdddf60e0;  1 drivers
v0x557cdda1d700_0 .net "c_2", 0 0, L_0x557cdddf62a0;  1 drivers
v0x557cdda1d7a0_0 .net "cin", 0 0, L_0x557cdddf6850;  1 drivers
v0x557cdda1d840_0 .net "cout", 0 0, L_0x557cdddf6360;  1 drivers
v0x557cdda1d8e0_0 .net "h_1_out", 0 0, L_0x557cdddf59a0;  1 drivers
S_0x557cdda1cc80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda1cb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf59a0 .functor XOR 1, L_0x557cdddf63d0, L_0x557cdddf66a0, C4<0>, C4<0>;
L_0x557cdddf60e0 .functor AND 1, L_0x557cdddf63d0, L_0x557cdddf66a0, C4<1>, C4<1>;
v0x557cdda1ce00_0 .net "S", 0 0, L_0x557cdddf59a0;  alias, 1 drivers
v0x557cdda1cea0_0 .net "a", 0 0, L_0x557cdddf63d0;  alias, 1 drivers
v0x557cdda1cf40_0 .net "b", 0 0, L_0x557cdddf66a0;  alias, 1 drivers
v0x557cdda1cfe0_0 .net "cout", 0 0, L_0x557cdddf60e0;  alias, 1 drivers
S_0x557cdda1d080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda1cb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf6150 .functor XOR 1, L_0x557cdddf59a0, L_0x557cdddf6850, C4<0>, C4<0>;
L_0x557cdddf62a0 .functor AND 1, L_0x557cdddf59a0, L_0x557cdddf6850, C4<1>, C4<1>;
v0x557cdda1d200_0 .net "S", 0 0, L_0x557cdddf6150;  alias, 1 drivers
v0x557cdda1d2a0_0 .net "a", 0 0, L_0x557cdddf59a0;  alias, 1 drivers
v0x557cdda1d340_0 .net "b", 0 0, L_0x557cdddf6850;  alias, 1 drivers
v0x557cdda1d3e0_0 .net "cout", 0 0, L_0x557cdddf62a0;  alias, 1 drivers
S_0x557cdda1d980 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdda16980;
 .timescale 0 0;
P_0x557cdd3ec260 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdda1db00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda1d980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddf6bf0 .functor OR 1, L_0x557cdddf6a00, L_0x557cdddf6b30, C4<0>, C4<0>;
v0x557cdda1e480_0 .net "S", 0 0, L_0x557cdddf6a70;  1 drivers
v0x557cdda1e520_0 .net "a", 0 0, L_0x557cdddf6c60;  1 drivers
v0x557cdda1e5c0_0 .net "b", 0 0, L_0x557cdddf6d90;  1 drivers
v0x557cdda1e660_0 .net "c_1", 0 0, L_0x557cdddf6a00;  1 drivers
v0x557cdda1e700_0 .net "c_2", 0 0, L_0x557cdddf6b30;  1 drivers
v0x557cdda1e7a0_0 .net "cin", 0 0, L_0x557cdddf68f0;  1 drivers
v0x557cdda1e840_0 .net "cout", 0 0, L_0x557cdddf6bf0;  1 drivers
v0x557cdda1e8e0_0 .net "h_1_out", 0 0, L_0x557cdddf6990;  1 drivers
S_0x557cdda1dc80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda1db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf6990 .functor XOR 1, L_0x557cdddf6c60, L_0x557cdddf6d90, C4<0>, C4<0>;
L_0x557cdddf6a00 .functor AND 1, L_0x557cdddf6c60, L_0x557cdddf6d90, C4<1>, C4<1>;
v0x557cdda1de00_0 .net "S", 0 0, L_0x557cdddf6990;  alias, 1 drivers
v0x557cdda1dea0_0 .net "a", 0 0, L_0x557cdddf6c60;  alias, 1 drivers
v0x557cdda1df40_0 .net "b", 0 0, L_0x557cdddf6d90;  alias, 1 drivers
v0x557cdda1dfe0_0 .net "cout", 0 0, L_0x557cdddf6a00;  alias, 1 drivers
S_0x557cdda1e080 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda1db00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddf6a70 .functor XOR 1, L_0x557cdddf6990, L_0x557cdddf68f0, C4<0>, C4<0>;
L_0x557cdddf6b30 .functor AND 1, L_0x557cdddf6990, L_0x557cdddf68f0, C4<1>, C4<1>;
v0x557cdda1e200_0 .net "S", 0 0, L_0x557cdddf6a70;  alias, 1 drivers
v0x557cdda1e2a0_0 .net "a", 0 0, L_0x557cdddf6990;  alias, 1 drivers
v0x557cdda1e340_0 .net "b", 0 0, L_0x557cdddf68f0;  alias, 1 drivers
v0x557cdda1e3e0_0 .net "cout", 0 0, L_0x557cdddf6b30;  alias, 1 drivers
S_0x557cdda1ed40 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdddc9980 .functor BUFZ 2, L_0x557cdddc93d0, C4<00>, C4<00>, C4<00>;
L_0x557cdddc9bc0 .functor BUFZ 2, L_0x557cdddc96a0, C4<00>, C4<00>, C4<00>;
L_0x557cdddc9cc0 .functor AND 1, L_0x557cdddc98e0, L_0x557cdddc9b20, C4<1>, C4<1>;
L_0x557cdddc9e70 .functor AND 1, L_0x557cdddc9840, L_0x557cdddc9a80, C4<1>, C4<1>;
L_0x557cdddca110 .functor NOT 1, L_0x557cdddc9840, C4<0>, C4<0>, C4<0>;
L_0x557cdddca180 .functor AND 1, L_0x557cdddca110, L_0x557cdddc98e0, C4<1>, C4<1>;
L_0x557cdddca240 .functor NOT 1, L_0x557cdddc9a80, C4<0>, C4<0>, C4<0>;
L_0x557cdddca2b0 .functor AND 1, L_0x557cdddca240, L_0x557cdddc9b20, C4<1>, C4<1>;
L_0x557cdddca3c0 .functor XOR 1, L_0x557cdddc9840, L_0x557cdddc98e0, C4<0>, C4<0>;
L_0x557cdddca550 .functor XOR 1, L_0x557cdddc9a80, L_0x557cdddc9b20, C4<0>, C4<0>;
L_0x557cdddca6e0 .functor AND 1, L_0x557cdddca3c0, L_0x557cdddca550, C4<1>, C4<1>;
L_0x557cdddcd550 .functor NOT 1, L_0x557cdddca180, C4<0>, C4<0>, C4<0>;
L_0x557cdddcd680 .functor NOT 1, L_0x557cdddca2b0, C4<0>, C4<0>, C4<0>;
L_0x557cdddcd740 .functor XOR 1, L_0x557cdddcd550, L_0x557cdddcd680, C4<0>, C4<0>;
L_0x557cdddd0680 .functor BUFZ 2, L_0x557cdddc9d30, C4<00>, C4<00>, C4<00>;
L_0x557cdddd0880 .functor BUFZ 2, L_0x557cdddc9f80, C4<00>, C4<00>, C4<00>;
L_0x557cdddd0a60 .functor BUFZ 2, L_0x557cdddd04d0, C4<00>, C4<00>, C4<00>;
v0x557cdda2e0e0_0 .net "X", 1 0, L_0x557cdddc93d0;  alias, 1 drivers
v0x557cdda2e180_0 .net "Xe", 0 0, L_0x557cdddc98e0;  1 drivers
v0x557cdda2e220_0 .net "Xn", 0 0, L_0x557cdddc9840;  1 drivers
v0x557cdda2e2c0_0 .net "Y", 1 0, L_0x557cdddc96a0;  alias, 1 drivers
v0x557cdda2e360_0 .net "Ye", 0 0, L_0x557cdddc9b20;  1 drivers
v0x557cdda2e400_0 .net "Yn", 0 0, L_0x557cdddc9a80;  1 drivers
v0x557cdda2e4a0_0 .net "Z", 3 0, L_0x557cdddd2940;  alias, 1 drivers
v0x557cdda2e540_0 .net *"_s12", 0 0, L_0x557cdddc9cc0;  1 drivers
L_0x7f5061444a58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda2e5e0_0 .net/2s *"_s17", 0 0, L_0x7f5061444a58;  1 drivers
v0x557cdda2e680_0 .net *"_s21", 0 0, L_0x557cdddc9e70;  1 drivers
L_0x7f5061444aa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda2e720_0 .net/2s *"_s26", 0 0, L_0x7f5061444aa0;  1 drivers
v0x557cdda2e7c0_0 .net *"_s30", 0 0, L_0x557cdddca110;  1 drivers
v0x557cdda2e860_0 .net *"_s34", 0 0, L_0x557cdddca240;  1 drivers
v0x557cdda2e900_0 .net *"_s4", 1 0, L_0x557cdddc9980;  1 drivers
v0x557cdda2e9a0_0 .net *"_s46", 0 0, L_0x557cdddca6e0;  1 drivers
L_0x7f5061444b78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda2ea40_0 .net/2s *"_s51", 0 0, L_0x7f5061444b78;  1 drivers
v0x557cdda2eae0_0 .net *"_s53", 0 0, L_0x557cdddcd550;  1 drivers
v0x557cdda2ec90_0 .net *"_s55", 0 0, L_0x557cdddcd680;  1 drivers
v0x557cdda2ed30_0 .net *"_s62", 1 0, L_0x557cdddd0680;  1 drivers
v0x557cdda2edd0_0 .net *"_s67", 1 0, L_0x557cdddd0880;  1 drivers
L_0x7f5061444ce0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda2ee70_0 .net/2s *"_s70", 0 0, L_0x7f5061444ce0;  1 drivers
v0x557cdda2ef10_0 .net *"_s75", 1 0, L_0x557cdddd0a60;  1 drivers
L_0x7f5061444d28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda2efb0_0 .net/2s *"_s79", 0 0, L_0x7f5061444d28;  1 drivers
v0x557cdda2f050_0 .net *"_s9", 1 0, L_0x557cdddc9bc0;  1 drivers
L_0x7f5061444b30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda2f0f0_0 .net "add", 0 0, L_0x7f5061444b30;  1 drivers
v0x557cdda2f190_0 .net "big_z0_z2", 3 0, L_0x557cdddd06f0;  1 drivers
v0x557cdda2f230_0 .net "big_z1", 3 0, L_0x557cdddd0ad0;  1 drivers
v0x557cdda2f2d0_0 .net "cout_z1", 0 0, L_0x557cdddcea00;  1 drivers
v0x557cdda2f370_0 .net "cout_z1_1", 0 0, L_0x557cdddcb860;  1 drivers
v0x557cdda2f410_0 .net "dummy_cout", 0 0, L_0x557cdddd2b80;  1 drivers
v0x557cdda2f4b0_0 .net "signX", 0 0, L_0x557cdddca180;  1 drivers
v0x557cdda2f550_0 .net "signY", 0 0, L_0x557cdddca2b0;  1 drivers
v0x557cdda2f5f0_0 .net "sign_z3", 0 0, L_0x557cdddcd740;  1 drivers
L_0x7f5061444ae8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda2f8a0_0 .net "sub", 0 0, L_0x7f5061444ae8;  1 drivers
v0x557cdda2f940_0 .net "z0", 1 0, L_0x557cdddc9d30;  1 drivers
v0x557cdda2f9e0_0 .net "z1", 1 0, L_0x557cdddd04d0;  1 drivers
v0x557cdda2fa80_0 .net "z1_1", 1 0, L_0x557cdddcd3b0;  1 drivers
v0x557cdda2fb20_0 .net "z2", 1 0, L_0x557cdddc9f80;  1 drivers
v0x557cdda2fbc0_0 .net "z3", 1 0, L_0x557cdddca750;  1 drivers
v0x557cdda2fc60_0 .net "z3_1", 0 0, L_0x557cdddca3c0;  1 drivers
v0x557cdda2fd00_0 .net "z3_2", 0 0, L_0x557cdddca550;  1 drivers
L_0x557cdddc9840 .part L_0x557cdddc9980, 1, 1;
L_0x557cdddc98e0 .part L_0x557cdddc9980, 0, 1;
L_0x557cdddc9a80 .part L_0x557cdddc9bc0, 1, 1;
L_0x557cdddc9b20 .part L_0x557cdddc9bc0, 0, 1;
L_0x557cdddc9d30 .concat8 [ 1 1 0 0], L_0x557cdddc9cc0, L_0x7f5061444a58;
L_0x557cdddc9f80 .concat8 [ 1 1 0 0], L_0x557cdddc9e70, L_0x7f5061444aa0;
L_0x557cdddca750 .concat8 [ 1 1 0 0], L_0x557cdddca6e0, L_0x7f5061444b78;
L_0x557cdddd06f0 .concat8 [ 2 2 0 0], L_0x557cdddd0680, L_0x557cdddd0880;
L_0x557cdddd0ad0 .concat8 [ 1 2 1 0], L_0x7f5061444ce0, L_0x557cdddd0a60, L_0x7f5061444d28;
S_0x557cdda1eec0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdda1ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd2566f0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdddca7f0 .functor XOR 2, L_0x7f5061449498, L_0x557cdddc9f80, C4<00>, C4<00>;
L_0x557cdddcb950 .functor NOT 1, L_0x557cdddcb860, C4<0>, C4<0>, C4<0>;
L_0x557cdddcba50 .functor AND 1, L_0x7f5061444b30, L_0x557cdddcb950, C4<1>, C4<1>;
L_0x557cdddcbcc0 .functor NOT 2, L_0x557cdddcbbd0, C4<00>, C4<00>, C4<00>;
L_0x557cdddcbd80 .functor AND 2, L_0x557cdddcb6d0, L_0x557cdddcbcc0, C4<11>, C4<11>;
L_0x557cdddcbe40 .functor NOT 2, L_0x557cdddcb6d0, C4<00>, C4<00>, C4<00>;
L_0x557cdddcd340 .functor AND 2, L_0x557cdddccf40, L_0x557cdddcd210, C4<11>, C4<11>;
L_0x557cdddcd3b0 .functor OR 2, L_0x557cdddcbd80, L_0x557cdddcd340, C4<00>, C4<00>;
v0x557cdda237c0_0 .net *"_s0", 1 0, L_0x7f5061449498;  1 drivers
v0x557cdda23860_0 .net *"_s10", 1 0, L_0x557cdddcbcc0;  1 drivers
L_0x7f5061444bc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda23900_0 .net/2s *"_s18", 0 0, L_0x7f5061444bc0;  1 drivers
L_0x7f5061444c08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda239a0_0 .net/2s *"_s23", 0 0, L_0x7f5061444c08;  1 drivers
v0x557cdda23a40_0 .net *"_s27", 1 0, L_0x557cdddcd210;  1 drivers
v0x557cdda23ae0_0 .net *"_s4", 0 0, L_0x557cdddcb950;  1 drivers
v0x557cdda23b80_0 .net *"_s8", 1 0, L_0x557cdddcbbd0;  1 drivers
v0x557cdda23c20_0 .net "a", 1 0, L_0x557cdddc9d30;  alias, 1 drivers
v0x557cdda23cc0_0 .net "a_or_s", 0 0, L_0x7f5061444b30;  alias, 1 drivers
v0x557cdda23d60_0 .net "add_1", 1 0, L_0x557cdddcbf00;  1 drivers
v0x557cdda23e00_0 .net "b", 1 0, L_0x557cdddc9f80;  alias, 1 drivers
v0x557cdda23ea0_0 .net "cout", 0 0, L_0x557cdddcb860;  alias, 1 drivers
v0x557cdda23f40_0 .net "diff_is_negative", 0 0, L_0x557cdddcba50;  1 drivers
v0x557cdda23fe0_0 .net "dummy_cout", 0 0, L_0x557cdddcd080;  1 drivers
v0x557cdda24080_0 .net "input_b", 1 0, L_0x557cdddca7f0;  1 drivers
v0x557cdda24120_0 .net "inverted_out", 1 0, L_0x557cdddcbe40;  1 drivers
v0x557cdda241c0_0 .net "n_out", 1 0, L_0x557cdddcd340;  1 drivers
v0x557cdda24370_0 .net "negated_out", 1 0, L_0x557cdddccf40;  1 drivers
v0x557cdda24410_0 .net "out", 1 0, L_0x557cdddcd3b0;  alias, 1 drivers
v0x557cdda244b0_0 .net "p_out", 1 0, L_0x557cdddcbd80;  1 drivers
v0x557cdda24550_0 .net "t_out", 1 0, L_0x557cdddcb6d0;  1 drivers
L_0x557cdddcbbd0 .concat [ 1 1 0 0], L_0x557cdddcba50, L_0x557cdddcba50;
L_0x557cdddcbf00 .concat8 [ 1 1 0 0], L_0x7f5061444c08, L_0x7f5061444bc0;
L_0x557cdddcd170 .part L_0x557cdddcbf00, 1, 1;
L_0x557cdddcd210 .concat [ 1 1 0 0], L_0x557cdddcba50, L_0x557cdddcba50;
S_0x557cdda1f040 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda1eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd23d330 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda21040_0 .net "S", 1 0, L_0x557cdddcb6d0;  alias, 1 drivers
v0x557cdda210e0_0 .net "a", 1 0, L_0x557cdddc9d30;  alias, 1 drivers
v0x557cdda21180_0 .net "b", 1 0, L_0x557cdddca7f0;  alias, 1 drivers
v0x557cdda21220_0 .net "carin", 1 0, L_0x557cdddcb770;  1 drivers
v0x557cdda212c0_0 .net "cin", 0 0, L_0x7f5061444b30;  alias, 1 drivers
v0x557cdda21360_0 .net "cout", 0 0, L_0x557cdddcb860;  alias, 1 drivers
L_0x557cdddcad00 .part L_0x557cdddc9d30, 1, 1;
L_0x557cdddcaec0 .part L_0x557cdddca7f0, 1, 1;
L_0x557cdddcaff0 .part L_0x557cdddcb770, 0, 1;
L_0x557cdddcb3e0 .part L_0x557cdddc9d30, 0, 1;
L_0x557cdddcb510 .part L_0x557cdddca7f0, 0, 1;
L_0x557cdddcb6d0 .concat8 [ 1 1 0 0], L_0x557cdddcb200, L_0x557cdddcaa80;
L_0x557cdddcb770 .concat8 [ 1 1 0 0], L_0x557cdddcb370, L_0x557cdddcac90;
L_0x557cdddcb860 .part L_0x557cdddcb770, 1, 1;
S_0x557cdda1f1c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda1f040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddcb370 .functor OR 1, L_0x557cdddcb190, L_0x557cdddcb300, C4<0>, C4<0>;
v0x557cdda1fb40_0 .net "S", 0 0, L_0x557cdddcb200;  1 drivers
v0x557cdda1fbe0_0 .net "a", 0 0, L_0x557cdddcb3e0;  1 drivers
v0x557cdda1fc80_0 .net "b", 0 0, L_0x557cdddcb510;  1 drivers
v0x557cdda1fd20_0 .net "c_1", 0 0, L_0x557cdddcb190;  1 drivers
v0x557cdda1fdc0_0 .net "c_2", 0 0, L_0x557cdddcb300;  1 drivers
v0x557cdda1fe60_0 .net "cin", 0 0, L_0x7f5061444b30;  alias, 1 drivers
v0x557cdda1ff00_0 .net "cout", 0 0, L_0x557cdddcb370;  1 drivers
v0x557cdda1ffa0_0 .net "h_1_out", 0 0, L_0x557cdddcb120;  1 drivers
S_0x557cdda1f340 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda1f1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcb120 .functor XOR 1, L_0x557cdddcb3e0, L_0x557cdddcb510, C4<0>, C4<0>;
L_0x557cdddcb190 .functor AND 1, L_0x557cdddcb3e0, L_0x557cdddcb510, C4<1>, C4<1>;
v0x557cdda1f4c0_0 .net "S", 0 0, L_0x557cdddcb120;  alias, 1 drivers
v0x557cdda1f560_0 .net "a", 0 0, L_0x557cdddcb3e0;  alias, 1 drivers
v0x557cdda1f600_0 .net "b", 0 0, L_0x557cdddcb510;  alias, 1 drivers
v0x557cdda1f6a0_0 .net "cout", 0 0, L_0x557cdddcb190;  alias, 1 drivers
S_0x557cdda1f740 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda1f1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcb200 .functor XOR 1, L_0x557cdddcb120, L_0x7f5061444b30, C4<0>, C4<0>;
L_0x557cdddcb300 .functor AND 1, L_0x557cdddcb120, L_0x7f5061444b30, C4<1>, C4<1>;
v0x557cdda1f8c0_0 .net "S", 0 0, L_0x557cdddcb200;  alias, 1 drivers
v0x557cdda1f960_0 .net "a", 0 0, L_0x557cdddcb120;  alias, 1 drivers
v0x557cdda1fa00_0 .net "b", 0 0, L_0x7f5061444b30;  alias, 1 drivers
v0x557cdda1faa0_0 .net "cout", 0 0, L_0x557cdddcb300;  alias, 1 drivers
S_0x557cdda20040 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda1f040;
 .timescale 0 0;
P_0x557cdd27ffd0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda201c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda20040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddcac90 .functor OR 1, L_0x557cdddca9c0, L_0x557cdddcabd0, C4<0>, C4<0>;
v0x557cdda20b40_0 .net "S", 0 0, L_0x557cdddcaa80;  1 drivers
v0x557cdda20be0_0 .net "a", 0 0, L_0x557cdddcad00;  1 drivers
v0x557cdda20c80_0 .net "b", 0 0, L_0x557cdddcaec0;  1 drivers
v0x557cdda20d20_0 .net "c_1", 0 0, L_0x557cdddca9c0;  1 drivers
v0x557cdda20dc0_0 .net "c_2", 0 0, L_0x557cdddcabd0;  1 drivers
v0x557cdda20e60_0 .net "cin", 0 0, L_0x557cdddcaff0;  1 drivers
v0x557cdda20f00_0 .net "cout", 0 0, L_0x557cdddcac90;  1 drivers
v0x557cdda20fa0_0 .net "h_1_out", 0 0, L_0x557cdddca8b0;  1 drivers
S_0x557cdda20340 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda201c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddca8b0 .functor XOR 1, L_0x557cdddcad00, L_0x557cdddcaec0, C4<0>, C4<0>;
L_0x557cdddca9c0 .functor AND 1, L_0x557cdddcad00, L_0x557cdddcaec0, C4<1>, C4<1>;
v0x557cdda204c0_0 .net "S", 0 0, L_0x557cdddca8b0;  alias, 1 drivers
v0x557cdda20560_0 .net "a", 0 0, L_0x557cdddcad00;  alias, 1 drivers
v0x557cdda20600_0 .net "b", 0 0, L_0x557cdddcaec0;  alias, 1 drivers
v0x557cdda206a0_0 .net "cout", 0 0, L_0x557cdddca9c0;  alias, 1 drivers
S_0x557cdda20740 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda201c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcaa80 .functor XOR 1, L_0x557cdddca8b0, L_0x557cdddcaff0, C4<0>, C4<0>;
L_0x557cdddcabd0 .functor AND 1, L_0x557cdddca8b0, L_0x557cdddcaff0, C4<1>, C4<1>;
v0x557cdda208c0_0 .net "S", 0 0, L_0x557cdddcaa80;  alias, 1 drivers
v0x557cdda20960_0 .net "a", 0 0, L_0x557cdddca8b0;  alias, 1 drivers
v0x557cdda20a00_0 .net "b", 0 0, L_0x557cdddcaff0;  alias, 1 drivers
v0x557cdda20aa0_0 .net "cout", 0 0, L_0x557cdddcabd0;  alias, 1 drivers
S_0x557cdda21400 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda1eec0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd156cb0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda23400_0 .net "S", 1 0, L_0x557cdddccf40;  alias, 1 drivers
v0x557cdda234a0_0 .net "a", 1 0, L_0x557cdddcbe40;  alias, 1 drivers
v0x557cdda23540_0 .net "b", 1 0, L_0x557cdddcbf00;  alias, 1 drivers
v0x557cdda235e0_0 .net "carin", 1 0, L_0x557cdddccfe0;  1 drivers
v0x557cdda23680_0 .net "cin", 0 0, L_0x557cdddcd170;  1 drivers
v0x557cdda23720_0 .net "cout", 0 0, L_0x557cdddcd080;  alias, 1 drivers
L_0x557cdddcc490 .part L_0x557cdddcbe40, 1, 1;
L_0x557cdddcc5c0 .part L_0x557cdddcbf00, 1, 1;
L_0x557cdddcc6f0 .part L_0x557cdddccfe0, 0, 1;
L_0x557cdddccbc0 .part L_0x557cdddcbe40, 0, 1;
L_0x557cdddccd80 .part L_0x557cdddcbf00, 0, 1;
L_0x557cdddccf40 .concat8 [ 1 1 0 0], L_0x557cdddcc900, L_0x557cdddcc210;
L_0x557cdddccfe0 .concat8 [ 1 1 0 0], L_0x557cdddccb50, L_0x557cdddcc420;
L_0x557cdddcd080 .part L_0x557cdddccfe0, 1, 1;
S_0x557cdda21580 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda21400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddccb50 .functor OR 1, L_0x557cdddcc890, L_0x557cdddcca50, C4<0>, C4<0>;
v0x557cdda21f00_0 .net "S", 0 0, L_0x557cdddcc900;  1 drivers
v0x557cdda21fa0_0 .net "a", 0 0, L_0x557cdddccbc0;  1 drivers
v0x557cdda22040_0 .net "b", 0 0, L_0x557cdddccd80;  1 drivers
v0x557cdda220e0_0 .net "c_1", 0 0, L_0x557cdddcc890;  1 drivers
v0x557cdda22180_0 .net "c_2", 0 0, L_0x557cdddcca50;  1 drivers
v0x557cdda22220_0 .net "cin", 0 0, L_0x557cdddcd170;  alias, 1 drivers
v0x557cdda222c0_0 .net "cout", 0 0, L_0x557cdddccb50;  1 drivers
v0x557cdda22360_0 .net "h_1_out", 0 0, L_0x557cdddcc820;  1 drivers
S_0x557cdda21700 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda21580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcc820 .functor XOR 1, L_0x557cdddccbc0, L_0x557cdddccd80, C4<0>, C4<0>;
L_0x557cdddcc890 .functor AND 1, L_0x557cdddccbc0, L_0x557cdddccd80, C4<1>, C4<1>;
v0x557cdda21880_0 .net "S", 0 0, L_0x557cdddcc820;  alias, 1 drivers
v0x557cdda21920_0 .net "a", 0 0, L_0x557cdddccbc0;  alias, 1 drivers
v0x557cdda219c0_0 .net "b", 0 0, L_0x557cdddccd80;  alias, 1 drivers
v0x557cdda21a60_0 .net "cout", 0 0, L_0x557cdddcc890;  alias, 1 drivers
S_0x557cdda21b00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda21580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcc900 .functor XOR 1, L_0x557cdddcc820, L_0x557cdddcd170, C4<0>, C4<0>;
L_0x557cdddcca50 .functor AND 1, L_0x557cdddcc820, L_0x557cdddcd170, C4<1>, C4<1>;
v0x557cdda21c80_0 .net "S", 0 0, L_0x557cdddcc900;  alias, 1 drivers
v0x557cdda21d20_0 .net "a", 0 0, L_0x557cdddcc820;  alias, 1 drivers
v0x557cdda21dc0_0 .net "b", 0 0, L_0x557cdddcd170;  alias, 1 drivers
v0x557cdda21e60_0 .net "cout", 0 0, L_0x557cdddcca50;  alias, 1 drivers
S_0x557cdda22400 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda21400;
 .timescale 0 0;
P_0x557cdcfb2080 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda22580 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda22400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddcc420 .functor OR 1, L_0x557cdddcc150, L_0x557cdddcc360, C4<0>, C4<0>;
v0x557cdda22f00_0 .net "S", 0 0, L_0x557cdddcc210;  1 drivers
v0x557cdda22fa0_0 .net "a", 0 0, L_0x557cdddcc490;  1 drivers
v0x557cdda23040_0 .net "b", 0 0, L_0x557cdddcc5c0;  1 drivers
v0x557cdda230e0_0 .net "c_1", 0 0, L_0x557cdddcc150;  1 drivers
v0x557cdda23180_0 .net "c_2", 0 0, L_0x557cdddcc360;  1 drivers
v0x557cdda23220_0 .net "cin", 0 0, L_0x557cdddcc6f0;  1 drivers
v0x557cdda232c0_0 .net "cout", 0 0, L_0x557cdddcc420;  1 drivers
v0x557cdda23360_0 .net "h_1_out", 0 0, L_0x557cdddcc040;  1 drivers
S_0x557cdda22700 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda22580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcc040 .functor XOR 1, L_0x557cdddcc490, L_0x557cdddcc5c0, C4<0>, C4<0>;
L_0x557cdddcc150 .functor AND 1, L_0x557cdddcc490, L_0x557cdddcc5c0, C4<1>, C4<1>;
v0x557cdda22880_0 .net "S", 0 0, L_0x557cdddcc040;  alias, 1 drivers
v0x557cdda22920_0 .net "a", 0 0, L_0x557cdddcc490;  alias, 1 drivers
v0x557cdda229c0_0 .net "b", 0 0, L_0x557cdddcc5c0;  alias, 1 drivers
v0x557cdda22a60_0 .net "cout", 0 0, L_0x557cdddcc150;  alias, 1 drivers
S_0x557cdda22b00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda22580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcc210 .functor XOR 1, L_0x557cdddcc040, L_0x557cdddcc6f0, C4<0>, C4<0>;
L_0x557cdddcc360 .functor AND 1, L_0x557cdddcc040, L_0x557cdddcc6f0, C4<1>, C4<1>;
v0x557cdda22c80_0 .net "S", 0 0, L_0x557cdddcc210;  alias, 1 drivers
v0x557cdda22d20_0 .net "a", 0 0, L_0x557cdddcc040;  alias, 1 drivers
v0x557cdda22dc0_0 .net "b", 0 0, L_0x557cdddcc6f0;  alias, 1 drivers
v0x557cdda22e60_0 .net "cout", 0 0, L_0x557cdddcc360;  alias, 1 drivers
S_0x557cdda245f0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdda1ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0ef530 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdddcd610 .functor XOR 2, L_0x557cdddcd8d0, L_0x557cdddca750, C4<00>, C4<00>;
L_0x557cdddceaf0 .functor NOT 1, L_0x557cdddcea00, C4<0>, C4<0>, C4<0>;
L_0x557cdddcebf0 .functor AND 1, L_0x557cdddcd740, L_0x557cdddceaf0, C4<1>, C4<1>;
L_0x557cdddced50 .functor NOT 2, L_0x557cdddcec60, C4<00>, C4<00>, C4<00>;
L_0x557cdddcee10 .functor AND 2, L_0x557cdddce870, L_0x557cdddced50, C4<11>, C4<11>;
L_0x557cdddceed0 .functor NOT 2, L_0x557cdddce870, C4<00>, C4<00>, C4<00>;
L_0x557cdddd0460 .functor AND 2, L_0x557cdddd0060, L_0x557cdddd0330, C4<11>, C4<11>;
L_0x557cdddd04d0 .functor OR 2, L_0x557cdddcee10, L_0x557cdddd0460, C4<00>, C4<00>;
v0x557cdda28ef0_0 .net *"_s0", 1 0, L_0x557cdddcd8d0;  1 drivers
v0x557cdda28f90_0 .net *"_s10", 1 0, L_0x557cdddced50;  1 drivers
L_0x7f5061444c50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda29030_0 .net/2s *"_s18", 0 0, L_0x7f5061444c50;  1 drivers
L_0x7f5061444c98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda290d0_0 .net/2s *"_s23", 0 0, L_0x7f5061444c98;  1 drivers
v0x557cdda29170_0 .net *"_s27", 1 0, L_0x557cdddd0330;  1 drivers
v0x557cdda29210_0 .net *"_s4", 0 0, L_0x557cdddceaf0;  1 drivers
v0x557cdda292b0_0 .net *"_s8", 1 0, L_0x557cdddcec60;  1 drivers
v0x557cdda29350_0 .net "a", 1 0, L_0x557cdddcd3b0;  alias, 1 drivers
v0x557cdda293f0_0 .net "a_or_s", 0 0, L_0x557cdddcd740;  alias, 1 drivers
v0x557cdda29490_0 .net "add_1", 1 0, L_0x557cdddcf020;  1 drivers
v0x557cdda29530_0 .net "b", 1 0, L_0x557cdddca750;  alias, 1 drivers
v0x557cdda295d0_0 .net "cout", 0 0, L_0x557cdddcea00;  alias, 1 drivers
v0x557cdda29670_0 .net "diff_is_negative", 0 0, L_0x557cdddcebf0;  1 drivers
v0x557cdda29710_0 .net "dummy_cout", 0 0, L_0x557cdddd01a0;  1 drivers
v0x557cdda297b0_0 .net "input_b", 1 0, L_0x557cdddcd610;  1 drivers
v0x557cdda29850_0 .net "inverted_out", 1 0, L_0x557cdddceed0;  1 drivers
v0x557cdda298f0_0 .net "n_out", 1 0, L_0x557cdddd0460;  1 drivers
v0x557cdda29aa0_0 .net "negated_out", 1 0, L_0x557cdddd0060;  1 drivers
v0x557cdda29b40_0 .net "out", 1 0, L_0x557cdddd04d0;  alias, 1 drivers
v0x557cdda29be0_0 .net "p_out", 1 0, L_0x557cdddcee10;  1 drivers
v0x557cdda29c80_0 .net "t_out", 1 0, L_0x557cdddce870;  1 drivers
L_0x557cdddcd8d0 .concat [ 1 1 0 0], L_0x557cdddcd740, L_0x557cdddcd740;
L_0x557cdddcec60 .concat [ 1 1 0 0], L_0x557cdddcebf0, L_0x557cdddcebf0;
L_0x557cdddcf020 .concat8 [ 1 1 0 0], L_0x7f5061444c98, L_0x7f5061444c50;
L_0x557cdddd0290 .part L_0x557cdddcf020, 1, 1;
L_0x557cdddd0330 .concat [ 1 1 0 0], L_0x557cdddcebf0, L_0x557cdddcebf0;
S_0x557cdda24770 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda245f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0d0bc0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda26770_0 .net "S", 1 0, L_0x557cdddce870;  alias, 1 drivers
v0x557cdda26810_0 .net "a", 1 0, L_0x557cdddcd3b0;  alias, 1 drivers
v0x557cdda268b0_0 .net "b", 1 0, L_0x557cdddcd610;  alias, 1 drivers
v0x557cdda26950_0 .net "carin", 1 0, L_0x557cdddce910;  1 drivers
v0x557cdda269f0_0 .net "cin", 0 0, L_0x557cdddcd740;  alias, 1 drivers
v0x557cdda26a90_0 .net "cout", 0 0, L_0x557cdddcea00;  alias, 1 drivers
L_0x557cdddcde60 .part L_0x557cdddcd3b0, 1, 1;
L_0x557cdddcdf90 .part L_0x557cdddcd610, 1, 1;
L_0x557cdddce0c0 .part L_0x557cdddce910, 0, 1;
L_0x557cdddce610 .part L_0x557cdddcd3b0, 0, 1;
L_0x557cdddce6b0 .part L_0x557cdddcd610, 0, 1;
L_0x557cdddce870 .concat8 [ 1 1 0 0], L_0x557cdddce2d0, L_0x557cdddcdbe0;
L_0x557cdddce910 .concat8 [ 1 1 0 0], L_0x557cdddce5a0, L_0x557cdddcddf0;
L_0x557cdddcea00 .part L_0x557cdddce910, 1, 1;
S_0x557cdda248f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda24770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddce5a0 .functor OR 1, L_0x557cdddce260, L_0x557cdddce530, C4<0>, C4<0>;
v0x557cdda25270_0 .net "S", 0 0, L_0x557cdddce2d0;  1 drivers
v0x557cdda25310_0 .net "a", 0 0, L_0x557cdddce610;  1 drivers
v0x557cdda253b0_0 .net "b", 0 0, L_0x557cdddce6b0;  1 drivers
v0x557cdda25450_0 .net "c_1", 0 0, L_0x557cdddce260;  1 drivers
v0x557cdda254f0_0 .net "c_2", 0 0, L_0x557cdddce530;  1 drivers
v0x557cdda25590_0 .net "cin", 0 0, L_0x557cdddcd740;  alias, 1 drivers
v0x557cdda25630_0 .net "cout", 0 0, L_0x557cdddce5a0;  1 drivers
v0x557cdda256d0_0 .net "h_1_out", 0 0, L_0x557cdddce1f0;  1 drivers
S_0x557cdda24a70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda248f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddce1f0 .functor XOR 1, L_0x557cdddce610, L_0x557cdddce6b0, C4<0>, C4<0>;
L_0x557cdddce260 .functor AND 1, L_0x557cdddce610, L_0x557cdddce6b0, C4<1>, C4<1>;
v0x557cdda24bf0_0 .net "S", 0 0, L_0x557cdddce1f0;  alias, 1 drivers
v0x557cdda24c90_0 .net "a", 0 0, L_0x557cdddce610;  alias, 1 drivers
v0x557cdda24d30_0 .net "b", 0 0, L_0x557cdddce6b0;  alias, 1 drivers
v0x557cdda24dd0_0 .net "cout", 0 0, L_0x557cdddce260;  alias, 1 drivers
S_0x557cdda24e70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda248f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddce2d0 .functor XOR 1, L_0x557cdddce1f0, L_0x557cdddcd740, C4<0>, C4<0>;
L_0x557cdddce530 .functor AND 1, L_0x557cdddce1f0, L_0x557cdddcd740, C4<1>, C4<1>;
v0x557cdda24ff0_0 .net "S", 0 0, L_0x557cdddce2d0;  alias, 1 drivers
v0x557cdda25090_0 .net "a", 0 0, L_0x557cdddce1f0;  alias, 1 drivers
v0x557cdda25130_0 .net "b", 0 0, L_0x557cdddcd740;  alias, 1 drivers
v0x557cdda251d0_0 .net "cout", 0 0, L_0x557cdddce530;  alias, 1 drivers
S_0x557cdda25770 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda24770;
 .timescale 0 0;
P_0x557cdd951400 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda258f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda25770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddcddf0 .functor OR 1, L_0x557cdddcdb20, L_0x557cdddcdd30, C4<0>, C4<0>;
v0x557cdda26270_0 .net "S", 0 0, L_0x557cdddcdbe0;  1 drivers
v0x557cdda26310_0 .net "a", 0 0, L_0x557cdddcde60;  1 drivers
v0x557cdda263b0_0 .net "b", 0 0, L_0x557cdddcdf90;  1 drivers
v0x557cdda26450_0 .net "c_1", 0 0, L_0x557cdddcdb20;  1 drivers
v0x557cdda264f0_0 .net "c_2", 0 0, L_0x557cdddcdd30;  1 drivers
v0x557cdda26590_0 .net "cin", 0 0, L_0x557cdddce0c0;  1 drivers
v0x557cdda26630_0 .net "cout", 0 0, L_0x557cdddcddf0;  1 drivers
v0x557cdda266d0_0 .net "h_1_out", 0 0, L_0x557cdddcda10;  1 drivers
S_0x557cdda25a70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda258f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcda10 .functor XOR 1, L_0x557cdddcde60, L_0x557cdddcdf90, C4<0>, C4<0>;
L_0x557cdddcdb20 .functor AND 1, L_0x557cdddcde60, L_0x557cdddcdf90, C4<1>, C4<1>;
v0x557cdda25bf0_0 .net "S", 0 0, L_0x557cdddcda10;  alias, 1 drivers
v0x557cdda25c90_0 .net "a", 0 0, L_0x557cdddcde60;  alias, 1 drivers
v0x557cdda25d30_0 .net "b", 0 0, L_0x557cdddcdf90;  alias, 1 drivers
v0x557cdda25dd0_0 .net "cout", 0 0, L_0x557cdddcdb20;  alias, 1 drivers
S_0x557cdda25e70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda258f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcdbe0 .functor XOR 1, L_0x557cdddcda10, L_0x557cdddce0c0, C4<0>, C4<0>;
L_0x557cdddcdd30 .functor AND 1, L_0x557cdddcda10, L_0x557cdddce0c0, C4<1>, C4<1>;
v0x557cdda25ff0_0 .net "S", 0 0, L_0x557cdddcdbe0;  alias, 1 drivers
v0x557cdda26090_0 .net "a", 0 0, L_0x557cdddcda10;  alias, 1 drivers
v0x557cdda26130_0 .net "b", 0 0, L_0x557cdddce0c0;  alias, 1 drivers
v0x557cdda261d0_0 .net "cout", 0 0, L_0x557cdddcdd30;  alias, 1 drivers
S_0x557cdda26b30 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda245f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd923c20 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda28b30_0 .net "S", 1 0, L_0x557cdddd0060;  alias, 1 drivers
v0x557cdda28bd0_0 .net "a", 1 0, L_0x557cdddceed0;  alias, 1 drivers
v0x557cdda28c70_0 .net "b", 1 0, L_0x557cdddcf020;  alias, 1 drivers
v0x557cdda28d10_0 .net "carin", 1 0, L_0x557cdddd0100;  1 drivers
v0x557cdda28db0_0 .net "cin", 0 0, L_0x557cdddd0290;  1 drivers
v0x557cdda28e50_0 .net "cout", 0 0, L_0x557cdddd01a0;  alias, 1 drivers
L_0x557cdddcf5b0 .part L_0x557cdddceed0, 1, 1;
L_0x557cdddcf6e0 .part L_0x557cdddcf020, 1, 1;
L_0x557cdddcf810 .part L_0x557cdddd0100, 0, 1;
L_0x557cdddcfce0 .part L_0x557cdddceed0, 0, 1;
L_0x557cdddcfea0 .part L_0x557cdddcf020, 0, 1;
L_0x557cdddd0060 .concat8 [ 1 1 0 0], L_0x557cdddcfa20, L_0x557cdddcf330;
L_0x557cdddd0100 .concat8 [ 1 1 0 0], L_0x557cdddcfc70, L_0x557cdddcf540;
L_0x557cdddd01a0 .part L_0x557cdddd0100, 1, 1;
S_0x557cdda26cb0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda26b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddcfc70 .functor OR 1, L_0x557cdddcf9b0, L_0x557cdddcfb70, C4<0>, C4<0>;
v0x557cdda27630_0 .net "S", 0 0, L_0x557cdddcfa20;  1 drivers
v0x557cdda276d0_0 .net "a", 0 0, L_0x557cdddcfce0;  1 drivers
v0x557cdda27770_0 .net "b", 0 0, L_0x557cdddcfea0;  1 drivers
v0x557cdda27810_0 .net "c_1", 0 0, L_0x557cdddcf9b0;  1 drivers
v0x557cdda278b0_0 .net "c_2", 0 0, L_0x557cdddcfb70;  1 drivers
v0x557cdda27950_0 .net "cin", 0 0, L_0x557cdddd0290;  alias, 1 drivers
v0x557cdda279f0_0 .net "cout", 0 0, L_0x557cdddcfc70;  1 drivers
v0x557cdda27a90_0 .net "h_1_out", 0 0, L_0x557cdddcf940;  1 drivers
S_0x557cdda26e30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda26cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcf940 .functor XOR 1, L_0x557cdddcfce0, L_0x557cdddcfea0, C4<0>, C4<0>;
L_0x557cdddcf9b0 .functor AND 1, L_0x557cdddcfce0, L_0x557cdddcfea0, C4<1>, C4<1>;
v0x557cdda26fb0_0 .net "S", 0 0, L_0x557cdddcf940;  alias, 1 drivers
v0x557cdda27050_0 .net "a", 0 0, L_0x557cdddcfce0;  alias, 1 drivers
v0x557cdda270f0_0 .net "b", 0 0, L_0x557cdddcfea0;  alias, 1 drivers
v0x557cdda27190_0 .net "cout", 0 0, L_0x557cdddcf9b0;  alias, 1 drivers
S_0x557cdda27230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda26cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcfa20 .functor XOR 1, L_0x557cdddcf940, L_0x557cdddd0290, C4<0>, C4<0>;
L_0x557cdddcfb70 .functor AND 1, L_0x557cdddcf940, L_0x557cdddd0290, C4<1>, C4<1>;
v0x557cdda273b0_0 .net "S", 0 0, L_0x557cdddcfa20;  alias, 1 drivers
v0x557cdda27450_0 .net "a", 0 0, L_0x557cdddcf940;  alias, 1 drivers
v0x557cdda274f0_0 .net "b", 0 0, L_0x557cdddd0290;  alias, 1 drivers
v0x557cdda27590_0 .net "cout", 0 0, L_0x557cdddcfb70;  alias, 1 drivers
S_0x557cdda27b30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda26b30;
 .timescale 0 0;
P_0x557cdd4ea8f0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda27cb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda27b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddcf540 .functor OR 1, L_0x557cdddcf270, L_0x557cdddcf480, C4<0>, C4<0>;
v0x557cdda28630_0 .net "S", 0 0, L_0x557cdddcf330;  1 drivers
v0x557cdda286d0_0 .net "a", 0 0, L_0x557cdddcf5b0;  1 drivers
v0x557cdda28770_0 .net "b", 0 0, L_0x557cdddcf6e0;  1 drivers
v0x557cdda28810_0 .net "c_1", 0 0, L_0x557cdddcf270;  1 drivers
v0x557cdda288b0_0 .net "c_2", 0 0, L_0x557cdddcf480;  1 drivers
v0x557cdda28950_0 .net "cin", 0 0, L_0x557cdddcf810;  1 drivers
v0x557cdda289f0_0 .net "cout", 0 0, L_0x557cdddcf540;  1 drivers
v0x557cdda28a90_0 .net "h_1_out", 0 0, L_0x557cdddcf160;  1 drivers
S_0x557cdda27e30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda27cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcf160 .functor XOR 1, L_0x557cdddcf5b0, L_0x557cdddcf6e0, C4<0>, C4<0>;
L_0x557cdddcf270 .functor AND 1, L_0x557cdddcf5b0, L_0x557cdddcf6e0, C4<1>, C4<1>;
v0x557cdda27fb0_0 .net "S", 0 0, L_0x557cdddcf160;  alias, 1 drivers
v0x557cdda28050_0 .net "a", 0 0, L_0x557cdddcf5b0;  alias, 1 drivers
v0x557cdda280f0_0 .net "b", 0 0, L_0x557cdddcf6e0;  alias, 1 drivers
v0x557cdda28190_0 .net "cout", 0 0, L_0x557cdddcf270;  alias, 1 drivers
S_0x557cdda28230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda27cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddcf330 .functor XOR 1, L_0x557cdddcf160, L_0x557cdddcf810, C4<0>, C4<0>;
L_0x557cdddcf480 .functor AND 1, L_0x557cdddcf160, L_0x557cdddcf810, C4<1>, C4<1>;
v0x557cdda283b0_0 .net "S", 0 0, L_0x557cdddcf330;  alias, 1 drivers
v0x557cdda28450_0 .net "a", 0 0, L_0x557cdddcf160;  alias, 1 drivers
v0x557cdda284f0_0 .net "b", 0 0, L_0x557cdddcf810;  alias, 1 drivers
v0x557cdda28590_0 .net "cout", 0 0, L_0x557cdddcf480;  alias, 1 drivers
S_0x557cdda29d20 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdda1ed40;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd4aac60 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdda2dd20_0 .net "S", 3 0, L_0x557cdddd2940;  alias, 1 drivers
v0x557cdda2ddc0_0 .net "a", 3 0, L_0x557cdddd06f0;  alias, 1 drivers
v0x557cdda2de60_0 .net "b", 3 0, L_0x557cdddd0ad0;  alias, 1 drivers
v0x557cdda2df00_0 .net "carin", 3 0, L_0x557cdddd2a50;  1 drivers
L_0x7f5061444d70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda2dfa0_0 .net "cin", 0 0, L_0x7f5061444d70;  1 drivers
v0x557cdda2e040_0 .net "cout", 0 0, L_0x557cdddd2b80;  alias, 1 drivers
L_0x557cdddd10b0 .part L_0x557cdddd06f0, 1, 1;
L_0x557cdddd11e0 .part L_0x557cdddd0ad0, 1, 1;
L_0x557cdddd1310 .part L_0x557cdddd2a50, 0, 1;
L_0x557cdddd17a0 .part L_0x557cdddd06f0, 2, 1;
L_0x557cdddd1960 .part L_0x557cdddd0ad0, 2, 1;
L_0x557cdddd1b20 .part L_0x557cdddd2a50, 1, 1;
L_0x557cdddd1f60 .part L_0x557cdddd06f0, 3, 1;
L_0x557cdddd2090 .part L_0x557cdddd0ad0, 3, 1;
L_0x557cdddd2210 .part L_0x557cdddd2a50, 2, 1;
L_0x557cdddd26e0 .part L_0x557cdddd06f0, 0, 1;
L_0x557cdddd2810 .part L_0x557cdddd0ad0, 0, 1;
L_0x557cdddd2940 .concat8 [ 1 1 1 1], L_0x557cdddd2420, L_0x557cdddd0e30, L_0x557cdddd1520, L_0x557cdddd1d30;
L_0x557cdddd2a50 .concat8 [ 1 1 1 1], L_0x557cdddd2670, L_0x557cdddd1040, L_0x557cdddd1730, L_0x557cdddd1ef0;
L_0x557cdddd2b80 .part L_0x557cdddd2a50, 3, 1;
S_0x557cdda29ea0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda29d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd2670 .functor OR 1, L_0x557cdddd23b0, L_0x557cdddd2570, C4<0>, C4<0>;
v0x557cdda2a820_0 .net "S", 0 0, L_0x557cdddd2420;  1 drivers
v0x557cdda2a8c0_0 .net "a", 0 0, L_0x557cdddd26e0;  1 drivers
v0x557cdda2a960_0 .net "b", 0 0, L_0x557cdddd2810;  1 drivers
v0x557cdda2aa00_0 .net "c_1", 0 0, L_0x557cdddd23b0;  1 drivers
v0x557cdda2aaa0_0 .net "c_2", 0 0, L_0x557cdddd2570;  1 drivers
v0x557cdda2ab40_0 .net "cin", 0 0, L_0x7f5061444d70;  alias, 1 drivers
v0x557cdda2abe0_0 .net "cout", 0 0, L_0x557cdddd2670;  1 drivers
v0x557cdda2ac80_0 .net "h_1_out", 0 0, L_0x557cdddd2340;  1 drivers
S_0x557cdda2a020 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda29ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd2340 .functor XOR 1, L_0x557cdddd26e0, L_0x557cdddd2810, C4<0>, C4<0>;
L_0x557cdddd23b0 .functor AND 1, L_0x557cdddd26e0, L_0x557cdddd2810, C4<1>, C4<1>;
v0x557cdda2a1a0_0 .net "S", 0 0, L_0x557cdddd2340;  alias, 1 drivers
v0x557cdda2a240_0 .net "a", 0 0, L_0x557cdddd26e0;  alias, 1 drivers
v0x557cdda2a2e0_0 .net "b", 0 0, L_0x557cdddd2810;  alias, 1 drivers
v0x557cdda2a380_0 .net "cout", 0 0, L_0x557cdddd23b0;  alias, 1 drivers
S_0x557cdda2a420 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda29ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd2420 .functor XOR 1, L_0x557cdddd2340, L_0x7f5061444d70, C4<0>, C4<0>;
L_0x557cdddd2570 .functor AND 1, L_0x557cdddd2340, L_0x7f5061444d70, C4<1>, C4<1>;
v0x557cdda2a5a0_0 .net "S", 0 0, L_0x557cdddd2420;  alias, 1 drivers
v0x557cdda2a640_0 .net "a", 0 0, L_0x557cdddd2340;  alias, 1 drivers
v0x557cdda2a6e0_0 .net "b", 0 0, L_0x7f5061444d70;  alias, 1 drivers
v0x557cdda2a780_0 .net "cout", 0 0, L_0x557cdddd2570;  alias, 1 drivers
S_0x557cdda2ad20 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda29d20;
 .timescale 0 0;
P_0x557cdd8ebb60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda2aea0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda2ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd1040 .functor OR 1, L_0x557cdddd0d70, L_0x557cdddd0f80, C4<0>, C4<0>;
v0x557cdda2b820_0 .net "S", 0 0, L_0x557cdddd0e30;  1 drivers
v0x557cdda2b8c0_0 .net "a", 0 0, L_0x557cdddd10b0;  1 drivers
v0x557cdda2b960_0 .net "b", 0 0, L_0x557cdddd11e0;  1 drivers
v0x557cdda2ba00_0 .net "c_1", 0 0, L_0x557cdddd0d70;  1 drivers
v0x557cdda2baa0_0 .net "c_2", 0 0, L_0x557cdddd0f80;  1 drivers
v0x557cdda2bb40_0 .net "cin", 0 0, L_0x557cdddd1310;  1 drivers
v0x557cdda2bbe0_0 .net "cout", 0 0, L_0x557cdddd1040;  1 drivers
v0x557cdda2bc80_0 .net "h_1_out", 0 0, L_0x557cdddd0c60;  1 drivers
S_0x557cdda2b020 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda2aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd0c60 .functor XOR 1, L_0x557cdddd10b0, L_0x557cdddd11e0, C4<0>, C4<0>;
L_0x557cdddd0d70 .functor AND 1, L_0x557cdddd10b0, L_0x557cdddd11e0, C4<1>, C4<1>;
v0x557cdda2b1a0_0 .net "S", 0 0, L_0x557cdddd0c60;  alias, 1 drivers
v0x557cdda2b240_0 .net "a", 0 0, L_0x557cdddd10b0;  alias, 1 drivers
v0x557cdda2b2e0_0 .net "b", 0 0, L_0x557cdddd11e0;  alias, 1 drivers
v0x557cdda2b380_0 .net "cout", 0 0, L_0x557cdddd0d70;  alias, 1 drivers
S_0x557cdda2b420 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda2aea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd0e30 .functor XOR 1, L_0x557cdddd0c60, L_0x557cdddd1310, C4<0>, C4<0>;
L_0x557cdddd0f80 .functor AND 1, L_0x557cdddd0c60, L_0x557cdddd1310, C4<1>, C4<1>;
v0x557cdda2b5a0_0 .net "S", 0 0, L_0x557cdddd0e30;  alias, 1 drivers
v0x557cdda2b640_0 .net "a", 0 0, L_0x557cdddd0c60;  alias, 1 drivers
v0x557cdda2b6e0_0 .net "b", 0 0, L_0x557cdddd1310;  alias, 1 drivers
v0x557cdda2b780_0 .net "cout", 0 0, L_0x557cdddd0f80;  alias, 1 drivers
S_0x557cdda2bd20 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda29d20;
 .timescale 0 0;
P_0x557cdd8c4020 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda2bea0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda2bd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd1730 .functor OR 1, L_0x557cdddd14b0, L_0x557cdddd1670, C4<0>, C4<0>;
v0x557cdda2c820_0 .net "S", 0 0, L_0x557cdddd1520;  1 drivers
v0x557cdda2c8c0_0 .net "a", 0 0, L_0x557cdddd17a0;  1 drivers
v0x557cdda2c960_0 .net "b", 0 0, L_0x557cdddd1960;  1 drivers
v0x557cdda2ca00_0 .net "c_1", 0 0, L_0x557cdddd14b0;  1 drivers
v0x557cdda2caa0_0 .net "c_2", 0 0, L_0x557cdddd1670;  1 drivers
v0x557cdda2cb40_0 .net "cin", 0 0, L_0x557cdddd1b20;  1 drivers
v0x557cdda2cbe0_0 .net "cout", 0 0, L_0x557cdddd1730;  1 drivers
v0x557cdda2cc80_0 .net "h_1_out", 0 0, L_0x557cdddd1440;  1 drivers
S_0x557cdda2c020 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda2bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd1440 .functor XOR 1, L_0x557cdddd17a0, L_0x557cdddd1960, C4<0>, C4<0>;
L_0x557cdddd14b0 .functor AND 1, L_0x557cdddd17a0, L_0x557cdddd1960, C4<1>, C4<1>;
v0x557cdda2c1a0_0 .net "S", 0 0, L_0x557cdddd1440;  alias, 1 drivers
v0x557cdda2c240_0 .net "a", 0 0, L_0x557cdddd17a0;  alias, 1 drivers
v0x557cdda2c2e0_0 .net "b", 0 0, L_0x557cdddd1960;  alias, 1 drivers
v0x557cdda2c380_0 .net "cout", 0 0, L_0x557cdddd14b0;  alias, 1 drivers
S_0x557cdda2c420 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda2bea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd1520 .functor XOR 1, L_0x557cdddd1440, L_0x557cdddd1b20, C4<0>, C4<0>;
L_0x557cdddd1670 .functor AND 1, L_0x557cdddd1440, L_0x557cdddd1b20, C4<1>, C4<1>;
v0x557cdda2c5a0_0 .net "S", 0 0, L_0x557cdddd1520;  alias, 1 drivers
v0x557cdda2c640_0 .net "a", 0 0, L_0x557cdddd1440;  alias, 1 drivers
v0x557cdda2c6e0_0 .net "b", 0 0, L_0x557cdddd1b20;  alias, 1 drivers
v0x557cdda2c780_0 .net "cout", 0 0, L_0x557cdddd1670;  alias, 1 drivers
S_0x557cdda2cd20 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda29d20;
 .timescale 0 0;
P_0x557cdd89b740 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda2cea0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda2cd20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd1ef0 .functor OR 1, L_0x557cdddd1cc0, L_0x557cdddd1e30, C4<0>, C4<0>;
v0x557cdda2d820_0 .net "S", 0 0, L_0x557cdddd1d30;  1 drivers
v0x557cdda2d8c0_0 .net "a", 0 0, L_0x557cdddd1f60;  1 drivers
v0x557cdda2d960_0 .net "b", 0 0, L_0x557cdddd2090;  1 drivers
v0x557cdda2da00_0 .net "c_1", 0 0, L_0x557cdddd1cc0;  1 drivers
v0x557cdda2daa0_0 .net "c_2", 0 0, L_0x557cdddd1e30;  1 drivers
v0x557cdda2db40_0 .net "cin", 0 0, L_0x557cdddd2210;  1 drivers
v0x557cdda2dbe0_0 .net "cout", 0 0, L_0x557cdddd1ef0;  1 drivers
v0x557cdda2dc80_0 .net "h_1_out", 0 0, L_0x557cdddd1c50;  1 drivers
S_0x557cdda2d020 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda2cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd1c50 .functor XOR 1, L_0x557cdddd1f60, L_0x557cdddd2090, C4<0>, C4<0>;
L_0x557cdddd1cc0 .functor AND 1, L_0x557cdddd1f60, L_0x557cdddd2090, C4<1>, C4<1>;
v0x557cdda2d1a0_0 .net "S", 0 0, L_0x557cdddd1c50;  alias, 1 drivers
v0x557cdda2d240_0 .net "a", 0 0, L_0x557cdddd1f60;  alias, 1 drivers
v0x557cdda2d2e0_0 .net "b", 0 0, L_0x557cdddd2090;  alias, 1 drivers
v0x557cdda2d380_0 .net "cout", 0 0, L_0x557cdddd1cc0;  alias, 1 drivers
S_0x557cdda2d420 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda2cea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd1d30 .functor XOR 1, L_0x557cdddd1c50, L_0x557cdddd2210, C4<0>, C4<0>;
L_0x557cdddd1e30 .functor AND 1, L_0x557cdddd1c50, L_0x557cdddd2210, C4<1>, C4<1>;
v0x557cdda2d5a0_0 .net "S", 0 0, L_0x557cdddd1d30;  alias, 1 drivers
v0x557cdda2d640_0 .net "a", 0 0, L_0x557cdddd1c50;  alias, 1 drivers
v0x557cdda2d6e0_0 .net "b", 0 0, L_0x557cdddd2210;  alias, 1 drivers
v0x557cdda2d780_0 .net "cout", 0 0, L_0x557cdddd1e30;  alias, 1 drivers
S_0x557cdda2fda0 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdddd29e0 .functor BUFZ 2, L_0x557cdddc9330, C4<00>, C4<00>, C4<00>;
L_0x557cdddd2f40 .functor BUFZ 2, L_0x557cdddc9570, C4<00>, C4<00>, C4<00>;
L_0x557cdddd2fb0 .functor AND 1, L_0x557cdddd2cc0, L_0x557cdddd2e50, C4<1>, C4<1>;
L_0x557cdddd3200 .functor AND 1, L_0x557cdddd2c20, L_0x557cdddd2db0, C4<1>, C4<1>;
L_0x557cdddd34a0 .functor NOT 1, L_0x557cdddd2c20, C4<0>, C4<0>, C4<0>;
L_0x557cdddd3510 .functor AND 1, L_0x557cdddd34a0, L_0x557cdddd2cc0, C4<1>, C4<1>;
L_0x557cdddd35d0 .functor NOT 1, L_0x557cdddd2db0, C4<0>, C4<0>, C4<0>;
L_0x557cdddd3640 .functor AND 1, L_0x557cdddd35d0, L_0x557cdddd2e50, C4<1>, C4<1>;
L_0x557cdddd3750 .functor XOR 1, L_0x557cdddd2c20, L_0x557cdddd2cc0, C4<0>, C4<0>;
L_0x557cdddd38e0 .functor XOR 1, L_0x557cdddd2db0, L_0x557cdddd2e50, C4<0>, C4<0>;
L_0x557cdddd3a70 .functor AND 1, L_0x557cdddd3750, L_0x557cdddd38e0, C4<1>, C4<1>;
L_0x557cdddd68e0 .functor NOT 1, L_0x557cdddd3510, C4<0>, C4<0>, C4<0>;
L_0x557cdddd6a10 .functor NOT 1, L_0x557cdddd3640, C4<0>, C4<0>, C4<0>;
L_0x557cdddd6ad0 .functor XOR 1, L_0x557cdddd68e0, L_0x557cdddd6a10, C4<0>, C4<0>;
L_0x557cdddd8b40 .functor BUFZ 2, L_0x557cdddd30c0, C4<00>, C4<00>, C4<00>;
L_0x557cdddd8c50 .functor BUFZ 2, L_0x557cdddd3310, C4<00>, C4<00>, C4<00>;
L_0x557cdddd8de0 .functor BUFZ 2, L_0x557cdddd8ad0, C4<00>, C4<00>, C4<00>;
v0x557cdda43550_0 .net "X", 1 0, L_0x557cdddc9330;  alias, 1 drivers
v0x557cdda43680_0 .net "Xe", 0 0, L_0x557cdddd2cc0;  1 drivers
v0x557cdda43740_0 .net "Xn", 0 0, L_0x557cdddd2c20;  1 drivers
v0x557cdda437e0_0 .net "Y", 1 0, L_0x557cdddc9570;  alias, 1 drivers
v0x557cdda438f0_0 .net "Ye", 0 0, L_0x557cdddd2e50;  1 drivers
v0x557cdda43a00_0 .net "Yn", 0 0, L_0x557cdddd2db0;  1 drivers
v0x557cdda43ac0_0 .net "Z", 3 0, L_0x557cddddab80;  alias, 1 drivers
v0x557cdda43bd0_0 .net *"_s12", 0 0, L_0x557cdddd2fb0;  1 drivers
L_0x7f5061444db8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda43cb0_0 .net/2s *"_s17", 0 0, L_0x7f5061444db8;  1 drivers
v0x557cdda43d90_0 .net *"_s21", 0 0, L_0x557cdddd3200;  1 drivers
L_0x7f5061444e00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda43e70_0 .net/2s *"_s26", 0 0, L_0x7f5061444e00;  1 drivers
v0x557cdda43f50_0 .net *"_s30", 0 0, L_0x557cdddd34a0;  1 drivers
v0x557cdda44030_0 .net *"_s34", 0 0, L_0x557cdddd35d0;  1 drivers
v0x557cdda44110_0 .net *"_s4", 1 0, L_0x557cdddd29e0;  1 drivers
v0x557cdda441f0_0 .net *"_s46", 0 0, L_0x557cdddd3a70;  1 drivers
L_0x7f5061444ed8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda442d0_0 .net/2s *"_s51", 0 0, L_0x7f5061444ed8;  1 drivers
v0x557cdda443b0_0 .net *"_s53", 0 0, L_0x557cdddd68e0;  1 drivers
v0x557cdda445a0_0 .net *"_s55", 0 0, L_0x557cdddd6a10;  1 drivers
v0x557cdda44680_0 .net *"_s62", 1 0, L_0x557cdddd8b40;  1 drivers
v0x557cdda44760_0 .net *"_s67", 1 0, L_0x557cdddd8c50;  1 drivers
L_0x7f5061445040 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda44840_0 .net/2s *"_s70", 0 0, L_0x7f5061445040;  1 drivers
v0x557cdda44920_0 .net *"_s75", 1 0, L_0x557cdddd8de0;  1 drivers
L_0x7f5061445088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda44a00_0 .net/2s *"_s79", 0 0, L_0x7f5061445088;  1 drivers
v0x557cdda44ae0_0 .net *"_s9", 1 0, L_0x557cdddd2f40;  1 drivers
L_0x7f5061444e90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda44bc0_0 .net "add", 0 0, L_0x7f5061444e90;  1 drivers
v0x557cdda44c60_0 .net "big_z0_z2", 3 0, L_0x557cdddd8bb0;  1 drivers
v0x557cdda44d20_0 .net "big_z1", 3 0, L_0x557cdddd8e50;  1 drivers
v0x557cdda44dc0_0 .net "cout_z1", 0 0, L_0x557cdddd74f0;  1 drivers
v0x557cdda44e60_0 .net "cout_z1_1", 0 0, L_0x557cdddd4bf0;  1 drivers
v0x557cdda44f00_0 .net "dummy_cout", 0 0, L_0x557cddddae50;  1 drivers
v0x557cdda44fa0_0 .net "signX", 0 0, L_0x557cdddd3510;  1 drivers
v0x557cdda45040_0 .net "signY", 0 0, L_0x557cdddd3640;  1 drivers
v0x557cdda450e0_0 .net "sign_z3", 0 0, L_0x557cdddd6ad0;  1 drivers
L_0x7f5061444e48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda45390_0 .net "sub", 0 0, L_0x7f5061444e48;  1 drivers
v0x557cdda45450_0 .net "z0", 1 0, L_0x557cdddd30c0;  1 drivers
v0x557cdda45510_0 .net "z1", 1 0, L_0x557cdddd8ad0;  1 drivers
v0x557cdda455d0_0 .net "z1_1", 1 0, L_0x557cdddd6740;  1 drivers
v0x557cdda45670_0 .net "z2", 1 0, L_0x557cdddd3310;  1 drivers
v0x557cdda45730_0 .net "z3", 1 0, L_0x557cdddd3ae0;  1 drivers
v0x557cdda457d0_0 .net "z3_1", 0 0, L_0x557cdddd3750;  1 drivers
v0x557cdda45870_0 .net "z3_2", 0 0, L_0x557cdddd38e0;  1 drivers
L_0x557cdddd2c20 .part L_0x557cdddd29e0, 1, 1;
L_0x557cdddd2cc0 .part L_0x557cdddd29e0, 0, 1;
L_0x557cdddd2db0 .part L_0x557cdddd2f40, 1, 1;
L_0x557cdddd2e50 .part L_0x557cdddd2f40, 0, 1;
L_0x557cdddd30c0 .concat8 [ 1 1 0 0], L_0x557cdddd2fb0, L_0x7f5061444db8;
L_0x557cdddd3310 .concat8 [ 1 1 0 0], L_0x557cdddd3200, L_0x7f5061444e00;
L_0x557cdddd3ae0 .concat8 [ 1 1 0 0], L_0x557cdddd3a70, L_0x7f5061444ed8;
L_0x557cdddd8bb0 .concat8 [ 2 2 0 0], L_0x557cdddd8b40, L_0x557cdddd8c50;
L_0x557cdddd8e50 .concat8 [ 1 2 1 0], L_0x7f5061445040, L_0x557cdddd8de0, L_0x7f5061445088;
S_0x557cdda2ff20 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdda2fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd844110 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614494e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdddd3b80 .functor XOR 2, L_0x7f50614494e0, L_0x557cdddd3310, C4<00>, C4<00>;
L_0x557cdddd4ce0 .functor NOT 1, L_0x557cdddd4bf0, C4<0>, C4<0>, C4<0>;
L_0x557cdddd4de0 .functor AND 1, L_0x7f5061444e90, L_0x557cdddd4ce0, C4<1>, C4<1>;
L_0x557cdddd5050 .functor NOT 2, L_0x557cdddd4f60, C4<00>, C4<00>, C4<00>;
L_0x557cdddd5110 .functor AND 2, L_0x557cdddd4a60, L_0x557cdddd5050, C4<11>, C4<11>;
L_0x557cdddd51d0 .functor NOT 2, L_0x557cdddd4a60, C4<00>, C4<00>, C4<00>;
L_0x557cdddd66d0 .functor AND 2, L_0x557cdddd62d0, L_0x557cdddd65a0, C4<11>, C4<11>;
L_0x557cdddd6740 .functor OR 2, L_0x557cdddd5110, L_0x557cdddd66d0, C4<00>, C4<00>;
v0x557cdda34820_0 .net *"_s0", 1 0, L_0x7f50614494e0;  1 drivers
v0x557cdda348c0_0 .net *"_s10", 1 0, L_0x557cdddd5050;  1 drivers
L_0x7f5061444f20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda34960_0 .net/2s *"_s18", 0 0, L_0x7f5061444f20;  1 drivers
L_0x7f5061444f68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda34a00_0 .net/2s *"_s23", 0 0, L_0x7f5061444f68;  1 drivers
v0x557cdda34aa0_0 .net *"_s27", 1 0, L_0x557cdddd65a0;  1 drivers
v0x557cdda34b40_0 .net *"_s4", 0 0, L_0x557cdddd4ce0;  1 drivers
v0x557cdda34be0_0 .net *"_s8", 1 0, L_0x557cdddd4f60;  1 drivers
v0x557cdda34c80_0 .net "a", 1 0, L_0x557cdddd30c0;  alias, 1 drivers
v0x557cdda34d20_0 .net "a_or_s", 0 0, L_0x7f5061444e90;  alias, 1 drivers
v0x557cdda34dc0_0 .net "add_1", 1 0, L_0x557cdddd5290;  1 drivers
v0x557cdda34e60_0 .net "b", 1 0, L_0x557cdddd3310;  alias, 1 drivers
v0x557cdda34f00_0 .net "cout", 0 0, L_0x557cdddd4bf0;  alias, 1 drivers
v0x557cdda34fa0_0 .net "diff_is_negative", 0 0, L_0x557cdddd4de0;  1 drivers
v0x557cdda35040_0 .net "dummy_cout", 0 0, L_0x557cdddd6410;  1 drivers
v0x557cdda350e0_0 .net "input_b", 1 0, L_0x557cdddd3b80;  1 drivers
v0x557cdda35180_0 .net "inverted_out", 1 0, L_0x557cdddd51d0;  1 drivers
v0x557cdda35220_0 .net "n_out", 1 0, L_0x557cdddd66d0;  1 drivers
v0x557cdda352c0_0 .net "negated_out", 1 0, L_0x557cdddd62d0;  1 drivers
v0x557cdda35360_0 .net "out", 1 0, L_0x557cdddd6740;  alias, 1 drivers
v0x557cdda35400_0 .net "p_out", 1 0, L_0x557cdddd5110;  1 drivers
v0x557cdda354a0_0 .net "t_out", 1 0, L_0x557cdddd4a60;  1 drivers
L_0x557cdddd4f60 .concat [ 1 1 0 0], L_0x557cdddd4de0, L_0x557cdddd4de0;
L_0x557cdddd5290 .concat8 [ 1 1 0 0], L_0x7f5061444f68, L_0x7f5061444f20;
L_0x557cdddd6500 .part L_0x557cdddd5290, 1, 1;
L_0x557cdddd65a0 .concat [ 1 1 0 0], L_0x557cdddd4de0, L_0x557cdddd4de0;
S_0x557cdda300a0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda2ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd835a10 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda320a0_0 .net "S", 1 0, L_0x557cdddd4a60;  alias, 1 drivers
v0x557cdda32140_0 .net "a", 1 0, L_0x557cdddd30c0;  alias, 1 drivers
v0x557cdda321e0_0 .net "b", 1 0, L_0x557cdddd3b80;  alias, 1 drivers
v0x557cdda32280_0 .net "carin", 1 0, L_0x557cdddd4b00;  1 drivers
v0x557cdda32320_0 .net "cin", 0 0, L_0x7f5061444e90;  alias, 1 drivers
v0x557cdda323c0_0 .net "cout", 0 0, L_0x557cdddd4bf0;  alias, 1 drivers
L_0x557cdddd4090 .part L_0x557cdddd30c0, 1, 1;
L_0x557cdddd4250 .part L_0x557cdddd3b80, 1, 1;
L_0x557cdddd4380 .part L_0x557cdddd4b00, 0, 1;
L_0x557cdddd4770 .part L_0x557cdddd30c0, 0, 1;
L_0x557cdddd48a0 .part L_0x557cdddd3b80, 0, 1;
L_0x557cdddd4a60 .concat8 [ 1 1 0 0], L_0x557cdddd4590, L_0x557cdddd3e10;
L_0x557cdddd4b00 .concat8 [ 1 1 0 0], L_0x557cdddd4700, L_0x557cdddd4020;
L_0x557cdddd4bf0 .part L_0x557cdddd4b00, 1, 1;
S_0x557cdda30220 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda300a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd4700 .functor OR 1, L_0x557cdddd4520, L_0x557cdddd4690, C4<0>, C4<0>;
v0x557cdda30ba0_0 .net "S", 0 0, L_0x557cdddd4590;  1 drivers
v0x557cdda30c40_0 .net "a", 0 0, L_0x557cdddd4770;  1 drivers
v0x557cdda30ce0_0 .net "b", 0 0, L_0x557cdddd48a0;  1 drivers
v0x557cdda30d80_0 .net "c_1", 0 0, L_0x557cdddd4520;  1 drivers
v0x557cdda30e20_0 .net "c_2", 0 0, L_0x557cdddd4690;  1 drivers
v0x557cdda30ec0_0 .net "cin", 0 0, L_0x7f5061444e90;  alias, 1 drivers
v0x557cdda30f60_0 .net "cout", 0 0, L_0x557cdddd4700;  1 drivers
v0x557cdda31000_0 .net "h_1_out", 0 0, L_0x557cdddd44b0;  1 drivers
S_0x557cdda303a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda30220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd44b0 .functor XOR 1, L_0x557cdddd4770, L_0x557cdddd48a0, C4<0>, C4<0>;
L_0x557cdddd4520 .functor AND 1, L_0x557cdddd4770, L_0x557cdddd48a0, C4<1>, C4<1>;
v0x557cdda30520_0 .net "S", 0 0, L_0x557cdddd44b0;  alias, 1 drivers
v0x557cdda305c0_0 .net "a", 0 0, L_0x557cdddd4770;  alias, 1 drivers
v0x557cdda30660_0 .net "b", 0 0, L_0x557cdddd48a0;  alias, 1 drivers
v0x557cdda30700_0 .net "cout", 0 0, L_0x557cdddd4520;  alias, 1 drivers
S_0x557cdda307a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda30220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd4590 .functor XOR 1, L_0x557cdddd44b0, L_0x7f5061444e90, C4<0>, C4<0>;
L_0x557cdddd4690 .functor AND 1, L_0x557cdddd44b0, L_0x7f5061444e90, C4<1>, C4<1>;
v0x557cdda30920_0 .net "S", 0 0, L_0x557cdddd4590;  alias, 1 drivers
v0x557cdda309c0_0 .net "a", 0 0, L_0x557cdddd44b0;  alias, 1 drivers
v0x557cdda30a60_0 .net "b", 0 0, L_0x7f5061444e90;  alias, 1 drivers
v0x557cdda30b00_0 .net "cout", 0 0, L_0x557cdddd4690;  alias, 1 drivers
S_0x557cdda310a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda300a0;
 .timescale 0 0;
P_0x557cdd202350 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda31220 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda310a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd4020 .functor OR 1, L_0x557cdddd3d50, L_0x557cdddd3f60, C4<0>, C4<0>;
v0x557cdda31ba0_0 .net "S", 0 0, L_0x557cdddd3e10;  1 drivers
v0x557cdda31c40_0 .net "a", 0 0, L_0x557cdddd4090;  1 drivers
v0x557cdda31ce0_0 .net "b", 0 0, L_0x557cdddd4250;  1 drivers
v0x557cdda31d80_0 .net "c_1", 0 0, L_0x557cdddd3d50;  1 drivers
v0x557cdda31e20_0 .net "c_2", 0 0, L_0x557cdddd3f60;  1 drivers
v0x557cdda31ec0_0 .net "cin", 0 0, L_0x557cdddd4380;  1 drivers
v0x557cdda31f60_0 .net "cout", 0 0, L_0x557cdddd4020;  1 drivers
v0x557cdda32000_0 .net "h_1_out", 0 0, L_0x557cdddd3c40;  1 drivers
S_0x557cdda313a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda31220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd3c40 .functor XOR 1, L_0x557cdddd4090, L_0x557cdddd4250, C4<0>, C4<0>;
L_0x557cdddd3d50 .functor AND 1, L_0x557cdddd4090, L_0x557cdddd4250, C4<1>, C4<1>;
v0x557cdda31520_0 .net "S", 0 0, L_0x557cdddd3c40;  alias, 1 drivers
v0x557cdda315c0_0 .net "a", 0 0, L_0x557cdddd4090;  alias, 1 drivers
v0x557cdda31660_0 .net "b", 0 0, L_0x557cdddd4250;  alias, 1 drivers
v0x557cdda31700_0 .net "cout", 0 0, L_0x557cdddd3d50;  alias, 1 drivers
S_0x557cdda317a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda31220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd3e10 .functor XOR 1, L_0x557cdddd3c40, L_0x557cdddd4380, C4<0>, C4<0>;
L_0x557cdddd3f60 .functor AND 1, L_0x557cdddd3c40, L_0x557cdddd4380, C4<1>, C4<1>;
v0x557cdda31920_0 .net "S", 0 0, L_0x557cdddd3e10;  alias, 1 drivers
v0x557cdda319c0_0 .net "a", 0 0, L_0x557cdddd3c40;  alias, 1 drivers
v0x557cdda31a60_0 .net "b", 0 0, L_0x557cdddd4380;  alias, 1 drivers
v0x557cdda31b00_0 .net "cout", 0 0, L_0x557cdddd3f60;  alias, 1 drivers
S_0x557cdda32460 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda2ff20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd0a6690 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda34460_0 .net "S", 1 0, L_0x557cdddd62d0;  alias, 1 drivers
v0x557cdda34500_0 .net "a", 1 0, L_0x557cdddd51d0;  alias, 1 drivers
v0x557cdda345a0_0 .net "b", 1 0, L_0x557cdddd5290;  alias, 1 drivers
v0x557cdda34640_0 .net "carin", 1 0, L_0x557cdddd6370;  1 drivers
v0x557cdda346e0_0 .net "cin", 0 0, L_0x557cdddd6500;  1 drivers
v0x557cdda34780_0 .net "cout", 0 0, L_0x557cdddd6410;  alias, 1 drivers
L_0x557cdddd5820 .part L_0x557cdddd51d0, 1, 1;
L_0x557cdddd5950 .part L_0x557cdddd5290, 1, 1;
L_0x557cdddd5a80 .part L_0x557cdddd6370, 0, 1;
L_0x557cdddd5f50 .part L_0x557cdddd51d0, 0, 1;
L_0x557cdddd6110 .part L_0x557cdddd5290, 0, 1;
L_0x557cdddd62d0 .concat8 [ 1 1 0 0], L_0x557cdddd5c90, L_0x557cdddd55a0;
L_0x557cdddd6370 .concat8 [ 1 1 0 0], L_0x557cdddd5ee0, L_0x557cdddd57b0;
L_0x557cdddd6410 .part L_0x557cdddd6370, 1, 1;
S_0x557cdda325e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda32460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd5ee0 .functor OR 1, L_0x557cdddd5c20, L_0x557cdddd5de0, C4<0>, C4<0>;
v0x557cdda32f60_0 .net "S", 0 0, L_0x557cdddd5c90;  1 drivers
v0x557cdda33000_0 .net "a", 0 0, L_0x557cdddd5f50;  1 drivers
v0x557cdda330a0_0 .net "b", 0 0, L_0x557cdddd6110;  1 drivers
v0x557cdda33140_0 .net "c_1", 0 0, L_0x557cdddd5c20;  1 drivers
v0x557cdda331e0_0 .net "c_2", 0 0, L_0x557cdddd5de0;  1 drivers
v0x557cdda33280_0 .net "cin", 0 0, L_0x557cdddd6500;  alias, 1 drivers
v0x557cdda33320_0 .net "cout", 0 0, L_0x557cdddd5ee0;  1 drivers
v0x557cdda333c0_0 .net "h_1_out", 0 0, L_0x557cdddd5bb0;  1 drivers
S_0x557cdda32760 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda325e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd5bb0 .functor XOR 1, L_0x557cdddd5f50, L_0x557cdddd6110, C4<0>, C4<0>;
L_0x557cdddd5c20 .functor AND 1, L_0x557cdddd5f50, L_0x557cdddd6110, C4<1>, C4<1>;
v0x557cdda328e0_0 .net "S", 0 0, L_0x557cdddd5bb0;  alias, 1 drivers
v0x557cdda32980_0 .net "a", 0 0, L_0x557cdddd5f50;  alias, 1 drivers
v0x557cdda32a20_0 .net "b", 0 0, L_0x557cdddd6110;  alias, 1 drivers
v0x557cdda32ac0_0 .net "cout", 0 0, L_0x557cdddd5c20;  alias, 1 drivers
S_0x557cdda32b60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda325e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd5c90 .functor XOR 1, L_0x557cdddd5bb0, L_0x557cdddd6500, C4<0>, C4<0>;
L_0x557cdddd5de0 .functor AND 1, L_0x557cdddd5bb0, L_0x557cdddd6500, C4<1>, C4<1>;
v0x557cdda32ce0_0 .net "S", 0 0, L_0x557cdddd5c90;  alias, 1 drivers
v0x557cdda32d80_0 .net "a", 0 0, L_0x557cdddd5bb0;  alias, 1 drivers
v0x557cdda32e20_0 .net "b", 0 0, L_0x557cdddd6500;  alias, 1 drivers
v0x557cdda32ec0_0 .net "cout", 0 0, L_0x557cdddd5de0;  alias, 1 drivers
S_0x557cdda33460 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda32460;
 .timescale 0 0;
P_0x557cdd12ed20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda335e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda33460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd57b0 .functor OR 1, L_0x557cdddd54e0, L_0x557cdddd56f0, C4<0>, C4<0>;
v0x557cdda33f60_0 .net "S", 0 0, L_0x557cdddd55a0;  1 drivers
v0x557cdda34000_0 .net "a", 0 0, L_0x557cdddd5820;  1 drivers
v0x557cdda340a0_0 .net "b", 0 0, L_0x557cdddd5950;  1 drivers
v0x557cdda34140_0 .net "c_1", 0 0, L_0x557cdddd54e0;  1 drivers
v0x557cdda341e0_0 .net "c_2", 0 0, L_0x557cdddd56f0;  1 drivers
v0x557cdda34280_0 .net "cin", 0 0, L_0x557cdddd5a80;  1 drivers
v0x557cdda34320_0 .net "cout", 0 0, L_0x557cdddd57b0;  1 drivers
v0x557cdda343c0_0 .net "h_1_out", 0 0, L_0x557cdddd53d0;  1 drivers
S_0x557cdda33760 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda335e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd53d0 .functor XOR 1, L_0x557cdddd5820, L_0x557cdddd5950, C4<0>, C4<0>;
L_0x557cdddd54e0 .functor AND 1, L_0x557cdddd5820, L_0x557cdddd5950, C4<1>, C4<1>;
v0x557cdda338e0_0 .net "S", 0 0, L_0x557cdddd53d0;  alias, 1 drivers
v0x557cdda33980_0 .net "a", 0 0, L_0x557cdddd5820;  alias, 1 drivers
v0x557cdda33a20_0 .net "b", 0 0, L_0x557cdddd5950;  alias, 1 drivers
v0x557cdda33ac0_0 .net "cout", 0 0, L_0x557cdddd54e0;  alias, 1 drivers
S_0x557cdda33b60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda335e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd55a0 .functor XOR 1, L_0x557cdddd53d0, L_0x557cdddd5a80, C4<0>, C4<0>;
L_0x557cdddd56f0 .functor AND 1, L_0x557cdddd53d0, L_0x557cdddd5a80, C4<1>, C4<1>;
v0x557cdda33ce0_0 .net "S", 0 0, L_0x557cdddd55a0;  alias, 1 drivers
v0x557cdda33d80_0 .net "a", 0 0, L_0x557cdddd53d0;  alias, 1 drivers
v0x557cdda33e20_0 .net "b", 0 0, L_0x557cdddd5a80;  alias, 1 drivers
v0x557cdda33ec0_0 .net "cout", 0 0, L_0x557cdddd56f0;  alias, 1 drivers
S_0x557cdda35540 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdda2fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd87dce0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdddd69a0 .functor XOR 2, L_0x557cdddd6c60, L_0x557cdddd3ae0, C4<00>, C4<00>;
L_0x557cdddd7590 .functor NOT 1, L_0x557cdddd74f0, C4<0>, C4<0>, C4<0>;
L_0x557cdddd7600 .functor AND 1, L_0x557cdddd6ad0, L_0x557cdddd7590, C4<1>, C4<1>;
L_0x557cdddd7710 .functor NOT 2, L_0x557cdddd7670, C4<00>, C4<00>, C4<00>;
L_0x557cdddd7780 .functor AND 2, L_0x557cdddd73b0, L_0x557cdddd7710, C4<11>, C4<11>;
L_0x557cdddd77f0 .functor NOT 2, L_0x557cdddd73b0, C4<00>, C4<00>, C4<00>;
L_0x557cdddd8a60 .functor AND 2, L_0x557cdddd86b0, L_0x557cdddd8930, C4<11>, C4<11>;
L_0x557cdddd8ad0 .functor OR 2, L_0x557cdddd7780, L_0x557cdddd8a60, C4<00>, C4<00>;
v0x557cdda3be90_0 .net *"_s0", 1 0, L_0x557cdddd6c60;  1 drivers
v0x557cdda3bf30_0 .net *"_s10", 1 0, L_0x557cdddd7710;  1 drivers
L_0x7f5061444fb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda3bfd0_0 .net/2s *"_s18", 0 0, L_0x7f5061444fb0;  1 drivers
L_0x7f5061444ff8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda3c070_0 .net/2s *"_s23", 0 0, L_0x7f5061444ff8;  1 drivers
v0x557cdda3c110_0 .net *"_s27", 1 0, L_0x557cdddd8930;  1 drivers
v0x557cdda3c200_0 .net *"_s4", 0 0, L_0x557cdddd7590;  1 drivers
v0x557cdda3c2a0_0 .net *"_s8", 1 0, L_0x557cdddd7670;  1 drivers
v0x557cdda3c340_0 .net "a", 1 0, L_0x557cdddd6740;  alias, 1 drivers
v0x557cdda3c430_0 .net "a_or_s", 0 0, L_0x557cdddd6ad0;  alias, 1 drivers
v0x557cdda3c4d0_0 .net "add_1", 1 0, L_0x557cdddd78f0;  1 drivers
v0x557cdda3c570_0 .net "b", 1 0, L_0x557cdddd3ae0;  alias, 1 drivers
v0x557cdda3c610_0 .net "cout", 0 0, L_0x557cdddd74f0;  alias, 1 drivers
v0x557cdda3c6b0_0 .net "diff_is_negative", 0 0, L_0x557cdddd7600;  1 drivers
v0x557cdda3c750_0 .net "dummy_cout", 0 0, L_0x557cdddd87f0;  1 drivers
v0x557cdda3c7f0_0 .net "input_b", 1 0, L_0x557cdddd69a0;  1 drivers
v0x557cdda3c890_0 .net "inverted_out", 1 0, L_0x557cdddd77f0;  1 drivers
v0x557cdda3c930_0 .net "n_out", 1 0, L_0x557cdddd8a60;  1 drivers
v0x557cdda3cae0_0 .net "negated_out", 1 0, L_0x557cdddd86b0;  1 drivers
v0x557cdda3cb80_0 .net "out", 1 0, L_0x557cdddd8ad0;  alias, 1 drivers
v0x557cdda3cc20_0 .net "p_out", 1 0, L_0x557cdddd7780;  1 drivers
v0x557cdda3ccc0_0 .net "t_out", 1 0, L_0x557cdddd73b0;  1 drivers
L_0x557cdddd6c60 .concat [ 1 1 0 0], L_0x557cdddd6ad0, L_0x557cdddd6ad0;
L_0x557cdddd7670 .concat [ 1 1 0 0], L_0x557cdddd7600, L_0x557cdddd7600;
L_0x557cdddd78f0 .concat8 [ 1 1 0 0], L_0x7f5061444ff8, L_0x7f5061444fb0;
L_0x557cdddd8890 .part L_0x557cdddd78f0, 1, 1;
L_0x557cdddd8930 .concat [ 1 1 0 0], L_0x557cdddd7600, L_0x557cdddd7600;
S_0x557cdda356c0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda35540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdd608ce0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda386a0_0 .net "S", 1 0, L_0x557cdddd73b0;  alias, 1 drivers
v0x557cdda38780_0 .net "a", 1 0, L_0x557cdddd6740;  alias, 1 drivers
v0x557cdda38840_0 .net "b", 1 0, L_0x557cdddd69a0;  alias, 1 drivers
v0x557cdda38910_0 .net "carin", 1 0, L_0x557cdddd7450;  1 drivers
v0x557cdda389f0_0 .net "cin", 0 0, L_0x557cdddd6ad0;  alias, 1 drivers
v0x557cdda38b30_0 .net "cout", 0 0, L_0x557cdddd74f0;  alias, 1 drivers
L_0x557cdd93a7e0 .part L_0x557cdddd6740, 1, 1;
L_0x557cdd102cc0 .part L_0x557cdddd69a0, 1, 1;
L_0x557cdddd6fe0 .part L_0x557cdddd7450, 0, 1;
L_0x557cdddd7270 .part L_0x557cdddd6740, 0, 1;
L_0x557cdddd7310 .part L_0x557cdddd69a0, 0, 1;
L_0x557cdddd73b0 .concat8 [ 1 1 0 0], L_0x557cdcfbd4c0, L_0x557cdddd6f70;
L_0x557cdddd7450 .concat8 [ 1 1 0 0], L_0x557cdddd7200, L_0x557cdd4f5ca0;
L_0x557cdddd74f0 .part L_0x557cdddd7450, 1, 1;
S_0x557cdda358c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda356c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd7200 .functor OR 1, L_0x557cdd0b3100, L_0x557cdddd7190, C4<0>, C4<0>;
v0x557cdda367c0_0 .net "S", 0 0, L_0x557cdcfbd4c0;  1 drivers
v0x557cdda36880_0 .net "a", 0 0, L_0x557cdddd7270;  1 drivers
v0x557cdda36950_0 .net "b", 0 0, L_0x557cdddd7310;  1 drivers
v0x557cdda36a50_0 .net "c_1", 0 0, L_0x557cdd0b3100;  1 drivers
v0x557cdda36b20_0 .net "c_2", 0 0, L_0x557cdddd7190;  1 drivers
v0x557cdda36c10_0 .net "cin", 0 0, L_0x557cdddd6ad0;  alias, 1 drivers
v0x557cdda36ce0_0 .net "cout", 0 0, L_0x557cdddd7200;  1 drivers
v0x557cdda36d80_0 .net "h_1_out", 0 0, L_0x557cdd4d07b0;  1 drivers
S_0x557cdda35b40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda358c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdd4d07b0 .functor XOR 1, L_0x557cdddd7270, L_0x557cdddd7310, C4<0>, C4<0>;
L_0x557cdd0b3100 .functor AND 1, L_0x557cdddd7270, L_0x557cdddd7310, C4<1>, C4<1>;
v0x557cdda35dd0_0 .net "S", 0 0, L_0x557cdd4d07b0;  alias, 1 drivers
v0x557cdda35eb0_0 .net "a", 0 0, L_0x557cdddd7270;  alias, 1 drivers
v0x557cdda35f70_0 .net "b", 0 0, L_0x557cdddd7310;  alias, 1 drivers
v0x557cdda36040_0 .net "cout", 0 0, L_0x557cdd0b3100;  alias, 1 drivers
S_0x557cdda361b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda358c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdcfbd4c0 .functor XOR 1, L_0x557cdd4d07b0, L_0x557cdddd6ad0, C4<0>, C4<0>;
L_0x557cdddd7190 .functor AND 1, L_0x557cdd4d07b0, L_0x557cdddd6ad0, C4<1>, C4<1>;
v0x557cdda36410_0 .net "S", 0 0, L_0x557cdcfbd4c0;  alias, 1 drivers
v0x557cdda364d0_0 .net "a", 0 0, L_0x557cdd4d07b0;  alias, 1 drivers
v0x557cdda365c0_0 .net "b", 0 0, L_0x557cdddd6ad0;  alias, 1 drivers
v0x557cdda36690_0 .net "cout", 0 0, L_0x557cdddd7190;  alias, 1 drivers
S_0x557cdda36e70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda356c0;
 .timescale 0 0;
P_0x557cdda37060 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda37120 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda36e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdd4f5ca0 .functor OR 1, L_0x557cdddd6eb0, L_0x557cdd245e90, C4<0>, C4<0>;
v0x557cdda37ff0_0 .net "S", 0 0, L_0x557cdddd6f70;  1 drivers
v0x557cdda380b0_0 .net "a", 0 0, L_0x557cdd93a7e0;  1 drivers
v0x557cdda38180_0 .net "b", 0 0, L_0x557cdd102cc0;  1 drivers
v0x557cdda38280_0 .net "c_1", 0 0, L_0x557cdddd6eb0;  1 drivers
v0x557cdda38350_0 .net "c_2", 0 0, L_0x557cdd245e90;  1 drivers
v0x557cdda38440_0 .net "cin", 0 0, L_0x557cdddd6fe0;  1 drivers
v0x557cdda38510_0 .net "cout", 0 0, L_0x557cdd4f5ca0;  1 drivers
v0x557cdda385b0_0 .net "h_1_out", 0 0, L_0x557cdddd6da0;  1 drivers
S_0x557cdda37370 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda37120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd6da0 .functor XOR 1, L_0x557cdd93a7e0, L_0x557cdd102cc0, C4<0>, C4<0>;
L_0x557cdddd6eb0 .functor AND 1, L_0x557cdd93a7e0, L_0x557cdd102cc0, C4<1>, C4<1>;
v0x557cdda37600_0 .net "S", 0 0, L_0x557cdddd6da0;  alias, 1 drivers
v0x557cdda376e0_0 .net "a", 0 0, L_0x557cdd93a7e0;  alias, 1 drivers
v0x557cdda377a0_0 .net "b", 0 0, L_0x557cdd102cc0;  alias, 1 drivers
v0x557cdda37870_0 .net "cout", 0 0, L_0x557cdddd6eb0;  alias, 1 drivers
S_0x557cdda379e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda37120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd6f70 .functor XOR 1, L_0x557cdddd6da0, L_0x557cdddd6fe0, C4<0>, C4<0>;
L_0x557cdd245e90 .functor AND 1, L_0x557cdddd6da0, L_0x557cdddd6fe0, C4<1>, C4<1>;
v0x557cdda37c40_0 .net "S", 0 0, L_0x557cdddd6f70;  alias, 1 drivers
v0x557cdda37d00_0 .net "a", 0 0, L_0x557cdddd6da0;  alias, 1 drivers
v0x557cdda37df0_0 .net "b", 0 0, L_0x557cdddd6fe0;  alias, 1 drivers
v0x557cdda37ec0_0 .net "cout", 0 0, L_0x557cdd245e90;  alias, 1 drivers
S_0x557cdda38c90 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda35540;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda38e80 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda3ba30_0 .net "S", 1 0, L_0x557cdddd86b0;  alias, 1 drivers
v0x557cdda3bad0_0 .net "a", 1 0, L_0x557cdddd77f0;  alias, 1 drivers
v0x557cdda3bb70_0 .net "b", 1 0, L_0x557cdddd78f0;  alias, 1 drivers
v0x557cdda3bc10_0 .net "carin", 1 0, L_0x557cdddd8750;  1 drivers
v0x557cdda3bcb0_0 .net "cin", 0 0, L_0x557cdddd8890;  1 drivers
v0x557cdda3bdf0_0 .net "cout", 0 0, L_0x557cdddd87f0;  alias, 1 drivers
L_0x557cdddd7c50 .part L_0x557cdddd77f0, 1, 1;
L_0x557cdddd7d80 .part L_0x557cdddd78f0, 1, 1;
L_0x557cdddd7eb0 .part L_0x557cdddd8750, 0, 1;
L_0x557cdddd8330 .part L_0x557cdddd77f0, 0, 1;
L_0x557cdddd84f0 .part L_0x557cdddd78f0, 0, 1;
L_0x557cdddd86b0 .concat8 [ 1 1 0 0], L_0x557cdddd80c0, L_0x557cdddd7a70;
L_0x557cdddd8750 .concat8 [ 1 1 0 0], L_0x557cdddd82c0, L_0x557cdddd7be0;
L_0x557cdddd87f0 .part L_0x557cdddd8750, 1, 1;
S_0x557cdda38fd0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda38c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd82c0 .functor OR 1, L_0x557cdddd8050, L_0x557cdddd81c0, C4<0>, C4<0>;
v0x557cdda39ed0_0 .net "S", 0 0, L_0x557cdddd80c0;  1 drivers
v0x557cdda39f90_0 .net "a", 0 0, L_0x557cdddd8330;  1 drivers
v0x557cdda3a060_0 .net "b", 0 0, L_0x557cdddd84f0;  1 drivers
v0x557cdda3a160_0 .net "c_1", 0 0, L_0x557cdddd8050;  1 drivers
v0x557cdda3a230_0 .net "c_2", 0 0, L_0x557cdddd81c0;  1 drivers
v0x557cdda3a320_0 .net "cin", 0 0, L_0x557cdddd8890;  alias, 1 drivers
v0x557cdda3a3f0_0 .net "cout", 0 0, L_0x557cdddd82c0;  1 drivers
v0x557cdda3a490_0 .net "h_1_out", 0 0, L_0x557cdddd7fe0;  1 drivers
S_0x557cdda39250 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda38fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd7fe0 .functor XOR 1, L_0x557cdddd8330, L_0x557cdddd84f0, C4<0>, C4<0>;
L_0x557cdddd8050 .functor AND 1, L_0x557cdddd8330, L_0x557cdddd84f0, C4<1>, C4<1>;
v0x557cdda394e0_0 .net "S", 0 0, L_0x557cdddd7fe0;  alias, 1 drivers
v0x557cdda395c0_0 .net "a", 0 0, L_0x557cdddd8330;  alias, 1 drivers
v0x557cdda39680_0 .net "b", 0 0, L_0x557cdddd84f0;  alias, 1 drivers
v0x557cdda39750_0 .net "cout", 0 0, L_0x557cdddd8050;  alias, 1 drivers
S_0x557cdda398c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda38fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd80c0 .functor XOR 1, L_0x557cdddd7fe0, L_0x557cdddd8890, C4<0>, C4<0>;
L_0x557cdddd81c0 .functor AND 1, L_0x557cdddd7fe0, L_0x557cdddd8890, C4<1>, C4<1>;
v0x557cdda39b20_0 .net "S", 0 0, L_0x557cdddd80c0;  alias, 1 drivers
v0x557cdda39be0_0 .net "a", 0 0, L_0x557cdddd7fe0;  alias, 1 drivers
v0x557cdda39cd0_0 .net "b", 0 0, L_0x557cdddd8890;  alias, 1 drivers
v0x557cdda39da0_0 .net "cout", 0 0, L_0x557cdddd81c0;  alias, 1 drivers
S_0x557cdda3a580 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda38c90;
 .timescale 0 0;
P_0x557cdda3a770 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda3a830 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda3a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd7be0 .functor OR 1, L_0x557cdddd7a00, L_0x557cdddd7b70, C4<0>, C4<0>;
v0x557cdda3b490_0 .net "S", 0 0, L_0x557cdddd7a70;  1 drivers
v0x557cdda3b530_0 .net "a", 0 0, L_0x557cdddd7c50;  1 drivers
v0x557cdda3b5d0_0 .net "b", 0 0, L_0x557cdddd7d80;  1 drivers
v0x557cdda3b670_0 .net "c_1", 0 0, L_0x557cdddd7a00;  1 drivers
v0x557cdda3b710_0 .net "c_2", 0 0, L_0x557cdddd7b70;  1 drivers
v0x557cdda3b800_0 .net "cin", 0 0, L_0x557cdddd7eb0;  1 drivers
v0x557cdda3b8a0_0 .net "cout", 0 0, L_0x557cdddd7be0;  1 drivers
v0x557cdda3b940_0 .net "h_1_out", 0 0, L_0x557cdddd7990;  1 drivers
S_0x557cdda3aa80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda3a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd7990 .functor XOR 1, L_0x557cdddd7c50, L_0x557cdddd7d80, C4<0>, C4<0>;
L_0x557cdddd7a00 .functor AND 1, L_0x557cdddd7c50, L_0x557cdddd7d80, C4<1>, C4<1>;
v0x557cdda3ad10_0 .net "S", 0 0, L_0x557cdddd7990;  alias, 1 drivers
v0x557cdda3adf0_0 .net "a", 0 0, L_0x557cdddd7c50;  alias, 1 drivers
v0x557cdda3aeb0_0 .net "b", 0 0, L_0x557cdddd7d80;  alias, 1 drivers
v0x557cdda3af80_0 .net "cout", 0 0, L_0x557cdddd7a00;  alias, 1 drivers
S_0x557cdda3b020 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda3a830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd7a70 .functor XOR 1, L_0x557cdddd7990, L_0x557cdddd7eb0, C4<0>, C4<0>;
L_0x557cdddd7b70 .functor AND 1, L_0x557cdddd7990, L_0x557cdddd7eb0, C4<1>, C4<1>;
v0x557cdda3b210_0 .net "S", 0 0, L_0x557cdddd7a70;  alias, 1 drivers
v0x557cdda3b2b0_0 .net "a", 0 0, L_0x557cdddd7990;  alias, 1 drivers
v0x557cdda3b350_0 .net "b", 0 0, L_0x557cdddd7eb0;  alias, 1 drivers
v0x557cdda3b3f0_0 .net "cout", 0 0, L_0x557cdddd7b70;  alias, 1 drivers
S_0x557cdda3ce10 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdda2fda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda3cf90 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdda42f60_0 .net "S", 3 0, L_0x557cddddab80;  alias, 1 drivers
v0x557cdda43020_0 .net "a", 3 0, L_0x557cdddd8bb0;  alias, 1 drivers
v0x557cdda430e0_0 .net "b", 3 0, L_0x557cdddd8e50;  alias, 1 drivers
v0x557cdda431d0_0 .net "carin", 3 0, L_0x557cddddad20;  1 drivers
L_0x7f50614450d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda432b0_0 .net "cin", 0 0, L_0x7f50614450d0;  1 drivers
v0x557cdda433f0_0 .net "cout", 0 0, L_0x557cddddae50;  alias, 1 drivers
L_0x557cdddd9200 .part L_0x557cdddd8bb0, 1, 1;
L_0x557cdddd9330 .part L_0x557cdddd8e50, 1, 1;
L_0x557cdddd9460 .part L_0x557cddddad20, 0, 1;
L_0x557cdddd9990 .part L_0x557cdddd8bb0, 2, 1;
L_0x557cdddd9b50 .part L_0x557cdddd8e50, 2, 1;
L_0x557cdddd9d10 .part L_0x557cddddad20, 1, 1;
L_0x557cdddda1a0 .part L_0x557cdddd8bb0, 3, 1;
L_0x557cdddda2d0 .part L_0x557cdddd8e50, 3, 1;
L_0x557cdddda450 .part L_0x557cddddad20, 2, 1;
L_0x557cdddda920 .part L_0x557cdddd8bb0, 0, 1;
L_0x557cddddaa50 .part L_0x557cdddd8e50, 0, 1;
L_0x557cddddab80 .concat8 [ 1 1 1 1], L_0x557cdddda660, L_0x557cdddd8fd0, L_0x557cdddd9710, L_0x557cdddd9f20;
L_0x557cddddad20 .concat8 [ 1 1 1 1], L_0x557cdddda8b0, L_0x557cdddd9190, L_0x557cdddd9920, L_0x557cdddda130;
L_0x557cddddae50 .part L_0x557cddddad20, 3, 1;
S_0x557cdda3d110 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda3ce10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddda8b0 .functor OR 1, L_0x557cdddda5f0, L_0x557cdddda7b0, C4<0>, C4<0>;
v0x557cdda3e010_0 .net "S", 0 0, L_0x557cdddda660;  1 drivers
v0x557cdda3e0d0_0 .net "a", 0 0, L_0x557cdddda920;  1 drivers
v0x557cdda3e1a0_0 .net "b", 0 0, L_0x557cddddaa50;  1 drivers
v0x557cdda3e2a0_0 .net "c_1", 0 0, L_0x557cdddda5f0;  1 drivers
v0x557cdda3e370_0 .net "c_2", 0 0, L_0x557cdddda7b0;  1 drivers
v0x557cdda3e460_0 .net "cin", 0 0, L_0x7f50614450d0;  alias, 1 drivers
v0x557cdda3e530_0 .net "cout", 0 0, L_0x557cdddda8b0;  1 drivers
v0x557cdda3e5d0_0 .net "h_1_out", 0 0, L_0x557cdddda580;  1 drivers
S_0x557cdda3d390 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda3d110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddda580 .functor XOR 1, L_0x557cdddda920, L_0x557cddddaa50, C4<0>, C4<0>;
L_0x557cdddda5f0 .functor AND 1, L_0x557cdddda920, L_0x557cddddaa50, C4<1>, C4<1>;
v0x557cdda3d620_0 .net "S", 0 0, L_0x557cdddda580;  alias, 1 drivers
v0x557cdda3d700_0 .net "a", 0 0, L_0x557cdddda920;  alias, 1 drivers
v0x557cdda3d7c0_0 .net "b", 0 0, L_0x557cddddaa50;  alias, 1 drivers
v0x557cdda3d890_0 .net "cout", 0 0, L_0x557cdddda5f0;  alias, 1 drivers
S_0x557cdda3da00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda3d110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddda660 .functor XOR 1, L_0x557cdddda580, L_0x7f50614450d0, C4<0>, C4<0>;
L_0x557cdddda7b0 .functor AND 1, L_0x557cdddda580, L_0x7f50614450d0, C4<1>, C4<1>;
v0x557cdda3dc60_0 .net "S", 0 0, L_0x557cdddda660;  alias, 1 drivers
v0x557cdda3dd20_0 .net "a", 0 0, L_0x557cdddda580;  alias, 1 drivers
v0x557cdda3de10_0 .net "b", 0 0, L_0x7f50614450d0;  alias, 1 drivers
v0x557cdda3dee0_0 .net "cout", 0 0, L_0x557cdddda7b0;  alias, 1 drivers
S_0x557cdda3e6c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda3ce10;
 .timescale 0 0;
P_0x557cdda3e8b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda3e970 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda3e6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd9190 .functor OR 1, L_0x557cdddd8f60, L_0x557cdddd90d0, C4<0>, C4<0>;
v0x557cdda3f840_0 .net "S", 0 0, L_0x557cdddd8fd0;  1 drivers
v0x557cdda3f900_0 .net "a", 0 0, L_0x557cdddd9200;  1 drivers
v0x557cdda3f9d0_0 .net "b", 0 0, L_0x557cdddd9330;  1 drivers
v0x557cdda3fad0_0 .net "c_1", 0 0, L_0x557cdddd8f60;  1 drivers
v0x557cdda3fba0_0 .net "c_2", 0 0, L_0x557cdddd90d0;  1 drivers
v0x557cdda3fc90_0 .net "cin", 0 0, L_0x557cdddd9460;  1 drivers
v0x557cdda3fd60_0 .net "cout", 0 0, L_0x557cdddd9190;  1 drivers
v0x557cdda3fe00_0 .net "h_1_out", 0 0, L_0x557cdddd8ef0;  1 drivers
S_0x557cdda3ebc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda3e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd8ef0 .functor XOR 1, L_0x557cdddd9200, L_0x557cdddd9330, C4<0>, C4<0>;
L_0x557cdddd8f60 .functor AND 1, L_0x557cdddd9200, L_0x557cdddd9330, C4<1>, C4<1>;
v0x557cdda3ee50_0 .net "S", 0 0, L_0x557cdddd8ef0;  alias, 1 drivers
v0x557cdda3ef30_0 .net "a", 0 0, L_0x557cdddd9200;  alias, 1 drivers
v0x557cdda3eff0_0 .net "b", 0 0, L_0x557cdddd9330;  alias, 1 drivers
v0x557cdda3f0c0_0 .net "cout", 0 0, L_0x557cdddd8f60;  alias, 1 drivers
S_0x557cdda3f230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda3e970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd8fd0 .functor XOR 1, L_0x557cdddd8ef0, L_0x557cdddd9460, C4<0>, C4<0>;
L_0x557cdddd90d0 .functor AND 1, L_0x557cdddd8ef0, L_0x557cdddd9460, C4<1>, C4<1>;
v0x557cdda3f490_0 .net "S", 0 0, L_0x557cdddd8fd0;  alias, 1 drivers
v0x557cdda3f550_0 .net "a", 0 0, L_0x557cdddd8ef0;  alias, 1 drivers
v0x557cdda3f640_0 .net "b", 0 0, L_0x557cdddd9460;  alias, 1 drivers
v0x557cdda3f710_0 .net "cout", 0 0, L_0x557cdddd90d0;  alias, 1 drivers
S_0x557cdda3fef0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda3ce10;
 .timescale 0 0;
P_0x557cdda400c0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda40180 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda3fef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddd9920 .functor OR 1, L_0x557cdddd9650, L_0x557cdddd9860, C4<0>, C4<0>;
v0x557cdda41080_0 .net "S", 0 0, L_0x557cdddd9710;  1 drivers
v0x557cdda41140_0 .net "a", 0 0, L_0x557cdddd9990;  1 drivers
v0x557cdda41210_0 .net "b", 0 0, L_0x557cdddd9b50;  1 drivers
v0x557cdda41310_0 .net "c_1", 0 0, L_0x557cdddd9650;  1 drivers
v0x557cdda413e0_0 .net "c_2", 0 0, L_0x557cdddd9860;  1 drivers
v0x557cdda414d0_0 .net "cin", 0 0, L_0x557cdddd9d10;  1 drivers
v0x557cdda415a0_0 .net "cout", 0 0, L_0x557cdddd9920;  1 drivers
v0x557cdda41640_0 .net "h_1_out", 0 0, L_0x557cdddd9590;  1 drivers
S_0x557cdda40400 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda40180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd9590 .functor XOR 1, L_0x557cdddd9990, L_0x557cdddd9b50, C4<0>, C4<0>;
L_0x557cdddd9650 .functor AND 1, L_0x557cdddd9990, L_0x557cdddd9b50, C4<1>, C4<1>;
v0x557cdda40690_0 .net "S", 0 0, L_0x557cdddd9590;  alias, 1 drivers
v0x557cdda40770_0 .net "a", 0 0, L_0x557cdddd9990;  alias, 1 drivers
v0x557cdda40830_0 .net "b", 0 0, L_0x557cdddd9b50;  alias, 1 drivers
v0x557cdda40900_0 .net "cout", 0 0, L_0x557cdddd9650;  alias, 1 drivers
S_0x557cdda40a70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda40180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd9710 .functor XOR 1, L_0x557cdddd9590, L_0x557cdddd9d10, C4<0>, C4<0>;
L_0x557cdddd9860 .functor AND 1, L_0x557cdddd9590, L_0x557cdddd9d10, C4<1>, C4<1>;
v0x557cdda40cd0_0 .net "S", 0 0, L_0x557cdddd9710;  alias, 1 drivers
v0x557cdda40d90_0 .net "a", 0 0, L_0x557cdddd9590;  alias, 1 drivers
v0x557cdda40e80_0 .net "b", 0 0, L_0x557cdddd9d10;  alias, 1 drivers
v0x557cdda40f50_0 .net "cout", 0 0, L_0x557cdddd9860;  alias, 1 drivers
S_0x557cdda41730 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda3ce10;
 .timescale 0 0;
P_0x557cdda41900 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda419e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda41730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdddda130 .functor OR 1, L_0x557cdddd9eb0, L_0x557cdddda070, C4<0>, C4<0>;
v0x557cdda428b0_0 .net "S", 0 0, L_0x557cdddd9f20;  1 drivers
v0x557cdda42970_0 .net "a", 0 0, L_0x557cdddda1a0;  1 drivers
v0x557cdda42a40_0 .net "b", 0 0, L_0x557cdddda2d0;  1 drivers
v0x557cdda42b40_0 .net "c_1", 0 0, L_0x557cdddd9eb0;  1 drivers
v0x557cdda42c10_0 .net "c_2", 0 0, L_0x557cdddda070;  1 drivers
v0x557cdda42d00_0 .net "cin", 0 0, L_0x557cdddda450;  1 drivers
v0x557cdda42dd0_0 .net "cout", 0 0, L_0x557cdddda130;  1 drivers
v0x557cdda42e70_0 .net "h_1_out", 0 0, L_0x557cdddd9e40;  1 drivers
S_0x557cdda41c30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd9e40 .functor XOR 1, L_0x557cdddda1a0, L_0x557cdddda2d0, C4<0>, C4<0>;
L_0x557cdddd9eb0 .functor AND 1, L_0x557cdddda1a0, L_0x557cdddda2d0, C4<1>, C4<1>;
v0x557cdda41ec0_0 .net "S", 0 0, L_0x557cdddd9e40;  alias, 1 drivers
v0x557cdda41fa0_0 .net "a", 0 0, L_0x557cdddda1a0;  alias, 1 drivers
v0x557cdda42060_0 .net "b", 0 0, L_0x557cdddda2d0;  alias, 1 drivers
v0x557cdda42130_0 .net "cout", 0 0, L_0x557cdddd9eb0;  alias, 1 drivers
S_0x557cdda422a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda419e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdddd9f20 .functor XOR 1, L_0x557cdddd9e40, L_0x557cdddda450, C4<0>, C4<0>;
L_0x557cdddda070 .functor AND 1, L_0x557cdddd9e40, L_0x557cdddda450, C4<1>, C4<1>;
v0x557cdda42500_0 .net "S", 0 0, L_0x557cdddd9f20;  alias, 1 drivers
v0x557cdda425c0_0 .net "a", 0 0, L_0x557cdddd9e40;  alias, 1 drivers
v0x557cdda426b0_0 .net "b", 0 0, L_0x557cdddda450;  alias, 1 drivers
v0x557cdda42780_0 .net "cout", 0 0, L_0x557cdddda070;  alias, 1 drivers
S_0x557cdda459b0 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cdd9f8c50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddde0880 .functor BUFZ 2, L_0x557cddddd930, C4<00>, C4<00>, C4<00>;
L_0x557cddde0ac0 .functor BUFZ 2, L_0x557cddde0590, C4<00>, C4<00>, C4<00>;
L_0x557cddde0bc0 .functor AND 1, L_0x557cddde0790, L_0x557cddde0a20, C4<1>, C4<1>;
L_0x557cddde0dc0 .functor AND 1, L_0x557cddde06f0, L_0x557cddde0980, C4<1>, C4<1>;
L_0x557cddde1060 .functor NOT 1, L_0x557cddde06f0, C4<0>, C4<0>, C4<0>;
L_0x557cddde10d0 .functor AND 1, L_0x557cddde1060, L_0x557cddde0790, C4<1>, C4<1>;
L_0x557cddde1190 .functor NOT 1, L_0x557cddde0980, C4<0>, C4<0>, C4<0>;
L_0x557cddde1200 .functor AND 1, L_0x557cddde1190, L_0x557cddde0a20, C4<1>, C4<1>;
L_0x557cddde1310 .functor XOR 1, L_0x557cddde06f0, L_0x557cddde0790, C4<0>, C4<0>;
L_0x557cddde14a0 .functor XOR 1, L_0x557cddde0980, L_0x557cddde0a20, C4<0>, C4<0>;
L_0x557cddde1630 .functor AND 1, L_0x557cddde1310, L_0x557cddde14a0, C4<1>, C4<1>;
L_0x557cddde44a0 .functor NOT 1, L_0x557cddde10d0, C4<0>, C4<0>, C4<0>;
L_0x557cddde45d0 .functor NOT 1, L_0x557cddde1200, C4<0>, C4<0>, C4<0>;
L_0x557cddde4690 .functor XOR 1, L_0x557cddde44a0, L_0x557cddde45d0, C4<0>, C4<0>;
L_0x557cddde75d0 .functor BUFZ 2, L_0x557cddde0c80, C4<00>, C4<00>, C4<00>;
L_0x557cddde77d0 .functor BUFZ 2, L_0x557cddde0ed0, C4<00>, C4<00>, C4<00>;
L_0x557cddde79b0 .functor BUFZ 2, L_0x557cddde7420, C4<00>, C4<00>, C4<00>;
v0x557cdda5ca80_0 .net "X", 1 0, L_0x557cddddd930;  alias, 1 drivers
v0x557cdda5cb60_0 .net "Xe", 0 0, L_0x557cddde0790;  1 drivers
v0x557cdda5cc20_0 .net "Xn", 0 0, L_0x557cddde06f0;  1 drivers
v0x557cdda5ccc0_0 .net "Y", 1 0, L_0x557cddde0590;  alias, 1 drivers
v0x557cdda5cd80_0 .net "Ye", 0 0, L_0x557cddde0a20;  1 drivers
v0x557cdda5ce90_0 .net "Yn", 0 0, L_0x557cddde0980;  1 drivers
v0x557cdda5cf50_0 .net "Z", 3 0, L_0x557cddde9890;  alias, 1 drivers
v0x557cdda5d060_0 .net *"_s12", 0 0, L_0x557cddde0bc0;  1 drivers
L_0x7f50614452c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5d140_0 .net/2s *"_s17", 0 0, L_0x7f50614452c8;  1 drivers
v0x557cdda5d220_0 .net *"_s21", 0 0, L_0x557cddde0dc0;  1 drivers
L_0x7f5061445310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5d300_0 .net/2s *"_s26", 0 0, L_0x7f5061445310;  1 drivers
v0x557cdda5d3e0_0 .net *"_s30", 0 0, L_0x557cddde1060;  1 drivers
v0x557cdda5d4c0_0 .net *"_s34", 0 0, L_0x557cddde1190;  1 drivers
v0x557cdda5d5a0_0 .net *"_s4", 1 0, L_0x557cddde0880;  1 drivers
v0x557cdda5d680_0 .net *"_s46", 0 0, L_0x557cddde1630;  1 drivers
L_0x7f50614453e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5d760_0 .net/2s *"_s51", 0 0, L_0x7f50614453e8;  1 drivers
v0x557cdda5d840_0 .net *"_s53", 0 0, L_0x557cddde44a0;  1 drivers
v0x557cdda5da30_0 .net *"_s55", 0 0, L_0x557cddde45d0;  1 drivers
v0x557cdda5db10_0 .net *"_s62", 1 0, L_0x557cddde75d0;  1 drivers
v0x557cdda5dbf0_0 .net *"_s67", 1 0, L_0x557cddde77d0;  1 drivers
L_0x7f5061445550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5dcd0_0 .net/2s *"_s70", 0 0, L_0x7f5061445550;  1 drivers
v0x557cdda5ddb0_0 .net *"_s75", 1 0, L_0x557cddde79b0;  1 drivers
L_0x7f5061445598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5de90_0 .net/2s *"_s79", 0 0, L_0x7f5061445598;  1 drivers
v0x557cdda5df70_0 .net *"_s9", 1 0, L_0x557cddde0ac0;  1 drivers
L_0x7f50614453a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5e050_0 .net "add", 0 0, L_0x7f50614453a0;  1 drivers
v0x557cdda5e0f0_0 .net "big_z0_z2", 3 0, L_0x557cddde7640;  1 drivers
v0x557cdda5e1b0_0 .net "big_z1", 3 0, L_0x557cddde7a20;  1 drivers
v0x557cdda5e250_0 .net "cout_z1", 0 0, L_0x557cddde5950;  1 drivers
v0x557cdda5e2f0_0 .net "cout_z1_1", 0 0, L_0x557cddde27b0;  1 drivers
v0x557cdda5e390_0 .net "dummy_cout", 0 0, L_0x557cddde9b60;  1 drivers
v0x557cdda5e430_0 .net "signX", 0 0, L_0x557cddde10d0;  1 drivers
v0x557cdda5e4d0_0 .net "signY", 0 0, L_0x557cddde1200;  1 drivers
v0x557cdda5e570_0 .net "sign_z3", 0 0, L_0x557cddde4690;  1 drivers
L_0x7f5061445358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda5e820_0 .net "sub", 0 0, L_0x7f5061445358;  1 drivers
v0x557cdda5e8e0_0 .net "z0", 1 0, L_0x557cddde0c80;  1 drivers
v0x557cdda5e9a0_0 .net "z1", 1 0, L_0x557cddde7420;  1 drivers
v0x557cdda5ea60_0 .net "z1_1", 1 0, L_0x557cddde4300;  1 drivers
v0x557cdda5eb00_0 .net "z2", 1 0, L_0x557cddde0ed0;  1 drivers
v0x557cdda5ebc0_0 .net "z3", 1 0, L_0x557cddde16a0;  1 drivers
v0x557cdda5ec60_0 .net "z3_1", 0 0, L_0x557cddde1310;  1 drivers
v0x557cdda5ed00_0 .net "z3_2", 0 0, L_0x557cddde14a0;  1 drivers
L_0x557cddde06f0 .part L_0x557cddde0880, 1, 1;
L_0x557cddde0790 .part L_0x557cddde0880, 0, 1;
L_0x557cddde0980 .part L_0x557cddde0ac0, 1, 1;
L_0x557cddde0a20 .part L_0x557cddde0ac0, 0, 1;
L_0x557cddde0c80 .concat8 [ 1 1 0 0], L_0x557cddde0bc0, L_0x7f50614452c8;
L_0x557cddde0ed0 .concat8 [ 1 1 0 0], L_0x557cddde0dc0, L_0x7f5061445310;
L_0x557cddde16a0 .concat8 [ 1 1 0 0], L_0x557cddde1630, L_0x7f50614453e8;
L_0x557cddde7640 .concat8 [ 2 2 0 0], L_0x557cddde75d0, L_0x557cddde77d0;
L_0x557cddde7a20 .concat8 [ 1 2 1 0], L_0x7f5061445550, L_0x557cddde79b0, L_0x7f5061445598;
S_0x557cdda45bd0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cdda459b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda45dc0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614495b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddde1740 .functor XOR 2, L_0x7f50614495b8, L_0x557cddde0ed0, C4<00>, C4<00>;
L_0x557cddde28a0 .functor NOT 1, L_0x557cddde27b0, C4<0>, C4<0>, C4<0>;
L_0x557cddde29a0 .functor AND 1, L_0x7f50614453a0, L_0x557cddde28a0, C4<1>, C4<1>;
L_0x557cddde2c10 .functor NOT 2, L_0x557cddde2b20, C4<00>, C4<00>, C4<00>;
L_0x557cddde2cd0 .functor AND 2, L_0x557cddde2620, L_0x557cddde2c10, C4<11>, C4<11>;
L_0x557cddde2d90 .functor NOT 2, L_0x557cddde2620, C4<00>, C4<00>, C4<00>;
L_0x557cddde4290 .functor AND 2, L_0x557cddde3e90, L_0x557cddde4160, C4<11>, C4<11>;
L_0x557cddde4300 .functor OR 2, L_0x557cddde2cd0, L_0x557cddde4290, C4<00>, C4<00>;
v0x557cdda4cd40_0 .net *"_s0", 1 0, L_0x7f50614495b8;  1 drivers
v0x557cdda4ce40_0 .net *"_s10", 1 0, L_0x557cddde2c10;  1 drivers
L_0x7f5061445430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda4cf20_0 .net/2s *"_s18", 0 0, L_0x7f5061445430;  1 drivers
L_0x7f5061445478 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda4cfe0_0 .net/2s *"_s23", 0 0, L_0x7f5061445478;  1 drivers
v0x557cdda4d0c0_0 .net *"_s27", 1 0, L_0x557cddde4160;  1 drivers
v0x557cdda4d1f0_0 .net *"_s4", 0 0, L_0x557cddde28a0;  1 drivers
v0x557cdda4d2d0_0 .net *"_s8", 1 0, L_0x557cddde2b20;  1 drivers
v0x557cdda4d3b0_0 .net "a", 1 0, L_0x557cddde0c80;  alias, 1 drivers
v0x557cdda4d470_0 .net "a_or_s", 0 0, L_0x7f50614453a0;  alias, 1 drivers
v0x557cdda4d510_0 .net "add_1", 1 0, L_0x557cddde2e50;  1 drivers
v0x557cdda4d5b0_0 .net "b", 1 0, L_0x557cddde0ed0;  alias, 1 drivers
v0x557cdda4d670_0 .net "cout", 0 0, L_0x557cddde27b0;  alias, 1 drivers
v0x557cdda4d740_0 .net "diff_is_negative", 0 0, L_0x557cddde29a0;  1 drivers
v0x557cdda4d7e0_0 .net "dummy_cout", 0 0, L_0x557cddde3fd0;  1 drivers
v0x557cdda4d8b0_0 .net "input_b", 1 0, L_0x557cddde1740;  1 drivers
v0x557cdda4d980_0 .net "inverted_out", 1 0, L_0x557cddde2d90;  1 drivers
v0x557cdda4da50_0 .net "n_out", 1 0, L_0x557cddde4290;  1 drivers
v0x557cdda4db10_0 .net "negated_out", 1 0, L_0x557cddde3e90;  1 drivers
v0x557cdda4dc00_0 .net "out", 1 0, L_0x557cddde4300;  alias, 1 drivers
v0x557cdda4dcc0_0 .net "p_out", 1 0, L_0x557cddde2cd0;  1 drivers
v0x557cdda4dda0_0 .net "t_out", 1 0, L_0x557cddde2620;  1 drivers
L_0x557cddde2b20 .concat [ 1 1 0 0], L_0x557cddde29a0, L_0x557cddde29a0;
L_0x557cddde2e50 .concat8 [ 1 1 0 0], L_0x7f5061445478, L_0x7f5061445430;
L_0x557cddde40c0 .part L_0x557cddde2e50, 1, 1;
L_0x557cddde4160 .concat [ 1 1 0 0], L_0x557cddde29a0, L_0x557cddde29a0;
S_0x557cdda45ee0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda45bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda460d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda49050_0 .net "S", 1 0, L_0x557cddde2620;  alias, 1 drivers
v0x557cdda49130_0 .net "a", 1 0, L_0x557cddde0c80;  alias, 1 drivers
v0x557cdda49210_0 .net "b", 1 0, L_0x557cddde1740;  alias, 1 drivers
v0x557cdda492d0_0 .net "carin", 1 0, L_0x557cddde26c0;  1 drivers
v0x557cdda493b0_0 .net "cin", 0 0, L_0x7f50614453a0;  alias, 1 drivers
v0x557cdda494f0_0 .net "cout", 0 0, L_0x557cddde27b0;  alias, 1 drivers
L_0x557cddde1c50 .part L_0x557cddde0c80, 1, 1;
L_0x557cddde1e10 .part L_0x557cddde1740, 1, 1;
L_0x557cddde1f40 .part L_0x557cddde26c0, 0, 1;
L_0x557cddde2330 .part L_0x557cddde0c80, 0, 1;
L_0x557cddde2460 .part L_0x557cddde1740, 0, 1;
L_0x557cddde2620 .concat8 [ 1 1 0 0], L_0x557cddde2150, L_0x557cddde19d0;
L_0x557cddde26c0 .concat8 [ 1 1 0 0], L_0x557cddde22c0, L_0x557cddde1be0;
L_0x557cddde27b0 .part L_0x557cddde26c0, 1, 1;
S_0x557cdda46250 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda45ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde22c0 .functor OR 1, L_0x557cddde20e0, L_0x557cddde2250, C4<0>, C4<0>;
v0x557cdda47170_0 .net "S", 0 0, L_0x557cddde2150;  1 drivers
v0x557cdda47230_0 .net "a", 0 0, L_0x557cddde2330;  1 drivers
v0x557cdda47300_0 .net "b", 0 0, L_0x557cddde2460;  1 drivers
v0x557cdda47400_0 .net "c_1", 0 0, L_0x557cddde20e0;  1 drivers
v0x557cdda474d0_0 .net "c_2", 0 0, L_0x557cddde2250;  1 drivers
v0x557cdda475c0_0 .net "cin", 0 0, L_0x7f50614453a0;  alias, 1 drivers
v0x557cdda47690_0 .net "cout", 0 0, L_0x557cddde22c0;  1 drivers
v0x557cdda47730_0 .net "h_1_out", 0 0, L_0x557cddde2070;  1 drivers
S_0x557cdda464f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda46250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde2070 .functor XOR 1, L_0x557cddde2330, L_0x557cddde2460, C4<0>, C4<0>;
L_0x557cddde20e0 .functor AND 1, L_0x557cddde2330, L_0x557cddde2460, C4<1>, C4<1>;
v0x557cdda46780_0 .net "S", 0 0, L_0x557cddde2070;  alias, 1 drivers
v0x557cdda46860_0 .net "a", 0 0, L_0x557cddde2330;  alias, 1 drivers
v0x557cdda46920_0 .net "b", 0 0, L_0x557cddde2460;  alias, 1 drivers
v0x557cdda469f0_0 .net "cout", 0 0, L_0x557cddde20e0;  alias, 1 drivers
S_0x557cdda46b60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda46250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde2150 .functor XOR 1, L_0x557cddde2070, L_0x7f50614453a0, C4<0>, C4<0>;
L_0x557cddde2250 .functor AND 1, L_0x557cddde2070, L_0x7f50614453a0, C4<1>, C4<1>;
v0x557cdda46dc0_0 .net "S", 0 0, L_0x557cddde2150;  alias, 1 drivers
v0x557cdda46e80_0 .net "a", 0 0, L_0x557cddde2070;  alias, 1 drivers
v0x557cdda46f70_0 .net "b", 0 0, L_0x7f50614453a0;  alias, 1 drivers
v0x557cdda47040_0 .net "cout", 0 0, L_0x557cddde2250;  alias, 1 drivers
S_0x557cdda47820 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda45ee0;
 .timescale 0 0;
P_0x557cdda47a10 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda47ad0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda47820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde1be0 .functor OR 1, L_0x557cddde1910, L_0x557cddde1b20, C4<0>, C4<0>;
v0x557cdda489a0_0 .net "S", 0 0, L_0x557cddde19d0;  1 drivers
v0x557cdda48a60_0 .net "a", 0 0, L_0x557cddde1c50;  1 drivers
v0x557cdda48b30_0 .net "b", 0 0, L_0x557cddde1e10;  1 drivers
v0x557cdda48c30_0 .net "c_1", 0 0, L_0x557cddde1910;  1 drivers
v0x557cdda48d00_0 .net "c_2", 0 0, L_0x557cddde1b20;  1 drivers
v0x557cdda48df0_0 .net "cin", 0 0, L_0x557cddde1f40;  1 drivers
v0x557cdda48ec0_0 .net "cout", 0 0, L_0x557cddde1be0;  1 drivers
v0x557cdda48f60_0 .net "h_1_out", 0 0, L_0x557cddde1800;  1 drivers
S_0x557cdda47d20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda47ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde1800 .functor XOR 1, L_0x557cddde1c50, L_0x557cddde1e10, C4<0>, C4<0>;
L_0x557cddde1910 .functor AND 1, L_0x557cddde1c50, L_0x557cddde1e10, C4<1>, C4<1>;
v0x557cdda47fb0_0 .net "S", 0 0, L_0x557cddde1800;  alias, 1 drivers
v0x557cdda48090_0 .net "a", 0 0, L_0x557cddde1c50;  alias, 1 drivers
v0x557cdda48150_0 .net "b", 0 0, L_0x557cddde1e10;  alias, 1 drivers
v0x557cdda48220_0 .net "cout", 0 0, L_0x557cddde1910;  alias, 1 drivers
S_0x557cdda48390 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda47ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde19d0 .functor XOR 1, L_0x557cddde1800, L_0x557cddde1f40, C4<0>, C4<0>;
L_0x557cddde1b20 .functor AND 1, L_0x557cddde1800, L_0x557cddde1f40, C4<1>, C4<1>;
v0x557cdda485f0_0 .net "S", 0 0, L_0x557cddde19d0;  alias, 1 drivers
v0x557cdda486b0_0 .net "a", 0 0, L_0x557cddde1800;  alias, 1 drivers
v0x557cdda487a0_0 .net "b", 0 0, L_0x557cddde1f40;  alias, 1 drivers
v0x557cdda48870_0 .net "cout", 0 0, L_0x557cddde1b20;  alias, 1 drivers
S_0x557cdda49650 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda45bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda49840 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda4c740_0 .net "S", 1 0, L_0x557cddde3e90;  alias, 1 drivers
v0x557cdda4c820_0 .net "a", 1 0, L_0x557cddde2d90;  alias, 1 drivers
v0x557cdda4c900_0 .net "b", 1 0, L_0x557cddde2e50;  alias, 1 drivers
v0x557cdda4c9c0_0 .net "carin", 1 0, L_0x557cddde3f30;  1 drivers
v0x557cdda4caa0_0 .net "cin", 0 0, L_0x557cddde40c0;  1 drivers
v0x557cdda4cbe0_0 .net "cout", 0 0, L_0x557cddde3fd0;  alias, 1 drivers
L_0x557cddde33e0 .part L_0x557cddde2d90, 1, 1;
L_0x557cddde3510 .part L_0x557cddde2e50, 1, 1;
L_0x557cddde3640 .part L_0x557cddde3f30, 0, 1;
L_0x557cddde3b10 .part L_0x557cddde2d90, 0, 1;
L_0x557cddde3cd0 .part L_0x557cddde2e50, 0, 1;
L_0x557cddde3e90 .concat8 [ 1 1 0 0], L_0x557cddde3850, L_0x557cddde3160;
L_0x557cddde3f30 .concat8 [ 1 1 0 0], L_0x557cddde3aa0, L_0x557cddde3370;
L_0x557cddde3fd0 .part L_0x557cddde3f30, 1, 1;
S_0x557cdda49960 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda49650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde3aa0 .functor OR 1, L_0x557cddde37e0, L_0x557cddde39a0, C4<0>, C4<0>;
v0x557cdda4a860_0 .net "S", 0 0, L_0x557cddde3850;  1 drivers
v0x557cdda4a920_0 .net "a", 0 0, L_0x557cddde3b10;  1 drivers
v0x557cdda4a9f0_0 .net "b", 0 0, L_0x557cddde3cd0;  1 drivers
v0x557cdda4aaf0_0 .net "c_1", 0 0, L_0x557cddde37e0;  1 drivers
v0x557cdda4abc0_0 .net "c_2", 0 0, L_0x557cddde39a0;  1 drivers
v0x557cdda4acb0_0 .net "cin", 0 0, L_0x557cddde40c0;  alias, 1 drivers
v0x557cdda4ad80_0 .net "cout", 0 0, L_0x557cddde3aa0;  1 drivers
v0x557cdda4ae20_0 .net "h_1_out", 0 0, L_0x557cddde3770;  1 drivers
S_0x557cdda49be0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda49960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde3770 .functor XOR 1, L_0x557cddde3b10, L_0x557cddde3cd0, C4<0>, C4<0>;
L_0x557cddde37e0 .functor AND 1, L_0x557cddde3b10, L_0x557cddde3cd0, C4<1>, C4<1>;
v0x557cdda49e70_0 .net "S", 0 0, L_0x557cddde3770;  alias, 1 drivers
v0x557cdda49f50_0 .net "a", 0 0, L_0x557cddde3b10;  alias, 1 drivers
v0x557cdda4a010_0 .net "b", 0 0, L_0x557cddde3cd0;  alias, 1 drivers
v0x557cdda4a0e0_0 .net "cout", 0 0, L_0x557cddde37e0;  alias, 1 drivers
S_0x557cdda4a250 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda49960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde3850 .functor XOR 1, L_0x557cddde3770, L_0x557cddde40c0, C4<0>, C4<0>;
L_0x557cddde39a0 .functor AND 1, L_0x557cddde3770, L_0x557cddde40c0, C4<1>, C4<1>;
v0x557cdda4a4b0_0 .net "S", 0 0, L_0x557cddde3850;  alias, 1 drivers
v0x557cdda4a570_0 .net "a", 0 0, L_0x557cddde3770;  alias, 1 drivers
v0x557cdda4a660_0 .net "b", 0 0, L_0x557cddde40c0;  alias, 1 drivers
v0x557cdda4a730_0 .net "cout", 0 0, L_0x557cddde39a0;  alias, 1 drivers
S_0x557cdda4af10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda49650;
 .timescale 0 0;
P_0x557cdda4b100 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda4b1c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda4af10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde3370 .functor OR 1, L_0x557cddde30a0, L_0x557cddde32b0, C4<0>, C4<0>;
v0x557cdda4c090_0 .net "S", 0 0, L_0x557cddde3160;  1 drivers
v0x557cdda4c150_0 .net "a", 0 0, L_0x557cddde33e0;  1 drivers
v0x557cdda4c220_0 .net "b", 0 0, L_0x557cddde3510;  1 drivers
v0x557cdda4c320_0 .net "c_1", 0 0, L_0x557cddde30a0;  1 drivers
v0x557cdda4c3f0_0 .net "c_2", 0 0, L_0x557cddde32b0;  1 drivers
v0x557cdda4c4e0_0 .net "cin", 0 0, L_0x557cddde3640;  1 drivers
v0x557cdda4c5b0_0 .net "cout", 0 0, L_0x557cddde3370;  1 drivers
v0x557cdda4c650_0 .net "h_1_out", 0 0, L_0x557cddde2f90;  1 drivers
S_0x557cdda4b410 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda4b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde2f90 .functor XOR 1, L_0x557cddde33e0, L_0x557cddde3510, C4<0>, C4<0>;
L_0x557cddde30a0 .functor AND 1, L_0x557cddde33e0, L_0x557cddde3510, C4<1>, C4<1>;
v0x557cdda4b6a0_0 .net "S", 0 0, L_0x557cddde2f90;  alias, 1 drivers
v0x557cdda4b780_0 .net "a", 0 0, L_0x557cddde33e0;  alias, 1 drivers
v0x557cdda4b840_0 .net "b", 0 0, L_0x557cddde3510;  alias, 1 drivers
v0x557cdda4b910_0 .net "cout", 0 0, L_0x557cddde30a0;  alias, 1 drivers
S_0x557cdda4ba80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda4b1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde3160 .functor XOR 1, L_0x557cddde2f90, L_0x557cddde3640, C4<0>, C4<0>;
L_0x557cddde32b0 .functor AND 1, L_0x557cddde2f90, L_0x557cddde3640, C4<1>, C4<1>;
v0x557cdda4bce0_0 .net "S", 0 0, L_0x557cddde3160;  alias, 1 drivers
v0x557cdda4bda0_0 .net "a", 0 0, L_0x557cddde2f90;  alias, 1 drivers
v0x557cdda4be90_0 .net "b", 0 0, L_0x557cddde3640;  alias, 1 drivers
v0x557cdda4bf60_0 .net "cout", 0 0, L_0x557cddde32b0;  alias, 1 drivers
S_0x557cdda4df40 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cdda459b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda4e0e0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddde4560 .functor XOR 2, L_0x557cddde4820, L_0x557cddde16a0, C4<00>, C4<00>;
L_0x557cddde5a40 .functor NOT 1, L_0x557cddde5950, C4<0>, C4<0>, C4<0>;
L_0x557cddde5b40 .functor AND 1, L_0x557cddde4690, L_0x557cddde5a40, C4<1>, C4<1>;
L_0x557cddde5ca0 .functor NOT 2, L_0x557cddde5bb0, C4<00>, C4<00>, C4<00>;
L_0x557cddde5d60 .functor AND 2, L_0x557cddde57c0, L_0x557cddde5ca0, C4<11>, C4<11>;
L_0x557cddde5e20 .functor NOT 2, L_0x557cddde57c0, C4<00>, C4<00>, C4<00>;
L_0x557cddde73b0 .functor AND 2, L_0x557cddde6fb0, L_0x557cddde7280, C4<11>, C4<11>;
L_0x557cddde7420 .functor OR 2, L_0x557cddde5d60, L_0x557cddde73b0, C4<00>, C4<00>;
v0x557cdda55060_0 .net *"_s0", 1 0, L_0x557cddde4820;  1 drivers
v0x557cdda55160_0 .net *"_s10", 1 0, L_0x557cddde5ca0;  1 drivers
L_0x7f50614454c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda55240_0 .net/2s *"_s18", 0 0, L_0x7f50614454c0;  1 drivers
L_0x7f5061445508 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda55300_0 .net/2s *"_s23", 0 0, L_0x7f5061445508;  1 drivers
v0x557cdda553e0_0 .net *"_s27", 1 0, L_0x557cddde7280;  1 drivers
v0x557cdda55510_0 .net *"_s4", 0 0, L_0x557cddde5a40;  1 drivers
v0x557cdda555f0_0 .net *"_s8", 1 0, L_0x557cddde5bb0;  1 drivers
v0x557cdda556d0_0 .net "a", 1 0, L_0x557cddde4300;  alias, 1 drivers
v0x557cdda557e0_0 .net "a_or_s", 0 0, L_0x557cddde4690;  alias, 1 drivers
v0x557cdda55880_0 .net "add_1", 1 0, L_0x557cddde5f70;  1 drivers
v0x557cdda55940_0 .net "b", 1 0, L_0x557cddde16a0;  alias, 1 drivers
v0x557cdda55a00_0 .net "cout", 0 0, L_0x557cddde5950;  alias, 1 drivers
v0x557cdda55aa0_0 .net "diff_is_negative", 0 0, L_0x557cddde5b40;  1 drivers
v0x557cdda55b40_0 .net "dummy_cout", 0 0, L_0x557cddde70f0;  1 drivers
v0x557cdda55be0_0 .net "input_b", 1 0, L_0x557cddde4560;  1 drivers
v0x557cdda55cb0_0 .net "inverted_out", 1 0, L_0x557cddde5e20;  1 drivers
v0x557cdda55d80_0 .net "n_out", 1 0, L_0x557cddde73b0;  1 drivers
v0x557cdda55f50_0 .net "negated_out", 1 0, L_0x557cddde6fb0;  1 drivers
v0x557cdda56040_0 .net "out", 1 0, L_0x557cddde7420;  alias, 1 drivers
v0x557cdda56100_0 .net "p_out", 1 0, L_0x557cddde5d60;  1 drivers
v0x557cdda561e0_0 .net "t_out", 1 0, L_0x557cddde57c0;  1 drivers
L_0x557cddde4820 .concat [ 1 1 0 0], L_0x557cddde4690, L_0x557cddde4690;
L_0x557cddde5bb0 .concat [ 1 1 0 0], L_0x557cddde5b40, L_0x557cddde5b40;
L_0x557cddde5f70 .concat8 [ 1 1 0 0], L_0x7f5061445508, L_0x7f50614454c0;
L_0x557cddde71e0 .part L_0x557cddde5f70, 1, 1;
L_0x557cddde7280 .concat [ 1 1 0 0], L_0x557cddde5b40, L_0x557cddde5b40;
S_0x557cdda4e230 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda4df40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda4e400 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda51380_0 .net "S", 1 0, L_0x557cddde57c0;  alias, 1 drivers
v0x557cdda51460_0 .net "a", 1 0, L_0x557cddde4300;  alias, 1 drivers
v0x557cdda51520_0 .net "b", 1 0, L_0x557cddde4560;  alias, 1 drivers
v0x557cdda515f0_0 .net "carin", 1 0, L_0x557cddde5860;  1 drivers
v0x557cdda516d0_0 .net "cin", 0 0, L_0x557cddde4690;  alias, 1 drivers
v0x557cdda51810_0 .net "cout", 0 0, L_0x557cddde5950;  alias, 1 drivers
L_0x557cddde4db0 .part L_0x557cddde4300, 1, 1;
L_0x557cddde4ee0 .part L_0x557cddde4560, 1, 1;
L_0x557cddde5010 .part L_0x557cddde5860, 0, 1;
L_0x557cddde5560 .part L_0x557cddde4300, 0, 1;
L_0x557cddde5600 .part L_0x557cddde4560, 0, 1;
L_0x557cddde57c0 .concat8 [ 1 1 0 0], L_0x557cddde5220, L_0x557cddde4b30;
L_0x557cddde5860 .concat8 [ 1 1 0 0], L_0x557cddde54f0, L_0x557cddde4d40;
L_0x557cddde5950 .part L_0x557cddde5860, 1, 1;
S_0x557cdda4e580 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda4e230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde54f0 .functor OR 1, L_0x557cddde51b0, L_0x557cddde5480, C4<0>, C4<0>;
v0x557cdda4f4a0_0 .net "S", 0 0, L_0x557cddde5220;  1 drivers
v0x557cdda4f560_0 .net "a", 0 0, L_0x557cddde5560;  1 drivers
v0x557cdda4f630_0 .net "b", 0 0, L_0x557cddde5600;  1 drivers
v0x557cdda4f730_0 .net "c_1", 0 0, L_0x557cddde51b0;  1 drivers
v0x557cdda4f800_0 .net "c_2", 0 0, L_0x557cddde5480;  1 drivers
v0x557cdda4f8f0_0 .net "cin", 0 0, L_0x557cddde4690;  alias, 1 drivers
v0x557cdda4f9c0_0 .net "cout", 0 0, L_0x557cddde54f0;  1 drivers
v0x557cdda4fa60_0 .net "h_1_out", 0 0, L_0x557cddde5140;  1 drivers
S_0x557cdda4e820 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde5140 .functor XOR 1, L_0x557cddde5560, L_0x557cddde5600, C4<0>, C4<0>;
L_0x557cddde51b0 .functor AND 1, L_0x557cddde5560, L_0x557cddde5600, C4<1>, C4<1>;
v0x557cdda4eab0_0 .net "S", 0 0, L_0x557cddde5140;  alias, 1 drivers
v0x557cdda4eb90_0 .net "a", 0 0, L_0x557cddde5560;  alias, 1 drivers
v0x557cdda4ec50_0 .net "b", 0 0, L_0x557cddde5600;  alias, 1 drivers
v0x557cdda4ed20_0 .net "cout", 0 0, L_0x557cddde51b0;  alias, 1 drivers
S_0x557cdda4ee90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda4e580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde5220 .functor XOR 1, L_0x557cddde5140, L_0x557cddde4690, C4<0>, C4<0>;
L_0x557cddde5480 .functor AND 1, L_0x557cddde5140, L_0x557cddde4690, C4<1>, C4<1>;
v0x557cdda4f0f0_0 .net "S", 0 0, L_0x557cddde5220;  alias, 1 drivers
v0x557cdda4f1b0_0 .net "a", 0 0, L_0x557cddde5140;  alias, 1 drivers
v0x557cdda4f2a0_0 .net "b", 0 0, L_0x557cddde4690;  alias, 1 drivers
v0x557cdda4f370_0 .net "cout", 0 0, L_0x557cddde5480;  alias, 1 drivers
S_0x557cdda4fb50 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda4e230;
 .timescale 0 0;
P_0x557cdda4fd40 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda4fe00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda4fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde4d40 .functor OR 1, L_0x557cddde4a70, L_0x557cddde4c80, C4<0>, C4<0>;
v0x557cdda50cd0_0 .net "S", 0 0, L_0x557cddde4b30;  1 drivers
v0x557cdda50d90_0 .net "a", 0 0, L_0x557cddde4db0;  1 drivers
v0x557cdda50e60_0 .net "b", 0 0, L_0x557cddde4ee0;  1 drivers
v0x557cdda50f60_0 .net "c_1", 0 0, L_0x557cddde4a70;  1 drivers
v0x557cdda51030_0 .net "c_2", 0 0, L_0x557cddde4c80;  1 drivers
v0x557cdda51120_0 .net "cin", 0 0, L_0x557cddde5010;  1 drivers
v0x557cdda511f0_0 .net "cout", 0 0, L_0x557cddde4d40;  1 drivers
v0x557cdda51290_0 .net "h_1_out", 0 0, L_0x557cddde4960;  1 drivers
S_0x557cdda50050 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda4fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde4960 .functor XOR 1, L_0x557cddde4db0, L_0x557cddde4ee0, C4<0>, C4<0>;
L_0x557cddde4a70 .functor AND 1, L_0x557cddde4db0, L_0x557cddde4ee0, C4<1>, C4<1>;
v0x557cdda502e0_0 .net "S", 0 0, L_0x557cddde4960;  alias, 1 drivers
v0x557cdda503c0_0 .net "a", 0 0, L_0x557cddde4db0;  alias, 1 drivers
v0x557cdda50480_0 .net "b", 0 0, L_0x557cddde4ee0;  alias, 1 drivers
v0x557cdda50550_0 .net "cout", 0 0, L_0x557cddde4a70;  alias, 1 drivers
S_0x557cdda506c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda4fe00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde4b30 .functor XOR 1, L_0x557cddde4960, L_0x557cddde5010, C4<0>, C4<0>;
L_0x557cddde4c80 .functor AND 1, L_0x557cddde4960, L_0x557cddde5010, C4<1>, C4<1>;
v0x557cdda50920_0 .net "S", 0 0, L_0x557cddde4b30;  alias, 1 drivers
v0x557cdda509e0_0 .net "a", 0 0, L_0x557cddde4960;  alias, 1 drivers
v0x557cdda50ad0_0 .net "b", 0 0, L_0x557cddde5010;  alias, 1 drivers
v0x557cdda50ba0_0 .net "cout", 0 0, L_0x557cddde4c80;  alias, 1 drivers
S_0x557cdda51970 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda4df40;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda51b60 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cdda54a60_0 .net "S", 1 0, L_0x557cddde6fb0;  alias, 1 drivers
v0x557cdda54b40_0 .net "a", 1 0, L_0x557cddde5e20;  alias, 1 drivers
v0x557cdda54c20_0 .net "b", 1 0, L_0x557cddde5f70;  alias, 1 drivers
v0x557cdda54ce0_0 .net "carin", 1 0, L_0x557cddde7050;  1 drivers
v0x557cdda54dc0_0 .net "cin", 0 0, L_0x557cddde71e0;  1 drivers
v0x557cdda54f00_0 .net "cout", 0 0, L_0x557cddde70f0;  alias, 1 drivers
L_0x557cddde6500 .part L_0x557cddde5e20, 1, 1;
L_0x557cddde6630 .part L_0x557cddde5f70, 1, 1;
L_0x557cddde6760 .part L_0x557cddde7050, 0, 1;
L_0x557cddde6c30 .part L_0x557cddde5e20, 0, 1;
L_0x557cddde6df0 .part L_0x557cddde5f70, 0, 1;
L_0x557cddde6fb0 .concat8 [ 1 1 0 0], L_0x557cddde6970, L_0x557cddde6280;
L_0x557cddde7050 .concat8 [ 1 1 0 0], L_0x557cddde6bc0, L_0x557cddde6490;
L_0x557cddde70f0 .part L_0x557cddde7050, 1, 1;
S_0x557cdda51c80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda51970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde6bc0 .functor OR 1, L_0x557cddde6900, L_0x557cddde6ac0, C4<0>, C4<0>;
v0x557cdda52b80_0 .net "S", 0 0, L_0x557cddde6970;  1 drivers
v0x557cdda52c40_0 .net "a", 0 0, L_0x557cddde6c30;  1 drivers
v0x557cdda52d10_0 .net "b", 0 0, L_0x557cddde6df0;  1 drivers
v0x557cdda52e10_0 .net "c_1", 0 0, L_0x557cddde6900;  1 drivers
v0x557cdda52ee0_0 .net "c_2", 0 0, L_0x557cddde6ac0;  1 drivers
v0x557cdda52fd0_0 .net "cin", 0 0, L_0x557cddde71e0;  alias, 1 drivers
v0x557cdda530a0_0 .net "cout", 0 0, L_0x557cddde6bc0;  1 drivers
v0x557cdda53140_0 .net "h_1_out", 0 0, L_0x557cddde6890;  1 drivers
S_0x557cdda51f00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda51c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde6890 .functor XOR 1, L_0x557cddde6c30, L_0x557cddde6df0, C4<0>, C4<0>;
L_0x557cddde6900 .functor AND 1, L_0x557cddde6c30, L_0x557cddde6df0, C4<1>, C4<1>;
v0x557cdda52190_0 .net "S", 0 0, L_0x557cddde6890;  alias, 1 drivers
v0x557cdda52270_0 .net "a", 0 0, L_0x557cddde6c30;  alias, 1 drivers
v0x557cdda52330_0 .net "b", 0 0, L_0x557cddde6df0;  alias, 1 drivers
v0x557cdda52400_0 .net "cout", 0 0, L_0x557cddde6900;  alias, 1 drivers
S_0x557cdda52570 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda51c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde6970 .functor XOR 1, L_0x557cddde6890, L_0x557cddde71e0, C4<0>, C4<0>;
L_0x557cddde6ac0 .functor AND 1, L_0x557cddde6890, L_0x557cddde71e0, C4<1>, C4<1>;
v0x557cdda527d0_0 .net "S", 0 0, L_0x557cddde6970;  alias, 1 drivers
v0x557cdda52890_0 .net "a", 0 0, L_0x557cddde6890;  alias, 1 drivers
v0x557cdda52980_0 .net "b", 0 0, L_0x557cddde71e0;  alias, 1 drivers
v0x557cdda52a50_0 .net "cout", 0 0, L_0x557cddde6ac0;  alias, 1 drivers
S_0x557cdda53230 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda51970;
 .timescale 0 0;
P_0x557cdda53420 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda534e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda53230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde6490 .functor OR 1, L_0x557cddde61c0, L_0x557cddde63d0, C4<0>, C4<0>;
v0x557cdda543b0_0 .net "S", 0 0, L_0x557cddde6280;  1 drivers
v0x557cdda54470_0 .net "a", 0 0, L_0x557cddde6500;  1 drivers
v0x557cdda54540_0 .net "b", 0 0, L_0x557cddde6630;  1 drivers
v0x557cdda54640_0 .net "c_1", 0 0, L_0x557cddde61c0;  1 drivers
v0x557cdda54710_0 .net "c_2", 0 0, L_0x557cddde63d0;  1 drivers
v0x557cdda54800_0 .net "cin", 0 0, L_0x557cddde6760;  1 drivers
v0x557cdda548d0_0 .net "cout", 0 0, L_0x557cddde6490;  1 drivers
v0x557cdda54970_0 .net "h_1_out", 0 0, L_0x557cddde60b0;  1 drivers
S_0x557cdda53730 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda534e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde60b0 .functor XOR 1, L_0x557cddde6500, L_0x557cddde6630, C4<0>, C4<0>;
L_0x557cddde61c0 .functor AND 1, L_0x557cddde6500, L_0x557cddde6630, C4<1>, C4<1>;
v0x557cdda539c0_0 .net "S", 0 0, L_0x557cddde60b0;  alias, 1 drivers
v0x557cdda53aa0_0 .net "a", 0 0, L_0x557cddde6500;  alias, 1 drivers
v0x557cdda53b60_0 .net "b", 0 0, L_0x557cddde6630;  alias, 1 drivers
v0x557cdda53c30_0 .net "cout", 0 0, L_0x557cddde61c0;  alias, 1 drivers
S_0x557cdda53da0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda534e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde6280 .functor XOR 1, L_0x557cddde60b0, L_0x557cddde6760, C4<0>, C4<0>;
L_0x557cddde63d0 .functor AND 1, L_0x557cddde60b0, L_0x557cddde6760, C4<1>, C4<1>;
v0x557cdda54000_0 .net "S", 0 0, L_0x557cddde6280;  alias, 1 drivers
v0x557cdda540c0_0 .net "a", 0 0, L_0x557cddde60b0;  alias, 1 drivers
v0x557cdda541b0_0 .net "b", 0 0, L_0x557cddde6760;  alias, 1 drivers
v0x557cdda54280_0 .net "cout", 0 0, L_0x557cddde63d0;  alias, 1 drivers
S_0x557cdda56380 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cdda459b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda56500 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdda5c4a0_0 .net "S", 3 0, L_0x557cddde9890;  alias, 1 drivers
v0x557cdda5c560_0 .net "a", 3 0, L_0x557cddde7640;  alias, 1 drivers
v0x557cdda5c640_0 .net "b", 3 0, L_0x557cddde7a20;  alias, 1 drivers
v0x557cdda5c700_0 .net "carin", 3 0, L_0x557cddde9a30;  1 drivers
L_0x7f50614455e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cdda5c7e0_0 .net "cin", 0 0, L_0x7f50614455e0;  1 drivers
v0x557cdda5c920_0 .net "cout", 0 0, L_0x557cddde9b60;  alias, 1 drivers
L_0x557cddde8000 .part L_0x557cddde7640, 1, 1;
L_0x557cddde8130 .part L_0x557cddde7a20, 1, 1;
L_0x557cddde8260 .part L_0x557cddde9a30, 0, 1;
L_0x557cddde86f0 .part L_0x557cddde7640, 2, 1;
L_0x557cddde88b0 .part L_0x557cddde7a20, 2, 1;
L_0x557cddde8a70 .part L_0x557cddde9a30, 1, 1;
L_0x557cddde8eb0 .part L_0x557cddde7640, 3, 1;
L_0x557cddde8fe0 .part L_0x557cddde7a20, 3, 1;
L_0x557cddde9160 .part L_0x557cddde9a30, 2, 1;
L_0x557cddde9630 .part L_0x557cddde7640, 0, 1;
L_0x557cddde9760 .part L_0x557cddde7a20, 0, 1;
L_0x557cddde9890 .concat8 [ 1 1 1 1], L_0x557cddde9370, L_0x557cddde7d80, L_0x557cddde8470, L_0x557cddde8c80;
L_0x557cddde9a30 .concat8 [ 1 1 1 1], L_0x557cddde95c0, L_0x557cddde7f90, L_0x557cddde8680, L_0x557cddde8e40;
L_0x557cddde9b60 .part L_0x557cddde9a30, 3, 1;
S_0x557cdda56680 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda56380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde95c0 .functor OR 1, L_0x557cddde9300, L_0x557cddde94c0, C4<0>, C4<0>;
v0x557cdda57580_0 .net "S", 0 0, L_0x557cddde9370;  1 drivers
v0x557cdda57640_0 .net "a", 0 0, L_0x557cddde9630;  1 drivers
v0x557cdda57710_0 .net "b", 0 0, L_0x557cddde9760;  1 drivers
v0x557cdda57810_0 .net "c_1", 0 0, L_0x557cddde9300;  1 drivers
v0x557cdda578e0_0 .net "c_2", 0 0, L_0x557cddde94c0;  1 drivers
v0x557cdda579d0_0 .net "cin", 0 0, L_0x7f50614455e0;  alias, 1 drivers
v0x557cdda57aa0_0 .net "cout", 0 0, L_0x557cddde95c0;  1 drivers
v0x557cdda57b40_0 .net "h_1_out", 0 0, L_0x557cddde9290;  1 drivers
S_0x557cdda56900 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda56680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde9290 .functor XOR 1, L_0x557cddde9630, L_0x557cddde9760, C4<0>, C4<0>;
L_0x557cddde9300 .functor AND 1, L_0x557cddde9630, L_0x557cddde9760, C4<1>, C4<1>;
v0x557cdda56b90_0 .net "S", 0 0, L_0x557cddde9290;  alias, 1 drivers
v0x557cdda56c70_0 .net "a", 0 0, L_0x557cddde9630;  alias, 1 drivers
v0x557cdda56d30_0 .net "b", 0 0, L_0x557cddde9760;  alias, 1 drivers
v0x557cdda56e00_0 .net "cout", 0 0, L_0x557cddde9300;  alias, 1 drivers
S_0x557cdda56f70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda56680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde9370 .functor XOR 1, L_0x557cddde9290, L_0x7f50614455e0, C4<0>, C4<0>;
L_0x557cddde94c0 .functor AND 1, L_0x557cddde9290, L_0x7f50614455e0, C4<1>, C4<1>;
v0x557cdda571d0_0 .net "S", 0 0, L_0x557cddde9370;  alias, 1 drivers
v0x557cdda57290_0 .net "a", 0 0, L_0x557cddde9290;  alias, 1 drivers
v0x557cdda57380_0 .net "b", 0 0, L_0x7f50614455e0;  alias, 1 drivers
v0x557cdda57450_0 .net "cout", 0 0, L_0x557cddde94c0;  alias, 1 drivers
S_0x557cdda57c30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda56380;
 .timescale 0 0;
P_0x557cdda57e20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda57ee0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda57c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde7f90 .functor OR 1, L_0x557cddde7cc0, L_0x557cddde7ed0, C4<0>, C4<0>;
v0x557cdda58db0_0 .net "S", 0 0, L_0x557cddde7d80;  1 drivers
v0x557cdda58e70_0 .net "a", 0 0, L_0x557cddde8000;  1 drivers
v0x557cdda58f40_0 .net "b", 0 0, L_0x557cddde8130;  1 drivers
v0x557cdda59040_0 .net "c_1", 0 0, L_0x557cddde7cc0;  1 drivers
v0x557cdda59110_0 .net "c_2", 0 0, L_0x557cddde7ed0;  1 drivers
v0x557cdda59200_0 .net "cin", 0 0, L_0x557cddde8260;  1 drivers
v0x557cdda592d0_0 .net "cout", 0 0, L_0x557cddde7f90;  1 drivers
v0x557cdda59370_0 .net "h_1_out", 0 0, L_0x557cddde7bb0;  1 drivers
S_0x557cdda58130 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda57ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde7bb0 .functor XOR 1, L_0x557cddde8000, L_0x557cddde8130, C4<0>, C4<0>;
L_0x557cddde7cc0 .functor AND 1, L_0x557cddde8000, L_0x557cddde8130, C4<1>, C4<1>;
v0x557cdda583c0_0 .net "S", 0 0, L_0x557cddde7bb0;  alias, 1 drivers
v0x557cdda584a0_0 .net "a", 0 0, L_0x557cddde8000;  alias, 1 drivers
v0x557cdda58560_0 .net "b", 0 0, L_0x557cddde8130;  alias, 1 drivers
v0x557cdda58630_0 .net "cout", 0 0, L_0x557cddde7cc0;  alias, 1 drivers
S_0x557cdda587a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda57ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde7d80 .functor XOR 1, L_0x557cddde7bb0, L_0x557cddde8260, C4<0>, C4<0>;
L_0x557cddde7ed0 .functor AND 1, L_0x557cddde7bb0, L_0x557cddde8260, C4<1>, C4<1>;
v0x557cdda58a00_0 .net "S", 0 0, L_0x557cddde7d80;  alias, 1 drivers
v0x557cdda58ac0_0 .net "a", 0 0, L_0x557cddde7bb0;  alias, 1 drivers
v0x557cdda58bb0_0 .net "b", 0 0, L_0x557cddde8260;  alias, 1 drivers
v0x557cdda58c80_0 .net "cout", 0 0, L_0x557cddde7ed0;  alias, 1 drivers
S_0x557cdda59460 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda56380;
 .timescale 0 0;
P_0x557cdda59630 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda596f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda59460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde8680 .functor OR 1, L_0x557cddde8400, L_0x557cddde85c0, C4<0>, C4<0>;
v0x557cdda5a5f0_0 .net "S", 0 0, L_0x557cddde8470;  1 drivers
v0x557cdda5a6b0_0 .net "a", 0 0, L_0x557cddde86f0;  1 drivers
v0x557cdda5a780_0 .net "b", 0 0, L_0x557cddde88b0;  1 drivers
v0x557cdda5a880_0 .net "c_1", 0 0, L_0x557cddde8400;  1 drivers
v0x557cdda5a950_0 .net "c_2", 0 0, L_0x557cddde85c0;  1 drivers
v0x557cdda5aa40_0 .net "cin", 0 0, L_0x557cddde8a70;  1 drivers
v0x557cdda5ab10_0 .net "cout", 0 0, L_0x557cddde8680;  1 drivers
v0x557cdda5abb0_0 .net "h_1_out", 0 0, L_0x557cddde8390;  1 drivers
S_0x557cdda59970 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde8390 .functor XOR 1, L_0x557cddde86f0, L_0x557cddde88b0, C4<0>, C4<0>;
L_0x557cddde8400 .functor AND 1, L_0x557cddde86f0, L_0x557cddde88b0, C4<1>, C4<1>;
v0x557cdda59c00_0 .net "S", 0 0, L_0x557cddde8390;  alias, 1 drivers
v0x557cdda59ce0_0 .net "a", 0 0, L_0x557cddde86f0;  alias, 1 drivers
v0x557cdda59da0_0 .net "b", 0 0, L_0x557cddde88b0;  alias, 1 drivers
v0x557cdda59e70_0 .net "cout", 0 0, L_0x557cddde8400;  alias, 1 drivers
S_0x557cdda59fe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda596f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde8470 .functor XOR 1, L_0x557cddde8390, L_0x557cddde8a70, C4<0>, C4<0>;
L_0x557cddde85c0 .functor AND 1, L_0x557cddde8390, L_0x557cddde8a70, C4<1>, C4<1>;
v0x557cdda5a240_0 .net "S", 0 0, L_0x557cddde8470;  alias, 1 drivers
v0x557cdda5a300_0 .net "a", 0 0, L_0x557cddde8390;  alias, 1 drivers
v0x557cdda5a3f0_0 .net "b", 0 0, L_0x557cddde8a70;  alias, 1 drivers
v0x557cdda5a4c0_0 .net "cout", 0 0, L_0x557cddde85c0;  alias, 1 drivers
S_0x557cdda5aca0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda56380;
 .timescale 0 0;
P_0x557cdda5ae70 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda5af50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda5aca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddde8e40 .functor OR 1, L_0x557cddde8c10, L_0x557cddde8d80, C4<0>, C4<0>;
v0x557cdda5be20_0 .net "S", 0 0, L_0x557cddde8c80;  1 drivers
v0x557cdda5bee0_0 .net "a", 0 0, L_0x557cddde8eb0;  1 drivers
v0x557cdda5bfb0_0 .net "b", 0 0, L_0x557cddde8fe0;  1 drivers
v0x557cdda5c050_0 .net "c_1", 0 0, L_0x557cddde8c10;  1 drivers
v0x557cdda5c120_0 .net "c_2", 0 0, L_0x557cddde8d80;  1 drivers
v0x557cdda5c240_0 .net "cin", 0 0, L_0x557cddde9160;  1 drivers
v0x557cdda5c310_0 .net "cout", 0 0, L_0x557cddde8e40;  1 drivers
v0x557cdda5c3b0_0 .net "h_1_out", 0 0, L_0x557cddde8ba0;  1 drivers
S_0x557cdda5b1a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda5af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde8ba0 .functor XOR 1, L_0x557cddde8eb0, L_0x557cddde8fe0, C4<0>, C4<0>;
L_0x557cddde8c10 .functor AND 1, L_0x557cddde8eb0, L_0x557cddde8fe0, C4<1>, C4<1>;
v0x557cdda5b430_0 .net "S", 0 0, L_0x557cddde8ba0;  alias, 1 drivers
v0x557cdda5b510_0 .net "a", 0 0, L_0x557cddde8eb0;  alias, 1 drivers
v0x557cdda5b5d0_0 .net "b", 0 0, L_0x557cddde8fe0;  alias, 1 drivers
v0x557cdda5b6a0_0 .net "cout", 0 0, L_0x557cddde8c10;  alias, 1 drivers
S_0x557cdda5b810 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda5af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddde8c80 .functor XOR 1, L_0x557cddde8ba0, L_0x557cddde9160, C4<0>, C4<0>;
L_0x557cddde8d80 .functor AND 1, L_0x557cddde8ba0, L_0x557cddde9160, C4<1>, C4<1>;
v0x557cdda5ba70_0 .net "S", 0 0, L_0x557cddde8c80;  alias, 1 drivers
v0x557cdda5bb30_0 .net "a", 0 0, L_0x557cddde8ba0;  alias, 1 drivers
v0x557cdda5bc20_0 .net "b", 0 0, L_0x557cddde9160;  alias, 1 drivers
v0x557cdda5bcf0_0 .net "cout", 0 0, L_0x557cddde8d80;  alias, 1 drivers
S_0x557cdda62d30 .scope module, "dut3" "karatsuba_8" 3 242, 3 176 0, S_0x557cdd75ab20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "X"
    .port_info 1 /INPUT 8 "Y"
    .port_info 2 /OUTPUT 16 "Z"
L_0x557cdde22ed0 .functor BUFZ 8, L_0x557cdde1b480, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cdde231a0 .functor BUFZ 8, L_0x557cdde22d20, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddec2850 .functor NOT 1, L_0x557cdde82140, C4<0>, C4<0>, C4<0>;
L_0x557cddec28c0 .functor NOT 1, L_0x557cdde86c00, C4<0>, C4<0>, C4<0>;
L_0x557cddec2930 .functor XOR 1, L_0x557cddec2850, L_0x557cddec28c0, C4<0>, C4<0>;
L_0x557cddecb620 .functor BUFZ 8, L_0x557cdde515f0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddecb7d0 .functor BUFZ 8, L_0x557cdde80140, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddecb890 .functor BUFZ 8, L_0x557cddecb470, C4<00000000>, C4<00000000>, C4<00000000>;
v0x557cddca4b80_0 .net "X", 7 0, L_0x557cdde1b480;  alias, 1 drivers
v0x557cddca4c40_0 .net "Xe", 3 0, L_0x557cdde22e30;  1 drivers
v0x557cddca4d30_0 .net "Xn", 3 0, L_0x557cdde22d90;  1 drivers
v0x557cddca4dd0_0 .net "Y", 7 0, L_0x557cdde22d20;  alias, 1 drivers
v0x557cddca4e90_0 .net "Ye", 3 0, L_0x557cdde23100;  1 drivers
v0x557cddca4fd0_0 .net "Yn", 3 0, L_0x557cdde22fd0;  1 drivers
v0x557cddca5090_0 .net "Z", 15 0, L_0x557cdded3f10;  alias, 1 drivers
v0x557cddca51a0_0 .net *"_s14", 0 0, L_0x557cddec2850;  1 drivers
v0x557cddca5280_0 .net *"_s16", 0 0, L_0x557cddec28c0;  1 drivers
v0x557cddca53f0_0 .net *"_s23", 7 0, L_0x557cddecb620;  1 drivers
v0x557cddca54d0_0 .net *"_s28", 7 0, L_0x557cddecb7d0;  1 drivers
L_0x7f50614487f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557cddca55b0_0 .net/2s *"_s31", 3 0, L_0x7f50614487f0;  1 drivers
v0x557cddca5690_0 .net *"_s36", 7 0, L_0x557cddecb890;  1 drivers
v0x557cddca5770_0 .net *"_s4", 7 0, L_0x557cdde22ed0;  1 drivers
L_0x7f5061448838 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x557cddca5850_0 .net/2s *"_s40", 3 0, L_0x7f5061448838;  1 drivers
v0x557cddca5930_0 .net *"_s9", 7 0, L_0x557cdde231a0;  1 drivers
L_0x7f50614478c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca5a10_0 .net "add", 0 0, L_0x7f50614478c0;  1 drivers
v0x557cddca5ab0_0 .net "big_z0_z2", 15 0, L_0x557cddecb690;  1 drivers
v0x557cddca5b70_0 .net "big_z1", 15 0, L_0x557cddecb950;  1 drivers
v0x557cddca5c10_0 .net "cout_z1", 0 0, L_0x557cddec66d0;  1 drivers
v0x557cddca5cb0_0 .net "cout_z1_1", 0 0, L_0x557cddebe4b0;  1 drivers
v0x557cddca5d50_0 .net "dummy_cout", 0 0, L_0x557cdded4960;  1 drivers
v0x557cddca5df0_0 .net "signX", 0 0, L_0x557cdde82140;  1 drivers
v0x557cddca5ee0_0 .net "signY", 0 0, L_0x557cdde86c00;  1 drivers
v0x557cddca5fd0_0 .net "sign_z3", 0 0, L_0x557cddec2930;  1 drivers
L_0x7f5061447758 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddca6100_0 .net "sub", 0 0, L_0x7f5061447758;  1 drivers
v0x557cddca62b0_0 .net "z0", 7 0, L_0x557cdde515f0;  1 drivers
v0x557cddca6350_0 .net "z1", 7 0, L_0x557cddecb470;  1 drivers
v0x557cddca63f0_0 .net "z1_1", 7 0, L_0x557cddec27e0;  1 drivers
v0x557cddca6490_0 .net "z2", 7 0, L_0x557cdde80140;  1 drivers
v0x557cddca6550_0 .net "z3", 7 0, L_0x557cddeb9b40;  1 drivers
v0x557cddca6610_0 .net "z3_1", 3 0, L_0x557cdde84b50;  1 drivers
v0x557cddca66d0_0 .net "z3_2", 3 0, L_0x557cdde89690;  1 drivers
L_0x557cdde22d90 .part L_0x557cdde22ed0, 4, 4;
L_0x557cdde22e30 .part L_0x557cdde22ed0, 0, 4;
L_0x557cdde22fd0 .part L_0x557cdde231a0, 4, 4;
L_0x557cdde23100 .part L_0x557cdde231a0, 0, 4;
L_0x557cddecb690 .concat8 [ 8 8 0 0], L_0x557cddecb620, L_0x557cddecb7d0;
L_0x557cddecb950 .concat8 [ 4 8 4 0], L_0x7f50614487f0, L_0x557cddecb890, L_0x7f5061448838;
S_0x557cdda62f50 .scope module, "A_1" "adder_subtractor_Nbit" 3 199, 3 48 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda63140 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x7f5061449cc0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x557cddeb9c70 .functor XOR 8, L_0x7f5061449cc0, L_0x557cdde80140, C4<00000000>, C4<00000000>;
L_0x557cddeb81b0 .functor NOT 1, L_0x557cddebe4b0, C4<0>, C4<0>, C4<0>;
L_0x557cddebe2d0 .functor AND 1, L_0x7f50614478c0, L_0x557cddeb81b0, C4<1>, C4<1>;
L_0x557cddebe8f0 .functor NOT 8, L_0x557cddebe740, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddebe960 .functor AND 8, L_0x557cddebe230, L_0x557cddebe8f0, C4<11111111>, C4<11111111>;
L_0x557cddebe9d0 .functor NOT 8, L_0x557cddebe230, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddec2770 .functor AND 8, L_0x557cddec20c0, L_0x557cddec24c0, C4<11111111>, C4<11111111>;
L_0x557cddec27e0 .functor OR 8, L_0x557cddebe960, L_0x557cddec2770, C4<00000000>, C4<00000000>;
v0x557cdda7c1e0_0 .net *"_s0", 7 0, L_0x7f5061449cc0;  1 drivers
v0x557cdda7c2e0_0 .net *"_s10", 7 0, L_0x557cddebe8f0;  1 drivers
L_0x7f50614486d0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdda7c3c0_0 .net/2s *"_s18", 6 0, L_0x7f50614486d0;  1 drivers
L_0x7f5061448718 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda7c480_0 .net/2s *"_s23", 0 0, L_0x7f5061448718;  1 drivers
v0x557cdda7c560_0 .net *"_s27", 7 0, L_0x557cddec24c0;  1 drivers
v0x557cdda7c690_0 .net *"_s4", 0 0, L_0x557cddeb81b0;  1 drivers
v0x557cdda7c770_0 .net *"_s8", 7 0, L_0x557cddebe740;  1 drivers
v0x557cdda7c850_0 .net "a", 7 0, L_0x557cdde515f0;  alias, 1 drivers
v0x557cdda7c910_0 .net "a_or_s", 0 0, L_0x7f50614478c0;  alias, 1 drivers
v0x557cdda7c9b0_0 .net "add_1", 7 0, L_0x557cddebea40;  1 drivers
v0x557cdda7ca50_0 .net "b", 7 0, L_0x557cdde80140;  alias, 1 drivers
v0x557cdda7cb10_0 .net "cout", 0 0, L_0x557cddebe4b0;  alias, 1 drivers
v0x557cdda7cbe0_0 .net "diff_is_negative", 0 0, L_0x557cddebe2d0;  1 drivers
v0x557cdda7cc80_0 .net "dummy_cout", 0 0, L_0x557cddec2340;  1 drivers
v0x557cdda7cd50_0 .net "input_b", 7 0, L_0x557cddeb9c70;  1 drivers
v0x557cdda7ce20_0 .net "inverted_out", 7 0, L_0x557cddebe9d0;  1 drivers
v0x557cdda7cef0_0 .net "n_out", 7 0, L_0x557cddec2770;  1 drivers
v0x557cdda7cfb0_0 .net "negated_out", 7 0, L_0x557cddec20c0;  1 drivers
v0x557cdda7d050_0 .net "out", 7 0, L_0x557cddec27e0;  alias, 1 drivers
v0x557cdda7d0f0_0 .net "p_out", 7 0, L_0x557cddebe960;  1 drivers
v0x557cdda7d190_0 .net "t_out", 7 0, L_0x557cddebe230;  1 drivers
LS_0x557cddebe740_0_0 .concat [ 1 1 1 1], L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0;
LS_0x557cddebe740_0_4 .concat [ 1 1 1 1], L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0;
L_0x557cddebe740 .concat [ 4 4 0 0], LS_0x557cddebe740_0_0, LS_0x557cddebe740_0_4;
L_0x557cddebea40 .concat8 [ 1 7 0 0], L_0x7f5061448718, L_0x7f50614486d0;
L_0x557cddec2160 .part L_0x557cddebea40, 7, 1;
LS_0x557cddec24c0_0_0 .concat [ 1 1 1 1], L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0;
LS_0x557cddec24c0_0_4 .concat [ 1 1 1 1], L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0, L_0x557cddebe2d0;
L_0x557cddec24c0 .concat [ 4 4 0 0], LS_0x557cddec24c0_0_0, LS_0x557cddec24c0_0_4;
S_0x557cdda632f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda62f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda634e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdda6f3a0_0 .net "S", 7 0, L_0x557cddebe230;  alias, 1 drivers
v0x557cdda6f480_0 .net "a", 7 0, L_0x557cdde515f0;  alias, 1 drivers
v0x557cdda6f560_0 .net "b", 7 0, L_0x557cddeb9c70;  alias, 1 drivers
v0x557cdda6f620_0 .net "carin", 7 0, L_0x557cddebe0e0;  1 drivers
v0x557cdda6f700_0 .net "cin", 0 0, L_0x7f50614478c0;  alias, 1 drivers
v0x557cdda6f840_0 .net "cout", 0 0, L_0x557cddebe4b0;  alias, 1 drivers
L_0x557cddeba6a0 .part L_0x557cdde515f0, 1, 1;
L_0x557cddeba7f0 .part L_0x557cddeb9c70, 1, 1;
L_0x557cddeba920 .part L_0x557cddebe0e0, 0, 1;
L_0x557cddebae70 .part L_0x557cdde515f0, 2, 1;
L_0x557cddebafa0 .part L_0x557cddeb9c70, 2, 1;
L_0x557cddebb160 .part L_0x557cddebe0e0, 1, 1;
L_0x557cddebb700 .part L_0x557cdde515f0, 3, 1;
L_0x557cddebb940 .part L_0x557cddeb9c70, 3, 1;
L_0x557cddebba30 .part L_0x557cddebe0e0, 2, 1;
L_0x557cddebbfa0 .part L_0x557cdde515f0, 4, 1;
L_0x557cddebc0d0 .part L_0x557cddeb9c70, 4, 1;
L_0x557cddebc200 .part L_0x557cddebe0e0, 3, 1;
L_0x557cddebc7d0 .part L_0x557cdde515f0, 5, 1;
L_0x557cddebc900 .part L_0x557cddeb9c70, 5, 1;
L_0x557cddebca30 .part L_0x557cddebe0e0, 4, 1;
L_0x557cddebcf30 .part L_0x557cdde515f0, 6, 1;
L_0x557cddebd0f0 .part L_0x557cddeb9c70, 6, 1;
L_0x557cddebd330 .part L_0x557cddebe0e0, 5, 1;
L_0x557cddebd820 .part L_0x557cdde515f0, 7, 1;
L_0x557cddebd950 .part L_0x557cddeb9c70, 7, 1;
L_0x557cddebd3d0 .part L_0x557cddebe0e0, 6, 1;
L_0x557cddebdfb0 .part L_0x557cdde515f0, 0, 1;
L_0x557cddebda80 .part L_0x557cddeb9c70, 0, 1;
LS_0x557cddebe230_0_0 .concat8 [ 1 1 1 1], L_0x557cddebdd00, L_0x557cddeba430, L_0x557cddebab70, L_0x557cddebb400;
LS_0x557cddebe230_0_4 .concat8 [ 1 1 1 1], L_0x557cddebbca0, L_0x557cddebc570, L_0x557cddebcc30, L_0x557cddebd5b0;
L_0x557cddebe230 .concat8 [ 4 4 0 0], LS_0x557cddebe230_0_0, LS_0x557cddebe230_0_4;
LS_0x557cddebe0e0_0_0 .concat8 [ 1 1 1 1], L_0x557cddebdf20, L_0x557cddeba610, L_0x557cddebade0, L_0x557cddebb670;
LS_0x557cddebe0e0_0_4 .concat8 [ 1 1 1 1], L_0x557cddebbf10, L_0x557cddebc740, L_0x557cddebcea0, L_0x557cddebd790;
L_0x557cddebe0e0 .concat8 [ 4 4 0 0], LS_0x557cddebe0e0_0_0, LS_0x557cddebe0e0_0_4;
L_0x557cddebe4b0 .part L_0x557cddebe0e0, 7, 1;
S_0x557cdda63600 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda632f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebdf20 .functor OR 1, L_0x557cddebdc70, L_0x557cddebde90, C4<0>, C4<0>;
v0x557cdda643d0_0 .net "S", 0 0, L_0x557cddebdd00;  1 drivers
v0x557cdda64490_0 .net "a", 0 0, L_0x557cddebdfb0;  1 drivers
v0x557cdda64530_0 .net "b", 0 0, L_0x557cddebda80;  1 drivers
v0x557cdda64600_0 .net "c_1", 0 0, L_0x557cddebdc70;  1 drivers
v0x557cdda646d0_0 .net "c_2", 0 0, L_0x557cddebde90;  1 drivers
v0x557cdda647c0_0 .net "cin", 0 0, L_0x7f50614478c0;  alias, 1 drivers
v0x557cdda64890_0 .net "cout", 0 0, L_0x557cddebdf20;  1 drivers
v0x557cdda64930_0 .net "h_1_out", 0 0, L_0x557cddebdbc0;  1 drivers
S_0x557cdda63870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda63600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebdbc0 .functor XOR 1, L_0x557cddebdfb0, L_0x557cddebda80, C4<0>, C4<0>;
L_0x557cddebdc70 .functor AND 1, L_0x557cddebdfb0, L_0x557cddebda80, C4<1>, C4<1>;
v0x557cdda63ad0_0 .net "S", 0 0, L_0x557cddebdbc0;  alias, 1 drivers
v0x557cdda63bb0_0 .net "a", 0 0, L_0x557cddebdfb0;  alias, 1 drivers
v0x557cdda63c70_0 .net "b", 0 0, L_0x557cddebda80;  alias, 1 drivers
v0x557cdda63d10_0 .net "cout", 0 0, L_0x557cddebdc70;  alias, 1 drivers
S_0x557cdda63e50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda63600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebdd00 .functor XOR 1, L_0x557cddebdbc0, L_0x7f50614478c0, C4<0>, C4<0>;
L_0x557cddebde90 .functor AND 1, L_0x557cddebdbc0, L_0x7f50614478c0, C4<1>, C4<1>;
v0x557cdda640b0_0 .net "S", 0 0, L_0x557cddebdd00;  alias, 1 drivers
v0x557cdda64170_0 .net "a", 0 0, L_0x557cddebdbc0;  alias, 1 drivers
v0x557cdda64230_0 .net "b", 0 0, L_0x7f50614478c0;  alias, 1 drivers
v0x557cdda642d0_0 .net "cout", 0 0, L_0x557cddebde90;  alias, 1 drivers
S_0x557cdda64a20 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda632f0;
 .timescale 0 0;
P_0x557cdda64c10 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda64cd0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda64a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeba610 .functor OR 1, L_0x557cddeba350, L_0x557cddeba530, C4<0>, C4<0>;
v0x557cdda65ba0_0 .net "S", 0 0, L_0x557cddeba430;  1 drivers
v0x557cdda65c60_0 .net "a", 0 0, L_0x557cddeba6a0;  1 drivers
v0x557cdda65d30_0 .net "b", 0 0, L_0x557cddeba7f0;  1 drivers
v0x557cdda65e30_0 .net "c_1", 0 0, L_0x557cddeba350;  1 drivers
v0x557cdda65f00_0 .net "c_2", 0 0, L_0x557cddeba530;  1 drivers
v0x557cdda65ff0_0 .net "cin", 0 0, L_0x557cddeba920;  1 drivers
v0x557cdda660c0_0 .net "cout", 0 0, L_0x557cddeba610;  1 drivers
v0x557cdda66160_0 .net "h_1_out", 0 0, L_0x557cddeba200;  1 drivers
S_0x557cdda64f20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda64cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeba200 .functor XOR 1, L_0x557cddeba6a0, L_0x557cddeba7f0, C4<0>, C4<0>;
L_0x557cddeba350 .functor AND 1, L_0x557cddeba6a0, L_0x557cddeba7f0, C4<1>, C4<1>;
v0x557cdda651b0_0 .net "S", 0 0, L_0x557cddeba200;  alias, 1 drivers
v0x557cdda65290_0 .net "a", 0 0, L_0x557cddeba6a0;  alias, 1 drivers
v0x557cdda65350_0 .net "b", 0 0, L_0x557cddeba7f0;  alias, 1 drivers
v0x557cdda65420_0 .net "cout", 0 0, L_0x557cddeba350;  alias, 1 drivers
S_0x557cdda65590 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda64cd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeba430 .functor XOR 1, L_0x557cddeba200, L_0x557cddeba920, C4<0>, C4<0>;
L_0x557cddeba530 .functor AND 1, L_0x557cddeba200, L_0x557cddeba920, C4<1>, C4<1>;
v0x557cdda657f0_0 .net "S", 0 0, L_0x557cddeba430;  alias, 1 drivers
v0x557cdda658b0_0 .net "a", 0 0, L_0x557cddeba200;  alias, 1 drivers
v0x557cdda659a0_0 .net "b", 0 0, L_0x557cddeba920;  alias, 1 drivers
v0x557cdda65a70_0 .net "cout", 0 0, L_0x557cddeba530;  alias, 1 drivers
S_0x557cdda66250 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda632f0;
 .timescale 0 0;
P_0x557cdda66420 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda664e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda66250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebade0 .functor OR 1, L_0x557cddebaae0, L_0x557cddebad00, C4<0>, C4<0>;
v0x557cdda673e0_0 .net "S", 0 0, L_0x557cddebab70;  1 drivers
v0x557cdda674a0_0 .net "a", 0 0, L_0x557cddebae70;  1 drivers
v0x557cdda67570_0 .net "b", 0 0, L_0x557cddebafa0;  1 drivers
v0x557cdda67670_0 .net "c_1", 0 0, L_0x557cddebaae0;  1 drivers
v0x557cdda67740_0 .net "c_2", 0 0, L_0x557cddebad00;  1 drivers
v0x557cdda67830_0 .net "cin", 0 0, L_0x557cddebb160;  1 drivers
v0x557cdda67900_0 .net "cout", 0 0, L_0x557cddebade0;  1 drivers
v0x557cdda679a0_0 .net "h_1_out", 0 0, L_0x557cddebaa50;  1 drivers
S_0x557cdda66760 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda664e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebaa50 .functor XOR 1, L_0x557cddebae70, L_0x557cddebafa0, C4<0>, C4<0>;
L_0x557cddebaae0 .functor AND 1, L_0x557cddebae70, L_0x557cddebafa0, C4<1>, C4<1>;
v0x557cdda669f0_0 .net "S", 0 0, L_0x557cddebaa50;  alias, 1 drivers
v0x557cdda66ad0_0 .net "a", 0 0, L_0x557cddebae70;  alias, 1 drivers
v0x557cdda66b90_0 .net "b", 0 0, L_0x557cddebafa0;  alias, 1 drivers
v0x557cdda66c60_0 .net "cout", 0 0, L_0x557cddebaae0;  alias, 1 drivers
S_0x557cdda66dd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda664e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebab70 .functor XOR 1, L_0x557cddebaa50, L_0x557cddebb160, C4<0>, C4<0>;
L_0x557cddebad00 .functor AND 1, L_0x557cddebaa50, L_0x557cddebb160, C4<1>, C4<1>;
v0x557cdda67030_0 .net "S", 0 0, L_0x557cddebab70;  alias, 1 drivers
v0x557cdda670f0_0 .net "a", 0 0, L_0x557cddebaa50;  alias, 1 drivers
v0x557cdda671e0_0 .net "b", 0 0, L_0x557cddebb160;  alias, 1 drivers
v0x557cdda672b0_0 .net "cout", 0 0, L_0x557cddebad00;  alias, 1 drivers
S_0x557cdda67a90 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda632f0;
 .timescale 0 0;
P_0x557cdda67c60 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda67d40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda67a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebb670 .functor OR 1, L_0x557cddebb320, L_0x557cddebb590, C4<0>, C4<0>;
v0x557cdda68c10_0 .net "S", 0 0, L_0x557cddebb400;  1 drivers
v0x557cdda68cd0_0 .net "a", 0 0, L_0x557cddebb700;  1 drivers
v0x557cdda68da0_0 .net "b", 0 0, L_0x557cddebb940;  1 drivers
v0x557cdda68ea0_0 .net "c_1", 0 0, L_0x557cddebb320;  1 drivers
v0x557cdda68f70_0 .net "c_2", 0 0, L_0x557cddebb590;  1 drivers
v0x557cdda69060_0 .net "cin", 0 0, L_0x557cddebba30;  1 drivers
v0x557cdda69130_0 .net "cout", 0 0, L_0x557cddebb670;  1 drivers
v0x557cdda691d0_0 .net "h_1_out", 0 0, L_0x557cddebb290;  1 drivers
S_0x557cdda67f90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda67d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebb290 .functor XOR 1, L_0x557cddebb700, L_0x557cddebb940, C4<0>, C4<0>;
L_0x557cddebb320 .functor AND 1, L_0x557cddebb700, L_0x557cddebb940, C4<1>, C4<1>;
v0x557cdda68220_0 .net "S", 0 0, L_0x557cddebb290;  alias, 1 drivers
v0x557cdda68300_0 .net "a", 0 0, L_0x557cddebb700;  alias, 1 drivers
v0x557cdda683c0_0 .net "b", 0 0, L_0x557cddebb940;  alias, 1 drivers
v0x557cdda68490_0 .net "cout", 0 0, L_0x557cddebb320;  alias, 1 drivers
S_0x557cdda68600 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda67d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebb400 .functor XOR 1, L_0x557cddebb290, L_0x557cddebba30, C4<0>, C4<0>;
L_0x557cddebb590 .functor AND 1, L_0x557cddebb290, L_0x557cddebba30, C4<1>, C4<1>;
v0x557cdda68860_0 .net "S", 0 0, L_0x557cddebb400;  alias, 1 drivers
v0x557cdda68920_0 .net "a", 0 0, L_0x557cddebb290;  alias, 1 drivers
v0x557cdda68a10_0 .net "b", 0 0, L_0x557cddebba30;  alias, 1 drivers
v0x557cdda68ae0_0 .net "cout", 0 0, L_0x557cddebb590;  alias, 1 drivers
S_0x557cdda692c0 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdda632f0;
 .timescale 0 0;
P_0x557cdda694e0 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdda695c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda692c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebbf10 .functor OR 1, L_0x557cddebbc10, L_0x557cddebbe30, C4<0>, C4<0>;
v0x557cdda6a460_0 .net "S", 0 0, L_0x557cddebbca0;  1 drivers
v0x557cdda6a520_0 .net "a", 0 0, L_0x557cddebbfa0;  1 drivers
v0x557cdda6a5f0_0 .net "b", 0 0, L_0x557cddebc0d0;  1 drivers
v0x557cdda6a6f0_0 .net "c_1", 0 0, L_0x557cddebbc10;  1 drivers
v0x557cdda6a7c0_0 .net "c_2", 0 0, L_0x557cddebbe30;  1 drivers
v0x557cdda6a8b0_0 .net "cin", 0 0, L_0x557cddebc200;  1 drivers
v0x557cdda6a980_0 .net "cout", 0 0, L_0x557cddebbf10;  1 drivers
v0x557cdda6aa20_0 .net "h_1_out", 0 0, L_0x557cddebbb60;  1 drivers
S_0x557cdda69810 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda695c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebbb60 .functor XOR 1, L_0x557cddebbfa0, L_0x557cddebc0d0, C4<0>, C4<0>;
L_0x557cddebbc10 .functor AND 1, L_0x557cddebbfa0, L_0x557cddebc0d0, C4<1>, C4<1>;
v0x557cdda69a70_0 .net "S", 0 0, L_0x557cddebbb60;  alias, 1 drivers
v0x557cdda69b50_0 .net "a", 0 0, L_0x557cddebbfa0;  alias, 1 drivers
v0x557cdda69c10_0 .net "b", 0 0, L_0x557cddebc0d0;  alias, 1 drivers
v0x557cdda69ce0_0 .net "cout", 0 0, L_0x557cddebbc10;  alias, 1 drivers
S_0x557cdda69e50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda695c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebbca0 .functor XOR 1, L_0x557cddebbb60, L_0x557cddebc200, C4<0>, C4<0>;
L_0x557cddebbe30 .functor AND 1, L_0x557cddebbb60, L_0x557cddebc200, C4<1>, C4<1>;
v0x557cdda6a0b0_0 .net "S", 0 0, L_0x557cddebbca0;  alias, 1 drivers
v0x557cdda6a170_0 .net "a", 0 0, L_0x557cddebbb60;  alias, 1 drivers
v0x557cdda6a260_0 .net "b", 0 0, L_0x557cddebc200;  alias, 1 drivers
v0x557cdda6a330_0 .net "cout", 0 0, L_0x557cddebbe30;  alias, 1 drivers
S_0x557cdda6ab10 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdda632f0;
 .timescale 0 0;
P_0x557cdda6ace0 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdda6adc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda6ab10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebc740 .functor OR 1, L_0x557cddebc4e0, L_0x557cddebc6b0, C4<0>, C4<0>;
v0x557cdda6bc90_0 .net "S", 0 0, L_0x557cddebc570;  1 drivers
v0x557cdda6bd50_0 .net "a", 0 0, L_0x557cddebc7d0;  1 drivers
v0x557cdda6be20_0 .net "b", 0 0, L_0x557cddebc900;  1 drivers
v0x557cdda6bf20_0 .net "c_1", 0 0, L_0x557cddebc4e0;  1 drivers
v0x557cdda6bff0_0 .net "c_2", 0 0, L_0x557cddebc6b0;  1 drivers
v0x557cdda6c0e0_0 .net "cin", 0 0, L_0x557cddebca30;  1 drivers
v0x557cdda6c1b0_0 .net "cout", 0 0, L_0x557cddebc740;  1 drivers
v0x557cdda6c250_0 .net "h_1_out", 0 0, L_0x557cddebc430;  1 drivers
S_0x557cdda6b010 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda6adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebc430 .functor XOR 1, L_0x557cddebc7d0, L_0x557cddebc900, C4<0>, C4<0>;
L_0x557cddebc4e0 .functor AND 1, L_0x557cddebc7d0, L_0x557cddebc900, C4<1>, C4<1>;
v0x557cdda6b2a0_0 .net "S", 0 0, L_0x557cddebc430;  alias, 1 drivers
v0x557cdda6b380_0 .net "a", 0 0, L_0x557cddebc7d0;  alias, 1 drivers
v0x557cdda6b440_0 .net "b", 0 0, L_0x557cddebc900;  alias, 1 drivers
v0x557cdda6b510_0 .net "cout", 0 0, L_0x557cddebc4e0;  alias, 1 drivers
S_0x557cdda6b680 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda6adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebc570 .functor XOR 1, L_0x557cddebc430, L_0x557cddebca30, C4<0>, C4<0>;
L_0x557cddebc6b0 .functor AND 1, L_0x557cddebc430, L_0x557cddebca30, C4<1>, C4<1>;
v0x557cdda6b8e0_0 .net "S", 0 0, L_0x557cddebc570;  alias, 1 drivers
v0x557cdda6b9a0_0 .net "a", 0 0, L_0x557cddebc430;  alias, 1 drivers
v0x557cdda6ba90_0 .net "b", 0 0, L_0x557cddebca30;  alias, 1 drivers
v0x557cdda6bb60_0 .net "cout", 0 0, L_0x557cddebc6b0;  alias, 1 drivers
S_0x557cdda6c340 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdda632f0;
 .timescale 0 0;
P_0x557cdda6c510 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdda6c5f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda6c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebcea0 .functor OR 1, L_0x557cddebcba0, L_0x557cddebcdc0, C4<0>, C4<0>;
v0x557cdda6d4c0_0 .net "S", 0 0, L_0x557cddebcc30;  1 drivers
v0x557cdda6d580_0 .net "a", 0 0, L_0x557cddebcf30;  1 drivers
v0x557cdda6d650_0 .net "b", 0 0, L_0x557cddebd0f0;  1 drivers
v0x557cdda6d750_0 .net "c_1", 0 0, L_0x557cddebcba0;  1 drivers
v0x557cdda6d820_0 .net "c_2", 0 0, L_0x557cddebcdc0;  1 drivers
v0x557cdda6d910_0 .net "cin", 0 0, L_0x557cddebd330;  1 drivers
v0x557cdda6d9e0_0 .net "cout", 0 0, L_0x557cddebcea0;  1 drivers
v0x557cdda6da80_0 .net "h_1_out", 0 0, L_0x557cddebc3c0;  1 drivers
S_0x557cdda6c840 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda6c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebc3c0 .functor XOR 1, L_0x557cddebcf30, L_0x557cddebd0f0, C4<0>, C4<0>;
L_0x557cddebcba0 .functor AND 1, L_0x557cddebcf30, L_0x557cddebd0f0, C4<1>, C4<1>;
v0x557cdda6cad0_0 .net "S", 0 0, L_0x557cddebc3c0;  alias, 1 drivers
v0x557cdda6cbb0_0 .net "a", 0 0, L_0x557cddebcf30;  alias, 1 drivers
v0x557cdda6cc70_0 .net "b", 0 0, L_0x557cddebd0f0;  alias, 1 drivers
v0x557cdda6cd40_0 .net "cout", 0 0, L_0x557cddebcba0;  alias, 1 drivers
S_0x557cdda6ceb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda6c5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebcc30 .functor XOR 1, L_0x557cddebc3c0, L_0x557cddebd330, C4<0>, C4<0>;
L_0x557cddebcdc0 .functor AND 1, L_0x557cddebc3c0, L_0x557cddebd330, C4<1>, C4<1>;
v0x557cdda6d110_0 .net "S", 0 0, L_0x557cddebcc30;  alias, 1 drivers
v0x557cdda6d1d0_0 .net "a", 0 0, L_0x557cddebc3c0;  alias, 1 drivers
v0x557cdda6d2c0_0 .net "b", 0 0, L_0x557cddebd330;  alias, 1 drivers
v0x557cdda6d390_0 .net "cout", 0 0, L_0x557cddebcdc0;  alias, 1 drivers
S_0x557cdda6db70 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdda632f0;
 .timescale 0 0;
P_0x557cdda6dd40 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdda6de20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda6db70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebd790 .functor OR 1, L_0x557cddebd520, L_0x557cddebd6b0, C4<0>, C4<0>;
v0x557cdda6ecf0_0 .net "S", 0 0, L_0x557cddebd5b0;  1 drivers
v0x557cdda6edb0_0 .net "a", 0 0, L_0x557cddebd820;  1 drivers
v0x557cdda6ee80_0 .net "b", 0 0, L_0x557cddebd950;  1 drivers
v0x557cdda6ef80_0 .net "c_1", 0 0, L_0x557cddebd520;  1 drivers
v0x557cdda6f050_0 .net "c_2", 0 0, L_0x557cddebd6b0;  1 drivers
v0x557cdda6f140_0 .net "cin", 0 0, L_0x557cddebd3d0;  1 drivers
v0x557cdda6f210_0 .net "cout", 0 0, L_0x557cddebd790;  1 drivers
v0x557cdda6f2b0_0 .net "h_1_out", 0 0, L_0x557cddebd470;  1 drivers
S_0x557cdda6e070 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda6de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebd470 .functor XOR 1, L_0x557cddebd820, L_0x557cddebd950, C4<0>, C4<0>;
L_0x557cddebd520 .functor AND 1, L_0x557cddebd820, L_0x557cddebd950, C4<1>, C4<1>;
v0x557cdda6e300_0 .net "S", 0 0, L_0x557cddebd470;  alias, 1 drivers
v0x557cdda6e3e0_0 .net "a", 0 0, L_0x557cddebd820;  alias, 1 drivers
v0x557cdda6e4a0_0 .net "b", 0 0, L_0x557cddebd950;  alias, 1 drivers
v0x557cdda6e570_0 .net "cout", 0 0, L_0x557cddebd520;  alias, 1 drivers
S_0x557cdda6e6e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda6de20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebd5b0 .functor XOR 1, L_0x557cddebd470, L_0x557cddebd3d0, C4<0>, C4<0>;
L_0x557cddebd6b0 .functor AND 1, L_0x557cddebd470, L_0x557cddebd3d0, C4<1>, C4<1>;
v0x557cdda6e940_0 .net "S", 0 0, L_0x557cddebd5b0;  alias, 1 drivers
v0x557cdda6ea00_0 .net "a", 0 0, L_0x557cddebd470;  alias, 1 drivers
v0x557cdda6eaf0_0 .net "b", 0 0, L_0x557cddebd3d0;  alias, 1 drivers
v0x557cdda6ebc0_0 .net "cout", 0 0, L_0x557cddebd6b0;  alias, 1 drivers
S_0x557cdda6f9a0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda62f50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda6fb90 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdda7bbe0_0 .net "S", 7 0, L_0x557cddec20c0;  alias, 1 drivers
v0x557cdda7bcc0_0 .net "a", 7 0, L_0x557cddebe9d0;  alias, 1 drivers
v0x557cdda7bda0_0 .net "b", 7 0, L_0x557cddebea40;  alias, 1 drivers
v0x557cdda7be60_0 .net "carin", 7 0, L_0x557cddec1f70;  1 drivers
v0x557cdda7bf40_0 .net "cin", 0 0, L_0x557cddec2160;  1 drivers
v0x557cdda7c080_0 .net "cout", 0 0, L_0x557cddec2340;  alias, 1 drivers
L_0x557cddebeda0 .part L_0x557cddebe9d0, 1, 1;
L_0x557cddebeed0 .part L_0x557cddebea40, 1, 1;
L_0x557cddebf000 .part L_0x557cddec1f70, 0, 1;
L_0x557cddebf3f0 .part L_0x557cddebe9d0, 2, 1;
L_0x557cddebf5b0 .part L_0x557cddebea40, 2, 1;
L_0x557cddebf770 .part L_0x557cddec1f70, 1, 1;
L_0x557cddebfb60 .part L_0x557cddebe9d0, 3, 1;
L_0x557cddebfc90 .part L_0x557cddebea40, 3, 1;
L_0x557cddebfdc0 .part L_0x557cddec1f70, 2, 1;
L_0x557cddec01b0 .part L_0x557cddebe9d0, 4, 1;
L_0x557cddec02e0 .part L_0x557cddebea40, 4, 1;
L_0x557cddec0410 .part L_0x557cddec1f70, 3, 1;
L_0x557cddec0900 .part L_0x557cddebe9d0, 5, 1;
L_0x557cddec0a30 .part L_0x557cddebea40, 5, 1;
L_0x557cddec0be0 .part L_0x557cddec1f70, 4, 1;
L_0x557cddec0f60 .part L_0x557cddebe9d0, 6, 1;
L_0x557cddec1230 .part L_0x557cddebea40, 6, 1;
L_0x557cddec13e0 .part L_0x557cddec1f70, 5, 1;
L_0x557cddec1750 .part L_0x557cddebe9d0, 7, 1;
L_0x557cddec1880 .part L_0x557cddebea40, 7, 1;
L_0x557cddec1480 .part L_0x557cddec1f70, 6, 1;
L_0x557cddec1e40 .part L_0x557cddebe9d0, 0, 1;
L_0x557cddec19b0 .part L_0x557cddebea40, 0, 1;
LS_0x557cddec20c0_0_0 .concat8 [ 1 1 1 1], L_0x557cddec1bd0, L_0x557cddebebc0, L_0x557cddebf210, L_0x557cddebf980;
LS_0x557cddec20c0_0_4 .concat8 [ 1 1 1 1], L_0x557cddebffd0, L_0x557cddec0720, L_0x557cddec0d80, L_0x557cddec1600;
L_0x557cddec20c0 .concat8 [ 4 4 0 0], LS_0x557cddec20c0_0_0, LS_0x557cddec20c0_0_4;
LS_0x557cddec1f70_0_0 .concat8 [ 1 1 1 1], L_0x557cddec1dd0, L_0x557cddebed30, L_0x557cddebf380, L_0x557cddebfaf0;
LS_0x557cddec1f70_0_4 .concat8 [ 1 1 1 1], L_0x557cddec0140, L_0x557cddec0890, L_0x557cddec0ef0, L_0x557cddec16e0;
L_0x557cddec1f70 .concat8 [ 4 4 0 0], LS_0x557cddec1f70_0_0, LS_0x557cddec1f70_0_4;
L_0x557cddec2340 .part L_0x557cddec1f70, 7, 1;
S_0x557cdda6fcb0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda6f9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec1dd0 .functor OR 1, L_0x557cddec1b60, L_0x557cddec1cd0, C4<0>, C4<0>;
v0x557cdda70bb0_0 .net "S", 0 0, L_0x557cddec1bd0;  1 drivers
v0x557cdda70c70_0 .net "a", 0 0, L_0x557cddec1e40;  1 drivers
v0x557cdda70d40_0 .net "b", 0 0, L_0x557cddec19b0;  1 drivers
v0x557cdda70e40_0 .net "c_1", 0 0, L_0x557cddec1b60;  1 drivers
v0x557cdda70f10_0 .net "c_2", 0 0, L_0x557cddec1cd0;  1 drivers
v0x557cdda71000_0 .net "cin", 0 0, L_0x557cddec2160;  alias, 1 drivers
v0x557cdda710d0_0 .net "cout", 0 0, L_0x557cddec1dd0;  1 drivers
v0x557cdda71170_0 .net "h_1_out", 0 0, L_0x557cddec1af0;  1 drivers
S_0x557cdda6ff30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda6fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec1af0 .functor XOR 1, L_0x557cddec1e40, L_0x557cddec19b0, C4<0>, C4<0>;
L_0x557cddec1b60 .functor AND 1, L_0x557cddec1e40, L_0x557cddec19b0, C4<1>, C4<1>;
v0x557cdda701c0_0 .net "S", 0 0, L_0x557cddec1af0;  alias, 1 drivers
v0x557cdda702a0_0 .net "a", 0 0, L_0x557cddec1e40;  alias, 1 drivers
v0x557cdda70360_0 .net "b", 0 0, L_0x557cddec19b0;  alias, 1 drivers
v0x557cdda70430_0 .net "cout", 0 0, L_0x557cddec1b60;  alias, 1 drivers
S_0x557cdda705a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda6fcb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec1bd0 .functor XOR 1, L_0x557cddec1af0, L_0x557cddec2160, C4<0>, C4<0>;
L_0x557cddec1cd0 .functor AND 1, L_0x557cddec1af0, L_0x557cddec2160, C4<1>, C4<1>;
v0x557cdda70800_0 .net "S", 0 0, L_0x557cddec1bd0;  alias, 1 drivers
v0x557cdda708c0_0 .net "a", 0 0, L_0x557cddec1af0;  alias, 1 drivers
v0x557cdda709b0_0 .net "b", 0 0, L_0x557cddec2160;  alias, 1 drivers
v0x557cdda70a80_0 .net "cout", 0 0, L_0x557cddec1cd0;  alias, 1 drivers
S_0x557cdda71260 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda6f9a0;
 .timescale 0 0;
P_0x557cdda71450 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda71510 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda71260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebed30 .functor OR 1, L_0x557cddebeb50, L_0x557cddebecc0, C4<0>, C4<0>;
v0x557cdda723e0_0 .net "S", 0 0, L_0x557cddebebc0;  1 drivers
v0x557cdda724a0_0 .net "a", 0 0, L_0x557cddebeda0;  1 drivers
v0x557cdda72570_0 .net "b", 0 0, L_0x557cddebeed0;  1 drivers
v0x557cdda72670_0 .net "c_1", 0 0, L_0x557cddebeb50;  1 drivers
v0x557cdda72740_0 .net "c_2", 0 0, L_0x557cddebecc0;  1 drivers
v0x557cdda72830_0 .net "cin", 0 0, L_0x557cddebf000;  1 drivers
v0x557cdda72900_0 .net "cout", 0 0, L_0x557cddebed30;  1 drivers
v0x557cdda729a0_0 .net "h_1_out", 0 0, L_0x557cddebeae0;  1 drivers
S_0x557cdda71760 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda71510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebeae0 .functor XOR 1, L_0x557cddebeda0, L_0x557cddebeed0, C4<0>, C4<0>;
L_0x557cddebeb50 .functor AND 1, L_0x557cddebeda0, L_0x557cddebeed0, C4<1>, C4<1>;
v0x557cdda719f0_0 .net "S", 0 0, L_0x557cddebeae0;  alias, 1 drivers
v0x557cdda71ad0_0 .net "a", 0 0, L_0x557cddebeda0;  alias, 1 drivers
v0x557cdda71b90_0 .net "b", 0 0, L_0x557cddebeed0;  alias, 1 drivers
v0x557cdda71c60_0 .net "cout", 0 0, L_0x557cddebeb50;  alias, 1 drivers
S_0x557cdda71dd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda71510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebebc0 .functor XOR 1, L_0x557cddebeae0, L_0x557cddebf000, C4<0>, C4<0>;
L_0x557cddebecc0 .functor AND 1, L_0x557cddebeae0, L_0x557cddebf000, C4<1>, C4<1>;
v0x557cdda72030_0 .net "S", 0 0, L_0x557cddebebc0;  alias, 1 drivers
v0x557cdda720f0_0 .net "a", 0 0, L_0x557cddebeae0;  alias, 1 drivers
v0x557cdda721e0_0 .net "b", 0 0, L_0x557cddebf000;  alias, 1 drivers
v0x557cdda722b0_0 .net "cout", 0 0, L_0x557cddebecc0;  alias, 1 drivers
S_0x557cdda72a90 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda6f9a0;
 .timescale 0 0;
P_0x557cdda72c60 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda72d20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda72a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebf380 .functor OR 1, L_0x557cddebf1a0, L_0x557cddebf310, C4<0>, C4<0>;
v0x557cdda73c20_0 .net "S", 0 0, L_0x557cddebf210;  1 drivers
v0x557cdda73ce0_0 .net "a", 0 0, L_0x557cddebf3f0;  1 drivers
v0x557cdda73db0_0 .net "b", 0 0, L_0x557cddebf5b0;  1 drivers
v0x557cdda73eb0_0 .net "c_1", 0 0, L_0x557cddebf1a0;  1 drivers
v0x557cdda73f80_0 .net "c_2", 0 0, L_0x557cddebf310;  1 drivers
v0x557cdda74070_0 .net "cin", 0 0, L_0x557cddebf770;  1 drivers
v0x557cdda74140_0 .net "cout", 0 0, L_0x557cddebf380;  1 drivers
v0x557cdda741e0_0 .net "h_1_out", 0 0, L_0x557cddebf130;  1 drivers
S_0x557cdda72fa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebf130 .functor XOR 1, L_0x557cddebf3f0, L_0x557cddebf5b0, C4<0>, C4<0>;
L_0x557cddebf1a0 .functor AND 1, L_0x557cddebf3f0, L_0x557cddebf5b0, C4<1>, C4<1>;
v0x557cdda73230_0 .net "S", 0 0, L_0x557cddebf130;  alias, 1 drivers
v0x557cdda73310_0 .net "a", 0 0, L_0x557cddebf3f0;  alias, 1 drivers
v0x557cdda733d0_0 .net "b", 0 0, L_0x557cddebf5b0;  alias, 1 drivers
v0x557cdda734a0_0 .net "cout", 0 0, L_0x557cddebf1a0;  alias, 1 drivers
S_0x557cdda73610 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda72d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebf210 .functor XOR 1, L_0x557cddebf130, L_0x557cddebf770, C4<0>, C4<0>;
L_0x557cddebf310 .functor AND 1, L_0x557cddebf130, L_0x557cddebf770, C4<1>, C4<1>;
v0x557cdda73870_0 .net "S", 0 0, L_0x557cddebf210;  alias, 1 drivers
v0x557cdda73930_0 .net "a", 0 0, L_0x557cddebf130;  alias, 1 drivers
v0x557cdda73a20_0 .net "b", 0 0, L_0x557cddebf770;  alias, 1 drivers
v0x557cdda73af0_0 .net "cout", 0 0, L_0x557cddebf310;  alias, 1 drivers
S_0x557cdda742d0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda6f9a0;
 .timescale 0 0;
P_0x557cdda744a0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda74580 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda742d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddebfaf0 .functor OR 1, L_0x557cddebf910, L_0x557cddebfa80, C4<0>, C4<0>;
v0x557cdda75450_0 .net "S", 0 0, L_0x557cddebf980;  1 drivers
v0x557cdda75510_0 .net "a", 0 0, L_0x557cddebfb60;  1 drivers
v0x557cdda755e0_0 .net "b", 0 0, L_0x557cddebfc90;  1 drivers
v0x557cdda756e0_0 .net "c_1", 0 0, L_0x557cddebf910;  1 drivers
v0x557cdda757b0_0 .net "c_2", 0 0, L_0x557cddebfa80;  1 drivers
v0x557cdda758a0_0 .net "cin", 0 0, L_0x557cddebfdc0;  1 drivers
v0x557cdda75970_0 .net "cout", 0 0, L_0x557cddebfaf0;  1 drivers
v0x557cdda75a10_0 .net "h_1_out", 0 0, L_0x557cddebf8a0;  1 drivers
S_0x557cdda747d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda74580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebf8a0 .functor XOR 1, L_0x557cddebfb60, L_0x557cddebfc90, C4<0>, C4<0>;
L_0x557cddebf910 .functor AND 1, L_0x557cddebfb60, L_0x557cddebfc90, C4<1>, C4<1>;
v0x557cdda74a60_0 .net "S", 0 0, L_0x557cddebf8a0;  alias, 1 drivers
v0x557cdda74b40_0 .net "a", 0 0, L_0x557cddebfb60;  alias, 1 drivers
v0x557cdda74c00_0 .net "b", 0 0, L_0x557cddebfc90;  alias, 1 drivers
v0x557cdda74cd0_0 .net "cout", 0 0, L_0x557cddebf910;  alias, 1 drivers
S_0x557cdda74e40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda74580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebf980 .functor XOR 1, L_0x557cddebf8a0, L_0x557cddebfdc0, C4<0>, C4<0>;
L_0x557cddebfa80 .functor AND 1, L_0x557cddebf8a0, L_0x557cddebfdc0, C4<1>, C4<1>;
v0x557cdda750a0_0 .net "S", 0 0, L_0x557cddebf980;  alias, 1 drivers
v0x557cdda75160_0 .net "a", 0 0, L_0x557cddebf8a0;  alias, 1 drivers
v0x557cdda75250_0 .net "b", 0 0, L_0x557cddebfdc0;  alias, 1 drivers
v0x557cdda75320_0 .net "cout", 0 0, L_0x557cddebfa80;  alias, 1 drivers
S_0x557cdda75b00 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdda6f9a0;
 .timescale 0 0;
P_0x557cdda75d20 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdda75e00 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda75b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec0140 .functor OR 1, L_0x557cddebff60, L_0x557cddec00d0, C4<0>, C4<0>;
v0x557cdda76ca0_0 .net "S", 0 0, L_0x557cddebffd0;  1 drivers
v0x557cdda76d60_0 .net "a", 0 0, L_0x557cddec01b0;  1 drivers
v0x557cdda76e30_0 .net "b", 0 0, L_0x557cddec02e0;  1 drivers
v0x557cdda76f30_0 .net "c_1", 0 0, L_0x557cddebff60;  1 drivers
v0x557cdda77000_0 .net "c_2", 0 0, L_0x557cddec00d0;  1 drivers
v0x557cdda770f0_0 .net "cin", 0 0, L_0x557cddec0410;  1 drivers
v0x557cdda771c0_0 .net "cout", 0 0, L_0x557cddec0140;  1 drivers
v0x557cdda77260_0 .net "h_1_out", 0 0, L_0x557cddebfef0;  1 drivers
S_0x557cdda76050 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda75e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebfef0 .functor XOR 1, L_0x557cddec01b0, L_0x557cddec02e0, C4<0>, C4<0>;
L_0x557cddebff60 .functor AND 1, L_0x557cddec01b0, L_0x557cddec02e0, C4<1>, C4<1>;
v0x557cdda762b0_0 .net "S", 0 0, L_0x557cddebfef0;  alias, 1 drivers
v0x557cdda76390_0 .net "a", 0 0, L_0x557cddec01b0;  alias, 1 drivers
v0x557cdda76450_0 .net "b", 0 0, L_0x557cddec02e0;  alias, 1 drivers
v0x557cdda76520_0 .net "cout", 0 0, L_0x557cddebff60;  alias, 1 drivers
S_0x557cdda76690 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda75e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddebffd0 .functor XOR 1, L_0x557cddebfef0, L_0x557cddec0410, C4<0>, C4<0>;
L_0x557cddec00d0 .functor AND 1, L_0x557cddebfef0, L_0x557cddec0410, C4<1>, C4<1>;
v0x557cdda768f0_0 .net "S", 0 0, L_0x557cddebffd0;  alias, 1 drivers
v0x557cdda769b0_0 .net "a", 0 0, L_0x557cddebfef0;  alias, 1 drivers
v0x557cdda76aa0_0 .net "b", 0 0, L_0x557cddec0410;  alias, 1 drivers
v0x557cdda76b70_0 .net "cout", 0 0, L_0x557cddec00d0;  alias, 1 drivers
S_0x557cdda77350 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdda6f9a0;
 .timescale 0 0;
P_0x557cdda77520 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdda77600 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda77350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec0890 .functor OR 1, L_0x557cddec06b0, L_0x557cddec0820, C4<0>, C4<0>;
v0x557cdda784d0_0 .net "S", 0 0, L_0x557cddec0720;  1 drivers
v0x557cdda78590_0 .net "a", 0 0, L_0x557cddec0900;  1 drivers
v0x557cdda78660_0 .net "b", 0 0, L_0x557cddec0a30;  1 drivers
v0x557cdda78760_0 .net "c_1", 0 0, L_0x557cddec06b0;  1 drivers
v0x557cdda78830_0 .net "c_2", 0 0, L_0x557cddec0820;  1 drivers
v0x557cdda78920_0 .net "cin", 0 0, L_0x557cddec0be0;  1 drivers
v0x557cdda789f0_0 .net "cout", 0 0, L_0x557cddec0890;  1 drivers
v0x557cdda78a90_0 .net "h_1_out", 0 0, L_0x557cddec0640;  1 drivers
S_0x557cdda77850 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda77600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec0640 .functor XOR 1, L_0x557cddec0900, L_0x557cddec0a30, C4<0>, C4<0>;
L_0x557cddec06b0 .functor AND 1, L_0x557cddec0900, L_0x557cddec0a30, C4<1>, C4<1>;
v0x557cdda77ae0_0 .net "S", 0 0, L_0x557cddec0640;  alias, 1 drivers
v0x557cdda77bc0_0 .net "a", 0 0, L_0x557cddec0900;  alias, 1 drivers
v0x557cdda77c80_0 .net "b", 0 0, L_0x557cddec0a30;  alias, 1 drivers
v0x557cdda77d50_0 .net "cout", 0 0, L_0x557cddec06b0;  alias, 1 drivers
S_0x557cdda77ec0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda77600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec0720 .functor XOR 1, L_0x557cddec0640, L_0x557cddec0be0, C4<0>, C4<0>;
L_0x557cddec0820 .functor AND 1, L_0x557cddec0640, L_0x557cddec0be0, C4<1>, C4<1>;
v0x557cdda78120_0 .net "S", 0 0, L_0x557cddec0720;  alias, 1 drivers
v0x557cdda781e0_0 .net "a", 0 0, L_0x557cddec0640;  alias, 1 drivers
v0x557cdda782d0_0 .net "b", 0 0, L_0x557cddec0be0;  alias, 1 drivers
v0x557cdda783a0_0 .net "cout", 0 0, L_0x557cddec0820;  alias, 1 drivers
S_0x557cdda78b80 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdda6f9a0;
 .timescale 0 0;
P_0x557cdda78d50 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdda78e30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda78b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec0ef0 .functor OR 1, L_0x557cddec0d10, L_0x557cddec0e80, C4<0>, C4<0>;
v0x557cdda79d00_0 .net "S", 0 0, L_0x557cddec0d80;  1 drivers
v0x557cdda79dc0_0 .net "a", 0 0, L_0x557cddec0f60;  1 drivers
v0x557cdda79e90_0 .net "b", 0 0, L_0x557cddec1230;  1 drivers
v0x557cdda79f90_0 .net "c_1", 0 0, L_0x557cddec0d10;  1 drivers
v0x557cdda7a060_0 .net "c_2", 0 0, L_0x557cddec0e80;  1 drivers
v0x557cdda7a150_0 .net "cin", 0 0, L_0x557cddec13e0;  1 drivers
v0x557cdda7a220_0 .net "cout", 0 0, L_0x557cddec0ef0;  1 drivers
v0x557cdda7a2c0_0 .net "h_1_out", 0 0, L_0x557cddec05d0;  1 drivers
S_0x557cdda79080 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda78e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec05d0 .functor XOR 1, L_0x557cddec0f60, L_0x557cddec1230, C4<0>, C4<0>;
L_0x557cddec0d10 .functor AND 1, L_0x557cddec0f60, L_0x557cddec1230, C4<1>, C4<1>;
v0x557cdda79310_0 .net "S", 0 0, L_0x557cddec05d0;  alias, 1 drivers
v0x557cdda793f0_0 .net "a", 0 0, L_0x557cddec0f60;  alias, 1 drivers
v0x557cdda794b0_0 .net "b", 0 0, L_0x557cddec1230;  alias, 1 drivers
v0x557cdda79580_0 .net "cout", 0 0, L_0x557cddec0d10;  alias, 1 drivers
S_0x557cdda796f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda78e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec0d80 .functor XOR 1, L_0x557cddec05d0, L_0x557cddec13e0, C4<0>, C4<0>;
L_0x557cddec0e80 .functor AND 1, L_0x557cddec05d0, L_0x557cddec13e0, C4<1>, C4<1>;
v0x557cdda79950_0 .net "S", 0 0, L_0x557cddec0d80;  alias, 1 drivers
v0x557cdda79a10_0 .net "a", 0 0, L_0x557cddec05d0;  alias, 1 drivers
v0x557cdda79b00_0 .net "b", 0 0, L_0x557cddec13e0;  alias, 1 drivers
v0x557cdda79bd0_0 .net "cout", 0 0, L_0x557cddec0e80;  alias, 1 drivers
S_0x557cdda7a3b0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdda6f9a0;
 .timescale 0 0;
P_0x557cdda7a580 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdda7a660 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda7a3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec16e0 .functor OR 1, L_0x557cddec1590, L_0x557cddec1670, C4<0>, C4<0>;
v0x557cdda7b530_0 .net "S", 0 0, L_0x557cddec1600;  1 drivers
v0x557cdda7b5f0_0 .net "a", 0 0, L_0x557cddec1750;  1 drivers
v0x557cdda7b6c0_0 .net "b", 0 0, L_0x557cddec1880;  1 drivers
v0x557cdda7b7c0_0 .net "c_1", 0 0, L_0x557cddec1590;  1 drivers
v0x557cdda7b890_0 .net "c_2", 0 0, L_0x557cddec1670;  1 drivers
v0x557cdda7b980_0 .net "cin", 0 0, L_0x557cddec1480;  1 drivers
v0x557cdda7ba50_0 .net "cout", 0 0, L_0x557cddec16e0;  1 drivers
v0x557cdda7baf0_0 .net "h_1_out", 0 0, L_0x557cddec1520;  1 drivers
S_0x557cdda7a8b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda7a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec1520 .functor XOR 1, L_0x557cddec1750, L_0x557cddec1880, C4<0>, C4<0>;
L_0x557cddec1590 .functor AND 1, L_0x557cddec1750, L_0x557cddec1880, C4<1>, C4<1>;
v0x557cdda7ab40_0 .net "S", 0 0, L_0x557cddec1520;  alias, 1 drivers
v0x557cdda7ac20_0 .net "a", 0 0, L_0x557cddec1750;  alias, 1 drivers
v0x557cdda7ace0_0 .net "b", 0 0, L_0x557cddec1880;  alias, 1 drivers
v0x557cdda7adb0_0 .net "cout", 0 0, L_0x557cddec1590;  alias, 1 drivers
S_0x557cdda7af20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda7a660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec1600 .functor XOR 1, L_0x557cddec1520, L_0x557cddec1480, C4<0>, C4<0>;
L_0x557cddec1670 .functor AND 1, L_0x557cddec1520, L_0x557cddec1480, C4<1>, C4<1>;
v0x557cdda7b180_0 .net "S", 0 0, L_0x557cddec1600;  alias, 1 drivers
v0x557cdda7b240_0 .net "a", 0 0, L_0x557cddec1520;  alias, 1 drivers
v0x557cdda7b330_0 .net "b", 0 0, L_0x557cddec1480;  alias, 1 drivers
v0x557cdda7b400_0 .net "cout", 0 0, L_0x557cddec1670;  alias, 1 drivers
S_0x557cdda7d290 .scope module, "A_2" "adder_subtractor_Nbit" 3 204, 3 48 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 8 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda7d430 .param/l "N" 0 3 48, +C4<00000000000000000000000000001000>;
L_0x557cddec2a40 .functor XOR 8, L_0x557cddec29a0, L_0x557cddeb9b40, C4<00000000>, C4<00000000>;
L_0x557cddec6220 .functor NOT 1, L_0x557cddec66d0, C4<0>, C4<0>, C4<0>;
L_0x557cddec6850 .functor AND 1, L_0x557cddec2930, L_0x557cddec6220, C4<1>, C4<1>;
L_0x557cddec6c50 .functor NOT 8, L_0x557cddec6ad0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddec6cc0 .functor AND 8, L_0x557cddec6180, L_0x557cddec6c50, C4<11111111>, C4<11111111>;
L_0x557cddec6d80 .functor NOT 8, L_0x557cddec6180, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x557cddecb3b0 .functor AND 8, L_0x557cddeca9e0, L_0x557cddecb0b0, C4<11111111>, C4<11111111>;
L_0x557cddecb470 .functor OR 8, L_0x557cddec6cc0, L_0x557cddecb3b0, C4<00000000>, C4<00000000>;
v0x557cdda96650_0 .net *"_s0", 7 0, L_0x557cddec29a0;  1 drivers
v0x557cdda96750_0 .net *"_s10", 7 0, L_0x557cddec6c50;  1 drivers
L_0x7f5061448760 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x557cdda96830_0 .net/2s *"_s18", 6 0, L_0x7f5061448760;  1 drivers
L_0x7f50614487a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cdda968f0_0 .net/2s *"_s23", 0 0, L_0x7f50614487a8;  1 drivers
v0x557cdda969d0_0 .net *"_s27", 7 0, L_0x557cddecb0b0;  1 drivers
v0x557cdda96b00_0 .net *"_s4", 0 0, L_0x557cddec6220;  1 drivers
v0x557cdda96be0_0 .net *"_s8", 7 0, L_0x557cddec6ad0;  1 drivers
v0x557cdda96cc0_0 .net "a", 7 0, L_0x557cddec27e0;  alias, 1 drivers
v0x557cdda96dd0_0 .net "a_or_s", 0 0, L_0x557cddec2930;  alias, 1 drivers
v0x557cdda96e70_0 .net "add_1", 7 0, L_0x557cddec6e40;  1 drivers
v0x557cdda96f30_0 .net "b", 7 0, L_0x557cddeb9b40;  alias, 1 drivers
v0x557cdda96ff0_0 .net "cout", 0 0, L_0x557cddec66d0;  alias, 1 drivers
v0x557cdda97090_0 .net "diff_is_negative", 0 0, L_0x557cddec6850;  1 drivers
v0x557cdda97130_0 .net "dummy_cout", 0 0, L_0x557cddecaee0;  1 drivers
v0x557cdda971d0_0 .net "input_b", 7 0, L_0x557cddec2a40;  1 drivers
v0x557cdda972a0_0 .net "inverted_out", 7 0, L_0x557cddec6d80;  1 drivers
v0x557cdda97370_0 .net "n_out", 7 0, L_0x557cddecb3b0;  1 drivers
v0x557cdda97540_0 .net "negated_out", 7 0, L_0x557cddeca9e0;  1 drivers
v0x557cdda97630_0 .net "out", 7 0, L_0x557cddecb470;  alias, 1 drivers
v0x557cdda976f0_0 .net "p_out", 7 0, L_0x557cddec6cc0;  1 drivers
v0x557cdda977d0_0 .net "t_out", 7 0, L_0x557cddec6180;  1 drivers
LS_0x557cddec29a0_0_0 .concat [ 1 1 1 1], L_0x557cddec2930, L_0x557cddec2930, L_0x557cddec2930, L_0x557cddec2930;
LS_0x557cddec29a0_0_4 .concat [ 1 1 1 1], L_0x557cddec2930, L_0x557cddec2930, L_0x557cddec2930, L_0x557cddec2930;
L_0x557cddec29a0 .concat [ 4 4 0 0], LS_0x557cddec29a0_0_0, LS_0x557cddec29a0_0_4;
LS_0x557cddec6ad0_0_0 .concat [ 1 1 1 1], L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850;
LS_0x557cddec6ad0_0_4 .concat [ 1 1 1 1], L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850;
L_0x557cddec6ad0 .concat [ 4 4 0 0], LS_0x557cddec6ad0_0_0, LS_0x557cddec6ad0_0_4;
L_0x557cddec6e40 .concat8 [ 1 7 0 0], L_0x7f50614487a8, L_0x7f5061448760;
L_0x557cddecaa80 .part L_0x557cddec6e40, 7, 1;
LS_0x557cddecb0b0_0_0 .concat [ 1 1 1 1], L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850;
LS_0x557cddecb0b0_0_4 .concat [ 1 1 1 1], L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850, L_0x557cddec6850;
L_0x557cddecb0b0 .concat [ 4 4 0 0], LS_0x557cddecb0b0_0_0, LS_0x557cddecb0b0_0_4;
S_0x557cdda7d580 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda7d290;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda7d750 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdda89820_0 .net "S", 7 0, L_0x557cddec6180;  alias, 1 drivers
v0x557cdda89900_0 .net "a", 7 0, L_0x557cddec27e0;  alias, 1 drivers
v0x557cdda899c0_0 .net "b", 7 0, L_0x557cddec2a40;  alias, 1 drivers
v0x557cdda89a90_0 .net "carin", 7 0, L_0x557cddec6030;  1 drivers
v0x557cdda89b70_0 .net "cin", 0 0, L_0x557cddec2930;  alias, 1 drivers
v0x557cdda89cb0_0 .net "cout", 0 0, L_0x557cddec66d0;  alias, 1 drivers
L_0x557cddec2ce0 .part L_0x557cddec27e0, 1, 1;
L_0x557cddec2e10 .part L_0x557cddec2a40, 1, 1;
L_0x557cddec2f40 .part L_0x557cddec6030, 0, 1;
L_0x557cddec3330 .part L_0x557cddec27e0, 2, 1;
L_0x557cddec3460 .part L_0x557cddec2a40, 2, 1;
L_0x557cddec3620 .part L_0x557cddec6030, 1, 1;
L_0x557cddec3a60 .part L_0x557cddec27e0, 3, 1;
L_0x557cddec3b90 .part L_0x557cddec2a40, 3, 1;
L_0x557cddec3d10 .part L_0x557cddec6030, 2, 1;
L_0x557cddec41f0 .part L_0x557cddec27e0, 4, 1;
L_0x557cddec4430 .part L_0x557cddec2a40, 4, 1;
L_0x557cddec44d0 .part L_0x557cddec6030, 3, 1;
L_0x557cddec49c0 .part L_0x557cddec27e0, 5, 1;
L_0x557cddec4af0 .part L_0x557cddec2a40, 5, 1;
L_0x557cddec4c20 .part L_0x557cddec6030, 4, 1;
L_0x557cddec5040 .part L_0x557cddec27e0, 6, 1;
L_0x557cddec5200 .part L_0x557cddec2a40, 6, 1;
L_0x557cddec5440 .part L_0x557cddec6030, 5, 1;
L_0x557cddec5850 .part L_0x557cddec27e0, 7, 1;
L_0x557cddec5980 .part L_0x557cddec2a40, 7, 1;
L_0x557cddec54e0 .part L_0x557cddec6030, 6, 1;
L_0x557cddec5f00 .part L_0x557cddec27e0, 0, 1;
L_0x557cddec5ab0 .part L_0x557cddec2a40, 0, 1;
LS_0x557cddec6180_0_0 .concat8 [ 1 1 1 1], L_0x557cddec5cd0, L_0x557cddec2b90, L_0x557cddec3150, L_0x557cddec3830;
LS_0x557cddec6180_0_4 .concat8 [ 1 1 1 1], L_0x557cddec3f70, L_0x557cddec47e0, L_0x557cddec4dc0, L_0x557cddec5660;
L_0x557cddec6180 .concat8 [ 4 4 0 0], LS_0x557cddec6180_0_0, LS_0x557cddec6180_0_4;
LS_0x557cddec6030_0_0 .concat8 [ 1 1 1 1], L_0x557cddec5e90, L_0x557cddec2c70, L_0x557cddec32c0, L_0x557cddec39f0;
LS_0x557cddec6030_0_4 .concat8 [ 1 1 1 1], L_0x557cddec4180, L_0x557cddec4950, L_0x557cddec4fd0, L_0x557cddec57e0;
L_0x557cddec6030 .concat8 [ 4 4 0 0], LS_0x557cddec6030_0_0, LS_0x557cddec6030_0_4;
L_0x557cddec66d0 .part L_0x557cddec6030, 7, 1;
S_0x557cdda7d8d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda7d580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec5e90 .functor OR 1, L_0x557cddec5c60, L_0x557cddec5e20, C4<0>, C4<0>;
v0x557cdda7e7f0_0 .net "S", 0 0, L_0x557cddec5cd0;  1 drivers
v0x557cdda7e8b0_0 .net "a", 0 0, L_0x557cddec5f00;  1 drivers
v0x557cdda7e980_0 .net "b", 0 0, L_0x557cddec5ab0;  1 drivers
v0x557cdda7ea80_0 .net "c_1", 0 0, L_0x557cddec5c60;  1 drivers
v0x557cdda7eb50_0 .net "c_2", 0 0, L_0x557cddec5e20;  1 drivers
v0x557cdda7ec40_0 .net "cin", 0 0, L_0x557cddec2930;  alias, 1 drivers
v0x557cdda7ed10_0 .net "cout", 0 0, L_0x557cddec5e90;  1 drivers
v0x557cdda7edb0_0 .net "h_1_out", 0 0, L_0x557cddec5bf0;  1 drivers
S_0x557cdda7db70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda7d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec5bf0 .functor XOR 1, L_0x557cddec5f00, L_0x557cddec5ab0, C4<0>, C4<0>;
L_0x557cddec5c60 .functor AND 1, L_0x557cddec5f00, L_0x557cddec5ab0, C4<1>, C4<1>;
v0x557cdda7de00_0 .net "S", 0 0, L_0x557cddec5bf0;  alias, 1 drivers
v0x557cdda7dee0_0 .net "a", 0 0, L_0x557cddec5f00;  alias, 1 drivers
v0x557cdda7dfa0_0 .net "b", 0 0, L_0x557cddec5ab0;  alias, 1 drivers
v0x557cdda7e070_0 .net "cout", 0 0, L_0x557cddec5c60;  alias, 1 drivers
S_0x557cdda7e1e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda7d8d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec5cd0 .functor XOR 1, L_0x557cddec5bf0, L_0x557cddec2930, C4<0>, C4<0>;
L_0x557cddec5e20 .functor AND 1, L_0x557cddec5bf0, L_0x557cddec2930, C4<1>, C4<1>;
v0x557cdda7e440_0 .net "S", 0 0, L_0x557cddec5cd0;  alias, 1 drivers
v0x557cdda7e500_0 .net "a", 0 0, L_0x557cddec5bf0;  alias, 1 drivers
v0x557cdda7e5f0_0 .net "b", 0 0, L_0x557cddec2930;  alias, 1 drivers
v0x557cdda7e6c0_0 .net "cout", 0 0, L_0x557cddec5e20;  alias, 1 drivers
S_0x557cdda7eea0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda7d580;
 .timescale 0 0;
P_0x557cdda7f090 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda7f150 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda7eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec2c70 .functor OR 1, L_0x557cddec2b20, L_0x557cddec2c00, C4<0>, C4<0>;
v0x557cdda80020_0 .net "S", 0 0, L_0x557cddec2b90;  1 drivers
v0x557cdda800e0_0 .net "a", 0 0, L_0x557cddec2ce0;  1 drivers
v0x557cdda801b0_0 .net "b", 0 0, L_0x557cddec2e10;  1 drivers
v0x557cdda802b0_0 .net "c_1", 0 0, L_0x557cddec2b20;  1 drivers
v0x557cdda80380_0 .net "c_2", 0 0, L_0x557cddec2c00;  1 drivers
v0x557cdda80470_0 .net "cin", 0 0, L_0x557cddec2f40;  1 drivers
v0x557cdda80540_0 .net "cout", 0 0, L_0x557cddec2c70;  1 drivers
v0x557cdda805e0_0 .net "h_1_out", 0 0, L_0x557cddec2ab0;  1 drivers
S_0x557cdda7f3a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda7f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec2ab0 .functor XOR 1, L_0x557cddec2ce0, L_0x557cddec2e10, C4<0>, C4<0>;
L_0x557cddec2b20 .functor AND 1, L_0x557cddec2ce0, L_0x557cddec2e10, C4<1>, C4<1>;
v0x557cdda7f630_0 .net "S", 0 0, L_0x557cddec2ab0;  alias, 1 drivers
v0x557cdda7f710_0 .net "a", 0 0, L_0x557cddec2ce0;  alias, 1 drivers
v0x557cdda7f7d0_0 .net "b", 0 0, L_0x557cddec2e10;  alias, 1 drivers
v0x557cdda7f8a0_0 .net "cout", 0 0, L_0x557cddec2b20;  alias, 1 drivers
S_0x557cdda7fa10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda7f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec2b90 .functor XOR 1, L_0x557cddec2ab0, L_0x557cddec2f40, C4<0>, C4<0>;
L_0x557cddec2c00 .functor AND 1, L_0x557cddec2ab0, L_0x557cddec2f40, C4<1>, C4<1>;
v0x557cdda7fc70_0 .net "S", 0 0, L_0x557cddec2b90;  alias, 1 drivers
v0x557cdda7fd30_0 .net "a", 0 0, L_0x557cddec2ab0;  alias, 1 drivers
v0x557cdda7fe20_0 .net "b", 0 0, L_0x557cddec2f40;  alias, 1 drivers
v0x557cdda7fef0_0 .net "cout", 0 0, L_0x557cddec2c00;  alias, 1 drivers
S_0x557cdda806d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda7d580;
 .timescale 0 0;
P_0x557cdda808a0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda80960 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda806d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec32c0 .functor OR 1, L_0x557cddec30e0, L_0x557cddec3250, C4<0>, C4<0>;
v0x557cdda81860_0 .net "S", 0 0, L_0x557cddec3150;  1 drivers
v0x557cdda81920_0 .net "a", 0 0, L_0x557cddec3330;  1 drivers
v0x557cdda819f0_0 .net "b", 0 0, L_0x557cddec3460;  1 drivers
v0x557cdda81af0_0 .net "c_1", 0 0, L_0x557cddec30e0;  1 drivers
v0x557cdda81bc0_0 .net "c_2", 0 0, L_0x557cddec3250;  1 drivers
v0x557cdda81cb0_0 .net "cin", 0 0, L_0x557cddec3620;  1 drivers
v0x557cdda81d80_0 .net "cout", 0 0, L_0x557cddec32c0;  1 drivers
v0x557cdda81e20_0 .net "h_1_out", 0 0, L_0x557cddec3070;  1 drivers
S_0x557cdda80be0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda80960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec3070 .functor XOR 1, L_0x557cddec3330, L_0x557cddec3460, C4<0>, C4<0>;
L_0x557cddec30e0 .functor AND 1, L_0x557cddec3330, L_0x557cddec3460, C4<1>, C4<1>;
v0x557cdda80e70_0 .net "S", 0 0, L_0x557cddec3070;  alias, 1 drivers
v0x557cdda80f50_0 .net "a", 0 0, L_0x557cddec3330;  alias, 1 drivers
v0x557cdda81010_0 .net "b", 0 0, L_0x557cddec3460;  alias, 1 drivers
v0x557cdda810e0_0 .net "cout", 0 0, L_0x557cddec30e0;  alias, 1 drivers
S_0x557cdda81250 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda80960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec3150 .functor XOR 1, L_0x557cddec3070, L_0x557cddec3620, C4<0>, C4<0>;
L_0x557cddec3250 .functor AND 1, L_0x557cddec3070, L_0x557cddec3620, C4<1>, C4<1>;
v0x557cdda814b0_0 .net "S", 0 0, L_0x557cddec3150;  alias, 1 drivers
v0x557cdda81570_0 .net "a", 0 0, L_0x557cddec3070;  alias, 1 drivers
v0x557cdda81660_0 .net "b", 0 0, L_0x557cddec3620;  alias, 1 drivers
v0x557cdda81730_0 .net "cout", 0 0, L_0x557cddec3250;  alias, 1 drivers
S_0x557cdda81f10 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda7d580;
 .timescale 0 0;
P_0x557cdda820e0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda821c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda81f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec39f0 .functor OR 1, L_0x557cddec37c0, L_0x557cddec3930, C4<0>, C4<0>;
v0x557cdda83090_0 .net "S", 0 0, L_0x557cddec3830;  1 drivers
v0x557cdda83150_0 .net "a", 0 0, L_0x557cddec3a60;  1 drivers
v0x557cdda83220_0 .net "b", 0 0, L_0x557cddec3b90;  1 drivers
v0x557cdda83320_0 .net "c_1", 0 0, L_0x557cddec37c0;  1 drivers
v0x557cdda833f0_0 .net "c_2", 0 0, L_0x557cddec3930;  1 drivers
v0x557cdda834e0_0 .net "cin", 0 0, L_0x557cddec3d10;  1 drivers
v0x557cdda835b0_0 .net "cout", 0 0, L_0x557cddec39f0;  1 drivers
v0x557cdda83650_0 .net "h_1_out", 0 0, L_0x557cddec3750;  1 drivers
S_0x557cdda82410 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda821c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec3750 .functor XOR 1, L_0x557cddec3a60, L_0x557cddec3b90, C4<0>, C4<0>;
L_0x557cddec37c0 .functor AND 1, L_0x557cddec3a60, L_0x557cddec3b90, C4<1>, C4<1>;
v0x557cdda826a0_0 .net "S", 0 0, L_0x557cddec3750;  alias, 1 drivers
v0x557cdda82780_0 .net "a", 0 0, L_0x557cddec3a60;  alias, 1 drivers
v0x557cdda82840_0 .net "b", 0 0, L_0x557cddec3b90;  alias, 1 drivers
v0x557cdda82910_0 .net "cout", 0 0, L_0x557cddec37c0;  alias, 1 drivers
S_0x557cdda82a80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda821c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec3830 .functor XOR 1, L_0x557cddec3750, L_0x557cddec3d10, C4<0>, C4<0>;
L_0x557cddec3930 .functor AND 1, L_0x557cddec3750, L_0x557cddec3d10, C4<1>, C4<1>;
v0x557cdda82ce0_0 .net "S", 0 0, L_0x557cddec3830;  alias, 1 drivers
v0x557cdda82da0_0 .net "a", 0 0, L_0x557cddec3750;  alias, 1 drivers
v0x557cdda82e90_0 .net "b", 0 0, L_0x557cddec3d10;  alias, 1 drivers
v0x557cdda82f60_0 .net "cout", 0 0, L_0x557cddec3930;  alias, 1 drivers
S_0x557cdda83740 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdda7d580;
 .timescale 0 0;
P_0x557cdda83960 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdda83a40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda83740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec4180 .functor OR 1, L_0x557cddec3eb0, L_0x557cddec40c0, C4<0>, C4<0>;
v0x557cdda848e0_0 .net "S", 0 0, L_0x557cddec3f70;  1 drivers
v0x557cdda849a0_0 .net "a", 0 0, L_0x557cddec41f0;  1 drivers
v0x557cdda84a70_0 .net "b", 0 0, L_0x557cddec4430;  1 drivers
v0x557cdda84b70_0 .net "c_1", 0 0, L_0x557cddec3eb0;  1 drivers
v0x557cdda84c40_0 .net "c_2", 0 0, L_0x557cddec40c0;  1 drivers
v0x557cdda84d30_0 .net "cin", 0 0, L_0x557cddec44d0;  1 drivers
v0x557cdda84e00_0 .net "cout", 0 0, L_0x557cddec4180;  1 drivers
v0x557cdda84ea0_0 .net "h_1_out", 0 0, L_0x557cddec3e40;  1 drivers
S_0x557cdda83c90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda83a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec3e40 .functor XOR 1, L_0x557cddec41f0, L_0x557cddec4430, C4<0>, C4<0>;
L_0x557cddec3eb0 .functor AND 1, L_0x557cddec41f0, L_0x557cddec4430, C4<1>, C4<1>;
v0x557cdda83ef0_0 .net "S", 0 0, L_0x557cddec3e40;  alias, 1 drivers
v0x557cdda83fd0_0 .net "a", 0 0, L_0x557cddec41f0;  alias, 1 drivers
v0x557cdda84090_0 .net "b", 0 0, L_0x557cddec4430;  alias, 1 drivers
v0x557cdda84160_0 .net "cout", 0 0, L_0x557cddec3eb0;  alias, 1 drivers
S_0x557cdda842d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda83a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec3f70 .functor XOR 1, L_0x557cddec3e40, L_0x557cddec44d0, C4<0>, C4<0>;
L_0x557cddec40c0 .functor AND 1, L_0x557cddec3e40, L_0x557cddec44d0, C4<1>, C4<1>;
v0x557cdda84530_0 .net "S", 0 0, L_0x557cddec3f70;  alias, 1 drivers
v0x557cdda845f0_0 .net "a", 0 0, L_0x557cddec3e40;  alias, 1 drivers
v0x557cdda846e0_0 .net "b", 0 0, L_0x557cddec44d0;  alias, 1 drivers
v0x557cdda847b0_0 .net "cout", 0 0, L_0x557cddec40c0;  alias, 1 drivers
S_0x557cdda84f90 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdda7d580;
 .timescale 0 0;
P_0x557cdda85160 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdda85240 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda84f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec4950 .functor OR 1, L_0x557cddec4770, L_0x557cddec48e0, C4<0>, C4<0>;
v0x557cdda86110_0 .net "S", 0 0, L_0x557cddec47e0;  1 drivers
v0x557cdda861d0_0 .net "a", 0 0, L_0x557cddec49c0;  1 drivers
v0x557cdda862a0_0 .net "b", 0 0, L_0x557cddec4af0;  1 drivers
v0x557cdda863a0_0 .net "c_1", 0 0, L_0x557cddec4770;  1 drivers
v0x557cdda86470_0 .net "c_2", 0 0, L_0x557cddec48e0;  1 drivers
v0x557cdda86560_0 .net "cin", 0 0, L_0x557cddec4c20;  1 drivers
v0x557cdda86630_0 .net "cout", 0 0, L_0x557cddec4950;  1 drivers
v0x557cdda866d0_0 .net "h_1_out", 0 0, L_0x557cddec4700;  1 drivers
S_0x557cdda85490 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda85240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec4700 .functor XOR 1, L_0x557cddec49c0, L_0x557cddec4af0, C4<0>, C4<0>;
L_0x557cddec4770 .functor AND 1, L_0x557cddec49c0, L_0x557cddec4af0, C4<1>, C4<1>;
v0x557cdda85720_0 .net "S", 0 0, L_0x557cddec4700;  alias, 1 drivers
v0x557cdda85800_0 .net "a", 0 0, L_0x557cddec49c0;  alias, 1 drivers
v0x557cdda858c0_0 .net "b", 0 0, L_0x557cddec4af0;  alias, 1 drivers
v0x557cdda85990_0 .net "cout", 0 0, L_0x557cddec4770;  alias, 1 drivers
S_0x557cdda85b00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda85240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec47e0 .functor XOR 1, L_0x557cddec4700, L_0x557cddec4c20, C4<0>, C4<0>;
L_0x557cddec48e0 .functor AND 1, L_0x557cddec4700, L_0x557cddec4c20, C4<1>, C4<1>;
v0x557cdda85d60_0 .net "S", 0 0, L_0x557cddec47e0;  alias, 1 drivers
v0x557cdda85e20_0 .net "a", 0 0, L_0x557cddec4700;  alias, 1 drivers
v0x557cdda85f10_0 .net "b", 0 0, L_0x557cddec4c20;  alias, 1 drivers
v0x557cdda85fe0_0 .net "cout", 0 0, L_0x557cddec48e0;  alias, 1 drivers
S_0x557cdda867c0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdda7d580;
 .timescale 0 0;
P_0x557cdda86990 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdda86a70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda867c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec4fd0 .functor OR 1, L_0x557cddec4d50, L_0x557cddec4f10, C4<0>, C4<0>;
v0x557cdda87940_0 .net "S", 0 0, L_0x557cddec4dc0;  1 drivers
v0x557cdda87a00_0 .net "a", 0 0, L_0x557cddec5040;  1 drivers
v0x557cdda87ad0_0 .net "b", 0 0, L_0x557cddec5200;  1 drivers
v0x557cdda87bd0_0 .net "c_1", 0 0, L_0x557cddec4d50;  1 drivers
v0x557cdda87ca0_0 .net "c_2", 0 0, L_0x557cddec4f10;  1 drivers
v0x557cdda87d90_0 .net "cin", 0 0, L_0x557cddec5440;  1 drivers
v0x557cdda87e60_0 .net "cout", 0 0, L_0x557cddec4fd0;  1 drivers
v0x557cdda87f00_0 .net "h_1_out", 0 0, L_0x557cddec4690;  1 drivers
S_0x557cdda86cc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda86a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec4690 .functor XOR 1, L_0x557cddec5040, L_0x557cddec5200, C4<0>, C4<0>;
L_0x557cddec4d50 .functor AND 1, L_0x557cddec5040, L_0x557cddec5200, C4<1>, C4<1>;
v0x557cdda86f50_0 .net "S", 0 0, L_0x557cddec4690;  alias, 1 drivers
v0x557cdda87030_0 .net "a", 0 0, L_0x557cddec5040;  alias, 1 drivers
v0x557cdda870f0_0 .net "b", 0 0, L_0x557cddec5200;  alias, 1 drivers
v0x557cdda871c0_0 .net "cout", 0 0, L_0x557cddec4d50;  alias, 1 drivers
S_0x557cdda87330 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda86a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec4dc0 .functor XOR 1, L_0x557cddec4690, L_0x557cddec5440, C4<0>, C4<0>;
L_0x557cddec4f10 .functor AND 1, L_0x557cddec4690, L_0x557cddec5440, C4<1>, C4<1>;
v0x557cdda87590_0 .net "S", 0 0, L_0x557cddec4dc0;  alias, 1 drivers
v0x557cdda87650_0 .net "a", 0 0, L_0x557cddec4690;  alias, 1 drivers
v0x557cdda87740_0 .net "b", 0 0, L_0x557cddec5440;  alias, 1 drivers
v0x557cdda87810_0 .net "cout", 0 0, L_0x557cddec4f10;  alias, 1 drivers
S_0x557cdda87ff0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdda7d580;
 .timescale 0 0;
P_0x557cdda881c0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdda882a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda87ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec57e0 .functor OR 1, L_0x557cddec55f0, L_0x557cddec5720, C4<0>, C4<0>;
v0x557cdda89170_0 .net "S", 0 0, L_0x557cddec5660;  1 drivers
v0x557cdda89230_0 .net "a", 0 0, L_0x557cddec5850;  1 drivers
v0x557cdda89300_0 .net "b", 0 0, L_0x557cddec5980;  1 drivers
v0x557cdda89400_0 .net "c_1", 0 0, L_0x557cddec55f0;  1 drivers
v0x557cdda894d0_0 .net "c_2", 0 0, L_0x557cddec5720;  1 drivers
v0x557cdda895c0_0 .net "cin", 0 0, L_0x557cddec54e0;  1 drivers
v0x557cdda89690_0 .net "cout", 0 0, L_0x557cddec57e0;  1 drivers
v0x557cdda89730_0 .net "h_1_out", 0 0, L_0x557cddec5580;  1 drivers
S_0x557cdda884f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda882a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec5580 .functor XOR 1, L_0x557cddec5850, L_0x557cddec5980, C4<0>, C4<0>;
L_0x557cddec55f0 .functor AND 1, L_0x557cddec5850, L_0x557cddec5980, C4<1>, C4<1>;
v0x557cdda88780_0 .net "S", 0 0, L_0x557cddec5580;  alias, 1 drivers
v0x557cdda88860_0 .net "a", 0 0, L_0x557cddec5850;  alias, 1 drivers
v0x557cdda88920_0 .net "b", 0 0, L_0x557cddec5980;  alias, 1 drivers
v0x557cdda889f0_0 .net "cout", 0 0, L_0x557cddec55f0;  alias, 1 drivers
S_0x557cdda88b60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda882a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec5660 .functor XOR 1, L_0x557cddec5580, L_0x557cddec54e0, C4<0>, C4<0>;
L_0x557cddec5720 .functor AND 1, L_0x557cddec5580, L_0x557cddec54e0, C4<1>, C4<1>;
v0x557cdda88dc0_0 .net "S", 0 0, L_0x557cddec5660;  alias, 1 drivers
v0x557cdda88e80_0 .net "a", 0 0, L_0x557cddec5580;  alias, 1 drivers
v0x557cdda88f70_0 .net "b", 0 0, L_0x557cddec54e0;  alias, 1 drivers
v0x557cdda89040_0 .net "cout", 0 0, L_0x557cddec5720;  alias, 1 drivers
S_0x557cdda89e10 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda7d290;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda8a000 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cdda96050_0 .net "S", 7 0, L_0x557cddeca9e0;  alias, 1 drivers
v0x557cdda96130_0 .net "a", 7 0, L_0x557cddec6d80;  alias, 1 drivers
v0x557cdda96210_0 .net "b", 7 0, L_0x557cddec6e40;  alias, 1 drivers
v0x557cdda962d0_0 .net "carin", 7 0, L_0x557cddeca890;  1 drivers
v0x557cdda963b0_0 .net "cin", 0 0, L_0x557cddecaa80;  1 drivers
v0x557cdda964f0_0 .net "cout", 0 0, L_0x557cddecaee0;  alias, 1 drivers
L_0x557cddec73d0 .part L_0x557cddec6d80, 1, 1;
L_0x557cddec7500 .part L_0x557cddec6e40, 1, 1;
L_0x557cddec7630 .part L_0x557cddeca890, 0, 1;
L_0x557cddec7ac0 .part L_0x557cddec6d80, 2, 1;
L_0x557cddec7c80 .part L_0x557cddec6e40, 2, 1;
L_0x557cddec7e40 .part L_0x557cddeca890, 1, 1;
L_0x557cddec8280 .part L_0x557cddec6d80, 3, 1;
L_0x557cddec83b0 .part L_0x557cddec6e40, 3, 1;
L_0x557cddec8530 .part L_0x557cddeca890, 2, 1;
L_0x557cddec89c0 .part L_0x557cddec6d80, 4, 1;
L_0x557cddec8af0 .part L_0x557cddec6e40, 4, 1;
L_0x557cddec8c20 .part L_0x557cddeca890, 3, 1;
L_0x557cddec9110 .part L_0x557cddec6d80, 5, 1;
L_0x557cddec9240 .part L_0x557cddec6e40, 5, 1;
L_0x557cddec9370 .part L_0x557cddeca890, 4, 1;
L_0x557cddec9790 .part L_0x557cddec6d80, 6, 1;
L_0x557cddec9a60 .part L_0x557cddec6e40, 6, 1;
L_0x557cddec9c10 .part L_0x557cddeca890, 5, 1;
L_0x557cddeca020 .part L_0x557cddec6d80, 7, 1;
L_0x557cddeca150 .part L_0x557cddec6e40, 7, 1;
L_0x557cddec9cb0 .part L_0x557cddeca890, 6, 1;
L_0x557cddeca760 .part L_0x557cddec6d80, 0, 1;
L_0x557cddeca280 .part L_0x557cddec6e40, 0, 1;
LS_0x557cddeca9e0_0_0 .concat8 [ 1 1 1 1], L_0x557cddeca4a0, L_0x557cddec7150, L_0x557cddec7840, L_0x557cddec8050;
LS_0x557cddeca9e0_0_4 .concat8 [ 1 1 1 1], L_0x557cddec8740, L_0x557cddec8f30, L_0x557cddec9510, L_0x557cddec9e30;
L_0x557cddeca9e0 .concat8 [ 4 4 0 0], LS_0x557cddeca9e0_0_0, LS_0x557cddeca9e0_0_4;
LS_0x557cddeca890_0_0 .concat8 [ 1 1 1 1], L_0x557cddeca6f0, L_0x557cddec7360, L_0x557cddec7a50, L_0x557cddec8210;
LS_0x557cddeca890_0_4 .concat8 [ 1 1 1 1], L_0x557cddec8950, L_0x557cddec90a0, L_0x557cddec9720, L_0x557cddec9fb0;
L_0x557cddeca890 .concat8 [ 4 4 0 0], LS_0x557cddeca890_0_0, LS_0x557cddeca890_0_4;
L_0x557cddecaee0 .part L_0x557cddeca890, 7, 1;
S_0x557cdda8a120 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda89e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeca6f0 .functor OR 1, L_0x557cddeca430, L_0x557cddeca5f0, C4<0>, C4<0>;
v0x557cdda8b020_0 .net "S", 0 0, L_0x557cddeca4a0;  1 drivers
v0x557cdda8b0e0_0 .net "a", 0 0, L_0x557cddeca760;  1 drivers
v0x557cdda8b1b0_0 .net "b", 0 0, L_0x557cddeca280;  1 drivers
v0x557cdda8b2b0_0 .net "c_1", 0 0, L_0x557cddeca430;  1 drivers
v0x557cdda8b380_0 .net "c_2", 0 0, L_0x557cddeca5f0;  1 drivers
v0x557cdda8b470_0 .net "cin", 0 0, L_0x557cddecaa80;  alias, 1 drivers
v0x557cdda8b540_0 .net "cout", 0 0, L_0x557cddeca6f0;  1 drivers
v0x557cdda8b5e0_0 .net "h_1_out", 0 0, L_0x557cddeca3c0;  1 drivers
S_0x557cdda8a3a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda8a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeca3c0 .functor XOR 1, L_0x557cddeca760, L_0x557cddeca280, C4<0>, C4<0>;
L_0x557cddeca430 .functor AND 1, L_0x557cddeca760, L_0x557cddeca280, C4<1>, C4<1>;
v0x557cdda8a630_0 .net "S", 0 0, L_0x557cddeca3c0;  alias, 1 drivers
v0x557cdda8a710_0 .net "a", 0 0, L_0x557cddeca760;  alias, 1 drivers
v0x557cdda8a7d0_0 .net "b", 0 0, L_0x557cddeca280;  alias, 1 drivers
v0x557cdda8a8a0_0 .net "cout", 0 0, L_0x557cddeca430;  alias, 1 drivers
S_0x557cdda8aa10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda8a120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeca4a0 .functor XOR 1, L_0x557cddeca3c0, L_0x557cddecaa80, C4<0>, C4<0>;
L_0x557cddeca5f0 .functor AND 1, L_0x557cddeca3c0, L_0x557cddecaa80, C4<1>, C4<1>;
v0x557cdda8ac70_0 .net "S", 0 0, L_0x557cddeca4a0;  alias, 1 drivers
v0x557cdda8ad30_0 .net "a", 0 0, L_0x557cddeca3c0;  alias, 1 drivers
v0x557cdda8ae20_0 .net "b", 0 0, L_0x557cddecaa80;  alias, 1 drivers
v0x557cdda8aef0_0 .net "cout", 0 0, L_0x557cddeca5f0;  alias, 1 drivers
S_0x557cdda8b6d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda89e10;
 .timescale 0 0;
P_0x557cdda8b8c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda8b980 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda8b6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec7360 .functor OR 1, L_0x557cddec7090, L_0x557cddec72a0, C4<0>, C4<0>;
v0x557cdda8c850_0 .net "S", 0 0, L_0x557cddec7150;  1 drivers
v0x557cdda8c910_0 .net "a", 0 0, L_0x557cddec73d0;  1 drivers
v0x557cdda8c9e0_0 .net "b", 0 0, L_0x557cddec7500;  1 drivers
v0x557cdda8cae0_0 .net "c_1", 0 0, L_0x557cddec7090;  1 drivers
v0x557cdda8cbb0_0 .net "c_2", 0 0, L_0x557cddec72a0;  1 drivers
v0x557cdda8cca0_0 .net "cin", 0 0, L_0x557cddec7630;  1 drivers
v0x557cdda8cd70_0 .net "cout", 0 0, L_0x557cddec7360;  1 drivers
v0x557cdda8ce10_0 .net "h_1_out", 0 0, L_0x557cddec6f80;  1 drivers
S_0x557cdda8bbd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda8b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec6f80 .functor XOR 1, L_0x557cddec73d0, L_0x557cddec7500, C4<0>, C4<0>;
L_0x557cddec7090 .functor AND 1, L_0x557cddec73d0, L_0x557cddec7500, C4<1>, C4<1>;
v0x557cdda8be60_0 .net "S", 0 0, L_0x557cddec6f80;  alias, 1 drivers
v0x557cdda8bf40_0 .net "a", 0 0, L_0x557cddec73d0;  alias, 1 drivers
v0x557cdda8c000_0 .net "b", 0 0, L_0x557cddec7500;  alias, 1 drivers
v0x557cdda8c0d0_0 .net "cout", 0 0, L_0x557cddec7090;  alias, 1 drivers
S_0x557cdda8c240 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda8b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec7150 .functor XOR 1, L_0x557cddec6f80, L_0x557cddec7630, C4<0>, C4<0>;
L_0x557cddec72a0 .functor AND 1, L_0x557cddec6f80, L_0x557cddec7630, C4<1>, C4<1>;
v0x557cdda8c4a0_0 .net "S", 0 0, L_0x557cddec7150;  alias, 1 drivers
v0x557cdda8c560_0 .net "a", 0 0, L_0x557cddec6f80;  alias, 1 drivers
v0x557cdda8c650_0 .net "b", 0 0, L_0x557cddec7630;  alias, 1 drivers
v0x557cdda8c720_0 .net "cout", 0 0, L_0x557cddec72a0;  alias, 1 drivers
S_0x557cdda8cf00 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda89e10;
 .timescale 0 0;
P_0x557cdda8d0d0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda8d190 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda8cf00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec7a50 .functor OR 1, L_0x557cddec77d0, L_0x557cddec7990, C4<0>, C4<0>;
v0x557cdda8e090_0 .net "S", 0 0, L_0x557cddec7840;  1 drivers
v0x557cdda8e150_0 .net "a", 0 0, L_0x557cddec7ac0;  1 drivers
v0x557cdda8e220_0 .net "b", 0 0, L_0x557cddec7c80;  1 drivers
v0x557cdda8e320_0 .net "c_1", 0 0, L_0x557cddec77d0;  1 drivers
v0x557cdda8e3f0_0 .net "c_2", 0 0, L_0x557cddec7990;  1 drivers
v0x557cdda8e4e0_0 .net "cin", 0 0, L_0x557cddec7e40;  1 drivers
v0x557cdda8e5b0_0 .net "cout", 0 0, L_0x557cddec7a50;  1 drivers
v0x557cdda8e650_0 .net "h_1_out", 0 0, L_0x557cddec7760;  1 drivers
S_0x557cdda8d410 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda8d190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec7760 .functor XOR 1, L_0x557cddec7ac0, L_0x557cddec7c80, C4<0>, C4<0>;
L_0x557cddec77d0 .functor AND 1, L_0x557cddec7ac0, L_0x557cddec7c80, C4<1>, C4<1>;
v0x557cdda8d6a0_0 .net "S", 0 0, L_0x557cddec7760;  alias, 1 drivers
v0x557cdda8d780_0 .net "a", 0 0, L_0x557cddec7ac0;  alias, 1 drivers
v0x557cdda8d840_0 .net "b", 0 0, L_0x557cddec7c80;  alias, 1 drivers
v0x557cdda8d910_0 .net "cout", 0 0, L_0x557cddec77d0;  alias, 1 drivers
S_0x557cdda8da80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda8d190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec7840 .functor XOR 1, L_0x557cddec7760, L_0x557cddec7e40, C4<0>, C4<0>;
L_0x557cddec7990 .functor AND 1, L_0x557cddec7760, L_0x557cddec7e40, C4<1>, C4<1>;
v0x557cdda8dce0_0 .net "S", 0 0, L_0x557cddec7840;  alias, 1 drivers
v0x557cdda8dda0_0 .net "a", 0 0, L_0x557cddec7760;  alias, 1 drivers
v0x557cdda8de90_0 .net "b", 0 0, L_0x557cddec7e40;  alias, 1 drivers
v0x557cdda8df60_0 .net "cout", 0 0, L_0x557cddec7990;  alias, 1 drivers
S_0x557cdda8e740 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda89e10;
 .timescale 0 0;
P_0x557cdda8e910 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda8e9f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda8e740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec8210 .functor OR 1, L_0x557cddec7fe0, L_0x557cddec8150, C4<0>, C4<0>;
v0x557cdda8f8c0_0 .net "S", 0 0, L_0x557cddec8050;  1 drivers
v0x557cdda8f980_0 .net "a", 0 0, L_0x557cddec8280;  1 drivers
v0x557cdda8fa50_0 .net "b", 0 0, L_0x557cddec83b0;  1 drivers
v0x557cdda8fb50_0 .net "c_1", 0 0, L_0x557cddec7fe0;  1 drivers
v0x557cdda8fc20_0 .net "c_2", 0 0, L_0x557cddec8150;  1 drivers
v0x557cdda8fd10_0 .net "cin", 0 0, L_0x557cddec8530;  1 drivers
v0x557cdda8fde0_0 .net "cout", 0 0, L_0x557cddec8210;  1 drivers
v0x557cdda8fe80_0 .net "h_1_out", 0 0, L_0x557cddec7f70;  1 drivers
S_0x557cdda8ec40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda8e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec7f70 .functor XOR 1, L_0x557cddec8280, L_0x557cddec83b0, C4<0>, C4<0>;
L_0x557cddec7fe0 .functor AND 1, L_0x557cddec8280, L_0x557cddec83b0, C4<1>, C4<1>;
v0x557cdda8eed0_0 .net "S", 0 0, L_0x557cddec7f70;  alias, 1 drivers
v0x557cdda8efb0_0 .net "a", 0 0, L_0x557cddec8280;  alias, 1 drivers
v0x557cdda8f070_0 .net "b", 0 0, L_0x557cddec83b0;  alias, 1 drivers
v0x557cdda8f140_0 .net "cout", 0 0, L_0x557cddec7fe0;  alias, 1 drivers
S_0x557cdda8f2b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda8e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec8050 .functor XOR 1, L_0x557cddec7f70, L_0x557cddec8530, C4<0>, C4<0>;
L_0x557cddec8150 .functor AND 1, L_0x557cddec7f70, L_0x557cddec8530, C4<1>, C4<1>;
v0x557cdda8f510_0 .net "S", 0 0, L_0x557cddec8050;  alias, 1 drivers
v0x557cdda8f5d0_0 .net "a", 0 0, L_0x557cddec7f70;  alias, 1 drivers
v0x557cdda8f6c0_0 .net "b", 0 0, L_0x557cddec8530;  alias, 1 drivers
v0x557cdda8f790_0 .net "cout", 0 0, L_0x557cddec8150;  alias, 1 drivers
S_0x557cdda8ff70 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cdda89e10;
 .timescale 0 0;
P_0x557cdda90190 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cdda90270 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda8ff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec8950 .functor OR 1, L_0x557cddec86d0, L_0x557cddec8890, C4<0>, C4<0>;
v0x557cdda91110_0 .net "S", 0 0, L_0x557cddec8740;  1 drivers
v0x557cdda911d0_0 .net "a", 0 0, L_0x557cddec89c0;  1 drivers
v0x557cdda912a0_0 .net "b", 0 0, L_0x557cddec8af0;  1 drivers
v0x557cdda913a0_0 .net "c_1", 0 0, L_0x557cddec86d0;  1 drivers
v0x557cdda91470_0 .net "c_2", 0 0, L_0x557cddec8890;  1 drivers
v0x557cdda91560_0 .net "cin", 0 0, L_0x557cddec8c20;  1 drivers
v0x557cdda91630_0 .net "cout", 0 0, L_0x557cddec8950;  1 drivers
v0x557cdda916d0_0 .net "h_1_out", 0 0, L_0x557cddec8660;  1 drivers
S_0x557cdda904c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda90270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec8660 .functor XOR 1, L_0x557cddec89c0, L_0x557cddec8af0, C4<0>, C4<0>;
L_0x557cddec86d0 .functor AND 1, L_0x557cddec89c0, L_0x557cddec8af0, C4<1>, C4<1>;
v0x557cdda90720_0 .net "S", 0 0, L_0x557cddec8660;  alias, 1 drivers
v0x557cdda90800_0 .net "a", 0 0, L_0x557cddec89c0;  alias, 1 drivers
v0x557cdda908c0_0 .net "b", 0 0, L_0x557cddec8af0;  alias, 1 drivers
v0x557cdda90990_0 .net "cout", 0 0, L_0x557cddec86d0;  alias, 1 drivers
S_0x557cdda90b00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda90270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec8740 .functor XOR 1, L_0x557cddec8660, L_0x557cddec8c20, C4<0>, C4<0>;
L_0x557cddec8890 .functor AND 1, L_0x557cddec8660, L_0x557cddec8c20, C4<1>, C4<1>;
v0x557cdda90d60_0 .net "S", 0 0, L_0x557cddec8740;  alias, 1 drivers
v0x557cdda90e20_0 .net "a", 0 0, L_0x557cddec8660;  alias, 1 drivers
v0x557cdda90f10_0 .net "b", 0 0, L_0x557cddec8c20;  alias, 1 drivers
v0x557cdda90fe0_0 .net "cout", 0 0, L_0x557cddec8890;  alias, 1 drivers
S_0x557cdda917c0 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cdda89e10;
 .timescale 0 0;
P_0x557cdda91990 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cdda91a70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda917c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec90a0 .functor OR 1, L_0x557cddec8ec0, L_0x557cddec9030, C4<0>, C4<0>;
v0x557cdda92940_0 .net "S", 0 0, L_0x557cddec8f30;  1 drivers
v0x557cdda92a00_0 .net "a", 0 0, L_0x557cddec9110;  1 drivers
v0x557cdda92ad0_0 .net "b", 0 0, L_0x557cddec9240;  1 drivers
v0x557cdda92bd0_0 .net "c_1", 0 0, L_0x557cddec8ec0;  1 drivers
v0x557cdda92ca0_0 .net "c_2", 0 0, L_0x557cddec9030;  1 drivers
v0x557cdda92d90_0 .net "cin", 0 0, L_0x557cddec9370;  1 drivers
v0x557cdda92e60_0 .net "cout", 0 0, L_0x557cddec90a0;  1 drivers
v0x557cdda92f00_0 .net "h_1_out", 0 0, L_0x557cddec8e50;  1 drivers
S_0x557cdda91cc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda91a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec8e50 .functor XOR 1, L_0x557cddec9110, L_0x557cddec9240, C4<0>, C4<0>;
L_0x557cddec8ec0 .functor AND 1, L_0x557cddec9110, L_0x557cddec9240, C4<1>, C4<1>;
v0x557cdda91f50_0 .net "S", 0 0, L_0x557cddec8e50;  alias, 1 drivers
v0x557cdda92030_0 .net "a", 0 0, L_0x557cddec9110;  alias, 1 drivers
v0x557cdda920f0_0 .net "b", 0 0, L_0x557cddec9240;  alias, 1 drivers
v0x557cdda921c0_0 .net "cout", 0 0, L_0x557cddec8ec0;  alias, 1 drivers
S_0x557cdda92330 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda91a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec8f30 .functor XOR 1, L_0x557cddec8e50, L_0x557cddec9370, C4<0>, C4<0>;
L_0x557cddec9030 .functor AND 1, L_0x557cddec8e50, L_0x557cddec9370, C4<1>, C4<1>;
v0x557cdda92590_0 .net "S", 0 0, L_0x557cddec8f30;  alias, 1 drivers
v0x557cdda92650_0 .net "a", 0 0, L_0x557cddec8e50;  alias, 1 drivers
v0x557cdda92740_0 .net "b", 0 0, L_0x557cddec9370;  alias, 1 drivers
v0x557cdda92810_0 .net "cout", 0 0, L_0x557cddec9030;  alias, 1 drivers
S_0x557cdda92ff0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cdda89e10;
 .timescale 0 0;
P_0x557cdda931c0 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cdda932a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda92ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec9720 .functor OR 1, L_0x557cddec94a0, L_0x557cddec9660, C4<0>, C4<0>;
v0x557cdda94170_0 .net "S", 0 0, L_0x557cddec9510;  1 drivers
v0x557cdda94230_0 .net "a", 0 0, L_0x557cddec9790;  1 drivers
v0x557cdda94300_0 .net "b", 0 0, L_0x557cddec9a60;  1 drivers
v0x557cdda94400_0 .net "c_1", 0 0, L_0x557cddec94a0;  1 drivers
v0x557cdda944d0_0 .net "c_2", 0 0, L_0x557cddec9660;  1 drivers
v0x557cdda945c0_0 .net "cin", 0 0, L_0x557cddec9c10;  1 drivers
v0x557cdda94690_0 .net "cout", 0 0, L_0x557cddec9720;  1 drivers
v0x557cdda94730_0 .net "h_1_out", 0 0, L_0x557cddec8de0;  1 drivers
S_0x557cdda934f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda932a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec8de0 .functor XOR 1, L_0x557cddec9790, L_0x557cddec9a60, C4<0>, C4<0>;
L_0x557cddec94a0 .functor AND 1, L_0x557cddec9790, L_0x557cddec9a60, C4<1>, C4<1>;
v0x557cdda93780_0 .net "S", 0 0, L_0x557cddec8de0;  alias, 1 drivers
v0x557cdda93860_0 .net "a", 0 0, L_0x557cddec9790;  alias, 1 drivers
v0x557cdda93920_0 .net "b", 0 0, L_0x557cddec9a60;  alias, 1 drivers
v0x557cdda939f0_0 .net "cout", 0 0, L_0x557cddec94a0;  alias, 1 drivers
S_0x557cdda93b60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda932a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec9510 .functor XOR 1, L_0x557cddec8de0, L_0x557cddec9c10, C4<0>, C4<0>;
L_0x557cddec9660 .functor AND 1, L_0x557cddec8de0, L_0x557cddec9c10, C4<1>, C4<1>;
v0x557cdda93dc0_0 .net "S", 0 0, L_0x557cddec9510;  alias, 1 drivers
v0x557cdda93e80_0 .net "a", 0 0, L_0x557cddec8de0;  alias, 1 drivers
v0x557cdda93f70_0 .net "b", 0 0, L_0x557cddec9c10;  alias, 1 drivers
v0x557cdda94040_0 .net "cout", 0 0, L_0x557cddec9660;  alias, 1 drivers
S_0x557cdda94820 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cdda89e10;
 .timescale 0 0;
P_0x557cdda949f0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cdda94ad0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda94820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddec9fb0 .functor OR 1, L_0x557cddec9dc0, L_0x557cddec9ef0, C4<0>, C4<0>;
v0x557cdda959a0_0 .net "S", 0 0, L_0x557cddec9e30;  1 drivers
v0x557cdda95a60_0 .net "a", 0 0, L_0x557cddeca020;  1 drivers
v0x557cdda95b30_0 .net "b", 0 0, L_0x557cddeca150;  1 drivers
v0x557cdda95c30_0 .net "c_1", 0 0, L_0x557cddec9dc0;  1 drivers
v0x557cdda95d00_0 .net "c_2", 0 0, L_0x557cddec9ef0;  1 drivers
v0x557cdda95df0_0 .net "cin", 0 0, L_0x557cddec9cb0;  1 drivers
v0x557cdda95ec0_0 .net "cout", 0 0, L_0x557cddec9fb0;  1 drivers
v0x557cdda95f60_0 .net "h_1_out", 0 0, L_0x557cddec9d50;  1 drivers
S_0x557cdda94d20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda94ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec9d50 .functor XOR 1, L_0x557cddeca020, L_0x557cddeca150, C4<0>, C4<0>;
L_0x557cddec9dc0 .functor AND 1, L_0x557cddeca020, L_0x557cddeca150, C4<1>, C4<1>;
v0x557cdda94fb0_0 .net "S", 0 0, L_0x557cddec9d50;  alias, 1 drivers
v0x557cdda95090_0 .net "a", 0 0, L_0x557cddeca020;  alias, 1 drivers
v0x557cdda95150_0 .net "b", 0 0, L_0x557cddeca150;  alias, 1 drivers
v0x557cdda95220_0 .net "cout", 0 0, L_0x557cddec9dc0;  alias, 1 drivers
S_0x557cdda95390 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda94ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddec9e30 .functor XOR 1, L_0x557cddec9d50, L_0x557cddec9cb0, C4<0>, C4<0>;
L_0x557cddec9ef0 .functor AND 1, L_0x557cddec9d50, L_0x557cddec9cb0, C4<1>, C4<1>;
v0x557cdda955f0_0 .net "S", 0 0, L_0x557cddec9e30;  alias, 1 drivers
v0x557cdda956b0_0 .net "a", 0 0, L_0x557cddec9d50;  alias, 1 drivers
v0x557cdda957a0_0 .net "b", 0 0, L_0x557cddec9cb0;  alias, 1 drivers
v0x557cdda95870_0 .net "cout", 0 0, L_0x557cddec9ef0;  alias, 1 drivers
S_0x557cdda97970 .scope module, "S_1" "adder_subtractor_Nbit" 3 192, 3 48 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda97af0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449a80 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x557cdde80270 .functor XOR 4, L_0x7f5061449a80, L_0x557cdde22e30, C4<0000>, C4<0000>;
L_0x557cdde81f00 .functor NOT 1, L_0x557cdde82140, C4<0>, C4<0>, C4<0>;
L_0x557cdde82270 .functor AND 1, L_0x7f5061447758, L_0x557cdde81f00, C4<1>, C4<1>;
L_0x557cdde82460 .functor NOT 4, L_0x557cdde822e0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde824d0 .functor AND 4, L_0x557cdde81e60, L_0x557cdde82460, C4<1111>, C4<1111>;
L_0x557cdde82590 .functor NOT 4, L_0x557cdde81e60, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde845a0 .functor AND 4, L_0x557cdde84500, L_0x557cdde84950, C4<1111>, C4<1111>;
L_0x557cdde84b50 .functor OR 4, L_0x557cdde824d0, L_0x557cdde845a0, C4<0000>, C4<0000>;
v0x557cddaa4b90_0 .net *"_s0", 3 0, L_0x7f5061449a80;  1 drivers
v0x557cddaa4c90_0 .net *"_s10", 3 0, L_0x557cdde82460;  1 drivers
L_0x7f50614477a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddaa4d70_0 .net/2s *"_s18", 2 0, L_0x7f50614477a0;  1 drivers
L_0x7f50614477e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddaa4e30_0 .net/2s *"_s23", 0 0, L_0x7f50614477e8;  1 drivers
v0x557cddaa4f10_0 .net *"_s27", 3 0, L_0x557cdde84950;  1 drivers
v0x557cddaa5040_0 .net *"_s4", 0 0, L_0x557cdde81f00;  1 drivers
v0x557cddaa5120_0 .net *"_s8", 3 0, L_0x557cdde822e0;  1 drivers
v0x557cddaa5200_0 .net "a", 3 0, L_0x557cdde22d90;  alias, 1 drivers
v0x557cddaa52c0_0 .net "a_or_s", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cddaa5360_0 .net "add_1", 3 0, L_0x557cdde826e0;  1 drivers
v0x557cddaa5400_0 .net "b", 3 0, L_0x557cdde22e30;  alias, 1 drivers
v0x557cddaa54c0_0 .net "cout", 0 0, L_0x557cdde82140;  alias, 1 drivers
v0x557cddaa5590_0 .net "diff_is_negative", 0 0, L_0x557cdde82270;  1 drivers
v0x557cddaa5630_0 .net "dummy_cout", 0 0, L_0x557cdde84740;  1 drivers
v0x557cddaa5700_0 .net "input_b", 3 0, L_0x557cdde80270;  1 drivers
v0x557cddaa57d0_0 .net "inverted_out", 3 0, L_0x557cdde82590;  1 drivers
v0x557cddaa58a0_0 .net "n_out", 3 0, L_0x557cdde845a0;  1 drivers
v0x557cddaa5a70_0 .net "negated_out", 3 0, L_0x557cdde84500;  1 drivers
v0x557cddaa5b60_0 .net "out", 3 0, L_0x557cdde84b50;  alias, 1 drivers
v0x557cddaa5c20_0 .net "p_out", 3 0, L_0x557cdde824d0;  1 drivers
v0x557cddaa5d00_0 .net "t_out", 3 0, L_0x557cdde81e60;  1 drivers
L_0x557cdde822e0 .concat [ 1 1 1 1], L_0x557cdde82270, L_0x557cdde82270, L_0x557cdde82270, L_0x557cdde82270;
L_0x557cdde826e0 .concat8 [ 1 3 0 0], L_0x7f50614477e8, L_0x7f50614477a0;
L_0x557cdde848b0 .part L_0x557cdde826e0, 3, 1;
L_0x557cdde84950 .concat [ 1 1 1 1], L_0x557cdde82270, L_0x557cdde82270, L_0x557cdde82270, L_0x557cdde82270;
S_0x557cdda97c70 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cdda97970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda97e40 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cdda9de30_0 .net "S", 3 0, L_0x557cdde81e60;  alias, 1 drivers
v0x557cdda9df10_0 .net "a", 3 0, L_0x557cdde22d90;  alias, 1 drivers
v0x557cdda9dff0_0 .net "b", 3 0, L_0x557cdde80270;  alias, 1 drivers
v0x557cdda9e0b0_0 .net "carin", 3 0, L_0x557cdde81f70;  1 drivers
v0x557cdda9e190_0 .net "cin", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cdda9e2d0_0 .net "cout", 0 0, L_0x557cdde82140;  alias, 1 drivers
L_0x557cdde80800 .part L_0x557cdde22d90, 1, 1;
L_0x557cdde80930 .part L_0x557cdde80270, 1, 1;
L_0x557cdde80a60 .part L_0x557cdde81f70, 0, 1;
L_0x557cdde80e50 .part L_0x557cdde22d90, 2, 1;
L_0x557cdde80f80 .part L_0x557cdde80270, 2, 1;
L_0x557cdde81140 .part L_0x557cdde81f70, 1, 1;
L_0x557cdde81530 .part L_0x557cdde22d90, 3, 1;
L_0x557cdde81770 .part L_0x557cdde80270, 3, 1;
L_0x557cdde81810 .part L_0x557cdde81f70, 2, 1;
L_0x557cdde81c00 .part L_0x557cdde22d90, 0, 1;
L_0x557cdde81d30 .part L_0x557cdde80270, 0, 1;
L_0x557cdde81e60 .concat8 [ 1 1 1 1], L_0x557cdde81a20, L_0x557cdde806b0, L_0x557cdde80c70, L_0x557cdde81350;
L_0x557cdde81f70 .concat8 [ 1 1 1 1], L_0x557cdde81b90, L_0x557cdde80790, L_0x557cdde80de0, L_0x557cdde814c0;
L_0x557cdde82140 .part L_0x557cdde81f70, 3, 1;
S_0x557cdda97fc0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda97c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde81b90 .functor OR 1, L_0x557cdde819b0, L_0x557cdde81b20, C4<0>, C4<0>;
v0x557cdda98ee0_0 .net "S", 0 0, L_0x557cdde81a20;  1 drivers
v0x557cdda98fa0_0 .net "a", 0 0, L_0x557cdde81c00;  1 drivers
v0x557cdda99070_0 .net "b", 0 0, L_0x557cdde81d30;  1 drivers
v0x557cdda99170_0 .net "c_1", 0 0, L_0x557cdde819b0;  1 drivers
v0x557cdda99240_0 .net "c_2", 0 0, L_0x557cdde81b20;  1 drivers
v0x557cdda99330_0 .net "cin", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cdda99400_0 .net "cout", 0 0, L_0x557cdde81b90;  1 drivers
v0x557cdda994a0_0 .net "h_1_out", 0 0, L_0x557cdde81940;  1 drivers
S_0x557cdda98260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda97fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde81940 .functor XOR 1, L_0x557cdde81c00, L_0x557cdde81d30, C4<0>, C4<0>;
L_0x557cdde819b0 .functor AND 1, L_0x557cdde81c00, L_0x557cdde81d30, C4<1>, C4<1>;
v0x557cdda984f0_0 .net "S", 0 0, L_0x557cdde81940;  alias, 1 drivers
v0x557cdda985d0_0 .net "a", 0 0, L_0x557cdde81c00;  alias, 1 drivers
v0x557cdda98690_0 .net "b", 0 0, L_0x557cdde81d30;  alias, 1 drivers
v0x557cdda98760_0 .net "cout", 0 0, L_0x557cdde819b0;  alias, 1 drivers
S_0x557cdda988d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda97fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde81a20 .functor XOR 1, L_0x557cdde81940, L_0x7f5061447758, C4<0>, C4<0>;
L_0x557cdde81b20 .functor AND 1, L_0x557cdde81940, L_0x7f5061447758, C4<1>, C4<1>;
v0x557cdda98b30_0 .net "S", 0 0, L_0x557cdde81a20;  alias, 1 drivers
v0x557cdda98bf0_0 .net "a", 0 0, L_0x557cdde81940;  alias, 1 drivers
v0x557cdda98ce0_0 .net "b", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cdda98db0_0 .net "cout", 0 0, L_0x557cdde81b20;  alias, 1 drivers
S_0x557cdda99590 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda97c70;
 .timescale 0 0;
P_0x557cdda99780 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda99840 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda99590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde80790 .functor OR 1, L_0x557cdde80640, L_0x557cdde80720, C4<0>, C4<0>;
v0x557cdda9a710_0 .net "S", 0 0, L_0x557cdde806b0;  1 drivers
v0x557cdda9a7d0_0 .net "a", 0 0, L_0x557cdde80800;  1 drivers
v0x557cdda9a8a0_0 .net "b", 0 0, L_0x557cdde80930;  1 drivers
v0x557cdda9a9a0_0 .net "c_1", 0 0, L_0x557cdde80640;  1 drivers
v0x557cdda9aa70_0 .net "c_2", 0 0, L_0x557cdde80720;  1 drivers
v0x557cdda9ab60_0 .net "cin", 0 0, L_0x557cdde80a60;  1 drivers
v0x557cdda9ac30_0 .net "cout", 0 0, L_0x557cdde80790;  1 drivers
v0x557cdda9acd0_0 .net "h_1_out", 0 0, L_0x557cdde805d0;  1 drivers
S_0x557cdda99a90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda99840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde805d0 .functor XOR 1, L_0x557cdde80800, L_0x557cdde80930, C4<0>, C4<0>;
L_0x557cdde80640 .functor AND 1, L_0x557cdde80800, L_0x557cdde80930, C4<1>, C4<1>;
v0x557cdda99d20_0 .net "S", 0 0, L_0x557cdde805d0;  alias, 1 drivers
v0x557cdda99e00_0 .net "a", 0 0, L_0x557cdde80800;  alias, 1 drivers
v0x557cdda99ec0_0 .net "b", 0 0, L_0x557cdde80930;  alias, 1 drivers
v0x557cdda99f90_0 .net "cout", 0 0, L_0x557cdde80640;  alias, 1 drivers
S_0x557cdda9a100 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda99840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde806b0 .functor XOR 1, L_0x557cdde805d0, L_0x557cdde80a60, C4<0>, C4<0>;
L_0x557cdde80720 .functor AND 1, L_0x557cdde805d0, L_0x557cdde80a60, C4<1>, C4<1>;
v0x557cdda9a360_0 .net "S", 0 0, L_0x557cdde806b0;  alias, 1 drivers
v0x557cdda9a420_0 .net "a", 0 0, L_0x557cdde805d0;  alias, 1 drivers
v0x557cdda9a510_0 .net "b", 0 0, L_0x557cdde80a60;  alias, 1 drivers
v0x557cdda9a5e0_0 .net "cout", 0 0, L_0x557cdde80720;  alias, 1 drivers
S_0x557cdda9adc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda97c70;
 .timescale 0 0;
P_0x557cdda9af90 .param/l "i" 0 3 39, +C4<010>;
S_0x557cdda9b050 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda9adc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde80de0 .functor OR 1, L_0x557cdde80c00, L_0x557cdde80d70, C4<0>, C4<0>;
v0x557cdda9bf50_0 .net "S", 0 0, L_0x557cdde80c70;  1 drivers
v0x557cdda9c010_0 .net "a", 0 0, L_0x557cdde80e50;  1 drivers
v0x557cdda9c0e0_0 .net "b", 0 0, L_0x557cdde80f80;  1 drivers
v0x557cdda9c1e0_0 .net "c_1", 0 0, L_0x557cdde80c00;  1 drivers
v0x557cdda9c2b0_0 .net "c_2", 0 0, L_0x557cdde80d70;  1 drivers
v0x557cdda9c3a0_0 .net "cin", 0 0, L_0x557cdde81140;  1 drivers
v0x557cdda9c470_0 .net "cout", 0 0, L_0x557cdde80de0;  1 drivers
v0x557cdda9c510_0 .net "h_1_out", 0 0, L_0x557cdde80b90;  1 drivers
S_0x557cdda9b2d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda9b050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde80b90 .functor XOR 1, L_0x557cdde80e50, L_0x557cdde80f80, C4<0>, C4<0>;
L_0x557cdde80c00 .functor AND 1, L_0x557cdde80e50, L_0x557cdde80f80, C4<1>, C4<1>;
v0x557cdda9b560_0 .net "S", 0 0, L_0x557cdde80b90;  alias, 1 drivers
v0x557cdda9b640_0 .net "a", 0 0, L_0x557cdde80e50;  alias, 1 drivers
v0x557cdda9b700_0 .net "b", 0 0, L_0x557cdde80f80;  alias, 1 drivers
v0x557cdda9b7d0_0 .net "cout", 0 0, L_0x557cdde80c00;  alias, 1 drivers
S_0x557cdda9b940 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda9b050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde80c70 .functor XOR 1, L_0x557cdde80b90, L_0x557cdde81140, C4<0>, C4<0>;
L_0x557cdde80d70 .functor AND 1, L_0x557cdde80b90, L_0x557cdde81140, C4<1>, C4<1>;
v0x557cdda9bba0_0 .net "S", 0 0, L_0x557cdde80c70;  alias, 1 drivers
v0x557cdda9bc60_0 .net "a", 0 0, L_0x557cdde80b90;  alias, 1 drivers
v0x557cdda9bd50_0 .net "b", 0 0, L_0x557cdde81140;  alias, 1 drivers
v0x557cdda9be20_0 .net "cout", 0 0, L_0x557cdde80d70;  alias, 1 drivers
S_0x557cdda9c600 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda97c70;
 .timescale 0 0;
P_0x557cdda9c7d0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cdda9c8b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda9c600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde814c0 .functor OR 1, L_0x557cdde812e0, L_0x557cdde81450, C4<0>, C4<0>;
v0x557cdda9d780_0 .net "S", 0 0, L_0x557cdde81350;  1 drivers
v0x557cdda9d840_0 .net "a", 0 0, L_0x557cdde81530;  1 drivers
v0x557cdda9d910_0 .net "b", 0 0, L_0x557cdde81770;  1 drivers
v0x557cdda9da10_0 .net "c_1", 0 0, L_0x557cdde812e0;  1 drivers
v0x557cdda9dae0_0 .net "c_2", 0 0, L_0x557cdde81450;  1 drivers
v0x557cdda9dbd0_0 .net "cin", 0 0, L_0x557cdde81810;  1 drivers
v0x557cdda9dca0_0 .net "cout", 0 0, L_0x557cdde814c0;  1 drivers
v0x557cdda9dd40_0 .net "h_1_out", 0 0, L_0x557cdde81270;  1 drivers
S_0x557cdda9cb00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda9c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde81270 .functor XOR 1, L_0x557cdde81530, L_0x557cdde81770, C4<0>, C4<0>;
L_0x557cdde812e0 .functor AND 1, L_0x557cdde81530, L_0x557cdde81770, C4<1>, C4<1>;
v0x557cdda9cd90_0 .net "S", 0 0, L_0x557cdde81270;  alias, 1 drivers
v0x557cdda9ce70_0 .net "a", 0 0, L_0x557cdde81530;  alias, 1 drivers
v0x557cdda9cf30_0 .net "b", 0 0, L_0x557cdde81770;  alias, 1 drivers
v0x557cdda9d000_0 .net "cout", 0 0, L_0x557cdde812e0;  alias, 1 drivers
S_0x557cdda9d170 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda9c8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde81350 .functor XOR 1, L_0x557cdde81270, L_0x557cdde81810, C4<0>, C4<0>;
L_0x557cdde81450 .functor AND 1, L_0x557cdde81270, L_0x557cdde81810, C4<1>, C4<1>;
v0x557cdda9d3d0_0 .net "S", 0 0, L_0x557cdde81350;  alias, 1 drivers
v0x557cdda9d490_0 .net "a", 0 0, L_0x557cdde81270;  alias, 1 drivers
v0x557cdda9d580_0 .net "b", 0 0, L_0x557cdde81810;  alias, 1 drivers
v0x557cdda9d650_0 .net "cout", 0 0, L_0x557cdde81450;  alias, 1 drivers
S_0x557cdda9e430 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cdda97970;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cdda9e620 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddaa4590_0 .net "S", 3 0, L_0x557cdde84500;  alias, 1 drivers
v0x557cddaa4670_0 .net "a", 3 0, L_0x557cdde82590;  alias, 1 drivers
v0x557cddaa4750_0 .net "b", 3 0, L_0x557cdde826e0;  alias, 1 drivers
v0x557cddaa4810_0 .net "carin", 3 0, L_0x557cdde84610;  1 drivers
v0x557cddaa48f0_0 .net "cin", 0 0, L_0x557cdde848b0;  1 drivers
v0x557cddaa4a30_0 .net "cout", 0 0, L_0x557cdde84740;  alias, 1 drivers
L_0x557cdde82c70 .part L_0x557cdde82590, 1, 1;
L_0x557cdde82da0 .part L_0x557cdde826e0, 1, 1;
L_0x557cdde82ed0 .part L_0x557cdde84610, 0, 1;
L_0x557cdde83360 .part L_0x557cdde82590, 2, 1;
L_0x557cdde83520 .part L_0x557cdde826e0, 2, 1;
L_0x557cdde836e0 .part L_0x557cdde84610, 1, 1;
L_0x557cdde83b20 .part L_0x557cdde82590, 3, 1;
L_0x557cdde83c50 .part L_0x557cdde826e0, 3, 1;
L_0x557cdde83dd0 .part L_0x557cdde84610, 2, 1;
L_0x557cdde842a0 .part L_0x557cdde82590, 0, 1;
L_0x557cdde843d0 .part L_0x557cdde826e0, 0, 1;
L_0x557cdde84500 .concat8 [ 1 1 1 1], L_0x557cdde83fe0, L_0x557cdde829f0, L_0x557cdde830e0, L_0x557cdde838f0;
L_0x557cdde84610 .concat8 [ 1 1 1 1], L_0x557cdde84230, L_0x557cdde82c00, L_0x557cdde832f0, L_0x557cdde83ab0;
L_0x557cdde84740 .part L_0x557cdde84610, 3, 1;
S_0x557cdda9e740 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cdda9e430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde84230 .functor OR 1, L_0x557cdde83f70, L_0x557cdde84130, C4<0>, C4<0>;
v0x557cdda9f640_0 .net "S", 0 0, L_0x557cdde83fe0;  1 drivers
v0x557cdda9f700_0 .net "a", 0 0, L_0x557cdde842a0;  1 drivers
v0x557cdda9f7d0_0 .net "b", 0 0, L_0x557cdde843d0;  1 drivers
v0x557cdda9f8d0_0 .net "c_1", 0 0, L_0x557cdde83f70;  1 drivers
v0x557cdda9f9a0_0 .net "c_2", 0 0, L_0x557cdde84130;  1 drivers
v0x557cdda9fa90_0 .net "cin", 0 0, L_0x557cdde848b0;  alias, 1 drivers
v0x557cdda9fb60_0 .net "cout", 0 0, L_0x557cdde84230;  1 drivers
v0x557cdda9fc00_0 .net "h_1_out", 0 0, L_0x557cdde83f00;  1 drivers
S_0x557cdda9e9c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda9e740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde83f00 .functor XOR 1, L_0x557cdde842a0, L_0x557cdde843d0, C4<0>, C4<0>;
L_0x557cdde83f70 .functor AND 1, L_0x557cdde842a0, L_0x557cdde843d0, C4<1>, C4<1>;
v0x557cdda9ec50_0 .net "S", 0 0, L_0x557cdde83f00;  alias, 1 drivers
v0x557cdda9ed30_0 .net "a", 0 0, L_0x557cdde842a0;  alias, 1 drivers
v0x557cdda9edf0_0 .net "b", 0 0, L_0x557cdde843d0;  alias, 1 drivers
v0x557cdda9eec0_0 .net "cout", 0 0, L_0x557cdde83f70;  alias, 1 drivers
S_0x557cdda9f030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda9e740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde83fe0 .functor XOR 1, L_0x557cdde83f00, L_0x557cdde848b0, C4<0>, C4<0>;
L_0x557cdde84130 .functor AND 1, L_0x557cdde83f00, L_0x557cdde848b0, C4<1>, C4<1>;
v0x557cdda9f290_0 .net "S", 0 0, L_0x557cdde83fe0;  alias, 1 drivers
v0x557cdda9f350_0 .net "a", 0 0, L_0x557cdde83f00;  alias, 1 drivers
v0x557cdda9f440_0 .net "b", 0 0, L_0x557cdde848b0;  alias, 1 drivers
v0x557cdda9f510_0 .net "cout", 0 0, L_0x557cdde84130;  alias, 1 drivers
S_0x557cdda9fcf0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cdda9e430;
 .timescale 0 0;
P_0x557cdda9fee0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cdda9ffa0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cdda9fcf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde82c00 .functor OR 1, L_0x557cdde82930, L_0x557cdde82b40, C4<0>, C4<0>;
v0x557cddaa0e70_0 .net "S", 0 0, L_0x557cdde829f0;  1 drivers
v0x557cddaa0f30_0 .net "a", 0 0, L_0x557cdde82c70;  1 drivers
v0x557cddaa1000_0 .net "b", 0 0, L_0x557cdde82da0;  1 drivers
v0x557cddaa1100_0 .net "c_1", 0 0, L_0x557cdde82930;  1 drivers
v0x557cddaa11d0_0 .net "c_2", 0 0, L_0x557cdde82b40;  1 drivers
v0x557cddaa12c0_0 .net "cin", 0 0, L_0x557cdde82ed0;  1 drivers
v0x557cddaa1390_0 .net "cout", 0 0, L_0x557cdde82c00;  1 drivers
v0x557cddaa1430_0 .net "h_1_out", 0 0, L_0x557cdde82820;  1 drivers
S_0x557cddaa01f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cdda9ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde82820 .functor XOR 1, L_0x557cdde82c70, L_0x557cdde82da0, C4<0>, C4<0>;
L_0x557cdde82930 .functor AND 1, L_0x557cdde82c70, L_0x557cdde82da0, C4<1>, C4<1>;
v0x557cddaa0480_0 .net "S", 0 0, L_0x557cdde82820;  alias, 1 drivers
v0x557cddaa0560_0 .net "a", 0 0, L_0x557cdde82c70;  alias, 1 drivers
v0x557cddaa0620_0 .net "b", 0 0, L_0x557cdde82da0;  alias, 1 drivers
v0x557cddaa06f0_0 .net "cout", 0 0, L_0x557cdde82930;  alias, 1 drivers
S_0x557cddaa0860 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cdda9ffa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde829f0 .functor XOR 1, L_0x557cdde82820, L_0x557cdde82ed0, C4<0>, C4<0>;
L_0x557cdde82b40 .functor AND 1, L_0x557cdde82820, L_0x557cdde82ed0, C4<1>, C4<1>;
v0x557cddaa0ac0_0 .net "S", 0 0, L_0x557cdde829f0;  alias, 1 drivers
v0x557cddaa0b80_0 .net "a", 0 0, L_0x557cdde82820;  alias, 1 drivers
v0x557cddaa0c70_0 .net "b", 0 0, L_0x557cdde82ed0;  alias, 1 drivers
v0x557cddaa0d40_0 .net "cout", 0 0, L_0x557cdde82b40;  alias, 1 drivers
S_0x557cddaa1520 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cdda9e430;
 .timescale 0 0;
P_0x557cddaa16f0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddaa17b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaa1520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde832f0 .functor OR 1, L_0x557cdde83070, L_0x557cdde83230, C4<0>, C4<0>;
v0x557cddaa26b0_0 .net "S", 0 0, L_0x557cdde830e0;  1 drivers
v0x557cddaa2770_0 .net "a", 0 0, L_0x557cdde83360;  1 drivers
v0x557cddaa2840_0 .net "b", 0 0, L_0x557cdde83520;  1 drivers
v0x557cddaa2940_0 .net "c_1", 0 0, L_0x557cdde83070;  1 drivers
v0x557cddaa2a10_0 .net "c_2", 0 0, L_0x557cdde83230;  1 drivers
v0x557cddaa2b00_0 .net "cin", 0 0, L_0x557cdde836e0;  1 drivers
v0x557cddaa2bd0_0 .net "cout", 0 0, L_0x557cdde832f0;  1 drivers
v0x557cddaa2c70_0 .net "h_1_out", 0 0, L_0x557cdde83000;  1 drivers
S_0x557cddaa1a30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaa17b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde83000 .functor XOR 1, L_0x557cdde83360, L_0x557cdde83520, C4<0>, C4<0>;
L_0x557cdde83070 .functor AND 1, L_0x557cdde83360, L_0x557cdde83520, C4<1>, C4<1>;
v0x557cddaa1cc0_0 .net "S", 0 0, L_0x557cdde83000;  alias, 1 drivers
v0x557cddaa1da0_0 .net "a", 0 0, L_0x557cdde83360;  alias, 1 drivers
v0x557cddaa1e60_0 .net "b", 0 0, L_0x557cdde83520;  alias, 1 drivers
v0x557cddaa1f30_0 .net "cout", 0 0, L_0x557cdde83070;  alias, 1 drivers
S_0x557cddaa20a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaa17b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde830e0 .functor XOR 1, L_0x557cdde83000, L_0x557cdde836e0, C4<0>, C4<0>;
L_0x557cdde83230 .functor AND 1, L_0x557cdde83000, L_0x557cdde836e0, C4<1>, C4<1>;
v0x557cddaa2300_0 .net "S", 0 0, L_0x557cdde830e0;  alias, 1 drivers
v0x557cddaa23c0_0 .net "a", 0 0, L_0x557cdde83000;  alias, 1 drivers
v0x557cddaa24b0_0 .net "b", 0 0, L_0x557cdde836e0;  alias, 1 drivers
v0x557cddaa2580_0 .net "cout", 0 0, L_0x557cdde83230;  alias, 1 drivers
S_0x557cddaa2d60 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cdda9e430;
 .timescale 0 0;
P_0x557cddaa2f30 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddaa3010 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaa2d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde83ab0 .functor OR 1, L_0x557cdde83880, L_0x557cdde839f0, C4<0>, C4<0>;
v0x557cddaa3ee0_0 .net "S", 0 0, L_0x557cdde838f0;  1 drivers
v0x557cddaa3fa0_0 .net "a", 0 0, L_0x557cdde83b20;  1 drivers
v0x557cddaa4070_0 .net "b", 0 0, L_0x557cdde83c50;  1 drivers
v0x557cddaa4170_0 .net "c_1", 0 0, L_0x557cdde83880;  1 drivers
v0x557cddaa4240_0 .net "c_2", 0 0, L_0x557cdde839f0;  1 drivers
v0x557cddaa4330_0 .net "cin", 0 0, L_0x557cdde83dd0;  1 drivers
v0x557cddaa4400_0 .net "cout", 0 0, L_0x557cdde83ab0;  1 drivers
v0x557cddaa44a0_0 .net "h_1_out", 0 0, L_0x557cdde83810;  1 drivers
S_0x557cddaa3260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaa3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde83810 .functor XOR 1, L_0x557cdde83b20, L_0x557cdde83c50, C4<0>, C4<0>;
L_0x557cdde83880 .functor AND 1, L_0x557cdde83b20, L_0x557cdde83c50, C4<1>, C4<1>;
v0x557cddaa34f0_0 .net "S", 0 0, L_0x557cdde83810;  alias, 1 drivers
v0x557cddaa35d0_0 .net "a", 0 0, L_0x557cdde83b20;  alias, 1 drivers
v0x557cddaa3690_0 .net "b", 0 0, L_0x557cdde83c50;  alias, 1 drivers
v0x557cddaa3760_0 .net "cout", 0 0, L_0x557cdde83880;  alias, 1 drivers
S_0x557cddaa38d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaa3010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde838f0 .functor XOR 1, L_0x557cdde83810, L_0x557cdde83dd0, C4<0>, C4<0>;
L_0x557cdde839f0 .functor AND 1, L_0x557cdde83810, L_0x557cdde83dd0, C4<1>, C4<1>;
v0x557cddaa3b30_0 .net "S", 0 0, L_0x557cdde838f0;  alias, 1 drivers
v0x557cddaa3bf0_0 .net "a", 0 0, L_0x557cdde83810;  alias, 1 drivers
v0x557cddaa3ce0_0 .net "b", 0 0, L_0x557cdde83dd0;  alias, 1 drivers
v0x557cddaa3db0_0 .net "cout", 0 0, L_0x557cdde839f0;  alias, 1 drivers
S_0x557cddaa5ea0 .scope module, "S_2" "adder_subtractor_Nbit" 3 193, 3 48 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddaa6020 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449ac8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
L_0x557cdde84cb0 .functor XOR 4, L_0x7f5061449ac8, L_0x557cdde23100, C4<0000>, C4<0000>;
L_0x557cdde86a10 .functor NOT 1, L_0x557cdde86c00, C4<0>, C4<0>, C4<0>;
L_0x557cdde86db0 .functor AND 1, L_0x7f5061447758, L_0x557cdde86a10, C4<1>, C4<1>;
L_0x557cdde86fa0 .functor NOT 4, L_0x557cdde86e20, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde87010 .functor AND 4, L_0x557cdde86970, L_0x557cdde86fa0, C4<1111>, C4<1111>;
L_0x557cdde870d0 .functor NOT 4, L_0x557cdde86970, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde890e0 .functor AND 4, L_0x557cdde89040, L_0x557cdde89490, C4<1111>, C4<1111>;
L_0x557cdde89690 .functor OR 4, L_0x557cdde87010, L_0x557cdde890e0, C4<0000>, C4<0000>;
v0x557cddab30a0_0 .net *"_s0", 3 0, L_0x7f5061449ac8;  1 drivers
v0x557cddab31a0_0 .net *"_s10", 3 0, L_0x557cdde86fa0;  1 drivers
L_0x7f5061447830 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddab3280_0 .net/2s *"_s18", 2 0, L_0x7f5061447830;  1 drivers
L_0x7f5061447878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddab3340_0 .net/2s *"_s23", 0 0, L_0x7f5061447878;  1 drivers
v0x557cddab3420_0 .net *"_s27", 3 0, L_0x557cdde89490;  1 drivers
v0x557cddab3550_0 .net *"_s4", 0 0, L_0x557cdde86a10;  1 drivers
v0x557cddab3630_0 .net *"_s8", 3 0, L_0x557cdde86e20;  1 drivers
v0x557cddab3710_0 .net "a", 3 0, L_0x557cdde22fd0;  alias, 1 drivers
v0x557cddab37d0_0 .net "a_or_s", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cddab3870_0 .net "add_1", 3 0, L_0x557cdde87220;  1 drivers
v0x557cddab3910_0 .net "b", 3 0, L_0x557cdde23100;  alias, 1 drivers
v0x557cddab39d0_0 .net "cout", 0 0, L_0x557cdde86c00;  alias, 1 drivers
v0x557cddab3aa0_0 .net "diff_is_negative", 0 0, L_0x557cdde86db0;  1 drivers
v0x557cddab3b40_0 .net "dummy_cout", 0 0, L_0x557cdde89280;  1 drivers
v0x557cddab3c10_0 .net "input_b", 3 0, L_0x557cdde84cb0;  1 drivers
v0x557cddab3ce0_0 .net "inverted_out", 3 0, L_0x557cdde870d0;  1 drivers
v0x557cddab3db0_0 .net "n_out", 3 0, L_0x557cdde890e0;  1 drivers
v0x557cddab3f80_0 .net "negated_out", 3 0, L_0x557cdde89040;  1 drivers
v0x557cddab4070_0 .net "out", 3 0, L_0x557cdde89690;  alias, 1 drivers
v0x557cddab4130_0 .net "p_out", 3 0, L_0x557cdde87010;  1 drivers
v0x557cddab4210_0 .net "t_out", 3 0, L_0x557cdde86970;  1 drivers
L_0x557cdde86e20 .concat [ 1 1 1 1], L_0x557cdde86db0, L_0x557cdde86db0, L_0x557cdde86db0, L_0x557cdde86db0;
L_0x557cdde87220 .concat8 [ 1 3 0 0], L_0x7f5061447878, L_0x7f5061447830;
L_0x557cdde893f0 .part L_0x557cdde87220, 3, 1;
L_0x557cdde89490 .concat [ 1 1 1 1], L_0x557cdde86db0, L_0x557cdde86db0, L_0x557cdde86db0, L_0x557cdde86db0;
S_0x557cddaa6170 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddaa5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddaa6360 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddaac2d0_0 .net "S", 3 0, L_0x557cdde86970;  alias, 1 drivers
v0x557cddaac3b0_0 .net "a", 3 0, L_0x557cdde22fd0;  alias, 1 drivers
v0x557cddaac490_0 .net "b", 3 0, L_0x557cdde84cb0;  alias, 1 drivers
v0x557cddaac550_0 .net "carin", 3 0, L_0x557cdde86a80;  1 drivers
v0x557cddaac630_0 .net "cin", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cddaac720_0 .net "cout", 0 0, L_0x557cdde86c00;  alias, 1 drivers
L_0x557cdde85130 .part L_0x557cdde22fd0, 1, 1;
L_0x557cdde85260 .part L_0x557cdde84cb0, 1, 1;
L_0x557cdde85390 .part L_0x557cdde86a80, 0, 1;
L_0x557cdde85820 .part L_0x557cdde22fd0, 2, 1;
L_0x557cdde85950 .part L_0x557cdde84cb0, 2, 1;
L_0x557cdde85b10 .part L_0x557cdde86a80, 1, 1;
L_0x557cdde85fa0 .part L_0x557cdde22fd0, 3, 1;
L_0x557cdde861e0 .part L_0x557cdde84cb0, 3, 1;
L_0x557cdde862d0 .part L_0x557cdde86a80, 2, 1;
L_0x557cdde86710 .part L_0x557cdde22fd0, 0, 1;
L_0x557cdde86840 .part L_0x557cdde84cb0, 0, 1;
L_0x557cdde86970 .concat8 [ 1 1 1 1], L_0x557cdde864e0, L_0x557cdde84f40, L_0x557cdde855a0, L_0x557cdde85d20;
L_0x557cdde86a80 .concat8 [ 1 1 1 1], L_0x557cdde866a0, L_0x557cdde850c0, L_0x557cdde857b0, L_0x557cdde85f30;
L_0x557cdde86c00 .part L_0x557cdde86a80, 3, 1;
S_0x557cddaa64e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddaa6170;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde866a0 .functor OR 1, L_0x557cdde86470, L_0x557cdde86630, C4<0>, C4<0>;
v0x557cddaa73e0_0 .net "S", 0 0, L_0x557cdde864e0;  1 drivers
v0x557cddaa74a0_0 .net "a", 0 0, L_0x557cdde86710;  1 drivers
v0x557cddaa7570_0 .net "b", 0 0, L_0x557cdde86840;  1 drivers
v0x557cddaa7670_0 .net "c_1", 0 0, L_0x557cdde86470;  1 drivers
v0x557cddaa7740_0 .net "c_2", 0 0, L_0x557cdde86630;  1 drivers
v0x557cddaa77e0_0 .net "cin", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cddaa7880_0 .net "cout", 0 0, L_0x557cdde866a0;  1 drivers
v0x557cddaa7920_0 .net "h_1_out", 0 0, L_0x557cdde86400;  1 drivers
S_0x557cddaa6780 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaa64e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde86400 .functor XOR 1, L_0x557cdde86710, L_0x557cdde86840, C4<0>, C4<0>;
L_0x557cdde86470 .functor AND 1, L_0x557cdde86710, L_0x557cdde86840, C4<1>, C4<1>;
v0x557cddaa6a10_0 .net "S", 0 0, L_0x557cdde86400;  alias, 1 drivers
v0x557cddaa6af0_0 .net "a", 0 0, L_0x557cdde86710;  alias, 1 drivers
v0x557cddaa6bb0_0 .net "b", 0 0, L_0x557cdde86840;  alias, 1 drivers
v0x557cddaa6c80_0 .net "cout", 0 0, L_0x557cdde86470;  alias, 1 drivers
S_0x557cddaa6df0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaa64e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde864e0 .functor XOR 1, L_0x557cdde86400, L_0x7f5061447758, C4<0>, C4<0>;
L_0x557cdde86630 .functor AND 1, L_0x557cdde86400, L_0x7f5061447758, C4<1>, C4<1>;
v0x557cddaa7050_0 .net "S", 0 0, L_0x557cdde864e0;  alias, 1 drivers
v0x557cddaa7110_0 .net "a", 0 0, L_0x557cdde86400;  alias, 1 drivers
v0x557cddaa7200_0 .net "b", 0 0, L_0x7f5061447758;  alias, 1 drivers
v0x557cddaa72d0_0 .net "cout", 0 0, L_0x557cdde86630;  alias, 1 drivers
S_0x557cddaa7a10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddaa6170;
 .timescale 0 0;
P_0x557cddaa7c20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddaa7ce0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaa7a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde850c0 .functor OR 1, L_0x557cdde84e80, L_0x557cdde85000, C4<0>, C4<0>;
v0x557cddaa8bb0_0 .net "S", 0 0, L_0x557cdde84f40;  1 drivers
v0x557cddaa8c70_0 .net "a", 0 0, L_0x557cdde85130;  1 drivers
v0x557cddaa8d40_0 .net "b", 0 0, L_0x557cdde85260;  1 drivers
v0x557cddaa8e40_0 .net "c_1", 0 0, L_0x557cdde84e80;  1 drivers
v0x557cddaa8f10_0 .net "c_2", 0 0, L_0x557cdde85000;  1 drivers
v0x557cddaa9000_0 .net "cin", 0 0, L_0x557cdde85390;  1 drivers
v0x557cddaa90d0_0 .net "cout", 0 0, L_0x557cdde850c0;  1 drivers
v0x557cddaa9170_0 .net "h_1_out", 0 0, L_0x557cdde84d70;  1 drivers
S_0x557cddaa7f30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaa7ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde84d70 .functor XOR 1, L_0x557cdde85130, L_0x557cdde85260, C4<0>, C4<0>;
L_0x557cdde84e80 .functor AND 1, L_0x557cdde85130, L_0x557cdde85260, C4<1>, C4<1>;
v0x557cddaa81c0_0 .net "S", 0 0, L_0x557cdde84d70;  alias, 1 drivers
v0x557cddaa82a0_0 .net "a", 0 0, L_0x557cdde85130;  alias, 1 drivers
v0x557cddaa8360_0 .net "b", 0 0, L_0x557cdde85260;  alias, 1 drivers
v0x557cddaa8430_0 .net "cout", 0 0, L_0x557cdde84e80;  alias, 1 drivers
S_0x557cddaa85a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaa7ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde84f40 .functor XOR 1, L_0x557cdde84d70, L_0x557cdde85390, C4<0>, C4<0>;
L_0x557cdde85000 .functor AND 1, L_0x557cdde84d70, L_0x557cdde85390, C4<1>, C4<1>;
v0x557cddaa8800_0 .net "S", 0 0, L_0x557cdde84f40;  alias, 1 drivers
v0x557cddaa88c0_0 .net "a", 0 0, L_0x557cdde84d70;  alias, 1 drivers
v0x557cddaa89b0_0 .net "b", 0 0, L_0x557cdde85390;  alias, 1 drivers
v0x557cddaa8a80_0 .net "cout", 0 0, L_0x557cdde85000;  alias, 1 drivers
S_0x557cddaa9260 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddaa6170;
 .timescale 0 0;
P_0x557cddaa9430 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddaa94f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaa9260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde857b0 .functor OR 1, L_0x557cdde85530, L_0x557cdde856f0, C4<0>, C4<0>;
v0x557cddaaa3f0_0 .net "S", 0 0, L_0x557cdde855a0;  1 drivers
v0x557cddaaa4b0_0 .net "a", 0 0, L_0x557cdde85820;  1 drivers
v0x557cddaaa580_0 .net "b", 0 0, L_0x557cdde85950;  1 drivers
v0x557cddaaa680_0 .net "c_1", 0 0, L_0x557cdde85530;  1 drivers
v0x557cddaaa750_0 .net "c_2", 0 0, L_0x557cdde856f0;  1 drivers
v0x557cddaaa840_0 .net "cin", 0 0, L_0x557cdde85b10;  1 drivers
v0x557cddaaa910_0 .net "cout", 0 0, L_0x557cdde857b0;  1 drivers
v0x557cddaaa9b0_0 .net "h_1_out", 0 0, L_0x557cdde854c0;  1 drivers
S_0x557cddaa9770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaa94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde854c0 .functor XOR 1, L_0x557cdde85820, L_0x557cdde85950, C4<0>, C4<0>;
L_0x557cdde85530 .functor AND 1, L_0x557cdde85820, L_0x557cdde85950, C4<1>, C4<1>;
v0x557cddaa9a00_0 .net "S", 0 0, L_0x557cdde854c0;  alias, 1 drivers
v0x557cddaa9ae0_0 .net "a", 0 0, L_0x557cdde85820;  alias, 1 drivers
v0x557cddaa9ba0_0 .net "b", 0 0, L_0x557cdde85950;  alias, 1 drivers
v0x557cddaa9c70_0 .net "cout", 0 0, L_0x557cdde85530;  alias, 1 drivers
S_0x557cddaa9de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaa94f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde855a0 .functor XOR 1, L_0x557cdde854c0, L_0x557cdde85b10, C4<0>, C4<0>;
L_0x557cdde856f0 .functor AND 1, L_0x557cdde854c0, L_0x557cdde85b10, C4<1>, C4<1>;
v0x557cddaaa040_0 .net "S", 0 0, L_0x557cdde855a0;  alias, 1 drivers
v0x557cddaaa100_0 .net "a", 0 0, L_0x557cdde854c0;  alias, 1 drivers
v0x557cddaaa1f0_0 .net "b", 0 0, L_0x557cdde85b10;  alias, 1 drivers
v0x557cddaaa2c0_0 .net "cout", 0 0, L_0x557cdde856f0;  alias, 1 drivers
S_0x557cddaaaaa0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddaa6170;
 .timescale 0 0;
P_0x557cddaaac70 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddaaad50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaaaaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde85f30 .functor OR 1, L_0x557cdde85cb0, L_0x557cdde85e70, C4<0>, C4<0>;
v0x557cddaabc20_0 .net "S", 0 0, L_0x557cdde85d20;  1 drivers
v0x557cddaabce0_0 .net "a", 0 0, L_0x557cdde85fa0;  1 drivers
v0x557cddaabdb0_0 .net "b", 0 0, L_0x557cdde861e0;  1 drivers
v0x557cddaabeb0_0 .net "c_1", 0 0, L_0x557cdde85cb0;  1 drivers
v0x557cddaabf80_0 .net "c_2", 0 0, L_0x557cdde85e70;  1 drivers
v0x557cddaac070_0 .net "cin", 0 0, L_0x557cdde862d0;  1 drivers
v0x557cddaac140_0 .net "cout", 0 0, L_0x557cdde85f30;  1 drivers
v0x557cddaac1e0_0 .net "h_1_out", 0 0, L_0x557cdde85c40;  1 drivers
S_0x557cddaaafa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaaad50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde85c40 .functor XOR 1, L_0x557cdde85fa0, L_0x557cdde861e0, C4<0>, C4<0>;
L_0x557cdde85cb0 .functor AND 1, L_0x557cdde85fa0, L_0x557cdde861e0, C4<1>, C4<1>;
v0x557cddaab230_0 .net "S", 0 0, L_0x557cdde85c40;  alias, 1 drivers
v0x557cddaab310_0 .net "a", 0 0, L_0x557cdde85fa0;  alias, 1 drivers
v0x557cddaab3d0_0 .net "b", 0 0, L_0x557cdde861e0;  alias, 1 drivers
v0x557cddaab4a0_0 .net "cout", 0 0, L_0x557cdde85cb0;  alias, 1 drivers
S_0x557cddaab610 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaaad50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde85d20 .functor XOR 1, L_0x557cdde85c40, L_0x557cdde862d0, C4<0>, C4<0>;
L_0x557cdde85e70 .functor AND 1, L_0x557cdde85c40, L_0x557cdde862d0, C4<1>, C4<1>;
v0x557cddaab870_0 .net "S", 0 0, L_0x557cdde85d20;  alias, 1 drivers
v0x557cddaab930_0 .net "a", 0 0, L_0x557cdde85c40;  alias, 1 drivers
v0x557cddaaba20_0 .net "b", 0 0, L_0x557cdde862d0;  alias, 1 drivers
v0x557cddaabaf0_0 .net "cout", 0 0, L_0x557cdde85e70;  alias, 1 drivers
S_0x557cddaac880 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddaa5ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddaaca70 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddab2aa0_0 .net "S", 3 0, L_0x557cdde89040;  alias, 1 drivers
v0x557cddab2b80_0 .net "a", 3 0, L_0x557cdde870d0;  alias, 1 drivers
v0x557cddab2c60_0 .net "b", 3 0, L_0x557cdde87220;  alias, 1 drivers
v0x557cddab2d20_0 .net "carin", 3 0, L_0x557cdde89150;  1 drivers
v0x557cddab2e00_0 .net "cin", 0 0, L_0x557cdde893f0;  1 drivers
v0x557cddab2f40_0 .net "cout", 0 0, L_0x557cdde89280;  alias, 1 drivers
L_0x557cdde877b0 .part L_0x557cdde870d0, 1, 1;
L_0x557cdde878e0 .part L_0x557cdde87220, 1, 1;
L_0x557cdde87a10 .part L_0x557cdde89150, 0, 1;
L_0x557cdde87ea0 .part L_0x557cdde870d0, 2, 1;
L_0x557cdde88060 .part L_0x557cdde87220, 2, 1;
L_0x557cdde88220 .part L_0x557cdde89150, 1, 1;
L_0x557cdde88660 .part L_0x557cdde870d0, 3, 1;
L_0x557cdde88790 .part L_0x557cdde87220, 3, 1;
L_0x557cdde88910 .part L_0x557cdde89150, 2, 1;
L_0x557cdde88de0 .part L_0x557cdde870d0, 0, 1;
L_0x557cdde88f10 .part L_0x557cdde87220, 0, 1;
L_0x557cdde89040 .concat8 [ 1 1 1 1], L_0x557cdde88b20, L_0x557cdde87530, L_0x557cdde87c20, L_0x557cdde88430;
L_0x557cdde89150 .concat8 [ 1 1 1 1], L_0x557cdde88d70, L_0x557cdde87740, L_0x557cdde87e30, L_0x557cdde885f0;
L_0x557cdde89280 .part L_0x557cdde89150, 3, 1;
S_0x557cddaacc50 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddaac880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde88d70 .functor OR 1, L_0x557cdde88ab0, L_0x557cdde88c70, C4<0>, C4<0>;
v0x557cddaadb50_0 .net "S", 0 0, L_0x557cdde88b20;  1 drivers
v0x557cddaadc10_0 .net "a", 0 0, L_0x557cdde88de0;  1 drivers
v0x557cddaadce0_0 .net "b", 0 0, L_0x557cdde88f10;  1 drivers
v0x557cddaadde0_0 .net "c_1", 0 0, L_0x557cdde88ab0;  1 drivers
v0x557cddaadeb0_0 .net "c_2", 0 0, L_0x557cdde88c70;  1 drivers
v0x557cddaadfa0_0 .net "cin", 0 0, L_0x557cdde893f0;  alias, 1 drivers
v0x557cddaae070_0 .net "cout", 0 0, L_0x557cdde88d70;  1 drivers
v0x557cddaae110_0 .net "h_1_out", 0 0, L_0x557cdde88a40;  1 drivers
S_0x557cddaaced0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaacc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde88a40 .functor XOR 1, L_0x557cdde88de0, L_0x557cdde88f10, C4<0>, C4<0>;
L_0x557cdde88ab0 .functor AND 1, L_0x557cdde88de0, L_0x557cdde88f10, C4<1>, C4<1>;
v0x557cddaad160_0 .net "S", 0 0, L_0x557cdde88a40;  alias, 1 drivers
v0x557cddaad240_0 .net "a", 0 0, L_0x557cdde88de0;  alias, 1 drivers
v0x557cddaad300_0 .net "b", 0 0, L_0x557cdde88f10;  alias, 1 drivers
v0x557cddaad3d0_0 .net "cout", 0 0, L_0x557cdde88ab0;  alias, 1 drivers
S_0x557cddaad540 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaacc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde88b20 .functor XOR 1, L_0x557cdde88a40, L_0x557cdde893f0, C4<0>, C4<0>;
L_0x557cdde88c70 .functor AND 1, L_0x557cdde88a40, L_0x557cdde893f0, C4<1>, C4<1>;
v0x557cddaad7a0_0 .net "S", 0 0, L_0x557cdde88b20;  alias, 1 drivers
v0x557cddaad860_0 .net "a", 0 0, L_0x557cdde88a40;  alias, 1 drivers
v0x557cddaad950_0 .net "b", 0 0, L_0x557cdde893f0;  alias, 1 drivers
v0x557cddaada20_0 .net "cout", 0 0, L_0x557cdde88c70;  alias, 1 drivers
S_0x557cddaae200 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddaac880;
 .timescale 0 0;
P_0x557cddaae3f0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddaae4b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaae200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde87740 .functor OR 1, L_0x557cdde87470, L_0x557cdde87680, C4<0>, C4<0>;
v0x557cddaaf380_0 .net "S", 0 0, L_0x557cdde87530;  1 drivers
v0x557cddaaf440_0 .net "a", 0 0, L_0x557cdde877b0;  1 drivers
v0x557cddaaf510_0 .net "b", 0 0, L_0x557cdde878e0;  1 drivers
v0x557cddaaf610_0 .net "c_1", 0 0, L_0x557cdde87470;  1 drivers
v0x557cddaaf6e0_0 .net "c_2", 0 0, L_0x557cdde87680;  1 drivers
v0x557cddaaf7d0_0 .net "cin", 0 0, L_0x557cdde87a10;  1 drivers
v0x557cddaaf8a0_0 .net "cout", 0 0, L_0x557cdde87740;  1 drivers
v0x557cddaaf940_0 .net "h_1_out", 0 0, L_0x557cdde87360;  1 drivers
S_0x557cddaae700 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaae4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde87360 .functor XOR 1, L_0x557cdde877b0, L_0x557cdde878e0, C4<0>, C4<0>;
L_0x557cdde87470 .functor AND 1, L_0x557cdde877b0, L_0x557cdde878e0, C4<1>, C4<1>;
v0x557cddaae990_0 .net "S", 0 0, L_0x557cdde87360;  alias, 1 drivers
v0x557cddaaea70_0 .net "a", 0 0, L_0x557cdde877b0;  alias, 1 drivers
v0x557cddaaeb30_0 .net "b", 0 0, L_0x557cdde878e0;  alias, 1 drivers
v0x557cddaaec00_0 .net "cout", 0 0, L_0x557cdde87470;  alias, 1 drivers
S_0x557cddaaed70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaae4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde87530 .functor XOR 1, L_0x557cdde87360, L_0x557cdde87a10, C4<0>, C4<0>;
L_0x557cdde87680 .functor AND 1, L_0x557cdde87360, L_0x557cdde87a10, C4<1>, C4<1>;
v0x557cddaaefd0_0 .net "S", 0 0, L_0x557cdde87530;  alias, 1 drivers
v0x557cddaaf090_0 .net "a", 0 0, L_0x557cdde87360;  alias, 1 drivers
v0x557cddaaf180_0 .net "b", 0 0, L_0x557cdde87a10;  alias, 1 drivers
v0x557cddaaf250_0 .net "cout", 0 0, L_0x557cdde87680;  alias, 1 drivers
S_0x557cddaafa30 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddaac880;
 .timescale 0 0;
P_0x557cddaafc00 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddaafcc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaafa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde87e30 .functor OR 1, L_0x557cdde87bb0, L_0x557cdde87d70, C4<0>, C4<0>;
v0x557cddab0bc0_0 .net "S", 0 0, L_0x557cdde87c20;  1 drivers
v0x557cddab0c80_0 .net "a", 0 0, L_0x557cdde87ea0;  1 drivers
v0x557cddab0d50_0 .net "b", 0 0, L_0x557cdde88060;  1 drivers
v0x557cddab0e50_0 .net "c_1", 0 0, L_0x557cdde87bb0;  1 drivers
v0x557cddab0f20_0 .net "c_2", 0 0, L_0x557cdde87d70;  1 drivers
v0x557cddab1010_0 .net "cin", 0 0, L_0x557cdde88220;  1 drivers
v0x557cddab10e0_0 .net "cout", 0 0, L_0x557cdde87e30;  1 drivers
v0x557cddab1180_0 .net "h_1_out", 0 0, L_0x557cdde87b40;  1 drivers
S_0x557cddaaff40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaafcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde87b40 .functor XOR 1, L_0x557cdde87ea0, L_0x557cdde88060, C4<0>, C4<0>;
L_0x557cdde87bb0 .functor AND 1, L_0x557cdde87ea0, L_0x557cdde88060, C4<1>, C4<1>;
v0x557cddab01d0_0 .net "S", 0 0, L_0x557cdde87b40;  alias, 1 drivers
v0x557cddab02b0_0 .net "a", 0 0, L_0x557cdde87ea0;  alias, 1 drivers
v0x557cddab0370_0 .net "b", 0 0, L_0x557cdde88060;  alias, 1 drivers
v0x557cddab0440_0 .net "cout", 0 0, L_0x557cdde87bb0;  alias, 1 drivers
S_0x557cddab05b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaafcc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde87c20 .functor XOR 1, L_0x557cdde87b40, L_0x557cdde88220, C4<0>, C4<0>;
L_0x557cdde87d70 .functor AND 1, L_0x557cdde87b40, L_0x557cdde88220, C4<1>, C4<1>;
v0x557cddab0810_0 .net "S", 0 0, L_0x557cdde87c20;  alias, 1 drivers
v0x557cddab08d0_0 .net "a", 0 0, L_0x557cdde87b40;  alias, 1 drivers
v0x557cddab09c0_0 .net "b", 0 0, L_0x557cdde88220;  alias, 1 drivers
v0x557cddab0a90_0 .net "cout", 0 0, L_0x557cdde87d70;  alias, 1 drivers
S_0x557cddab1270 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddaac880;
 .timescale 0 0;
P_0x557cddab1440 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddab1520 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddab1270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde885f0 .functor OR 1, L_0x557cdde883c0, L_0x557cdde88530, C4<0>, C4<0>;
v0x557cddab23f0_0 .net "S", 0 0, L_0x557cdde88430;  1 drivers
v0x557cddab24b0_0 .net "a", 0 0, L_0x557cdde88660;  1 drivers
v0x557cddab2580_0 .net "b", 0 0, L_0x557cdde88790;  1 drivers
v0x557cddab2680_0 .net "c_1", 0 0, L_0x557cdde883c0;  1 drivers
v0x557cddab2750_0 .net "c_2", 0 0, L_0x557cdde88530;  1 drivers
v0x557cddab2840_0 .net "cin", 0 0, L_0x557cdde88910;  1 drivers
v0x557cddab2910_0 .net "cout", 0 0, L_0x557cdde885f0;  1 drivers
v0x557cddab29b0_0 .net "h_1_out", 0 0, L_0x557cdde88350;  1 drivers
S_0x557cddab1770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddab1520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde88350 .functor XOR 1, L_0x557cdde88660, L_0x557cdde88790, C4<0>, C4<0>;
L_0x557cdde883c0 .functor AND 1, L_0x557cdde88660, L_0x557cdde88790, C4<1>, C4<1>;
v0x557cddab1a00_0 .net "S", 0 0, L_0x557cdde88350;  alias, 1 drivers
v0x557cddab1ae0_0 .net "a", 0 0, L_0x557cdde88660;  alias, 1 drivers
v0x557cddab1ba0_0 .net "b", 0 0, L_0x557cdde88790;  alias, 1 drivers
v0x557cddab1c70_0 .net "cout", 0 0, L_0x557cdde883c0;  alias, 1 drivers
S_0x557cddab1de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddab1520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde88430 .functor XOR 1, L_0x557cdde88350, L_0x557cdde88910, C4<0>, C4<0>;
L_0x557cdde88530 .functor AND 1, L_0x557cdde88350, L_0x557cdde88910, C4<1>, C4<1>;
v0x557cddab2040_0 .net "S", 0 0, L_0x557cdde88430;  alias, 1 drivers
v0x557cddab2100_0 .net "a", 0 0, L_0x557cdde88350;  alias, 1 drivers
v0x557cddab21f0_0 .net "b", 0 0, L_0x557cdde88910;  alias, 1 drivers
v0x557cddab22c0_0 .net "cout", 0 0, L_0x557cdde88530;  alias, 1 drivers
S_0x557cddab43b0 .scope module, "dut" "rca_Nbit" 3 216, 3 26 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /INPUT 16 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 16 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddab4580 .param/l "N" 0 3 26, +C4<00000000000000000000000000010000>;
v0x557cddacc720_0 .net "S", 15 0, L_0x557cdded3f10;  alias, 1 drivers
v0x557cddacc7e0_0 .net "a", 15 0, L_0x557cddecb690;  alias, 1 drivers
v0x557cddacc8a0_0 .net "b", 15 0, L_0x557cddecb950;  alias, 1 drivers
v0x557cddacc990_0 .net "carin", 15 0, L_0x557cdded4260;  1 drivers
L_0x7f5061448880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddacca70_0 .net "cin", 0 0, L_0x7f5061448880;  1 drivers
v0x557cddaccbb0_0 .net "cout", 0 0, L_0x557cdded4960;  alias, 1 drivers
L_0x557cddecbef0 .part L_0x557cddecb690, 1, 1;
L_0x557cddecc020 .part L_0x557cddecb950, 1, 1;
L_0x557cddecc150 .part L_0x557cdded4260, 0, 1;
L_0x557cddecc5e0 .part L_0x557cddecb690, 2, 1;
L_0x557cddecc7a0 .part L_0x557cddecb950, 2, 1;
L_0x557cddecc960 .part L_0x557cdded4260, 1, 1;
L_0x557cddeccda0 .part L_0x557cddecb690, 3, 1;
L_0x557cddecced0 .part L_0x557cddecb950, 3, 1;
L_0x557cddecd050 .part L_0x557cdded4260, 2, 1;
L_0x557cddecd4e0 .part L_0x557cddecb690, 4, 1;
L_0x557cddecd610 .part L_0x557cddecb950, 4, 1;
L_0x557cddecd740 .part L_0x557cdded4260, 3, 1;
L_0x557cddecdc30 .part L_0x557cddecb690, 5, 1;
L_0x557cddecdd60 .part L_0x557cddecb950, 5, 1;
L_0x557cddecde90 .part L_0x557cdded4260, 4, 1;
L_0x557cddece2b0 .part L_0x557cddecb690, 6, 1;
L_0x557cddece470 .part L_0x557cddecb950, 6, 1;
L_0x557cddece620 .part L_0x557cdded4260, 5, 1;
L_0x557cddecea30 .part L_0x557cddecb690, 7, 1;
L_0x557cddeceb60 .part L_0x557cddecb950, 7, 1;
L_0x557cddece6c0 .part L_0x557cdded4260, 6, 1;
L_0x557cddecf130 .part L_0x557cddecb690, 8, 1;
L_0x557cddecec90 .part L_0x557cddecb950, 8, 1;
L_0x557cddecf3b0 .part L_0x557cdded4260, 7, 1;
L_0x557cddecf920 .part L_0x557cddecb690, 9, 1;
L_0x557cddecfa50 .part L_0x557cddecb950, 9, 1;
L_0x557cddecf5f0 .part L_0x557cdded4260, 8, 1;
L_0x557cdded0050 .part L_0x557cddecb690, 10, 1;
L_0x557cdded0270 .part L_0x557cddecb950, 10, 1;
L_0x557cdded03a0 .part L_0x557cdded4260, 9, 1;
L_0x557cdded0950 .part L_0x557cddecb690, 11, 1;
L_0x557cdded0a80 .part L_0x557cddecb950, 11, 1;
L_0x557cdded0cc0 .part L_0x557cdded4260, 10, 1;
L_0x557cdded1230 .part L_0x557cddecb690, 12, 1;
L_0x557cdded1480 .part L_0x557cddecb950, 12, 1;
L_0x557cdded15b0 .part L_0x557cdded4260, 11, 1;
L_0x557cdded1b30 .part L_0x557cddecb690, 13, 1;
L_0x557cdded1c60 .part L_0x557cddecb950, 13, 1;
L_0x557cdded16e0 .part L_0x557cdded4260, 12, 1;
L_0x557cdded2310 .part L_0x557cddecb690, 14, 1;
L_0x557cdded27a0 .part L_0x557cddecb950, 14, 1;
L_0x557cdded2ae0 .part L_0x557cdded4260, 13, 1;
L_0x557cdded31b0 .part L_0x557cddecb690, 15, 1;
L_0x557cdded32e0 .part L_0x557cddecb950, 15, 1;
L_0x557cdded3580 .part L_0x557cdded4260, 14, 1;
L_0x557cdded3b30 .part L_0x557cddecb690, 0, 1;
L_0x557cdded3de0 .part L_0x557cddecb950, 0, 1;
LS_0x557cdded3f10_0_0 .concat8 [ 1 1 1 1], L_0x557cdded37f0, L_0x557cddecbd00, L_0x557cddecc360, L_0x557cddeccb70;
LS_0x557cdded3f10_0_4 .concat8 [ 1 1 1 1], L_0x557cddecd260, L_0x557cddecda50, L_0x557cddece030, L_0x557cddece840;
LS_0x557cdded3f10_0_8 .concat8 [ 1 1 1 1], L_0x557cddeceeb0, L_0x557cddecf730, L_0x557cddecfdd0, L_0x557cdded06b0;
LS_0x557cdded3f10_0_12 .concat8 [ 1 1 1 1], L_0x557cdded0f30, L_0x557cdded1830, L_0x557cdded2010, L_0x557cdded2eb0;
L_0x557cdded3f10 .concat8 [ 4 4 4 4], LS_0x557cdded3f10_0_0, LS_0x557cdded3f10_0_4, LS_0x557cdded3f10_0_8, LS_0x557cdded3f10_0_12;
LS_0x557cdded4260_0_0 .concat8 [ 1 1 1 1], L_0x557cdded3aa0, L_0x557cddecbe80, L_0x557cddecc570, L_0x557cddeccd30;
LS_0x557cdded4260_0_4 .concat8 [ 1 1 1 1], L_0x557cddecd470, L_0x557cddecdbc0, L_0x557cddece240, L_0x557cddece9c0;
LS_0x557cdded4260_0_8 .concat8 [ 1 1 1 1], L_0x557cddecf0c0, L_0x557cddecf8b0, L_0x557cddecffe0, L_0x557cdded08c0;
LS_0x557cdded4260_0_12 .concat8 [ 1 1 1 1], L_0x557cdded11a0, L_0x557cdded1aa0, L_0x557cdded2280, L_0x557cdded3120;
L_0x557cdded4260 .concat8 [ 4 4 4 4], LS_0x557cdded4260_0_0, LS_0x557cdded4260_0_4, LS_0x557cdded4260_0_8, LS_0x557cdded4260_0_12;
L_0x557cdded4960 .part L_0x557cdded4260, 15, 1;
S_0x557cddab46a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddab43b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded3aa0 .functor OR 1, L_0x557cdded3760, L_0x557cdded3980, C4<0>, C4<0>;
v0x557cddab55c0_0 .net "S", 0 0, L_0x557cdded37f0;  1 drivers
v0x557cddab5680_0 .net "a", 0 0, L_0x557cdded3b30;  1 drivers
v0x557cddab5750_0 .net "b", 0 0, L_0x557cdded3de0;  1 drivers
v0x557cddab5850_0 .net "c_1", 0 0, L_0x557cdded3760;  1 drivers
v0x557cddab5920_0 .net "c_2", 0 0, L_0x557cdded3980;  1 drivers
v0x557cddab5a10_0 .net "cin", 0 0, L_0x7f5061448880;  alias, 1 drivers
v0x557cddab5ae0_0 .net "cout", 0 0, L_0x557cdded3aa0;  1 drivers
v0x557cddab5b80_0 .net "h_1_out", 0 0, L_0x557cdded36b0;  1 drivers
S_0x557cddab4940 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddab46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded36b0 .functor XOR 1, L_0x557cdded3b30, L_0x557cdded3de0, C4<0>, C4<0>;
L_0x557cdded3760 .functor AND 1, L_0x557cdded3b30, L_0x557cdded3de0, C4<1>, C4<1>;
v0x557cddab4bd0_0 .net "S", 0 0, L_0x557cdded36b0;  alias, 1 drivers
v0x557cddab4cb0_0 .net "a", 0 0, L_0x557cdded3b30;  alias, 1 drivers
v0x557cddab4d70_0 .net "b", 0 0, L_0x557cdded3de0;  alias, 1 drivers
v0x557cddab4e40_0 .net "cout", 0 0, L_0x557cdded3760;  alias, 1 drivers
S_0x557cddab4fb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddab46a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded37f0 .functor XOR 1, L_0x557cdded36b0, L_0x7f5061448880, C4<0>, C4<0>;
L_0x557cdded3980 .functor AND 1, L_0x557cdded36b0, L_0x7f5061448880, C4<1>, C4<1>;
v0x557cddab5210_0 .net "S", 0 0, L_0x557cdded37f0;  alias, 1 drivers
v0x557cddab52d0_0 .net "a", 0 0, L_0x557cdded36b0;  alias, 1 drivers
v0x557cddab53c0_0 .net "b", 0 0, L_0x7f5061448880;  alias, 1 drivers
v0x557cddab5490_0 .net "cout", 0 0, L_0x557cdded3980;  alias, 1 drivers
S_0x557cddab5c70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddab5e60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddab5f20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddab5c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddecbe80 .functor OR 1, L_0x557cddecbc40, L_0x557cddecbdc0, C4<0>, C4<0>;
v0x557cddab6df0_0 .net "S", 0 0, L_0x557cddecbd00;  1 drivers
v0x557cddab6eb0_0 .net "a", 0 0, L_0x557cddecbef0;  1 drivers
v0x557cddab6f80_0 .net "b", 0 0, L_0x557cddecc020;  1 drivers
v0x557cddab7080_0 .net "c_1", 0 0, L_0x557cddecbc40;  1 drivers
v0x557cddab7150_0 .net "c_2", 0 0, L_0x557cddecbdc0;  1 drivers
v0x557cddab7240_0 .net "cin", 0 0, L_0x557cddecc150;  1 drivers
v0x557cddab7310_0 .net "cout", 0 0, L_0x557cddecbe80;  1 drivers
v0x557cddab73b0_0 .net "h_1_out", 0 0, L_0x557cddecbb30;  1 drivers
S_0x557cddab6170 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddab5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecbb30 .functor XOR 1, L_0x557cddecbef0, L_0x557cddecc020, C4<0>, C4<0>;
L_0x557cddecbc40 .functor AND 1, L_0x557cddecbef0, L_0x557cddecc020, C4<1>, C4<1>;
v0x557cddab6400_0 .net "S", 0 0, L_0x557cddecbb30;  alias, 1 drivers
v0x557cddab64e0_0 .net "a", 0 0, L_0x557cddecbef0;  alias, 1 drivers
v0x557cddab65a0_0 .net "b", 0 0, L_0x557cddecc020;  alias, 1 drivers
v0x557cddab6670_0 .net "cout", 0 0, L_0x557cddecbc40;  alias, 1 drivers
S_0x557cddab67e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddab5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecbd00 .functor XOR 1, L_0x557cddecbb30, L_0x557cddecc150, C4<0>, C4<0>;
L_0x557cddecbdc0 .functor AND 1, L_0x557cddecbb30, L_0x557cddecc150, C4<1>, C4<1>;
v0x557cddab6a40_0 .net "S", 0 0, L_0x557cddecbd00;  alias, 1 drivers
v0x557cddab6b00_0 .net "a", 0 0, L_0x557cddecbb30;  alias, 1 drivers
v0x557cddab6bf0_0 .net "b", 0 0, L_0x557cddecc150;  alias, 1 drivers
v0x557cddab6cc0_0 .net "cout", 0 0, L_0x557cddecbdc0;  alias, 1 drivers
S_0x557cddab74a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddab7670 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddab7730 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddab74a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddecc570 .functor OR 1, L_0x557cddecc2f0, L_0x557cddecc4b0, C4<0>, C4<0>;
v0x557cddab8630_0 .net "S", 0 0, L_0x557cddecc360;  1 drivers
v0x557cddab86f0_0 .net "a", 0 0, L_0x557cddecc5e0;  1 drivers
v0x557cddab87c0_0 .net "b", 0 0, L_0x557cddecc7a0;  1 drivers
v0x557cddab88c0_0 .net "c_1", 0 0, L_0x557cddecc2f0;  1 drivers
v0x557cddab8990_0 .net "c_2", 0 0, L_0x557cddecc4b0;  1 drivers
v0x557cddab8a80_0 .net "cin", 0 0, L_0x557cddecc960;  1 drivers
v0x557cddab8b50_0 .net "cout", 0 0, L_0x557cddecc570;  1 drivers
v0x557cddab8bf0_0 .net "h_1_out", 0 0, L_0x557cddecc280;  1 drivers
S_0x557cddab79b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddab7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecc280 .functor XOR 1, L_0x557cddecc5e0, L_0x557cddecc7a0, C4<0>, C4<0>;
L_0x557cddecc2f0 .functor AND 1, L_0x557cddecc5e0, L_0x557cddecc7a0, C4<1>, C4<1>;
v0x557cddab7c40_0 .net "S", 0 0, L_0x557cddecc280;  alias, 1 drivers
v0x557cddab7d20_0 .net "a", 0 0, L_0x557cddecc5e0;  alias, 1 drivers
v0x557cddab7de0_0 .net "b", 0 0, L_0x557cddecc7a0;  alias, 1 drivers
v0x557cddab7eb0_0 .net "cout", 0 0, L_0x557cddecc2f0;  alias, 1 drivers
S_0x557cddab8020 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddab7730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecc360 .functor XOR 1, L_0x557cddecc280, L_0x557cddecc960, C4<0>, C4<0>;
L_0x557cddecc4b0 .functor AND 1, L_0x557cddecc280, L_0x557cddecc960, C4<1>, C4<1>;
v0x557cddab8280_0 .net "S", 0 0, L_0x557cddecc360;  alias, 1 drivers
v0x557cddab8340_0 .net "a", 0 0, L_0x557cddecc280;  alias, 1 drivers
v0x557cddab8430_0 .net "b", 0 0, L_0x557cddecc960;  alias, 1 drivers
v0x557cddab8500_0 .net "cout", 0 0, L_0x557cddecc4b0;  alias, 1 drivers
S_0x557cddab8ce0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddab8eb0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddab8f90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddab8ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeccd30 .functor OR 1, L_0x557cddeccb00, L_0x557cddeccc70, C4<0>, C4<0>;
v0x557cddab9e60_0 .net "S", 0 0, L_0x557cddeccb70;  1 drivers
v0x557cddab9f20_0 .net "a", 0 0, L_0x557cddeccda0;  1 drivers
v0x557cddab9ff0_0 .net "b", 0 0, L_0x557cddecced0;  1 drivers
v0x557cddaba0f0_0 .net "c_1", 0 0, L_0x557cddeccb00;  1 drivers
v0x557cddaba1c0_0 .net "c_2", 0 0, L_0x557cddeccc70;  1 drivers
v0x557cddaba2b0_0 .net "cin", 0 0, L_0x557cddecd050;  1 drivers
v0x557cddaba380_0 .net "cout", 0 0, L_0x557cddeccd30;  1 drivers
v0x557cddaba420_0 .net "h_1_out", 0 0, L_0x557cddecca90;  1 drivers
S_0x557cddab91e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddab8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecca90 .functor XOR 1, L_0x557cddeccda0, L_0x557cddecced0, C4<0>, C4<0>;
L_0x557cddeccb00 .functor AND 1, L_0x557cddeccda0, L_0x557cddecced0, C4<1>, C4<1>;
v0x557cddab9470_0 .net "S", 0 0, L_0x557cddecca90;  alias, 1 drivers
v0x557cddab9550_0 .net "a", 0 0, L_0x557cddeccda0;  alias, 1 drivers
v0x557cddab9610_0 .net "b", 0 0, L_0x557cddecced0;  alias, 1 drivers
v0x557cddab96e0_0 .net "cout", 0 0, L_0x557cddeccb00;  alias, 1 drivers
S_0x557cddab9850 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddab8f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeccb70 .functor XOR 1, L_0x557cddecca90, L_0x557cddecd050, C4<0>, C4<0>;
L_0x557cddeccc70 .functor AND 1, L_0x557cddecca90, L_0x557cddecd050, C4<1>, C4<1>;
v0x557cddab9ab0_0 .net "S", 0 0, L_0x557cddeccb70;  alias, 1 drivers
v0x557cddab9b70_0 .net "a", 0 0, L_0x557cddecca90;  alias, 1 drivers
v0x557cddab9c60_0 .net "b", 0 0, L_0x557cddecd050;  alias, 1 drivers
v0x557cddab9d30_0 .net "cout", 0 0, L_0x557cddeccc70;  alias, 1 drivers
S_0x557cddaba510 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddaba730 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cddaba810 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaba510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddecd470 .functor OR 1, L_0x557cddecd1f0, L_0x557cddecd3b0, C4<0>, C4<0>;
v0x557cddabb6b0_0 .net "S", 0 0, L_0x557cddecd260;  1 drivers
v0x557cddabb770_0 .net "a", 0 0, L_0x557cddecd4e0;  1 drivers
v0x557cddabb840_0 .net "b", 0 0, L_0x557cddecd610;  1 drivers
v0x557cddabb940_0 .net "c_1", 0 0, L_0x557cddecd1f0;  1 drivers
v0x557cddabba10_0 .net "c_2", 0 0, L_0x557cddecd3b0;  1 drivers
v0x557cddabbb00_0 .net "cin", 0 0, L_0x557cddecd740;  1 drivers
v0x557cddabbbd0_0 .net "cout", 0 0, L_0x557cddecd470;  1 drivers
v0x557cddabbc70_0 .net "h_1_out", 0 0, L_0x557cddecd180;  1 drivers
S_0x557cddabaa60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaba810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecd180 .functor XOR 1, L_0x557cddecd4e0, L_0x557cddecd610, C4<0>, C4<0>;
L_0x557cddecd1f0 .functor AND 1, L_0x557cddecd4e0, L_0x557cddecd610, C4<1>, C4<1>;
v0x557cddabacc0_0 .net "S", 0 0, L_0x557cddecd180;  alias, 1 drivers
v0x557cddabada0_0 .net "a", 0 0, L_0x557cddecd4e0;  alias, 1 drivers
v0x557cddabae60_0 .net "b", 0 0, L_0x557cddecd610;  alias, 1 drivers
v0x557cddabaf30_0 .net "cout", 0 0, L_0x557cddecd1f0;  alias, 1 drivers
S_0x557cddabb0a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaba810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecd260 .functor XOR 1, L_0x557cddecd180, L_0x557cddecd740, C4<0>, C4<0>;
L_0x557cddecd3b0 .functor AND 1, L_0x557cddecd180, L_0x557cddecd740, C4<1>, C4<1>;
v0x557cddabb300_0 .net "S", 0 0, L_0x557cddecd260;  alias, 1 drivers
v0x557cddabb3c0_0 .net "a", 0 0, L_0x557cddecd180;  alias, 1 drivers
v0x557cddabb4b0_0 .net "b", 0 0, L_0x557cddecd740;  alias, 1 drivers
v0x557cddabb580_0 .net "cout", 0 0, L_0x557cddecd3b0;  alias, 1 drivers
S_0x557cddabbd60 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddabbf30 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cddabc010 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddabbd60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddecdbc0 .functor OR 1, L_0x557cddecd9e0, L_0x557cddecdb50, C4<0>, C4<0>;
v0x557cddabcee0_0 .net "S", 0 0, L_0x557cddecda50;  1 drivers
v0x557cddabcfa0_0 .net "a", 0 0, L_0x557cddecdc30;  1 drivers
v0x557cddabd070_0 .net "b", 0 0, L_0x557cddecdd60;  1 drivers
v0x557cddabd170_0 .net "c_1", 0 0, L_0x557cddecd9e0;  1 drivers
v0x557cddabd240_0 .net "c_2", 0 0, L_0x557cddecdb50;  1 drivers
v0x557cddabd330_0 .net "cin", 0 0, L_0x557cddecde90;  1 drivers
v0x557cddabd400_0 .net "cout", 0 0, L_0x557cddecdbc0;  1 drivers
v0x557cddabd4a0_0 .net "h_1_out", 0 0, L_0x557cddecd970;  1 drivers
S_0x557cddabc260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddabc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecd970 .functor XOR 1, L_0x557cddecdc30, L_0x557cddecdd60, C4<0>, C4<0>;
L_0x557cddecd9e0 .functor AND 1, L_0x557cddecdc30, L_0x557cddecdd60, C4<1>, C4<1>;
v0x557cddabc4f0_0 .net "S", 0 0, L_0x557cddecd970;  alias, 1 drivers
v0x557cddabc5d0_0 .net "a", 0 0, L_0x557cddecdc30;  alias, 1 drivers
v0x557cddabc690_0 .net "b", 0 0, L_0x557cddecdd60;  alias, 1 drivers
v0x557cddabc760_0 .net "cout", 0 0, L_0x557cddecd9e0;  alias, 1 drivers
S_0x557cddabc8d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddabc010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecda50 .functor XOR 1, L_0x557cddecd970, L_0x557cddecde90, C4<0>, C4<0>;
L_0x557cddecdb50 .functor AND 1, L_0x557cddecd970, L_0x557cddecde90, C4<1>, C4<1>;
v0x557cddabcb30_0 .net "S", 0 0, L_0x557cddecda50;  alias, 1 drivers
v0x557cddabcbf0_0 .net "a", 0 0, L_0x557cddecd970;  alias, 1 drivers
v0x557cddabcce0_0 .net "b", 0 0, L_0x557cddecde90;  alias, 1 drivers
v0x557cddabcdb0_0 .net "cout", 0 0, L_0x557cddecdb50;  alias, 1 drivers
S_0x557cddabd590 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddabd760 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cddabd840 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddabd590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddece240 .functor OR 1, L_0x557cddecdfc0, L_0x557cddece180, C4<0>, C4<0>;
v0x557cddabe710_0 .net "S", 0 0, L_0x557cddece030;  1 drivers
v0x557cddabe7d0_0 .net "a", 0 0, L_0x557cddece2b0;  1 drivers
v0x557cddabe8a0_0 .net "b", 0 0, L_0x557cddece470;  1 drivers
v0x557cddabe9a0_0 .net "c_1", 0 0, L_0x557cddecdfc0;  1 drivers
v0x557cddabea70_0 .net "c_2", 0 0, L_0x557cddece180;  1 drivers
v0x557cddabeb60_0 .net "cin", 0 0, L_0x557cddece620;  1 drivers
v0x557cddabec30_0 .net "cout", 0 0, L_0x557cddece240;  1 drivers
v0x557cddabecd0_0 .net "h_1_out", 0 0, L_0x557cddecd900;  1 drivers
S_0x557cddabda90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddabd840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecd900 .functor XOR 1, L_0x557cddece2b0, L_0x557cddece470, C4<0>, C4<0>;
L_0x557cddecdfc0 .functor AND 1, L_0x557cddece2b0, L_0x557cddece470, C4<1>, C4<1>;
v0x557cddabdd20_0 .net "S", 0 0, L_0x557cddecd900;  alias, 1 drivers
v0x557cddabde00_0 .net "a", 0 0, L_0x557cddece2b0;  alias, 1 drivers
v0x557cddabdec0_0 .net "b", 0 0, L_0x557cddece470;  alias, 1 drivers
v0x557cddabdf90_0 .net "cout", 0 0, L_0x557cddecdfc0;  alias, 1 drivers
S_0x557cddabe100 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddabd840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddece030 .functor XOR 1, L_0x557cddecd900, L_0x557cddece620, C4<0>, C4<0>;
L_0x557cddece180 .functor AND 1, L_0x557cddecd900, L_0x557cddece620, C4<1>, C4<1>;
v0x557cddabe360_0 .net "S", 0 0, L_0x557cddece030;  alias, 1 drivers
v0x557cddabe420_0 .net "a", 0 0, L_0x557cddecd900;  alias, 1 drivers
v0x557cddabe510_0 .net "b", 0 0, L_0x557cddece620;  alias, 1 drivers
v0x557cddabe5e0_0 .net "cout", 0 0, L_0x557cddece180;  alias, 1 drivers
S_0x557cddabedc0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddabef90 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cddabf070 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddabedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddece9c0 .functor OR 1, L_0x557cddece7d0, L_0x557cddece900, C4<0>, C4<0>;
v0x557cddabff40_0 .net "S", 0 0, L_0x557cddece840;  1 drivers
v0x557cddac0000_0 .net "a", 0 0, L_0x557cddecea30;  1 drivers
v0x557cddac00d0_0 .net "b", 0 0, L_0x557cddeceb60;  1 drivers
v0x557cddac01d0_0 .net "c_1", 0 0, L_0x557cddece7d0;  1 drivers
v0x557cddac02a0_0 .net "c_2", 0 0, L_0x557cddece900;  1 drivers
v0x557cddac0390_0 .net "cin", 0 0, L_0x557cddece6c0;  1 drivers
v0x557cddac0460_0 .net "cout", 0 0, L_0x557cddece9c0;  1 drivers
v0x557cddac0500_0 .net "h_1_out", 0 0, L_0x557cddece760;  1 drivers
S_0x557cddabf2c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddabf070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddece760 .functor XOR 1, L_0x557cddecea30, L_0x557cddeceb60, C4<0>, C4<0>;
L_0x557cddece7d0 .functor AND 1, L_0x557cddecea30, L_0x557cddeceb60, C4<1>, C4<1>;
v0x557cddabf550_0 .net "S", 0 0, L_0x557cddece760;  alias, 1 drivers
v0x557cddabf630_0 .net "a", 0 0, L_0x557cddecea30;  alias, 1 drivers
v0x557cddabf6f0_0 .net "b", 0 0, L_0x557cddeceb60;  alias, 1 drivers
v0x557cddabf7c0_0 .net "cout", 0 0, L_0x557cddece7d0;  alias, 1 drivers
S_0x557cddabf930 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddabf070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddece840 .functor XOR 1, L_0x557cddece760, L_0x557cddece6c0, C4<0>, C4<0>;
L_0x557cddece900 .functor AND 1, L_0x557cddece760, L_0x557cddece6c0, C4<1>, C4<1>;
v0x557cddabfb90_0 .net "S", 0 0, L_0x557cddece840;  alias, 1 drivers
v0x557cddabfc50_0 .net "a", 0 0, L_0x557cddece760;  alias, 1 drivers
v0x557cddabfd40_0 .net "b", 0 0, L_0x557cddece6c0;  alias, 1 drivers
v0x557cddabfe10_0 .net "cout", 0 0, L_0x557cddece900;  alias, 1 drivers
S_0x557cddac05f0 .scope generate, "genblk1[8]" "genblk1[8]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddaba6e0 .param/l "i" 0 3 39, +C4<01000>;
S_0x557cddac0850 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddac05f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddecf0c0 .functor OR 1, L_0x557cddecee40, L_0x557cddecf000, C4<0>, C4<0>;
v0x557cddac1720_0 .net "S", 0 0, L_0x557cddeceeb0;  1 drivers
v0x557cddac17e0_0 .net "a", 0 0, L_0x557cddecf130;  1 drivers
v0x557cddac18b0_0 .net "b", 0 0, L_0x557cddecec90;  1 drivers
v0x557cddac19b0_0 .net "c_1", 0 0, L_0x557cddecee40;  1 drivers
v0x557cddac1a80_0 .net "c_2", 0 0, L_0x557cddecf000;  1 drivers
v0x557cddac1b70_0 .net "cin", 0 0, L_0x557cddecf3b0;  1 drivers
v0x557cddac1c40_0 .net "cout", 0 0, L_0x557cddecf0c0;  1 drivers
v0x557cddac1ce0_0 .net "h_1_out", 0 0, L_0x557cddecedd0;  1 drivers
S_0x557cddac0aa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddac0850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecedd0 .functor XOR 1, L_0x557cddecf130, L_0x557cddecec90, C4<0>, C4<0>;
L_0x557cddecee40 .functor AND 1, L_0x557cddecf130, L_0x557cddecec90, C4<1>, C4<1>;
v0x557cddac0d30_0 .net "S", 0 0, L_0x557cddecedd0;  alias, 1 drivers
v0x557cddac0e10_0 .net "a", 0 0, L_0x557cddecf130;  alias, 1 drivers
v0x557cddac0ed0_0 .net "b", 0 0, L_0x557cddecec90;  alias, 1 drivers
v0x557cddac0fa0_0 .net "cout", 0 0, L_0x557cddecee40;  alias, 1 drivers
S_0x557cddac1110 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddac0850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeceeb0 .functor XOR 1, L_0x557cddecedd0, L_0x557cddecf3b0, C4<0>, C4<0>;
L_0x557cddecf000 .functor AND 1, L_0x557cddecedd0, L_0x557cddecf3b0, C4<1>, C4<1>;
v0x557cddac1370_0 .net "S", 0 0, L_0x557cddeceeb0;  alias, 1 drivers
v0x557cddac1430_0 .net "a", 0 0, L_0x557cddecedd0;  alias, 1 drivers
v0x557cddac1520_0 .net "b", 0 0, L_0x557cddecf3b0;  alias, 1 drivers
v0x557cddac15f0_0 .net "cout", 0 0, L_0x557cddecf000;  alias, 1 drivers
S_0x557cddac1dd0 .scope generate, "genblk1[9]" "genblk1[9]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddac1fa0 .param/l "i" 0 3 39, +C4<01001>;
S_0x557cddac2080 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddac1dd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddecf8b0 .functor OR 1, L_0x557cddecf6c0, L_0x557cddecf7f0, C4<0>, C4<0>;
v0x557cddac2f50_0 .net "S", 0 0, L_0x557cddecf730;  1 drivers
v0x557cddac3010_0 .net "a", 0 0, L_0x557cddecf920;  1 drivers
v0x557cddac30e0_0 .net "b", 0 0, L_0x557cddecfa50;  1 drivers
v0x557cddac31e0_0 .net "c_1", 0 0, L_0x557cddecf6c0;  1 drivers
v0x557cddac32b0_0 .net "c_2", 0 0, L_0x557cddecf7f0;  1 drivers
v0x557cddac33a0_0 .net "cin", 0 0, L_0x557cddecf5f0;  1 drivers
v0x557cddac3470_0 .net "cout", 0 0, L_0x557cddecf8b0;  1 drivers
v0x557cddac3510_0 .net "h_1_out", 0 0, L_0x557cddecf260;  1 drivers
S_0x557cddac22d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddac2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecf260 .functor XOR 1, L_0x557cddecf920, L_0x557cddecfa50, C4<0>, C4<0>;
L_0x557cddecf6c0 .functor AND 1, L_0x557cddecf920, L_0x557cddecfa50, C4<1>, C4<1>;
v0x557cddac2560_0 .net "S", 0 0, L_0x557cddecf260;  alias, 1 drivers
v0x557cddac2640_0 .net "a", 0 0, L_0x557cddecf920;  alias, 1 drivers
v0x557cddac2700_0 .net "b", 0 0, L_0x557cddecfa50;  alias, 1 drivers
v0x557cddac27d0_0 .net "cout", 0 0, L_0x557cddecf6c0;  alias, 1 drivers
S_0x557cddac2940 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddac2080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecf730 .functor XOR 1, L_0x557cddecf260, L_0x557cddecf5f0, C4<0>, C4<0>;
L_0x557cddecf7f0 .functor AND 1, L_0x557cddecf260, L_0x557cddecf5f0, C4<1>, C4<1>;
v0x557cddac2ba0_0 .net "S", 0 0, L_0x557cddecf730;  alias, 1 drivers
v0x557cddac2c60_0 .net "a", 0 0, L_0x557cddecf260;  alias, 1 drivers
v0x557cddac2d50_0 .net "b", 0 0, L_0x557cddecf5f0;  alias, 1 drivers
v0x557cddac2e20_0 .net "cout", 0 0, L_0x557cddecf7f0;  alias, 1 drivers
S_0x557cddac3600 .scope generate, "genblk1[10]" "genblk1[10]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddac37d0 .param/l "i" 0 3 39, +C4<01010>;
S_0x557cddac38b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddac3600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddecffe0 .functor OR 1, L_0x557cddecfd60, L_0x557cddecff20, C4<0>, C4<0>;
v0x557cddac4780_0 .net "S", 0 0, L_0x557cddecfdd0;  1 drivers
v0x557cddac4840_0 .net "a", 0 0, L_0x557cdded0050;  1 drivers
v0x557cddac4910_0 .net "b", 0 0, L_0x557cdded0270;  1 drivers
v0x557cddac4a10_0 .net "c_1", 0 0, L_0x557cddecfd60;  1 drivers
v0x557cddac4ae0_0 .net "c_2", 0 0, L_0x557cddecff20;  1 drivers
v0x557cddac4bd0_0 .net "cin", 0 0, L_0x557cdded03a0;  1 drivers
v0x557cddac4ca0_0 .net "cout", 0 0, L_0x557cddecffe0;  1 drivers
v0x557cddac4d40_0 .net "h_1_out", 0 0, L_0x557cddecfcf0;  1 drivers
S_0x557cddac3b00 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddac38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecfcf0 .functor XOR 1, L_0x557cdded0050, L_0x557cdded0270, C4<0>, C4<0>;
L_0x557cddecfd60 .functor AND 1, L_0x557cdded0050, L_0x557cdded0270, C4<1>, C4<1>;
v0x557cddac3d90_0 .net "S", 0 0, L_0x557cddecfcf0;  alias, 1 drivers
v0x557cddac3e70_0 .net "a", 0 0, L_0x557cdded0050;  alias, 1 drivers
v0x557cddac3f30_0 .net "b", 0 0, L_0x557cdded0270;  alias, 1 drivers
v0x557cddac4000_0 .net "cout", 0 0, L_0x557cddecfd60;  alias, 1 drivers
S_0x557cddac4170 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddac38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddecfdd0 .functor XOR 1, L_0x557cddecfcf0, L_0x557cdded03a0, C4<0>, C4<0>;
L_0x557cddecff20 .functor AND 1, L_0x557cddecfcf0, L_0x557cdded03a0, C4<1>, C4<1>;
v0x557cddac43d0_0 .net "S", 0 0, L_0x557cddecfdd0;  alias, 1 drivers
v0x557cddac4490_0 .net "a", 0 0, L_0x557cddecfcf0;  alias, 1 drivers
v0x557cddac4580_0 .net "b", 0 0, L_0x557cdded03a0;  alias, 1 drivers
v0x557cddac4650_0 .net "cout", 0 0, L_0x557cddecff20;  alias, 1 drivers
S_0x557cddac4e30 .scope generate, "genblk1[11]" "genblk1[11]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddac5000 .param/l "i" 0 3 39, +C4<01011>;
S_0x557cddac50e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddac4e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded08c0 .functor OR 1, L_0x557cdded0640, L_0x557cdded0800, C4<0>, C4<0>;
v0x557cddac5fb0_0 .net "S", 0 0, L_0x557cdded06b0;  1 drivers
v0x557cddac6070_0 .net "a", 0 0, L_0x557cdded0950;  1 drivers
v0x557cddac6140_0 .net "b", 0 0, L_0x557cdded0a80;  1 drivers
v0x557cddac6240_0 .net "c_1", 0 0, L_0x557cdded0640;  1 drivers
v0x557cddac6310_0 .net "c_2", 0 0, L_0x557cdded0800;  1 drivers
v0x557cddac6400_0 .net "cin", 0 0, L_0x557cdded0cc0;  1 drivers
v0x557cddac64d0_0 .net "cout", 0 0, L_0x557cdded08c0;  1 drivers
v0x557cddac6570_0 .net "h_1_out", 0 0, L_0x557cdded05d0;  1 drivers
S_0x557cddac5330 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddac50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded05d0 .functor XOR 1, L_0x557cdded0950, L_0x557cdded0a80, C4<0>, C4<0>;
L_0x557cdded0640 .functor AND 1, L_0x557cdded0950, L_0x557cdded0a80, C4<1>, C4<1>;
v0x557cddac55c0_0 .net "S", 0 0, L_0x557cdded05d0;  alias, 1 drivers
v0x557cddac56a0_0 .net "a", 0 0, L_0x557cdded0950;  alias, 1 drivers
v0x557cddac5760_0 .net "b", 0 0, L_0x557cdded0a80;  alias, 1 drivers
v0x557cddac5830_0 .net "cout", 0 0, L_0x557cdded0640;  alias, 1 drivers
S_0x557cddac59a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddac50e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded06b0 .functor XOR 1, L_0x557cdded05d0, L_0x557cdded0cc0, C4<0>, C4<0>;
L_0x557cdded0800 .functor AND 1, L_0x557cdded05d0, L_0x557cdded0cc0, C4<1>, C4<1>;
v0x557cddac5c00_0 .net "S", 0 0, L_0x557cdded06b0;  alias, 1 drivers
v0x557cddac5cc0_0 .net "a", 0 0, L_0x557cdded05d0;  alias, 1 drivers
v0x557cddac5db0_0 .net "b", 0 0, L_0x557cdded0cc0;  alias, 1 drivers
v0x557cddac5e80_0 .net "cout", 0 0, L_0x557cdded0800;  alias, 1 drivers
S_0x557cddac6660 .scope generate, "genblk1[12]" "genblk1[12]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddac6830 .param/l "i" 0 3 39, +C4<01100>;
S_0x557cddac6910 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddac6660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded11a0 .functor OR 1, L_0x557cdded0ea0, L_0x557cdded10c0, C4<0>, C4<0>;
v0x557cddac77e0_0 .net "S", 0 0, L_0x557cdded0f30;  1 drivers
v0x557cddac78a0_0 .net "a", 0 0, L_0x557cdded1230;  1 drivers
v0x557cddac7970_0 .net "b", 0 0, L_0x557cdded1480;  1 drivers
v0x557cddac7a70_0 .net "c_1", 0 0, L_0x557cdded0ea0;  1 drivers
v0x557cddac7b40_0 .net "c_2", 0 0, L_0x557cdded10c0;  1 drivers
v0x557cddac7c30_0 .net "cin", 0 0, L_0x557cdded15b0;  1 drivers
v0x557cddac7d00_0 .net "cout", 0 0, L_0x557cdded11a0;  1 drivers
v0x557cddac7da0_0 .net "h_1_out", 0 0, L_0x557cdded0df0;  1 drivers
S_0x557cddac6b60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddac6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded0df0 .functor XOR 1, L_0x557cdded1230, L_0x557cdded1480, C4<0>, C4<0>;
L_0x557cdded0ea0 .functor AND 1, L_0x557cdded1230, L_0x557cdded1480, C4<1>, C4<1>;
v0x557cddac6df0_0 .net "S", 0 0, L_0x557cdded0df0;  alias, 1 drivers
v0x557cddac6ed0_0 .net "a", 0 0, L_0x557cdded1230;  alias, 1 drivers
v0x557cddac6f90_0 .net "b", 0 0, L_0x557cdded1480;  alias, 1 drivers
v0x557cddac7060_0 .net "cout", 0 0, L_0x557cdded0ea0;  alias, 1 drivers
S_0x557cddac71d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddac6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded0f30 .functor XOR 1, L_0x557cdded0df0, L_0x557cdded15b0, C4<0>, C4<0>;
L_0x557cdded10c0 .functor AND 1, L_0x557cdded0df0, L_0x557cdded15b0, C4<1>, C4<1>;
v0x557cddac7430_0 .net "S", 0 0, L_0x557cdded0f30;  alias, 1 drivers
v0x557cddac74f0_0 .net "a", 0 0, L_0x557cdded0df0;  alias, 1 drivers
v0x557cddac75e0_0 .net "b", 0 0, L_0x557cdded15b0;  alias, 1 drivers
v0x557cddac76b0_0 .net "cout", 0 0, L_0x557cdded10c0;  alias, 1 drivers
S_0x557cddac7e90 .scope generate, "genblk1[13]" "genblk1[13]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddac8060 .param/l "i" 0 3 39, +C4<01101>;
S_0x557cddac8140 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddac7e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded1aa0 .functor OR 1, L_0x557cdded1410, L_0x557cdded19c0, C4<0>, C4<0>;
v0x557cddac9010_0 .net "S", 0 0, L_0x557cdded1830;  1 drivers
v0x557cddac90d0_0 .net "a", 0 0, L_0x557cdded1b30;  1 drivers
v0x557cddac91a0_0 .net "b", 0 0, L_0x557cdded1c60;  1 drivers
v0x557cddac92a0_0 .net "c_1", 0 0, L_0x557cdded1410;  1 drivers
v0x557cddac9370_0 .net "c_2", 0 0, L_0x557cdded19c0;  1 drivers
v0x557cddac9460_0 .net "cin", 0 0, L_0x557cdded16e0;  1 drivers
v0x557cddac9530_0 .net "cout", 0 0, L_0x557cdded1aa0;  1 drivers
v0x557cddac95d0_0 .net "h_1_out", 0 0, L_0x557cdded1360;  1 drivers
S_0x557cddac8390 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddac8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded1360 .functor XOR 1, L_0x557cdded1b30, L_0x557cdded1c60, C4<0>, C4<0>;
L_0x557cdded1410 .functor AND 1, L_0x557cdded1b30, L_0x557cdded1c60, C4<1>, C4<1>;
v0x557cddac8620_0 .net "S", 0 0, L_0x557cdded1360;  alias, 1 drivers
v0x557cddac8700_0 .net "a", 0 0, L_0x557cdded1b30;  alias, 1 drivers
v0x557cddac87c0_0 .net "b", 0 0, L_0x557cdded1c60;  alias, 1 drivers
v0x557cddac8890_0 .net "cout", 0 0, L_0x557cdded1410;  alias, 1 drivers
S_0x557cddac8a00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddac8140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded1830 .functor XOR 1, L_0x557cdded1360, L_0x557cdded16e0, C4<0>, C4<0>;
L_0x557cdded19c0 .functor AND 1, L_0x557cdded1360, L_0x557cdded16e0, C4<1>, C4<1>;
v0x557cddac8c60_0 .net "S", 0 0, L_0x557cdded1830;  alias, 1 drivers
v0x557cddac8d20_0 .net "a", 0 0, L_0x557cdded1360;  alias, 1 drivers
v0x557cddac8e10_0 .net "b", 0 0, L_0x557cdded16e0;  alias, 1 drivers
v0x557cddac8ee0_0 .net "cout", 0 0, L_0x557cdded19c0;  alias, 1 drivers
S_0x557cddac96c0 .scope generate, "genblk1[14]" "genblk1[14]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddac9890 .param/l "i" 0 3 39, +C4<01110>;
S_0x557cddac9970 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddac96c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded2280 .functor OR 1, L_0x557cdded1f80, L_0x557cdded21a0, C4<0>, C4<0>;
v0x557cddaca840_0 .net "S", 0 0, L_0x557cdded2010;  1 drivers
v0x557cddaca900_0 .net "a", 0 0, L_0x557cdded2310;  1 drivers
v0x557cddaca9d0_0 .net "b", 0 0, L_0x557cdded27a0;  1 drivers
v0x557cddacaad0_0 .net "c_1", 0 0, L_0x557cdded1f80;  1 drivers
v0x557cddacaba0_0 .net "c_2", 0 0, L_0x557cdded21a0;  1 drivers
v0x557cddacac90_0 .net "cin", 0 0, L_0x557cdded2ae0;  1 drivers
v0x557cddacad60_0 .net "cout", 0 0, L_0x557cdded2280;  1 drivers
v0x557cddacae00_0 .net "h_1_out", 0 0, L_0x557cdded1ed0;  1 drivers
S_0x557cddac9bc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddac9970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded1ed0 .functor XOR 1, L_0x557cdded2310, L_0x557cdded27a0, C4<0>, C4<0>;
L_0x557cdded1f80 .functor AND 1, L_0x557cdded2310, L_0x557cdded27a0, C4<1>, C4<1>;
v0x557cddac9e50_0 .net "S", 0 0, L_0x557cdded1ed0;  alias, 1 drivers
v0x557cddac9f30_0 .net "a", 0 0, L_0x557cdded2310;  alias, 1 drivers
v0x557cddac9ff0_0 .net "b", 0 0, L_0x557cdded27a0;  alias, 1 drivers
v0x557cddaca0c0_0 .net "cout", 0 0, L_0x557cdded1f80;  alias, 1 drivers
S_0x557cddaca230 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddac9970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded2010 .functor XOR 1, L_0x557cdded1ed0, L_0x557cdded2ae0, C4<0>, C4<0>;
L_0x557cdded21a0 .functor AND 1, L_0x557cdded1ed0, L_0x557cdded2ae0, C4<1>, C4<1>;
v0x557cddaca490_0 .net "S", 0 0, L_0x557cdded2010;  alias, 1 drivers
v0x557cddaca550_0 .net "a", 0 0, L_0x557cdded1ed0;  alias, 1 drivers
v0x557cddaca640_0 .net "b", 0 0, L_0x557cdded2ae0;  alias, 1 drivers
v0x557cddaca710_0 .net "cout", 0 0, L_0x557cdded21a0;  alias, 1 drivers
S_0x557cddacaef0 .scope generate, "genblk1[15]" "genblk1[15]" 3 39, 3 39 0, S_0x557cddab43b0;
 .timescale 0 0;
P_0x557cddacb0c0 .param/l "i" 0 3 39, +C4<01111>;
S_0x557cddacb1a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddacaef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdded3120 .functor OR 1, L_0x557cdded2e20, L_0x557cdded3040, C4<0>, C4<0>;
v0x557cddacc070_0 .net "S", 0 0, L_0x557cdded2eb0;  1 drivers
v0x557cddacc130_0 .net "a", 0 0, L_0x557cdded31b0;  1 drivers
v0x557cddacc200_0 .net "b", 0 0, L_0x557cdded32e0;  1 drivers
v0x557cddacc300_0 .net "c_1", 0 0, L_0x557cdded2e20;  1 drivers
v0x557cddacc3d0_0 .net "c_2", 0 0, L_0x557cdded3040;  1 drivers
v0x557cddacc4c0_0 .net "cin", 0 0, L_0x557cdded3580;  1 drivers
v0x557cddacc590_0 .net "cout", 0 0, L_0x557cdded3120;  1 drivers
v0x557cddacc630_0 .net "h_1_out", 0 0, L_0x557cdded2d70;  1 drivers
S_0x557cddacb3f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddacb1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded2d70 .functor XOR 1, L_0x557cdded31b0, L_0x557cdded32e0, C4<0>, C4<0>;
L_0x557cdded2e20 .functor AND 1, L_0x557cdded31b0, L_0x557cdded32e0, C4<1>, C4<1>;
v0x557cddacb680_0 .net "S", 0 0, L_0x557cdded2d70;  alias, 1 drivers
v0x557cddacb760_0 .net "a", 0 0, L_0x557cdded31b0;  alias, 1 drivers
v0x557cddacb820_0 .net "b", 0 0, L_0x557cdded32e0;  alias, 1 drivers
v0x557cddacb8f0_0 .net "cout", 0 0, L_0x557cdded2e20;  alias, 1 drivers
S_0x557cddacba60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddacb1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdded2eb0 .functor XOR 1, L_0x557cdded2d70, L_0x557cdded3580, C4<0>, C4<0>;
L_0x557cdded3040 .functor AND 1, L_0x557cdded2d70, L_0x557cdded3580, C4<1>, C4<1>;
v0x557cddacbcc0_0 .net "S", 0 0, L_0x557cdded2eb0;  alias, 1 drivers
v0x557cddacbd80_0 .net "a", 0 0, L_0x557cdded2d70;  alias, 1 drivers
v0x557cddacbe70_0 .net "b", 0 0, L_0x557cdded3580;  alias, 1 drivers
v0x557cddacbf40_0 .net "cout", 0 0, L_0x557cdded3040;  alias, 1 drivers
S_0x557cddaccd10 .scope module, "dut1" "karatsuba_4" 3 186, 3 132 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cdde23470 .functor BUFZ 4, L_0x557cdde22e30, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde23740 .functor BUFZ 4, L_0x557cdde23100, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde48710 .functor NOT 1, L_0x557cdde369c0, C4<0>, C4<0>, C4<0>;
L_0x557cdde48780 .functor NOT 1, L_0x557cdde39620, C4<0>, C4<0>, C4<0>;
L_0x557cdde487f0 .functor XOR 1, L_0x557cdde48710, L_0x557cdde48780, C4<0>, C4<0>;
L_0x557cdde4d690 .functor BUFZ 4, L_0x557cdde2c350, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde4d840 .functor BUFZ 4, L_0x557cdde356e0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde4d900 .functor BUFZ 4, L_0x557cdde4d4e0, C4<0000>, C4<0000>, C4<0000>;
v0x557cddb72ec0_0 .net "X", 3 0, L_0x557cdde22e30;  alias, 1 drivers
v0x557cddb72fb0_0 .net "Xe", 1 0, L_0x557cdde233d0;  1 drivers
v0x557cddb730a0_0 .net "Xn", 1 0, L_0x557cdde232a0;  1 drivers
v0x557cddb73140_0 .net "Y", 3 0, L_0x557cdde23100;  alias, 1 drivers
v0x557cddb73230_0 .net "Ye", 1 0, L_0x557cdde236a0;  1 drivers
v0x557cddb73370_0 .net "Yn", 1 0, L_0x557cdde23570;  1 drivers
v0x557cddb73430_0 .net "Z", 7 0, L_0x557cdde515f0;  alias, 1 drivers
v0x557cddb734f0_0 .net *"_s14", 0 0, L_0x557cdde48710;  1 drivers
v0x557cddb735d0_0 .net *"_s16", 0 0, L_0x557cdde48780;  1 drivers
v0x557cddb73740_0 .net *"_s23", 3 0, L_0x557cdde4d690;  1 drivers
v0x557cddb73820_0 .net *"_s28", 3 0, L_0x557cdde4d840;  1 drivers
L_0x7f50614468b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cddb73900_0 .net/2s *"_s31", 1 0, L_0x7f50614468b8;  1 drivers
v0x557cddb739e0_0 .net *"_s36", 3 0, L_0x557cdde4d900;  1 drivers
v0x557cddb73ac0_0 .net *"_s4", 3 0, L_0x557cdde23470;  1 drivers
L_0x7f5061446900 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cddb73ba0_0 .net/2s *"_s40", 1 0, L_0x7f5061446900;  1 drivers
v0x557cddb73c80_0 .net *"_s9", 3 0, L_0x557cdde23740;  1 drivers
L_0x7f50614463f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb73d60_0 .net "add", 0 0, L_0x7f50614463f0;  1 drivers
v0x557cddb73e00_0 .net "big_z0_z2", 7 0, L_0x557cdde4d700;  1 drivers
v0x557cddb73ec0_0 .net "big_z1", 7 0, L_0x557cdde4d9c0;  1 drivers
v0x557cddb73f60_0 .net "cout_z1", 0 0, L_0x557cdde4aa50;  1 drivers
v0x557cddb74000_0 .net "cout_z1_1", 0 0, L_0x557cdde45af0;  1 drivers
v0x557cddb740a0_0 .net "dummy_cout", 0 0, L_0x557cdde51aa0;  1 drivers
v0x557cddb74140_0 .net "signX", 0 0, L_0x557cdde369c0;  1 drivers
v0x557cddb74230_0 .net "signY", 0 0, L_0x557cdde39620;  1 drivers
v0x557cddb74320_0 .net "sign_z3", 0 0, L_0x557cdde487f0;  1 drivers
L_0x7f5061446288 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb74450_0 .net "sub", 0 0, L_0x7f5061446288;  1 drivers
v0x557cddb74600_0 .net "z0", 3 0, L_0x557cdde2c350;  1 drivers
v0x557cddb746a0_0 .net "z1", 3 0, L_0x557cdde4d4e0;  1 drivers
v0x557cddb74740_0 .net "z1_1", 3 0, L_0x557cdde48600;  1 drivers
v0x557cddb747e0_0 .net "z2", 3 0, L_0x557cdde356e0;  1 drivers
v0x557cddb748a0_0 .net "z3", 3 0, L_0x557cdde43860;  1 drivers
v0x557cddb74960_0 .net "z3_1", 1 0, L_0x557cdde38490;  1 drivers
v0x557cddb74a20_0 .net "z3_2", 1 0, L_0x557cdde3afb0;  1 drivers
L_0x557cdde232a0 .part L_0x557cdde23470, 2, 2;
L_0x557cdde233d0 .part L_0x557cdde23470, 0, 2;
L_0x557cdde23570 .part L_0x557cdde23740, 2, 2;
L_0x557cdde236a0 .part L_0x557cdde23740, 0, 2;
L_0x557cdde4d700 .concat8 [ 4 4 0 0], L_0x557cdde4d690, L_0x557cdde4d840;
L_0x557cdde4d9c0 .concat8 [ 2 4 2 0], L_0x7f50614468b8, L_0x557cdde4d900, L_0x7f5061446900;
S_0x557cddaccf50 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddacd140 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cdde43990 .functor XOR 4, L_0x7f5061449888, L_0x557cdde356e0, C4<0000>, C4<0000>;
L_0x557cdde45900 .functor NOT 1, L_0x557cdde45af0, C4<0>, C4<0>, C4<0>;
L_0x557cdde45ca0 .functor AND 1, L_0x7f50614463f0, L_0x557cdde45900, C4<1>, C4<1>;
L_0x557cdde45f10 .functor NOT 4, L_0x557cdde45e20, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde45f80 .functor AND 4, L_0x557cdde45860, L_0x557cdde45f10, C4<1111>, C4<1111>;
L_0x557cdde46040 .functor NOT 4, L_0x557cdde45860, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde48050 .functor AND 4, L_0x557cdde47fb0, L_0x557cdde48400, C4<1111>, C4<1111>;
L_0x557cdde48600 .functor OR 4, L_0x557cdde45f80, L_0x557cdde48050, C4<0000>, C4<0000>;
v0x557cddada230_0 .net *"_s0", 3 0, L_0x7f5061449888;  1 drivers
v0x557cddada330_0 .net *"_s10", 3 0, L_0x557cdde45f10;  1 drivers
L_0x7f5061446798 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddada410_0 .net/2s *"_s18", 2 0, L_0x7f5061446798;  1 drivers
L_0x7f50614467e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddada4d0_0 .net/2s *"_s23", 0 0, L_0x7f50614467e0;  1 drivers
v0x557cddada5b0_0 .net *"_s27", 3 0, L_0x557cdde48400;  1 drivers
v0x557cddada6e0_0 .net *"_s4", 0 0, L_0x557cdde45900;  1 drivers
v0x557cddada7c0_0 .net *"_s8", 3 0, L_0x557cdde45e20;  1 drivers
v0x557cddada8a0_0 .net "a", 3 0, L_0x557cdde2c350;  alias, 1 drivers
v0x557cddada960_0 .net "a_or_s", 0 0, L_0x7f50614463f0;  alias, 1 drivers
v0x557cddadaa00_0 .net "add_1", 3 0, L_0x557cdde46190;  1 drivers
v0x557cddadaaa0_0 .net "b", 3 0, L_0x557cdde356e0;  alias, 1 drivers
v0x557cddadab60_0 .net "cout", 0 0, L_0x557cdde45af0;  alias, 1 drivers
v0x557cddadac30_0 .net "diff_is_negative", 0 0, L_0x557cdde45ca0;  1 drivers
v0x557cddadacd0_0 .net "dummy_cout", 0 0, L_0x557cdde481f0;  1 drivers
v0x557cddadada0_0 .net "input_b", 3 0, L_0x557cdde43990;  1 drivers
v0x557cddadae70_0 .net "inverted_out", 3 0, L_0x557cdde46040;  1 drivers
v0x557cddadaf40_0 .net "n_out", 3 0, L_0x557cdde48050;  1 drivers
v0x557cddadb110_0 .net "negated_out", 3 0, L_0x557cdde47fb0;  1 drivers
v0x557cddadb200_0 .net "out", 3 0, L_0x557cdde48600;  alias, 1 drivers
v0x557cddadb2c0_0 .net "p_out", 3 0, L_0x557cdde45f80;  1 drivers
v0x557cddadb3a0_0 .net "t_out", 3 0, L_0x557cdde45860;  1 drivers
L_0x557cdde45e20 .concat [ 1 1 1 1], L_0x557cdde45ca0, L_0x557cdde45ca0, L_0x557cdde45ca0, L_0x557cdde45ca0;
L_0x557cdde46190 .concat8 [ 1 3 0 0], L_0x7f50614467e0, L_0x7f5061446798;
L_0x557cdde48360 .part L_0x557cdde46190, 3, 1;
L_0x557cdde48400 .concat [ 1 1 1 1], L_0x557cdde45ca0, L_0x557cdde45ca0, L_0x557cdde45ca0, L_0x557cdde45ca0;
S_0x557cddacd2f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddaccf50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddacd4e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddad34d0_0 .net "S", 3 0, L_0x557cdde45860;  alias, 1 drivers
v0x557cddad35b0_0 .net "a", 3 0, L_0x557cdde2c350;  alias, 1 drivers
v0x557cddad3690_0 .net "b", 3 0, L_0x557cdde43990;  alias, 1 drivers
v0x557cddad3750_0 .net "carin", 3 0, L_0x557cdde45970;  1 drivers
v0x557cddad3830_0 .net "cin", 0 0, L_0x7f50614463f0;  alias, 1 drivers
v0x557cddad3970_0 .net "cout", 0 0, L_0x557cdde45af0;  alias, 1 drivers
L_0x557cdde44020 .part L_0x557cdde2c350, 1, 1;
L_0x557cdde44150 .part L_0x557cdde43990, 1, 1;
L_0x557cdde44280 .part L_0x557cdde45970, 0, 1;
L_0x557cdde44710 .part L_0x557cdde2c350, 2, 1;
L_0x557cdde44840 .part L_0x557cdde43990, 2, 1;
L_0x557cdde44a00 .part L_0x557cdde45970, 1, 1;
L_0x557cdde44e90 .part L_0x557cdde2c350, 3, 1;
L_0x557cdde450d0 .part L_0x557cdde43990, 3, 1;
L_0x557cdde451c0 .part L_0x557cdde45970, 2, 1;
L_0x557cdde45600 .part L_0x557cdde2c350, 0, 1;
L_0x557cdde45730 .part L_0x557cdde43990, 0, 1;
L_0x557cdde45860 .concat8 [ 1 1 1 1], L_0x557cdde453d0, L_0x557cdde43da0, L_0x557cdde44490, L_0x557cdde44c10;
L_0x557cdde45970 .concat8 [ 1 1 1 1], L_0x557cdde45590, L_0x557cdde43fb0, L_0x557cdde446a0, L_0x557cdde44e20;
L_0x557cdde45af0 .part L_0x557cdde45970, 3, 1;
S_0x557cddacd660 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddacd2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde45590 .functor OR 1, L_0x557cdde45360, L_0x557cdde45520, C4<0>, C4<0>;
v0x557cddace580_0 .net "S", 0 0, L_0x557cdde453d0;  1 drivers
v0x557cddace640_0 .net "a", 0 0, L_0x557cdde45600;  1 drivers
v0x557cddace710_0 .net "b", 0 0, L_0x557cdde45730;  1 drivers
v0x557cddace810_0 .net "c_1", 0 0, L_0x557cdde45360;  1 drivers
v0x557cddace8e0_0 .net "c_2", 0 0, L_0x557cdde45520;  1 drivers
v0x557cddace9d0_0 .net "cin", 0 0, L_0x7f50614463f0;  alias, 1 drivers
v0x557cddaceaa0_0 .net "cout", 0 0, L_0x557cdde45590;  1 drivers
v0x557cddaceb40_0 .net "h_1_out", 0 0, L_0x557cdde452f0;  1 drivers
S_0x557cddacd900 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddacd660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde452f0 .functor XOR 1, L_0x557cdde45600, L_0x557cdde45730, C4<0>, C4<0>;
L_0x557cdde45360 .functor AND 1, L_0x557cdde45600, L_0x557cdde45730, C4<1>, C4<1>;
v0x557cddacdb90_0 .net "S", 0 0, L_0x557cdde452f0;  alias, 1 drivers
v0x557cddacdc70_0 .net "a", 0 0, L_0x557cdde45600;  alias, 1 drivers
v0x557cddacdd30_0 .net "b", 0 0, L_0x557cdde45730;  alias, 1 drivers
v0x557cddacde00_0 .net "cout", 0 0, L_0x557cdde45360;  alias, 1 drivers
S_0x557cddacdf70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddacd660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde453d0 .functor XOR 1, L_0x557cdde452f0, L_0x7f50614463f0, C4<0>, C4<0>;
L_0x557cdde45520 .functor AND 1, L_0x557cdde452f0, L_0x7f50614463f0, C4<1>, C4<1>;
v0x557cddace1d0_0 .net "S", 0 0, L_0x557cdde453d0;  alias, 1 drivers
v0x557cddace290_0 .net "a", 0 0, L_0x557cdde452f0;  alias, 1 drivers
v0x557cddace380_0 .net "b", 0 0, L_0x7f50614463f0;  alias, 1 drivers
v0x557cddace450_0 .net "cout", 0 0, L_0x557cdde45520;  alias, 1 drivers
S_0x557cddacec30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddacd2f0;
 .timescale 0 0;
P_0x557cddacee20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddaceee0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddacec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde43fb0 .functor OR 1, L_0x557cdde43ce0, L_0x557cdde43ef0, C4<0>, C4<0>;
v0x557cddacfdb0_0 .net "S", 0 0, L_0x557cdde43da0;  1 drivers
v0x557cddacfe70_0 .net "a", 0 0, L_0x557cdde44020;  1 drivers
v0x557cddacff40_0 .net "b", 0 0, L_0x557cdde44150;  1 drivers
v0x557cddad0040_0 .net "c_1", 0 0, L_0x557cdde43ce0;  1 drivers
v0x557cddad0110_0 .net "c_2", 0 0, L_0x557cdde43ef0;  1 drivers
v0x557cddad0200_0 .net "cin", 0 0, L_0x557cdde44280;  1 drivers
v0x557cddad02d0_0 .net "cout", 0 0, L_0x557cdde43fb0;  1 drivers
v0x557cddad0370_0 .net "h_1_out", 0 0, L_0x557cdde43bd0;  1 drivers
S_0x557cddacf130 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaceee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde43bd0 .functor XOR 1, L_0x557cdde44020, L_0x557cdde44150, C4<0>, C4<0>;
L_0x557cdde43ce0 .functor AND 1, L_0x557cdde44020, L_0x557cdde44150, C4<1>, C4<1>;
v0x557cddacf3c0_0 .net "S", 0 0, L_0x557cdde43bd0;  alias, 1 drivers
v0x557cddacf4a0_0 .net "a", 0 0, L_0x557cdde44020;  alias, 1 drivers
v0x557cddacf560_0 .net "b", 0 0, L_0x557cdde44150;  alias, 1 drivers
v0x557cddacf630_0 .net "cout", 0 0, L_0x557cdde43ce0;  alias, 1 drivers
S_0x557cddacf7a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaceee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde43da0 .functor XOR 1, L_0x557cdde43bd0, L_0x557cdde44280, C4<0>, C4<0>;
L_0x557cdde43ef0 .functor AND 1, L_0x557cdde43bd0, L_0x557cdde44280, C4<1>, C4<1>;
v0x557cddacfa00_0 .net "S", 0 0, L_0x557cdde43da0;  alias, 1 drivers
v0x557cddacfac0_0 .net "a", 0 0, L_0x557cdde43bd0;  alias, 1 drivers
v0x557cddacfbb0_0 .net "b", 0 0, L_0x557cdde44280;  alias, 1 drivers
v0x557cddacfc80_0 .net "cout", 0 0, L_0x557cdde43ef0;  alias, 1 drivers
S_0x557cddad0460 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddacd2f0;
 .timescale 0 0;
P_0x557cddad0630 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddad06f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddad0460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde446a0 .functor OR 1, L_0x557cdde44420, L_0x557cdde445e0, C4<0>, C4<0>;
v0x557cddad15f0_0 .net "S", 0 0, L_0x557cdde44490;  1 drivers
v0x557cddad16b0_0 .net "a", 0 0, L_0x557cdde44710;  1 drivers
v0x557cddad1780_0 .net "b", 0 0, L_0x557cdde44840;  1 drivers
v0x557cddad1880_0 .net "c_1", 0 0, L_0x557cdde44420;  1 drivers
v0x557cddad1950_0 .net "c_2", 0 0, L_0x557cdde445e0;  1 drivers
v0x557cddad1a40_0 .net "cin", 0 0, L_0x557cdde44a00;  1 drivers
v0x557cddad1b10_0 .net "cout", 0 0, L_0x557cdde446a0;  1 drivers
v0x557cddad1bb0_0 .net "h_1_out", 0 0, L_0x557cdde443b0;  1 drivers
S_0x557cddad0970 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddad06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde443b0 .functor XOR 1, L_0x557cdde44710, L_0x557cdde44840, C4<0>, C4<0>;
L_0x557cdde44420 .functor AND 1, L_0x557cdde44710, L_0x557cdde44840, C4<1>, C4<1>;
v0x557cddad0c00_0 .net "S", 0 0, L_0x557cdde443b0;  alias, 1 drivers
v0x557cddad0ce0_0 .net "a", 0 0, L_0x557cdde44710;  alias, 1 drivers
v0x557cddad0da0_0 .net "b", 0 0, L_0x557cdde44840;  alias, 1 drivers
v0x557cddad0e70_0 .net "cout", 0 0, L_0x557cdde44420;  alias, 1 drivers
S_0x557cddad0fe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddad06f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde44490 .functor XOR 1, L_0x557cdde443b0, L_0x557cdde44a00, C4<0>, C4<0>;
L_0x557cdde445e0 .functor AND 1, L_0x557cdde443b0, L_0x557cdde44a00, C4<1>, C4<1>;
v0x557cddad1240_0 .net "S", 0 0, L_0x557cdde44490;  alias, 1 drivers
v0x557cddad1300_0 .net "a", 0 0, L_0x557cdde443b0;  alias, 1 drivers
v0x557cddad13f0_0 .net "b", 0 0, L_0x557cdde44a00;  alias, 1 drivers
v0x557cddad14c0_0 .net "cout", 0 0, L_0x557cdde445e0;  alias, 1 drivers
S_0x557cddad1ca0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddacd2f0;
 .timescale 0 0;
P_0x557cddad1e70 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddad1f50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddad1ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde44e20 .functor OR 1, L_0x557cdde44ba0, L_0x557cdde44d60, C4<0>, C4<0>;
v0x557cddad2e20_0 .net "S", 0 0, L_0x557cdde44c10;  1 drivers
v0x557cddad2ee0_0 .net "a", 0 0, L_0x557cdde44e90;  1 drivers
v0x557cddad2fb0_0 .net "b", 0 0, L_0x557cdde450d0;  1 drivers
v0x557cddad30b0_0 .net "c_1", 0 0, L_0x557cdde44ba0;  1 drivers
v0x557cddad3180_0 .net "c_2", 0 0, L_0x557cdde44d60;  1 drivers
v0x557cddad3270_0 .net "cin", 0 0, L_0x557cdde451c0;  1 drivers
v0x557cddad3340_0 .net "cout", 0 0, L_0x557cdde44e20;  1 drivers
v0x557cddad33e0_0 .net "h_1_out", 0 0, L_0x557cdde44b30;  1 drivers
S_0x557cddad21a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddad1f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde44b30 .functor XOR 1, L_0x557cdde44e90, L_0x557cdde450d0, C4<0>, C4<0>;
L_0x557cdde44ba0 .functor AND 1, L_0x557cdde44e90, L_0x557cdde450d0, C4<1>, C4<1>;
v0x557cddad2430_0 .net "S", 0 0, L_0x557cdde44b30;  alias, 1 drivers
v0x557cddad2510_0 .net "a", 0 0, L_0x557cdde44e90;  alias, 1 drivers
v0x557cddad25d0_0 .net "b", 0 0, L_0x557cdde450d0;  alias, 1 drivers
v0x557cddad26a0_0 .net "cout", 0 0, L_0x557cdde44ba0;  alias, 1 drivers
S_0x557cddad2810 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddad1f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde44c10 .functor XOR 1, L_0x557cdde44b30, L_0x557cdde451c0, C4<0>, C4<0>;
L_0x557cdde44d60 .functor AND 1, L_0x557cdde44b30, L_0x557cdde451c0, C4<1>, C4<1>;
v0x557cddad2a70_0 .net "S", 0 0, L_0x557cdde44c10;  alias, 1 drivers
v0x557cddad2b30_0 .net "a", 0 0, L_0x557cdde44b30;  alias, 1 drivers
v0x557cddad2c20_0 .net "b", 0 0, L_0x557cdde451c0;  alias, 1 drivers
v0x557cddad2cf0_0 .net "cout", 0 0, L_0x557cdde44d60;  alias, 1 drivers
S_0x557cddad3ad0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddaccf50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddad3cc0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddad9c30_0 .net "S", 3 0, L_0x557cdde47fb0;  alias, 1 drivers
v0x557cddad9d10_0 .net "a", 3 0, L_0x557cdde46040;  alias, 1 drivers
v0x557cddad9df0_0 .net "b", 3 0, L_0x557cdde46190;  alias, 1 drivers
v0x557cddad9eb0_0 .net "carin", 3 0, L_0x557cdde480c0;  1 drivers
v0x557cddad9f90_0 .net "cin", 0 0, L_0x557cdde48360;  1 drivers
v0x557cddada0d0_0 .net "cout", 0 0, L_0x557cdde481f0;  alias, 1 drivers
L_0x557cdde46720 .part L_0x557cdde46040, 1, 1;
L_0x557cdde46850 .part L_0x557cdde46190, 1, 1;
L_0x557cdde46980 .part L_0x557cdde480c0, 0, 1;
L_0x557cdde46e10 .part L_0x557cdde46040, 2, 1;
L_0x557cdde46fd0 .part L_0x557cdde46190, 2, 1;
L_0x557cdde47190 .part L_0x557cdde480c0, 1, 1;
L_0x557cdde475d0 .part L_0x557cdde46040, 3, 1;
L_0x557cdde47700 .part L_0x557cdde46190, 3, 1;
L_0x557cdde47880 .part L_0x557cdde480c0, 2, 1;
L_0x557cdde47d50 .part L_0x557cdde46040, 0, 1;
L_0x557cdde47e80 .part L_0x557cdde46190, 0, 1;
L_0x557cdde47fb0 .concat8 [ 1 1 1 1], L_0x557cdde47a90, L_0x557cdde464a0, L_0x557cdde46b90, L_0x557cdde473a0;
L_0x557cdde480c0 .concat8 [ 1 1 1 1], L_0x557cdde47ce0, L_0x557cdde466b0, L_0x557cdde46da0, L_0x557cdde47560;
L_0x557cdde481f0 .part L_0x557cdde480c0, 3, 1;
S_0x557cddad3de0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddad3ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde47ce0 .functor OR 1, L_0x557cdde47a20, L_0x557cdde47be0, C4<0>, C4<0>;
v0x557cddad4ce0_0 .net "S", 0 0, L_0x557cdde47a90;  1 drivers
v0x557cddad4da0_0 .net "a", 0 0, L_0x557cdde47d50;  1 drivers
v0x557cddad4e70_0 .net "b", 0 0, L_0x557cdde47e80;  1 drivers
v0x557cddad4f70_0 .net "c_1", 0 0, L_0x557cdde47a20;  1 drivers
v0x557cddad5040_0 .net "c_2", 0 0, L_0x557cdde47be0;  1 drivers
v0x557cddad5130_0 .net "cin", 0 0, L_0x557cdde48360;  alias, 1 drivers
v0x557cddad5200_0 .net "cout", 0 0, L_0x557cdde47ce0;  1 drivers
v0x557cddad52a0_0 .net "h_1_out", 0 0, L_0x557cdde479b0;  1 drivers
S_0x557cddad4060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddad3de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde479b0 .functor XOR 1, L_0x557cdde47d50, L_0x557cdde47e80, C4<0>, C4<0>;
L_0x557cdde47a20 .functor AND 1, L_0x557cdde47d50, L_0x557cdde47e80, C4<1>, C4<1>;
v0x557cddad42f0_0 .net "S", 0 0, L_0x557cdde479b0;  alias, 1 drivers
v0x557cddad43d0_0 .net "a", 0 0, L_0x557cdde47d50;  alias, 1 drivers
v0x557cddad4490_0 .net "b", 0 0, L_0x557cdde47e80;  alias, 1 drivers
v0x557cddad4560_0 .net "cout", 0 0, L_0x557cdde47a20;  alias, 1 drivers
S_0x557cddad46d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddad3de0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde47a90 .functor XOR 1, L_0x557cdde479b0, L_0x557cdde48360, C4<0>, C4<0>;
L_0x557cdde47be0 .functor AND 1, L_0x557cdde479b0, L_0x557cdde48360, C4<1>, C4<1>;
v0x557cddad4930_0 .net "S", 0 0, L_0x557cdde47a90;  alias, 1 drivers
v0x557cddad49f0_0 .net "a", 0 0, L_0x557cdde479b0;  alias, 1 drivers
v0x557cddad4ae0_0 .net "b", 0 0, L_0x557cdde48360;  alias, 1 drivers
v0x557cddad4bb0_0 .net "cout", 0 0, L_0x557cdde47be0;  alias, 1 drivers
S_0x557cddad5390 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddad3ad0;
 .timescale 0 0;
P_0x557cddad5580 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddad5640 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddad5390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde466b0 .functor OR 1, L_0x557cdde463e0, L_0x557cdde465f0, C4<0>, C4<0>;
v0x557cddad6510_0 .net "S", 0 0, L_0x557cdde464a0;  1 drivers
v0x557cddad65d0_0 .net "a", 0 0, L_0x557cdde46720;  1 drivers
v0x557cddad66a0_0 .net "b", 0 0, L_0x557cdde46850;  1 drivers
v0x557cddad67a0_0 .net "c_1", 0 0, L_0x557cdde463e0;  1 drivers
v0x557cddad6870_0 .net "c_2", 0 0, L_0x557cdde465f0;  1 drivers
v0x557cddad6960_0 .net "cin", 0 0, L_0x557cdde46980;  1 drivers
v0x557cddad6a30_0 .net "cout", 0 0, L_0x557cdde466b0;  1 drivers
v0x557cddad6ad0_0 .net "h_1_out", 0 0, L_0x557cdde462d0;  1 drivers
S_0x557cddad5890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddad5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde462d0 .functor XOR 1, L_0x557cdde46720, L_0x557cdde46850, C4<0>, C4<0>;
L_0x557cdde463e0 .functor AND 1, L_0x557cdde46720, L_0x557cdde46850, C4<1>, C4<1>;
v0x557cddad5b20_0 .net "S", 0 0, L_0x557cdde462d0;  alias, 1 drivers
v0x557cddad5c00_0 .net "a", 0 0, L_0x557cdde46720;  alias, 1 drivers
v0x557cddad5cc0_0 .net "b", 0 0, L_0x557cdde46850;  alias, 1 drivers
v0x557cddad5d90_0 .net "cout", 0 0, L_0x557cdde463e0;  alias, 1 drivers
S_0x557cddad5f00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddad5640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde464a0 .functor XOR 1, L_0x557cdde462d0, L_0x557cdde46980, C4<0>, C4<0>;
L_0x557cdde465f0 .functor AND 1, L_0x557cdde462d0, L_0x557cdde46980, C4<1>, C4<1>;
v0x557cddad6160_0 .net "S", 0 0, L_0x557cdde464a0;  alias, 1 drivers
v0x557cddad6220_0 .net "a", 0 0, L_0x557cdde462d0;  alias, 1 drivers
v0x557cddad6310_0 .net "b", 0 0, L_0x557cdde46980;  alias, 1 drivers
v0x557cddad63e0_0 .net "cout", 0 0, L_0x557cdde465f0;  alias, 1 drivers
S_0x557cddad6bc0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddad3ad0;
 .timescale 0 0;
P_0x557cddad6d90 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddad6e50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddad6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde46da0 .functor OR 1, L_0x557cdde46b20, L_0x557cdde46ce0, C4<0>, C4<0>;
v0x557cddad7d50_0 .net "S", 0 0, L_0x557cdde46b90;  1 drivers
v0x557cddad7e10_0 .net "a", 0 0, L_0x557cdde46e10;  1 drivers
v0x557cddad7ee0_0 .net "b", 0 0, L_0x557cdde46fd0;  1 drivers
v0x557cddad7fe0_0 .net "c_1", 0 0, L_0x557cdde46b20;  1 drivers
v0x557cddad80b0_0 .net "c_2", 0 0, L_0x557cdde46ce0;  1 drivers
v0x557cddad81a0_0 .net "cin", 0 0, L_0x557cdde47190;  1 drivers
v0x557cddad8270_0 .net "cout", 0 0, L_0x557cdde46da0;  1 drivers
v0x557cddad8310_0 .net "h_1_out", 0 0, L_0x557cdde46ab0;  1 drivers
S_0x557cddad70d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddad6e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde46ab0 .functor XOR 1, L_0x557cdde46e10, L_0x557cdde46fd0, C4<0>, C4<0>;
L_0x557cdde46b20 .functor AND 1, L_0x557cdde46e10, L_0x557cdde46fd0, C4<1>, C4<1>;
v0x557cddad7360_0 .net "S", 0 0, L_0x557cdde46ab0;  alias, 1 drivers
v0x557cddad7440_0 .net "a", 0 0, L_0x557cdde46e10;  alias, 1 drivers
v0x557cddad7500_0 .net "b", 0 0, L_0x557cdde46fd0;  alias, 1 drivers
v0x557cddad75d0_0 .net "cout", 0 0, L_0x557cdde46b20;  alias, 1 drivers
S_0x557cddad7740 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddad6e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde46b90 .functor XOR 1, L_0x557cdde46ab0, L_0x557cdde47190, C4<0>, C4<0>;
L_0x557cdde46ce0 .functor AND 1, L_0x557cdde46ab0, L_0x557cdde47190, C4<1>, C4<1>;
v0x557cddad79a0_0 .net "S", 0 0, L_0x557cdde46b90;  alias, 1 drivers
v0x557cddad7a60_0 .net "a", 0 0, L_0x557cdde46ab0;  alias, 1 drivers
v0x557cddad7b50_0 .net "b", 0 0, L_0x557cdde47190;  alias, 1 drivers
v0x557cddad7c20_0 .net "cout", 0 0, L_0x557cdde46ce0;  alias, 1 drivers
S_0x557cddad8400 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddad3ad0;
 .timescale 0 0;
P_0x557cddad85d0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddad86b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddad8400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde47560 .functor OR 1, L_0x557cdde47330, L_0x557cdde474a0, C4<0>, C4<0>;
v0x557cddad9580_0 .net "S", 0 0, L_0x557cdde473a0;  1 drivers
v0x557cddad9640_0 .net "a", 0 0, L_0x557cdde475d0;  1 drivers
v0x557cddad9710_0 .net "b", 0 0, L_0x557cdde47700;  1 drivers
v0x557cddad9810_0 .net "c_1", 0 0, L_0x557cdde47330;  1 drivers
v0x557cddad98e0_0 .net "c_2", 0 0, L_0x557cdde474a0;  1 drivers
v0x557cddad99d0_0 .net "cin", 0 0, L_0x557cdde47880;  1 drivers
v0x557cddad9aa0_0 .net "cout", 0 0, L_0x557cdde47560;  1 drivers
v0x557cddad9b40_0 .net "h_1_out", 0 0, L_0x557cdde472c0;  1 drivers
S_0x557cddad8900 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddad86b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde472c0 .functor XOR 1, L_0x557cdde475d0, L_0x557cdde47700, C4<0>, C4<0>;
L_0x557cdde47330 .functor AND 1, L_0x557cdde475d0, L_0x557cdde47700, C4<1>, C4<1>;
v0x557cddad8b90_0 .net "S", 0 0, L_0x557cdde472c0;  alias, 1 drivers
v0x557cddad8c70_0 .net "a", 0 0, L_0x557cdde475d0;  alias, 1 drivers
v0x557cddad8d30_0 .net "b", 0 0, L_0x557cdde47700;  alias, 1 drivers
v0x557cddad8e00_0 .net "cout", 0 0, L_0x557cdde47330;  alias, 1 drivers
S_0x557cddad8f70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddad86b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde473a0 .functor XOR 1, L_0x557cdde472c0, L_0x557cdde47880, C4<0>, C4<0>;
L_0x557cdde474a0 .functor AND 1, L_0x557cdde472c0, L_0x557cdde47880, C4<1>, C4<1>;
v0x557cddad91d0_0 .net "S", 0 0, L_0x557cdde473a0;  alias, 1 drivers
v0x557cddad9290_0 .net "a", 0 0, L_0x557cdde472c0;  alias, 1 drivers
v0x557cddad9380_0 .net "b", 0 0, L_0x557cdde47880;  alias, 1 drivers
v0x557cddad9450_0 .net "cout", 0 0, L_0x557cdde474a0;  alias, 1 drivers
S_0x557cddadb540 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddadb6e0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cdde48ab0 .functor XOR 4, L_0x557cdde48900, L_0x557cdde43860, C4<0000>, C4<0000>;
L_0x557cdde4a860 .functor NOT 1, L_0x557cdde4aa50, C4<0>, C4<0>, C4<0>;
L_0x557cdde4ac00 .functor AND 1, L_0x557cdde487f0, L_0x557cdde4a860, C4<1>, C4<1>;
L_0x557cdde4adf0 .functor NOT 4, L_0x557cdde4ac70, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde4ae60 .functor AND 4, L_0x557cdde4a7c0, L_0x557cdde4adf0, C4<1111>, C4<1111>;
L_0x557cdde4af20 .functor NOT 4, L_0x557cdde4a7c0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde4cf30 .functor AND 4, L_0x557cdde4ce90, L_0x557cdde4d2e0, C4<1111>, C4<1111>;
L_0x557cdde4d4e0 .functor OR 4, L_0x557cdde4ae60, L_0x557cdde4cf30, C4<0000>, C4<0000>;
v0x557cddae8740_0 .net *"_s0", 3 0, L_0x557cdde48900;  1 drivers
v0x557cddae8840_0 .net *"_s10", 3 0, L_0x557cdde4adf0;  1 drivers
L_0x7f5061446828 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddae8920_0 .net/2s *"_s18", 2 0, L_0x7f5061446828;  1 drivers
L_0x7f5061446870 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddae89e0_0 .net/2s *"_s23", 0 0, L_0x7f5061446870;  1 drivers
v0x557cddae8ac0_0 .net *"_s27", 3 0, L_0x557cdde4d2e0;  1 drivers
v0x557cddae8bf0_0 .net *"_s4", 0 0, L_0x557cdde4a860;  1 drivers
v0x557cddae8cd0_0 .net *"_s8", 3 0, L_0x557cdde4ac70;  1 drivers
v0x557cddae8db0_0 .net "a", 3 0, L_0x557cdde48600;  alias, 1 drivers
v0x557cddae8ec0_0 .net "a_or_s", 0 0, L_0x557cdde487f0;  alias, 1 drivers
v0x557cddae8f60_0 .net "add_1", 3 0, L_0x557cdde4b070;  1 drivers
v0x557cddae9020_0 .net "b", 3 0, L_0x557cdde43860;  alias, 1 drivers
v0x557cddae90e0_0 .net "cout", 0 0, L_0x557cdde4aa50;  alias, 1 drivers
v0x557cddae9180_0 .net "diff_is_negative", 0 0, L_0x557cdde4ac00;  1 drivers
v0x557cddae9220_0 .net "dummy_cout", 0 0, L_0x557cdde4d0d0;  1 drivers
v0x557cddae92c0_0 .net "input_b", 3 0, L_0x557cdde48ab0;  1 drivers
v0x557cddae9390_0 .net "inverted_out", 3 0, L_0x557cdde4af20;  1 drivers
v0x557cddae9460_0 .net "n_out", 3 0, L_0x557cdde4cf30;  1 drivers
v0x557cddae9630_0 .net "negated_out", 3 0, L_0x557cdde4ce90;  1 drivers
v0x557cddae9720_0 .net "out", 3 0, L_0x557cdde4d4e0;  alias, 1 drivers
v0x557cddae97e0_0 .net "p_out", 3 0, L_0x557cdde4ae60;  1 drivers
v0x557cddae98c0_0 .net "t_out", 3 0, L_0x557cdde4a7c0;  1 drivers
L_0x557cdde48900 .concat [ 1 1 1 1], L_0x557cdde487f0, L_0x557cdde487f0, L_0x557cdde487f0, L_0x557cdde487f0;
L_0x557cdde4ac70 .concat [ 1 1 1 1], L_0x557cdde4ac00, L_0x557cdde4ac00, L_0x557cdde4ac00, L_0x557cdde4ac00;
L_0x557cdde4b070 .concat8 [ 1 3 0 0], L_0x7f5061446870, L_0x7f5061446828;
L_0x557cdde4d240 .part L_0x557cdde4b070, 3, 1;
L_0x557cdde4d2e0 .concat [ 1 1 1 1], L_0x557cdde4ac00, L_0x557cdde4ac00, L_0x557cdde4ac00, L_0x557cdde4ac00;
S_0x557cddadb830 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddadb540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddadba00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddae19f0_0 .net "S", 3 0, L_0x557cdde4a7c0;  alias, 1 drivers
v0x557cddae1ad0_0 .net "a", 3 0, L_0x557cdde48600;  alias, 1 drivers
v0x557cddae1b90_0 .net "b", 3 0, L_0x557cdde48ab0;  alias, 1 drivers
v0x557cddae1c60_0 .net "carin", 3 0, L_0x557cdde4a8d0;  1 drivers
v0x557cddae1d40_0 .net "cin", 0 0, L_0x557cdde487f0;  alias, 1 drivers
v0x557cddae1e80_0 .net "cout", 0 0, L_0x557cdde4aa50;  alias, 1 drivers
L_0x557cdde48f80 .part L_0x557cdde48600, 1, 1;
L_0x557cdde490b0 .part L_0x557cdde48ab0, 1, 1;
L_0x557cdde491e0 .part L_0x557cdde4a8d0, 0, 1;
L_0x557cdde49670 .part L_0x557cdde48600, 2, 1;
L_0x557cdde497a0 .part L_0x557cdde48ab0, 2, 1;
L_0x557cdde49960 .part L_0x557cdde4a8d0, 1, 1;
L_0x557cdde49df0 .part L_0x557cdde48600, 3, 1;
L_0x557cdde49f20 .part L_0x557cdde48ab0, 3, 1;
L_0x557cdde4a0a0 .part L_0x557cdde4a8d0, 2, 1;
L_0x557cdde4a4e0 .part L_0x557cdde48600, 0, 1;
L_0x557cdde4a720 .part L_0x557cdde48ab0, 0, 1;
L_0x557cdde4a7c0 .concat8 [ 1 1 1 1], L_0x557cdde4a2b0, L_0x557cdde48d90, L_0x557cdde493f0, L_0x557cdde49b70;
L_0x557cdde4a8d0 .concat8 [ 1 1 1 1], L_0x557cdde4a470, L_0x557cdde48f10, L_0x557cdde49600, L_0x557cdde49d80;
L_0x557cdde4aa50 .part L_0x557cdde4a8d0, 3, 1;
S_0x557cddadbb80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddadb830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4a470 .functor OR 1, L_0x557cdde4a240, L_0x557cdde4a400, C4<0>, C4<0>;
v0x557cddadcaa0_0 .net "S", 0 0, L_0x557cdde4a2b0;  1 drivers
v0x557cddadcb60_0 .net "a", 0 0, L_0x557cdde4a4e0;  1 drivers
v0x557cddadcc30_0 .net "b", 0 0, L_0x557cdde4a720;  1 drivers
v0x557cddadcd30_0 .net "c_1", 0 0, L_0x557cdde4a240;  1 drivers
v0x557cddadce00_0 .net "c_2", 0 0, L_0x557cdde4a400;  1 drivers
v0x557cddadcef0_0 .net "cin", 0 0, L_0x557cdde487f0;  alias, 1 drivers
v0x557cddadcfc0_0 .net "cout", 0 0, L_0x557cdde4a470;  1 drivers
v0x557cddadd060_0 .net "h_1_out", 0 0, L_0x557cdde4a1d0;  1 drivers
S_0x557cddadbe20 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddadbb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4a1d0 .functor XOR 1, L_0x557cdde4a4e0, L_0x557cdde4a720, C4<0>, C4<0>;
L_0x557cdde4a240 .functor AND 1, L_0x557cdde4a4e0, L_0x557cdde4a720, C4<1>, C4<1>;
v0x557cddadc0b0_0 .net "S", 0 0, L_0x557cdde4a1d0;  alias, 1 drivers
v0x557cddadc190_0 .net "a", 0 0, L_0x557cdde4a4e0;  alias, 1 drivers
v0x557cddadc250_0 .net "b", 0 0, L_0x557cdde4a720;  alias, 1 drivers
v0x557cddadc320_0 .net "cout", 0 0, L_0x557cdde4a240;  alias, 1 drivers
S_0x557cddadc490 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddadbb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4a2b0 .functor XOR 1, L_0x557cdde4a1d0, L_0x557cdde487f0, C4<0>, C4<0>;
L_0x557cdde4a400 .functor AND 1, L_0x557cdde4a1d0, L_0x557cdde487f0, C4<1>, C4<1>;
v0x557cddadc6f0_0 .net "S", 0 0, L_0x557cdde4a2b0;  alias, 1 drivers
v0x557cddadc7b0_0 .net "a", 0 0, L_0x557cdde4a1d0;  alias, 1 drivers
v0x557cddadc8a0_0 .net "b", 0 0, L_0x557cdde487f0;  alias, 1 drivers
v0x557cddadc970_0 .net "cout", 0 0, L_0x557cdde4a400;  alias, 1 drivers
S_0x557cddadd150 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddadb830;
 .timescale 0 0;
P_0x557cddadd340 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddadd400 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddadd150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde48f10 .functor OR 1, L_0x557cdde48cd0, L_0x557cdde48e50, C4<0>, C4<0>;
v0x557cddade2d0_0 .net "S", 0 0, L_0x557cdde48d90;  1 drivers
v0x557cddade390_0 .net "a", 0 0, L_0x557cdde48f80;  1 drivers
v0x557cddade460_0 .net "b", 0 0, L_0x557cdde490b0;  1 drivers
v0x557cddade560_0 .net "c_1", 0 0, L_0x557cdde48cd0;  1 drivers
v0x557cddade630_0 .net "c_2", 0 0, L_0x557cdde48e50;  1 drivers
v0x557cddade720_0 .net "cin", 0 0, L_0x557cdde491e0;  1 drivers
v0x557cddade7f0_0 .net "cout", 0 0, L_0x557cdde48f10;  1 drivers
v0x557cddade890_0 .net "h_1_out", 0 0, L_0x557cdde48bc0;  1 drivers
S_0x557cddadd650 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddadd400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde48bc0 .functor XOR 1, L_0x557cdde48f80, L_0x557cdde490b0, C4<0>, C4<0>;
L_0x557cdde48cd0 .functor AND 1, L_0x557cdde48f80, L_0x557cdde490b0, C4<1>, C4<1>;
v0x557cddadd8e0_0 .net "S", 0 0, L_0x557cdde48bc0;  alias, 1 drivers
v0x557cddadd9c0_0 .net "a", 0 0, L_0x557cdde48f80;  alias, 1 drivers
v0x557cddadda80_0 .net "b", 0 0, L_0x557cdde490b0;  alias, 1 drivers
v0x557cddaddb50_0 .net "cout", 0 0, L_0x557cdde48cd0;  alias, 1 drivers
S_0x557cddaddcc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddadd400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde48d90 .functor XOR 1, L_0x557cdde48bc0, L_0x557cdde491e0, C4<0>, C4<0>;
L_0x557cdde48e50 .functor AND 1, L_0x557cdde48bc0, L_0x557cdde491e0, C4<1>, C4<1>;
v0x557cddaddf20_0 .net "S", 0 0, L_0x557cdde48d90;  alias, 1 drivers
v0x557cddaddfe0_0 .net "a", 0 0, L_0x557cdde48bc0;  alias, 1 drivers
v0x557cddade0d0_0 .net "b", 0 0, L_0x557cdde491e0;  alias, 1 drivers
v0x557cddade1a0_0 .net "cout", 0 0, L_0x557cdde48e50;  alias, 1 drivers
S_0x557cddade980 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddadb830;
 .timescale 0 0;
P_0x557cddadeb50 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddadec10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddade980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde49600 .functor OR 1, L_0x557cdde49380, L_0x557cdde49540, C4<0>, C4<0>;
v0x557cddadfb10_0 .net "S", 0 0, L_0x557cdde493f0;  1 drivers
v0x557cddadfbd0_0 .net "a", 0 0, L_0x557cdde49670;  1 drivers
v0x557cddadfca0_0 .net "b", 0 0, L_0x557cdde497a0;  1 drivers
v0x557cddadfda0_0 .net "c_1", 0 0, L_0x557cdde49380;  1 drivers
v0x557cddadfe70_0 .net "c_2", 0 0, L_0x557cdde49540;  1 drivers
v0x557cddadff60_0 .net "cin", 0 0, L_0x557cdde49960;  1 drivers
v0x557cddae0030_0 .net "cout", 0 0, L_0x557cdde49600;  1 drivers
v0x557cddae00d0_0 .net "h_1_out", 0 0, L_0x557cdde49310;  1 drivers
S_0x557cddadee90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddadec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde49310 .functor XOR 1, L_0x557cdde49670, L_0x557cdde497a0, C4<0>, C4<0>;
L_0x557cdde49380 .functor AND 1, L_0x557cdde49670, L_0x557cdde497a0, C4<1>, C4<1>;
v0x557cddadf120_0 .net "S", 0 0, L_0x557cdde49310;  alias, 1 drivers
v0x557cddadf200_0 .net "a", 0 0, L_0x557cdde49670;  alias, 1 drivers
v0x557cddadf2c0_0 .net "b", 0 0, L_0x557cdde497a0;  alias, 1 drivers
v0x557cddadf390_0 .net "cout", 0 0, L_0x557cdde49380;  alias, 1 drivers
S_0x557cddadf500 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddadec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde493f0 .functor XOR 1, L_0x557cdde49310, L_0x557cdde49960, C4<0>, C4<0>;
L_0x557cdde49540 .functor AND 1, L_0x557cdde49310, L_0x557cdde49960, C4<1>, C4<1>;
v0x557cddadf760_0 .net "S", 0 0, L_0x557cdde493f0;  alias, 1 drivers
v0x557cddadf820_0 .net "a", 0 0, L_0x557cdde49310;  alias, 1 drivers
v0x557cddadf910_0 .net "b", 0 0, L_0x557cdde49960;  alias, 1 drivers
v0x557cddadf9e0_0 .net "cout", 0 0, L_0x557cdde49540;  alias, 1 drivers
S_0x557cddae01c0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddadb830;
 .timescale 0 0;
P_0x557cddae0390 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddae0470 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddae01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde49d80 .functor OR 1, L_0x557cdde49b00, L_0x557cdde49cc0, C4<0>, C4<0>;
v0x557cddae1340_0 .net "S", 0 0, L_0x557cdde49b70;  1 drivers
v0x557cddae1400_0 .net "a", 0 0, L_0x557cdde49df0;  1 drivers
v0x557cddae14d0_0 .net "b", 0 0, L_0x557cdde49f20;  1 drivers
v0x557cddae15d0_0 .net "c_1", 0 0, L_0x557cdde49b00;  1 drivers
v0x557cddae16a0_0 .net "c_2", 0 0, L_0x557cdde49cc0;  1 drivers
v0x557cddae1790_0 .net "cin", 0 0, L_0x557cdde4a0a0;  1 drivers
v0x557cddae1860_0 .net "cout", 0 0, L_0x557cdde49d80;  1 drivers
v0x557cddae1900_0 .net "h_1_out", 0 0, L_0x557cdde49a90;  1 drivers
S_0x557cddae06c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddae0470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde49a90 .functor XOR 1, L_0x557cdde49df0, L_0x557cdde49f20, C4<0>, C4<0>;
L_0x557cdde49b00 .functor AND 1, L_0x557cdde49df0, L_0x557cdde49f20, C4<1>, C4<1>;
v0x557cddae0950_0 .net "S", 0 0, L_0x557cdde49a90;  alias, 1 drivers
v0x557cddae0a30_0 .net "a", 0 0, L_0x557cdde49df0;  alias, 1 drivers
v0x557cddae0af0_0 .net "b", 0 0, L_0x557cdde49f20;  alias, 1 drivers
v0x557cddae0bc0_0 .net "cout", 0 0, L_0x557cdde49b00;  alias, 1 drivers
S_0x557cddae0d30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddae0470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde49b70 .functor XOR 1, L_0x557cdde49a90, L_0x557cdde4a0a0, C4<0>, C4<0>;
L_0x557cdde49cc0 .functor AND 1, L_0x557cdde49a90, L_0x557cdde4a0a0, C4<1>, C4<1>;
v0x557cddae0f90_0 .net "S", 0 0, L_0x557cdde49b70;  alias, 1 drivers
v0x557cddae1050_0 .net "a", 0 0, L_0x557cdde49a90;  alias, 1 drivers
v0x557cddae1140_0 .net "b", 0 0, L_0x557cdde4a0a0;  alias, 1 drivers
v0x557cddae1210_0 .net "cout", 0 0, L_0x557cdde49cc0;  alias, 1 drivers
S_0x557cddae1fe0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddadb540;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddae21d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddae8140_0 .net "S", 3 0, L_0x557cdde4ce90;  alias, 1 drivers
v0x557cddae8220_0 .net "a", 3 0, L_0x557cdde4af20;  alias, 1 drivers
v0x557cddae8300_0 .net "b", 3 0, L_0x557cdde4b070;  alias, 1 drivers
v0x557cddae83c0_0 .net "carin", 3 0, L_0x557cdde4cfa0;  1 drivers
v0x557cddae84a0_0 .net "cin", 0 0, L_0x557cdde4d240;  1 drivers
v0x557cddae85e0_0 .net "cout", 0 0, L_0x557cdde4d0d0;  alias, 1 drivers
L_0x557cdde4b600 .part L_0x557cdde4af20, 1, 1;
L_0x557cdde4b730 .part L_0x557cdde4b070, 1, 1;
L_0x557cdde4b860 .part L_0x557cdde4cfa0, 0, 1;
L_0x557cdde4bcf0 .part L_0x557cdde4af20, 2, 1;
L_0x557cdde4beb0 .part L_0x557cdde4b070, 2, 1;
L_0x557cdde4c070 .part L_0x557cdde4cfa0, 1, 1;
L_0x557cdde4c4b0 .part L_0x557cdde4af20, 3, 1;
L_0x557cdde4c5e0 .part L_0x557cdde4b070, 3, 1;
L_0x557cdde4c760 .part L_0x557cdde4cfa0, 2, 1;
L_0x557cdde4cc30 .part L_0x557cdde4af20, 0, 1;
L_0x557cdde4cd60 .part L_0x557cdde4b070, 0, 1;
L_0x557cdde4ce90 .concat8 [ 1 1 1 1], L_0x557cdde4c970, L_0x557cdde4b380, L_0x557cdde4ba70, L_0x557cdde4c280;
L_0x557cdde4cfa0 .concat8 [ 1 1 1 1], L_0x557cdde4cbc0, L_0x557cdde4b590, L_0x557cdde4bc80, L_0x557cdde4c440;
L_0x557cdde4d0d0 .part L_0x557cdde4cfa0, 3, 1;
S_0x557cddae22f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddae1fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4cbc0 .functor OR 1, L_0x557cdde4c900, L_0x557cdde4cac0, C4<0>, C4<0>;
v0x557cddae31f0_0 .net "S", 0 0, L_0x557cdde4c970;  1 drivers
v0x557cddae32b0_0 .net "a", 0 0, L_0x557cdde4cc30;  1 drivers
v0x557cddae3380_0 .net "b", 0 0, L_0x557cdde4cd60;  1 drivers
v0x557cddae3480_0 .net "c_1", 0 0, L_0x557cdde4c900;  1 drivers
v0x557cddae3550_0 .net "c_2", 0 0, L_0x557cdde4cac0;  1 drivers
v0x557cddae3640_0 .net "cin", 0 0, L_0x557cdde4d240;  alias, 1 drivers
v0x557cddae3710_0 .net "cout", 0 0, L_0x557cdde4cbc0;  1 drivers
v0x557cddae37b0_0 .net "h_1_out", 0 0, L_0x557cdde4c890;  1 drivers
S_0x557cddae2570 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddae22f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4c890 .functor XOR 1, L_0x557cdde4cc30, L_0x557cdde4cd60, C4<0>, C4<0>;
L_0x557cdde4c900 .functor AND 1, L_0x557cdde4cc30, L_0x557cdde4cd60, C4<1>, C4<1>;
v0x557cddae2800_0 .net "S", 0 0, L_0x557cdde4c890;  alias, 1 drivers
v0x557cddae28e0_0 .net "a", 0 0, L_0x557cdde4cc30;  alias, 1 drivers
v0x557cddae29a0_0 .net "b", 0 0, L_0x557cdde4cd60;  alias, 1 drivers
v0x557cddae2a70_0 .net "cout", 0 0, L_0x557cdde4c900;  alias, 1 drivers
S_0x557cddae2be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddae22f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4c970 .functor XOR 1, L_0x557cdde4c890, L_0x557cdde4d240, C4<0>, C4<0>;
L_0x557cdde4cac0 .functor AND 1, L_0x557cdde4c890, L_0x557cdde4d240, C4<1>, C4<1>;
v0x557cddae2e40_0 .net "S", 0 0, L_0x557cdde4c970;  alias, 1 drivers
v0x557cddae2f00_0 .net "a", 0 0, L_0x557cdde4c890;  alias, 1 drivers
v0x557cddae2ff0_0 .net "b", 0 0, L_0x557cdde4d240;  alias, 1 drivers
v0x557cddae30c0_0 .net "cout", 0 0, L_0x557cdde4cac0;  alias, 1 drivers
S_0x557cddae38a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddae1fe0;
 .timescale 0 0;
P_0x557cddae3a90 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddae3b50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddae38a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4b590 .functor OR 1, L_0x557cdde4b2c0, L_0x557cdde4b4d0, C4<0>, C4<0>;
v0x557cddae4a20_0 .net "S", 0 0, L_0x557cdde4b380;  1 drivers
v0x557cddae4ae0_0 .net "a", 0 0, L_0x557cdde4b600;  1 drivers
v0x557cddae4bb0_0 .net "b", 0 0, L_0x557cdde4b730;  1 drivers
v0x557cddae4cb0_0 .net "c_1", 0 0, L_0x557cdde4b2c0;  1 drivers
v0x557cddae4d80_0 .net "c_2", 0 0, L_0x557cdde4b4d0;  1 drivers
v0x557cddae4e70_0 .net "cin", 0 0, L_0x557cdde4b860;  1 drivers
v0x557cddae4f40_0 .net "cout", 0 0, L_0x557cdde4b590;  1 drivers
v0x557cddae4fe0_0 .net "h_1_out", 0 0, L_0x557cdde4b1b0;  1 drivers
S_0x557cddae3da0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddae3b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4b1b0 .functor XOR 1, L_0x557cdde4b600, L_0x557cdde4b730, C4<0>, C4<0>;
L_0x557cdde4b2c0 .functor AND 1, L_0x557cdde4b600, L_0x557cdde4b730, C4<1>, C4<1>;
v0x557cddae4030_0 .net "S", 0 0, L_0x557cdde4b1b0;  alias, 1 drivers
v0x557cddae4110_0 .net "a", 0 0, L_0x557cdde4b600;  alias, 1 drivers
v0x557cddae41d0_0 .net "b", 0 0, L_0x557cdde4b730;  alias, 1 drivers
v0x557cddae42a0_0 .net "cout", 0 0, L_0x557cdde4b2c0;  alias, 1 drivers
S_0x557cddae4410 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddae3b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4b380 .functor XOR 1, L_0x557cdde4b1b0, L_0x557cdde4b860, C4<0>, C4<0>;
L_0x557cdde4b4d0 .functor AND 1, L_0x557cdde4b1b0, L_0x557cdde4b860, C4<1>, C4<1>;
v0x557cddae4670_0 .net "S", 0 0, L_0x557cdde4b380;  alias, 1 drivers
v0x557cddae4730_0 .net "a", 0 0, L_0x557cdde4b1b0;  alias, 1 drivers
v0x557cddae4820_0 .net "b", 0 0, L_0x557cdde4b860;  alias, 1 drivers
v0x557cddae48f0_0 .net "cout", 0 0, L_0x557cdde4b4d0;  alias, 1 drivers
S_0x557cddae50d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddae1fe0;
 .timescale 0 0;
P_0x557cddae52a0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddae5360 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddae50d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4bc80 .functor OR 1, L_0x557cdde4ba00, L_0x557cdde4bbc0, C4<0>, C4<0>;
v0x557cddae6260_0 .net "S", 0 0, L_0x557cdde4ba70;  1 drivers
v0x557cddae6320_0 .net "a", 0 0, L_0x557cdde4bcf0;  1 drivers
v0x557cddae63f0_0 .net "b", 0 0, L_0x557cdde4beb0;  1 drivers
v0x557cddae64f0_0 .net "c_1", 0 0, L_0x557cdde4ba00;  1 drivers
v0x557cddae65c0_0 .net "c_2", 0 0, L_0x557cdde4bbc0;  1 drivers
v0x557cddae66b0_0 .net "cin", 0 0, L_0x557cdde4c070;  1 drivers
v0x557cddae6780_0 .net "cout", 0 0, L_0x557cdde4bc80;  1 drivers
v0x557cddae6820_0 .net "h_1_out", 0 0, L_0x557cdde4b990;  1 drivers
S_0x557cddae55e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddae5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4b990 .functor XOR 1, L_0x557cdde4bcf0, L_0x557cdde4beb0, C4<0>, C4<0>;
L_0x557cdde4ba00 .functor AND 1, L_0x557cdde4bcf0, L_0x557cdde4beb0, C4<1>, C4<1>;
v0x557cddae5870_0 .net "S", 0 0, L_0x557cdde4b990;  alias, 1 drivers
v0x557cddae5950_0 .net "a", 0 0, L_0x557cdde4bcf0;  alias, 1 drivers
v0x557cddae5a10_0 .net "b", 0 0, L_0x557cdde4beb0;  alias, 1 drivers
v0x557cddae5ae0_0 .net "cout", 0 0, L_0x557cdde4ba00;  alias, 1 drivers
S_0x557cddae5c50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddae5360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4ba70 .functor XOR 1, L_0x557cdde4b990, L_0x557cdde4c070, C4<0>, C4<0>;
L_0x557cdde4bbc0 .functor AND 1, L_0x557cdde4b990, L_0x557cdde4c070, C4<1>, C4<1>;
v0x557cddae5eb0_0 .net "S", 0 0, L_0x557cdde4ba70;  alias, 1 drivers
v0x557cddae5f70_0 .net "a", 0 0, L_0x557cdde4b990;  alias, 1 drivers
v0x557cddae6060_0 .net "b", 0 0, L_0x557cdde4c070;  alias, 1 drivers
v0x557cddae6130_0 .net "cout", 0 0, L_0x557cdde4bbc0;  alias, 1 drivers
S_0x557cddae6910 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddae1fe0;
 .timescale 0 0;
P_0x557cddae6ae0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddae6bc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddae6910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4c440 .functor OR 1, L_0x557cdde4c210, L_0x557cdde4c380, C4<0>, C4<0>;
v0x557cddae7a90_0 .net "S", 0 0, L_0x557cdde4c280;  1 drivers
v0x557cddae7b50_0 .net "a", 0 0, L_0x557cdde4c4b0;  1 drivers
v0x557cddae7c20_0 .net "b", 0 0, L_0x557cdde4c5e0;  1 drivers
v0x557cddae7d20_0 .net "c_1", 0 0, L_0x557cdde4c210;  1 drivers
v0x557cddae7df0_0 .net "c_2", 0 0, L_0x557cdde4c380;  1 drivers
v0x557cddae7ee0_0 .net "cin", 0 0, L_0x557cdde4c760;  1 drivers
v0x557cddae7fb0_0 .net "cout", 0 0, L_0x557cdde4c440;  1 drivers
v0x557cddae8050_0 .net "h_1_out", 0 0, L_0x557cdde4c1a0;  1 drivers
S_0x557cddae6e10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddae6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4c1a0 .functor XOR 1, L_0x557cdde4c4b0, L_0x557cdde4c5e0, C4<0>, C4<0>;
L_0x557cdde4c210 .functor AND 1, L_0x557cdde4c4b0, L_0x557cdde4c5e0, C4<1>, C4<1>;
v0x557cddae70a0_0 .net "S", 0 0, L_0x557cdde4c1a0;  alias, 1 drivers
v0x557cddae7180_0 .net "a", 0 0, L_0x557cdde4c4b0;  alias, 1 drivers
v0x557cddae7240_0 .net "b", 0 0, L_0x557cdde4c5e0;  alias, 1 drivers
v0x557cddae7310_0 .net "cout", 0 0, L_0x557cdde4c210;  alias, 1 drivers
S_0x557cddae7480 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddae6bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4c280 .functor XOR 1, L_0x557cdde4c1a0, L_0x557cdde4c760, C4<0>, C4<0>;
L_0x557cdde4c380 .functor AND 1, L_0x557cdde4c1a0, L_0x557cdde4c760, C4<1>, C4<1>;
v0x557cddae76e0_0 .net "S", 0 0, L_0x557cdde4c280;  alias, 1 drivers
v0x557cddae77a0_0 .net "a", 0 0, L_0x557cdde4c1a0;  alias, 1 drivers
v0x557cddae7890_0 .net "b", 0 0, L_0x557cdde4c760;  alias, 1 drivers
v0x557cddae7960_0 .net "cout", 0 0, L_0x557cdde4c380;  alias, 1 drivers
S_0x557cddae9a60 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddae9be0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614497b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cdde35810 .functor XOR 2, L_0x7f50614497b0, L_0x557cdde233d0, C4<00>, C4<00>;
L_0x557cdde36ab0 .functor NOT 1, L_0x557cdde369c0, C4<0>, C4<0>, C4<0>;
L_0x557cdde36bb0 .functor AND 1, L_0x7f5061446288, L_0x557cdde36ab0, C4<1>, C4<1>;
L_0x557cdde36d10 .functor NOT 2, L_0x557cdde36c20, C4<00>, C4<00>, C4<00>;
L_0x557cdde36dd0 .functor AND 2, L_0x557cdde36830, L_0x557cdde36d10, C4<11>, C4<11>;
L_0x557cdde36e90 .functor NOT 2, L_0x557cdde36830, C4<00>, C4<00>, C4<00>;
L_0x557cdde38420 .functor AND 2, L_0x557cdde38020, L_0x557cdde382f0, C4<11>, C4<11>;
L_0x557cdde38490 .functor OR 2, L_0x557cdde36dd0, L_0x557cdde38420, C4<00>, C4<00>;
v0x557cddaf0ba0_0 .net *"_s0", 1 0, L_0x7f50614497b0;  1 drivers
v0x557cddaf0ca0_0 .net *"_s10", 1 0, L_0x557cdde36d10;  1 drivers
L_0x7f50614462d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddaf0d80_0 .net/2s *"_s18", 0 0, L_0x7f50614462d0;  1 drivers
L_0x7f5061446318 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddaf0e40_0 .net/2s *"_s23", 0 0, L_0x7f5061446318;  1 drivers
v0x557cddaf0f20_0 .net *"_s27", 1 0, L_0x557cdde382f0;  1 drivers
v0x557cddaf1050_0 .net *"_s4", 0 0, L_0x557cdde36ab0;  1 drivers
v0x557cddaf1130_0 .net *"_s8", 1 0, L_0x557cdde36c20;  1 drivers
v0x557cddaf1210_0 .net "a", 1 0, L_0x557cdde232a0;  alias, 1 drivers
v0x557cddaf12d0_0 .net "a_or_s", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaf1370_0 .net "add_1", 1 0, L_0x557cdde36fe0;  1 drivers
v0x557cddaf1410_0 .net "b", 1 0, L_0x557cdde233d0;  alias, 1 drivers
v0x557cddaf14d0_0 .net "cout", 0 0, L_0x557cdde369c0;  alias, 1 drivers
v0x557cddaf15a0_0 .net "diff_is_negative", 0 0, L_0x557cdde36bb0;  1 drivers
v0x557cddaf1640_0 .net "dummy_cout", 0 0, L_0x557cdde38160;  1 drivers
v0x557cddaf1710_0 .net "input_b", 1 0, L_0x557cdde35810;  1 drivers
v0x557cddaf17e0_0 .net "inverted_out", 1 0, L_0x557cdde36e90;  1 drivers
v0x557cddaf18b0_0 .net "n_out", 1 0, L_0x557cdde38420;  1 drivers
v0x557cddaf1a80_0 .net "negated_out", 1 0, L_0x557cdde38020;  1 drivers
v0x557cddaf1b70_0 .net "out", 1 0, L_0x557cdde38490;  alias, 1 drivers
v0x557cddaf1c30_0 .net "p_out", 1 0, L_0x557cdde36dd0;  1 drivers
v0x557cddaf1d10_0 .net "t_out", 1 0, L_0x557cdde36830;  1 drivers
L_0x557cdde36c20 .concat [ 1 1 0 0], L_0x557cdde36bb0, L_0x557cdde36bb0;
L_0x557cdde36fe0 .concat8 [ 1 1 0 0], L_0x7f5061446318, L_0x7f50614462d0;
L_0x557cdde38250 .part L_0x557cdde36fe0, 1, 1;
L_0x557cdde382f0 .concat [ 1 1 0 0], L_0x557cdde36bb0, L_0x557cdde36bb0;
S_0x557cddae9d60 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddae9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddae9f30 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddaeceb0_0 .net "S", 1 0, L_0x557cdde36830;  alias, 1 drivers
v0x557cddaecf90_0 .net "a", 1 0, L_0x557cdde232a0;  alias, 1 drivers
v0x557cddaed070_0 .net "b", 1 0, L_0x557cdde35810;  alias, 1 drivers
v0x557cddaed130_0 .net "carin", 1 0, L_0x557cdde368d0;  1 drivers
v0x557cddaed210_0 .net "cin", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaed350_0 .net "cout", 0 0, L_0x557cdde369c0;  alias, 1 drivers
L_0x557cdde35ea0 .part L_0x557cdde232a0, 1, 1;
L_0x557cdde35fd0 .part L_0x557cdde35810, 1, 1;
L_0x557cdde36100 .part L_0x557cdde368d0, 0, 1;
L_0x557cdde36540 .part L_0x557cdde232a0, 0, 1;
L_0x557cdde36670 .part L_0x557cdde35810, 0, 1;
L_0x557cdde36830 .concat8 [ 1 1 0 0], L_0x557cdde36310, L_0x557cdde35c20;
L_0x557cdde368d0 .concat8 [ 1 1 0 0], L_0x557cdde364d0, L_0x557cdde35e30;
L_0x557cdde369c0 .part L_0x557cdde368d0, 1, 1;
S_0x557cddaea0b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddae9d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde364d0 .functor OR 1, L_0x557cdde362a0, L_0x557cdde36460, C4<0>, C4<0>;
v0x557cddaeafd0_0 .net "S", 0 0, L_0x557cdde36310;  1 drivers
v0x557cddaeb090_0 .net "a", 0 0, L_0x557cdde36540;  1 drivers
v0x557cddaeb160_0 .net "b", 0 0, L_0x557cdde36670;  1 drivers
v0x557cddaeb260_0 .net "c_1", 0 0, L_0x557cdde362a0;  1 drivers
v0x557cddaeb330_0 .net "c_2", 0 0, L_0x557cdde36460;  1 drivers
v0x557cddaeb420_0 .net "cin", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaeb4f0_0 .net "cout", 0 0, L_0x557cdde364d0;  1 drivers
v0x557cddaeb590_0 .net "h_1_out", 0 0, L_0x557cdde36230;  1 drivers
S_0x557cddaea350 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaea0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde36230 .functor XOR 1, L_0x557cdde36540, L_0x557cdde36670, C4<0>, C4<0>;
L_0x557cdde362a0 .functor AND 1, L_0x557cdde36540, L_0x557cdde36670, C4<1>, C4<1>;
v0x557cddaea5e0_0 .net "S", 0 0, L_0x557cdde36230;  alias, 1 drivers
v0x557cddaea6c0_0 .net "a", 0 0, L_0x557cdde36540;  alias, 1 drivers
v0x557cddaea780_0 .net "b", 0 0, L_0x557cdde36670;  alias, 1 drivers
v0x557cddaea850_0 .net "cout", 0 0, L_0x557cdde362a0;  alias, 1 drivers
S_0x557cddaea9c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaea0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde36310 .functor XOR 1, L_0x557cdde36230, L_0x7f5061446288, C4<0>, C4<0>;
L_0x557cdde36460 .functor AND 1, L_0x557cdde36230, L_0x7f5061446288, C4<1>, C4<1>;
v0x557cddaeac20_0 .net "S", 0 0, L_0x557cdde36310;  alias, 1 drivers
v0x557cddaeace0_0 .net "a", 0 0, L_0x557cdde36230;  alias, 1 drivers
v0x557cddaeadd0_0 .net "b", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaeaea0_0 .net "cout", 0 0, L_0x557cdde36460;  alias, 1 drivers
S_0x557cddaeb680 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddae9d60;
 .timescale 0 0;
P_0x557cddaeb870 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddaeb930 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaeb680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde35e30 .functor OR 1, L_0x557cdde35b60, L_0x557cdde35d70, C4<0>, C4<0>;
v0x557cddaec800_0 .net "S", 0 0, L_0x557cdde35c20;  1 drivers
v0x557cddaec8c0_0 .net "a", 0 0, L_0x557cdde35ea0;  1 drivers
v0x557cddaec990_0 .net "b", 0 0, L_0x557cdde35fd0;  1 drivers
v0x557cddaeca90_0 .net "c_1", 0 0, L_0x557cdde35b60;  1 drivers
v0x557cddaecb60_0 .net "c_2", 0 0, L_0x557cdde35d70;  1 drivers
v0x557cddaecc50_0 .net "cin", 0 0, L_0x557cdde36100;  1 drivers
v0x557cddaecd20_0 .net "cout", 0 0, L_0x557cdde35e30;  1 drivers
v0x557cddaecdc0_0 .net "h_1_out", 0 0, L_0x557cdde35a50;  1 drivers
S_0x557cddaebb80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaeb930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde35a50 .functor XOR 1, L_0x557cdde35ea0, L_0x557cdde35fd0, C4<0>, C4<0>;
L_0x557cdde35b60 .functor AND 1, L_0x557cdde35ea0, L_0x557cdde35fd0, C4<1>, C4<1>;
v0x557cddaebe10_0 .net "S", 0 0, L_0x557cdde35a50;  alias, 1 drivers
v0x557cddaebef0_0 .net "a", 0 0, L_0x557cdde35ea0;  alias, 1 drivers
v0x557cddaebfb0_0 .net "b", 0 0, L_0x557cdde35fd0;  alias, 1 drivers
v0x557cddaec080_0 .net "cout", 0 0, L_0x557cdde35b60;  alias, 1 drivers
S_0x557cddaec1f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaeb930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde35c20 .functor XOR 1, L_0x557cdde35a50, L_0x557cdde36100, C4<0>, C4<0>;
L_0x557cdde35d70 .functor AND 1, L_0x557cdde35a50, L_0x557cdde36100, C4<1>, C4<1>;
v0x557cddaec450_0 .net "S", 0 0, L_0x557cdde35c20;  alias, 1 drivers
v0x557cddaec510_0 .net "a", 0 0, L_0x557cdde35a50;  alias, 1 drivers
v0x557cddaec600_0 .net "b", 0 0, L_0x557cdde36100;  alias, 1 drivers
v0x557cddaec6d0_0 .net "cout", 0 0, L_0x557cdde35d70;  alias, 1 drivers
S_0x557cddaed4b0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddae9a60;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddaed6a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddaf05a0_0 .net "S", 1 0, L_0x557cdde38020;  alias, 1 drivers
v0x557cddaf0680_0 .net "a", 1 0, L_0x557cdde36e90;  alias, 1 drivers
v0x557cddaf0760_0 .net "b", 1 0, L_0x557cdde36fe0;  alias, 1 drivers
v0x557cddaf0820_0 .net "carin", 1 0, L_0x557cdde380c0;  1 drivers
v0x557cddaf0900_0 .net "cin", 0 0, L_0x557cdde38250;  1 drivers
v0x557cddaf0a40_0 .net "cout", 0 0, L_0x557cdde38160;  alias, 1 drivers
L_0x557cdde37570 .part L_0x557cdde36e90, 1, 1;
L_0x557cdde376a0 .part L_0x557cdde36fe0, 1, 1;
L_0x557cdde377d0 .part L_0x557cdde380c0, 0, 1;
L_0x557cdde37ca0 .part L_0x557cdde36e90, 0, 1;
L_0x557cdde37e60 .part L_0x557cdde36fe0, 0, 1;
L_0x557cdde38020 .concat8 [ 1 1 0 0], L_0x557cdde379e0, L_0x557cdde372f0;
L_0x557cdde380c0 .concat8 [ 1 1 0 0], L_0x557cdde37c30, L_0x557cdde37500;
L_0x557cdde38160 .part L_0x557cdde380c0, 1, 1;
S_0x557cddaed7c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddaed4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde37c30 .functor OR 1, L_0x557cdde37970, L_0x557cdde37b30, C4<0>, C4<0>;
v0x557cddaee6c0_0 .net "S", 0 0, L_0x557cdde379e0;  1 drivers
v0x557cddaee780_0 .net "a", 0 0, L_0x557cdde37ca0;  1 drivers
v0x557cddaee850_0 .net "b", 0 0, L_0x557cdde37e60;  1 drivers
v0x557cddaee950_0 .net "c_1", 0 0, L_0x557cdde37970;  1 drivers
v0x557cddaeea20_0 .net "c_2", 0 0, L_0x557cdde37b30;  1 drivers
v0x557cddaeeb10_0 .net "cin", 0 0, L_0x557cdde38250;  alias, 1 drivers
v0x557cddaeebe0_0 .net "cout", 0 0, L_0x557cdde37c30;  1 drivers
v0x557cddaeec80_0 .net "h_1_out", 0 0, L_0x557cdde37900;  1 drivers
S_0x557cddaeda40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaed7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde37900 .functor XOR 1, L_0x557cdde37ca0, L_0x557cdde37e60, C4<0>, C4<0>;
L_0x557cdde37970 .functor AND 1, L_0x557cdde37ca0, L_0x557cdde37e60, C4<1>, C4<1>;
v0x557cddaedcd0_0 .net "S", 0 0, L_0x557cdde37900;  alias, 1 drivers
v0x557cddaeddb0_0 .net "a", 0 0, L_0x557cdde37ca0;  alias, 1 drivers
v0x557cddaede70_0 .net "b", 0 0, L_0x557cdde37e60;  alias, 1 drivers
v0x557cddaedf40_0 .net "cout", 0 0, L_0x557cdde37970;  alias, 1 drivers
S_0x557cddaee0b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaed7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde379e0 .functor XOR 1, L_0x557cdde37900, L_0x557cdde38250, C4<0>, C4<0>;
L_0x557cdde37b30 .functor AND 1, L_0x557cdde37900, L_0x557cdde38250, C4<1>, C4<1>;
v0x557cddaee310_0 .net "S", 0 0, L_0x557cdde379e0;  alias, 1 drivers
v0x557cddaee3d0_0 .net "a", 0 0, L_0x557cdde37900;  alias, 1 drivers
v0x557cddaee4c0_0 .net "b", 0 0, L_0x557cdde38250;  alias, 1 drivers
v0x557cddaee590_0 .net "cout", 0 0, L_0x557cdde37b30;  alias, 1 drivers
S_0x557cddaeed70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddaed4b0;
 .timescale 0 0;
P_0x557cddaeef60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddaef020 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaeed70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde37500 .functor OR 1, L_0x557cdde37230, L_0x557cdde37440, C4<0>, C4<0>;
v0x557cddaefef0_0 .net "S", 0 0, L_0x557cdde372f0;  1 drivers
v0x557cddaeffb0_0 .net "a", 0 0, L_0x557cdde37570;  1 drivers
v0x557cddaf0080_0 .net "b", 0 0, L_0x557cdde376a0;  1 drivers
v0x557cddaf0180_0 .net "c_1", 0 0, L_0x557cdde37230;  1 drivers
v0x557cddaf0250_0 .net "c_2", 0 0, L_0x557cdde37440;  1 drivers
v0x557cddaf0340_0 .net "cin", 0 0, L_0x557cdde377d0;  1 drivers
v0x557cddaf0410_0 .net "cout", 0 0, L_0x557cdde37500;  1 drivers
v0x557cddaf04b0_0 .net "h_1_out", 0 0, L_0x557cdde37120;  1 drivers
S_0x557cddaef270 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaef020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde37120 .functor XOR 1, L_0x557cdde37570, L_0x557cdde376a0, C4<0>, C4<0>;
L_0x557cdde37230 .functor AND 1, L_0x557cdde37570, L_0x557cdde376a0, C4<1>, C4<1>;
v0x557cddaef500_0 .net "S", 0 0, L_0x557cdde37120;  alias, 1 drivers
v0x557cddaef5e0_0 .net "a", 0 0, L_0x557cdde37570;  alias, 1 drivers
v0x557cddaef6a0_0 .net "b", 0 0, L_0x557cdde376a0;  alias, 1 drivers
v0x557cddaef770_0 .net "cout", 0 0, L_0x557cdde37230;  alias, 1 drivers
S_0x557cddaef8e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaef020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde372f0 .functor XOR 1, L_0x557cdde37120, L_0x557cdde377d0, C4<0>, C4<0>;
L_0x557cdde37440 .functor AND 1, L_0x557cdde37120, L_0x557cdde377d0, C4<1>, C4<1>;
v0x557cddaefb40_0 .net "S", 0 0, L_0x557cdde372f0;  alias, 1 drivers
v0x557cddaefc00_0 .net "a", 0 0, L_0x557cdde37120;  alias, 1 drivers
v0x557cddaefcf0_0 .net "b", 0 0, L_0x557cdde377d0;  alias, 1 drivers
v0x557cddaefdc0_0 .net "cout", 0 0, L_0x557cdde37440;  alias, 1 drivers
S_0x557cddaf1eb0 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddaf2030 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614497f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cdde385f0 .functor XOR 2, L_0x7f50614497f8, L_0x557cdde236a0, C4<00>, C4<00>;
L_0x557cdde39710 .functor NOT 1, L_0x557cdde39620, C4<0>, C4<0>, C4<0>;
L_0x557cdde39810 .functor AND 1, L_0x7f5061446288, L_0x557cdde39710, C4<1>, C4<1>;
L_0x557cdde39970 .functor NOT 2, L_0x557cdde39880, C4<00>, C4<00>, C4<00>;
L_0x557cdde39a30 .functor AND 2, L_0x557cdde39490, L_0x557cdde39970, C4<11>, C4<11>;
L_0x557cdde39af0 .functor NOT 2, L_0x557cdde39490, C4<00>, C4<00>, C4<00>;
L_0x557cdde3af40 .functor AND 2, L_0x557cdde3ab90, L_0x557cdde3ae10, C4<11>, C4<11>;
L_0x557cdde3afb0 .functor OR 2, L_0x557cdde39a30, L_0x557cdde3af40, C4<00>, C4<00>;
v0x557cddaf8fd0_0 .net *"_s0", 1 0, L_0x7f50614497f8;  1 drivers
v0x557cddaf90d0_0 .net *"_s10", 1 0, L_0x557cdde39970;  1 drivers
L_0x7f5061446360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddaf91b0_0 .net/2s *"_s18", 0 0, L_0x7f5061446360;  1 drivers
L_0x7f50614463a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddaf9270_0 .net/2s *"_s23", 0 0, L_0x7f50614463a8;  1 drivers
v0x557cddaf9350_0 .net *"_s27", 1 0, L_0x557cdde3ae10;  1 drivers
v0x557cddaf9480_0 .net *"_s4", 0 0, L_0x557cdde39710;  1 drivers
v0x557cddaf9560_0 .net *"_s8", 1 0, L_0x557cdde39880;  1 drivers
v0x557cddaf9640_0 .net "a", 1 0, L_0x557cdde23570;  alias, 1 drivers
v0x557cddaf9700_0 .net "a_or_s", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaf97a0_0 .net "add_1", 1 0, L_0x557cdde39c40;  1 drivers
v0x557cddaf9840_0 .net "b", 1 0, L_0x557cdde236a0;  alias, 1 drivers
v0x557cddaf9900_0 .net "cout", 0 0, L_0x557cdde39620;  alias, 1 drivers
v0x557cddaf99d0_0 .net "diff_is_negative", 0 0, L_0x557cdde39810;  1 drivers
v0x557cddaf9a70_0 .net "dummy_cout", 0 0, L_0x557cdde3acd0;  1 drivers
v0x557cddaf9b40_0 .net "input_b", 1 0, L_0x557cdde385f0;  1 drivers
v0x557cddaf9c10_0 .net "inverted_out", 1 0, L_0x557cdde39af0;  1 drivers
v0x557cddaf9ce0_0 .net "n_out", 1 0, L_0x557cdde3af40;  1 drivers
v0x557cddaf9eb0_0 .net "negated_out", 1 0, L_0x557cdde3ab90;  1 drivers
v0x557cddaf9fa0_0 .net "out", 1 0, L_0x557cdde3afb0;  alias, 1 drivers
v0x557cddafa060_0 .net "p_out", 1 0, L_0x557cdde39a30;  1 drivers
v0x557cddafa140_0 .net "t_out", 1 0, L_0x557cdde39490;  1 drivers
L_0x557cdde39880 .concat [ 1 1 0 0], L_0x557cdde39810, L_0x557cdde39810;
L_0x557cdde39c40 .concat8 [ 1 1 0 0], L_0x7f50614463a8, L_0x7f5061446360;
L_0x557cdde3ad70 .part L_0x557cdde39c40, 1, 1;
L_0x557cdde3ae10 .concat [ 1 1 0 0], L_0x557cdde39810, L_0x557cdde39810;
S_0x557cddaf2180 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddaf1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddaf2370 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddaf5270_0 .net "S", 1 0, L_0x557cdde39490;  alias, 1 drivers
v0x557cddaf5350_0 .net "a", 1 0, L_0x557cdde23570;  alias, 1 drivers
v0x557cddaf5430_0 .net "b", 1 0, L_0x557cdde385f0;  alias, 1 drivers
v0x557cddaf54f0_0 .net "carin", 1 0, L_0x557cdde39530;  1 drivers
v0x557cddaf55d0_0 .net "cin", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaf56c0_0 .net "cout", 0 0, L_0x557cdde39620;  alias, 1 drivers
L_0x557cdde38b00 .part L_0x557cdde23570, 1, 1;
L_0x557cdde38c30 .part L_0x557cdde385f0, 1, 1;
L_0x557cdde38d60 .part L_0x557cdde39530, 0, 1;
L_0x557cdde391a0 .part L_0x557cdde23570, 0, 1;
L_0x557cdde392d0 .part L_0x557cdde385f0, 0, 1;
L_0x557cdde39490 .concat8 [ 1 1 0 0], L_0x557cdde38f70, L_0x557cdde38880;
L_0x557cdde39530 .concat8 [ 1 1 0 0], L_0x557cdde39130, L_0x557cdde38a90;
L_0x557cdde39620 .part L_0x557cdde39530, 1, 1;
S_0x557cddaf24f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddaf2180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde39130 .functor OR 1, L_0x557cdde38f00, L_0x557cdde390c0, C4<0>, C4<0>;
v0x557cddaf33f0_0 .net "S", 0 0, L_0x557cdde38f70;  1 drivers
v0x557cddaf34b0_0 .net "a", 0 0, L_0x557cdde391a0;  1 drivers
v0x557cddaf3580_0 .net "b", 0 0, L_0x557cdde392d0;  1 drivers
v0x557cddaf3680_0 .net "c_1", 0 0, L_0x557cdde38f00;  1 drivers
v0x557cddaf3750_0 .net "c_2", 0 0, L_0x557cdde390c0;  1 drivers
v0x557cddaf37f0_0 .net "cin", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaf3890_0 .net "cout", 0 0, L_0x557cdde39130;  1 drivers
v0x557cddaf3930_0 .net "h_1_out", 0 0, L_0x557cdde38e90;  1 drivers
S_0x557cddaf2790 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaf24f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde38e90 .functor XOR 1, L_0x557cdde391a0, L_0x557cdde392d0, C4<0>, C4<0>;
L_0x557cdde38f00 .functor AND 1, L_0x557cdde391a0, L_0x557cdde392d0, C4<1>, C4<1>;
v0x557cddaf2a20_0 .net "S", 0 0, L_0x557cdde38e90;  alias, 1 drivers
v0x557cddaf2b00_0 .net "a", 0 0, L_0x557cdde391a0;  alias, 1 drivers
v0x557cddaf2bc0_0 .net "b", 0 0, L_0x557cdde392d0;  alias, 1 drivers
v0x557cddaf2c90_0 .net "cout", 0 0, L_0x557cdde38f00;  alias, 1 drivers
S_0x557cddaf2e00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaf24f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde38f70 .functor XOR 1, L_0x557cdde38e90, L_0x7f5061446288, C4<0>, C4<0>;
L_0x557cdde390c0 .functor AND 1, L_0x557cdde38e90, L_0x7f5061446288, C4<1>, C4<1>;
v0x557cddaf3060_0 .net "S", 0 0, L_0x557cdde38f70;  alias, 1 drivers
v0x557cddaf3120_0 .net "a", 0 0, L_0x557cdde38e90;  alias, 1 drivers
v0x557cddaf3210_0 .net "b", 0 0, L_0x7f5061446288;  alias, 1 drivers
v0x557cddaf32e0_0 .net "cout", 0 0, L_0x557cdde390c0;  alias, 1 drivers
S_0x557cddaf3a20 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddaf2180;
 .timescale 0 0;
P_0x557cddaf3c30 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddaf3cf0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaf3a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde38a90 .functor OR 1, L_0x557cdde387c0, L_0x557cdde389d0, C4<0>, C4<0>;
v0x557cddaf4bc0_0 .net "S", 0 0, L_0x557cdde38880;  1 drivers
v0x557cddaf4c80_0 .net "a", 0 0, L_0x557cdde38b00;  1 drivers
v0x557cddaf4d50_0 .net "b", 0 0, L_0x557cdde38c30;  1 drivers
v0x557cddaf4e50_0 .net "c_1", 0 0, L_0x557cdde387c0;  1 drivers
v0x557cddaf4f20_0 .net "c_2", 0 0, L_0x557cdde389d0;  1 drivers
v0x557cddaf5010_0 .net "cin", 0 0, L_0x557cdde38d60;  1 drivers
v0x557cddaf50e0_0 .net "cout", 0 0, L_0x557cdde38a90;  1 drivers
v0x557cddaf5180_0 .net "h_1_out", 0 0, L_0x557cdde386b0;  1 drivers
S_0x557cddaf3f40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaf3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde386b0 .functor XOR 1, L_0x557cdde38b00, L_0x557cdde38c30, C4<0>, C4<0>;
L_0x557cdde387c0 .functor AND 1, L_0x557cdde38b00, L_0x557cdde38c30, C4<1>, C4<1>;
v0x557cddaf41d0_0 .net "S", 0 0, L_0x557cdde386b0;  alias, 1 drivers
v0x557cddaf42b0_0 .net "a", 0 0, L_0x557cdde38b00;  alias, 1 drivers
v0x557cddaf4370_0 .net "b", 0 0, L_0x557cdde38c30;  alias, 1 drivers
v0x557cddaf4440_0 .net "cout", 0 0, L_0x557cdde387c0;  alias, 1 drivers
S_0x557cddaf45b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaf3cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde38880 .functor XOR 1, L_0x557cdde386b0, L_0x557cdde38d60, C4<0>, C4<0>;
L_0x557cdde389d0 .functor AND 1, L_0x557cdde386b0, L_0x557cdde38d60, C4<1>, C4<1>;
v0x557cddaf4810_0 .net "S", 0 0, L_0x557cdde38880;  alias, 1 drivers
v0x557cddaf48d0_0 .net "a", 0 0, L_0x557cdde386b0;  alias, 1 drivers
v0x557cddaf49c0_0 .net "b", 0 0, L_0x557cdde38d60;  alias, 1 drivers
v0x557cddaf4a90_0 .net "cout", 0 0, L_0x557cdde389d0;  alias, 1 drivers
S_0x557cddaf5820 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddaf1eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddaf5a10 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddaf89d0_0 .net "S", 1 0, L_0x557cdde3ab90;  alias, 1 drivers
v0x557cddaf8ab0_0 .net "a", 1 0, L_0x557cdde39af0;  alias, 1 drivers
v0x557cddaf8b90_0 .net "b", 1 0, L_0x557cdde39c40;  alias, 1 drivers
v0x557cddaf8c50_0 .net "carin", 1 0, L_0x557cdde3ac30;  1 drivers
v0x557cddaf8d30_0 .net "cin", 0 0, L_0x557cdde3ad70;  1 drivers
v0x557cddaf8e70_0 .net "cout", 0 0, L_0x557cdde3acd0;  alias, 1 drivers
L_0x557cdde3a130 .part L_0x557cdde39af0, 1, 1;
L_0x557cdde3a260 .part L_0x557cdde39c40, 1, 1;
L_0x557cdde3a390 .part L_0x557cdde3ac30, 0, 1;
L_0x557cdde3a810 .part L_0x557cdde39af0, 0, 1;
L_0x557cdde3a9d0 .part L_0x557cdde39c40, 0, 1;
L_0x557cdde3ab90 .concat8 [ 1 1 0 0], L_0x557cdde3a5a0, L_0x557cdde39f50;
L_0x557cdde3ac30 .concat8 [ 1 1 0 0], L_0x557cdde3a7a0, L_0x557cdde3a0c0;
L_0x557cdde3acd0 .part L_0x557cdde3ac30, 1, 1;
S_0x557cddaf5bf0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddaf5820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3a7a0 .functor OR 1, L_0x557cdde3a530, L_0x557cdde3a6a0, C4<0>, C4<0>;
v0x557cddaf6af0_0 .net "S", 0 0, L_0x557cdde3a5a0;  1 drivers
v0x557cddaf6bb0_0 .net "a", 0 0, L_0x557cdde3a810;  1 drivers
v0x557cddaf6c80_0 .net "b", 0 0, L_0x557cdde3a9d0;  1 drivers
v0x557cddaf6d80_0 .net "c_1", 0 0, L_0x557cdde3a530;  1 drivers
v0x557cddaf6e50_0 .net "c_2", 0 0, L_0x557cdde3a6a0;  1 drivers
v0x557cddaf6f40_0 .net "cin", 0 0, L_0x557cdde3ad70;  alias, 1 drivers
v0x557cddaf7010_0 .net "cout", 0 0, L_0x557cdde3a7a0;  1 drivers
v0x557cddaf70b0_0 .net "h_1_out", 0 0, L_0x557cdde3a4c0;  1 drivers
S_0x557cddaf5e70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaf5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3a4c0 .functor XOR 1, L_0x557cdde3a810, L_0x557cdde3a9d0, C4<0>, C4<0>;
L_0x557cdde3a530 .functor AND 1, L_0x557cdde3a810, L_0x557cdde3a9d0, C4<1>, C4<1>;
v0x557cddaf6100_0 .net "S", 0 0, L_0x557cdde3a4c0;  alias, 1 drivers
v0x557cddaf61e0_0 .net "a", 0 0, L_0x557cdde3a810;  alias, 1 drivers
v0x557cddaf62a0_0 .net "b", 0 0, L_0x557cdde3a9d0;  alias, 1 drivers
v0x557cddaf6370_0 .net "cout", 0 0, L_0x557cdde3a530;  alias, 1 drivers
S_0x557cddaf64e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaf5bf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3a5a0 .functor XOR 1, L_0x557cdde3a4c0, L_0x557cdde3ad70, C4<0>, C4<0>;
L_0x557cdde3a6a0 .functor AND 1, L_0x557cdde3a4c0, L_0x557cdde3ad70, C4<1>, C4<1>;
v0x557cddaf6740_0 .net "S", 0 0, L_0x557cdde3a5a0;  alias, 1 drivers
v0x557cddaf6800_0 .net "a", 0 0, L_0x557cdde3a4c0;  alias, 1 drivers
v0x557cddaf68f0_0 .net "b", 0 0, L_0x557cdde3ad70;  alias, 1 drivers
v0x557cddaf69c0_0 .net "cout", 0 0, L_0x557cdde3a6a0;  alias, 1 drivers
S_0x557cddaf71a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddaf5820;
 .timescale 0 0;
P_0x557cddaf7390 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddaf7450 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddaf71a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3a0c0 .functor OR 1, L_0x557cdde39e90, L_0x557cdde3a050, C4<0>, C4<0>;
v0x557cddaf8320_0 .net "S", 0 0, L_0x557cdde39f50;  1 drivers
v0x557cddaf83e0_0 .net "a", 0 0, L_0x557cdde3a130;  1 drivers
v0x557cddaf84b0_0 .net "b", 0 0, L_0x557cdde3a260;  1 drivers
v0x557cddaf85b0_0 .net "c_1", 0 0, L_0x557cdde39e90;  1 drivers
v0x557cddaf8680_0 .net "c_2", 0 0, L_0x557cdde3a050;  1 drivers
v0x557cddaf8770_0 .net "cin", 0 0, L_0x557cdde3a390;  1 drivers
v0x557cddaf8840_0 .net "cout", 0 0, L_0x557cdde3a0c0;  1 drivers
v0x557cddaf88e0_0 .net "h_1_out", 0 0, L_0x557cdde39d80;  1 drivers
S_0x557cddaf76a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddaf7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde39d80 .functor XOR 1, L_0x557cdde3a130, L_0x557cdde3a260, C4<0>, C4<0>;
L_0x557cdde39e90 .functor AND 1, L_0x557cdde3a130, L_0x557cdde3a260, C4<1>, C4<1>;
v0x557cddaf7930_0 .net "S", 0 0, L_0x557cdde39d80;  alias, 1 drivers
v0x557cddaf7a10_0 .net "a", 0 0, L_0x557cdde3a130;  alias, 1 drivers
v0x557cddaf7ad0_0 .net "b", 0 0, L_0x557cdde3a260;  alias, 1 drivers
v0x557cddaf7ba0_0 .net "cout", 0 0, L_0x557cdde39e90;  alias, 1 drivers
S_0x557cddaf7d10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddaf7450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde39f50 .functor XOR 1, L_0x557cdde39d80, L_0x557cdde3a390, C4<0>, C4<0>;
L_0x557cdde3a050 .functor AND 1, L_0x557cdde39d80, L_0x557cdde3a390, C4<1>, C4<1>;
v0x557cddaf7f70_0 .net "S", 0 0, L_0x557cdde39f50;  alias, 1 drivers
v0x557cddaf8030_0 .net "a", 0 0, L_0x557cdde39d80;  alias, 1 drivers
v0x557cddaf8120_0 .net "b", 0 0, L_0x557cdde3a390;  alias, 1 drivers
v0x557cddaf81f0_0 .net "cout", 0 0, L_0x557cdde3a050;  alias, 1 drivers
S_0x557cddafa2e0 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddafa4b0 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cddb06520_0 .net "S", 7 0, L_0x557cdde515f0;  alias, 1 drivers
v0x557cddb06630_0 .net "a", 7 0, L_0x557cdde4d700;  alias, 1 drivers
v0x557cddb06710_0 .net "b", 7 0, L_0x557cdde4d9c0;  alias, 1 drivers
v0x557cddb067d0_0 .net "carin", 7 0, L_0x557cdde514a0;  1 drivers
L_0x7f5061446948 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb068b0_0 .net "cin", 0 0, L_0x7f5061446948;  1 drivers
v0x557cddb069f0_0 .net "cout", 0 0, L_0x557cdde51aa0;  alias, 1 drivers
L_0x557cdde4df60 .part L_0x557cdde4d700, 1, 1;
L_0x557cdde4e090 .part L_0x557cdde4d9c0, 1, 1;
L_0x557cdde4e1c0 .part L_0x557cdde514a0, 0, 1;
L_0x557cdde4e650 .part L_0x557cdde4d700, 2, 1;
L_0x557cdde4e810 .part L_0x557cdde4d9c0, 2, 1;
L_0x557cdde4e9d0 .part L_0x557cdde514a0, 1, 1;
L_0x557cdde4ee10 .part L_0x557cdde4d700, 3, 1;
L_0x557cdde4ef40 .part L_0x557cdde4d9c0, 3, 1;
L_0x557cdde4f0c0 .part L_0x557cdde514a0, 2, 1;
L_0x557cdde4f550 .part L_0x557cdde4d700, 4, 1;
L_0x557cdde4f680 .part L_0x557cdde4d9c0, 4, 1;
L_0x557cdde4f7b0 .part L_0x557cdde514a0, 3, 1;
L_0x557cdde4fca0 .part L_0x557cdde4d700, 5, 1;
L_0x557cdde4fdd0 .part L_0x557cdde4d9c0, 5, 1;
L_0x557cdde4ff80 .part L_0x557cdde514a0, 4, 1;
L_0x557cdde503a0 .part L_0x557cdde4d700, 6, 1;
L_0x557cdde50670 .part L_0x557cdde4d9c0, 6, 1;
L_0x557cdde50820 .part L_0x557cdde514a0, 5, 1;
L_0x557cdde50c30 .part L_0x557cdde4d700, 7, 1;
L_0x557cdde50d60 .part L_0x557cdde4d9c0, 7, 1;
L_0x557cdde508c0 .part L_0x557cdde514a0, 6, 1;
L_0x557cdde51370 .part L_0x557cdde4d700, 0, 1;
L_0x557cdde50e90 .part L_0x557cdde4d9c0, 0, 1;
LS_0x557cdde515f0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde510b0, L_0x557cdde4dd70, L_0x557cdde4e3d0, L_0x557cdde4ebe0;
LS_0x557cdde515f0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde4f2d0, L_0x557cdde4fac0, L_0x557cdde50120, L_0x557cdde50a40;
L_0x557cdde515f0 .concat8 [ 4 4 0 0], LS_0x557cdde515f0_0_0, LS_0x557cdde515f0_0_4;
LS_0x557cdde514a0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde51300, L_0x557cdde4def0, L_0x557cdde4e5e0, L_0x557cdde4eda0;
LS_0x557cdde514a0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde4f4e0, L_0x557cdde4fc30, L_0x557cdde50330, L_0x557cdde50bc0;
L_0x557cdde514a0 .concat8 [ 4 4 0 0], LS_0x557cdde514a0_0_0, LS_0x557cdde514a0_0_4;
L_0x557cdde51aa0 .part L_0x557cdde514a0, 7, 1;
S_0x557cddafa5d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddafa2e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde51300 .functor OR 1, L_0x557cdde51040, L_0x557cdde51200, C4<0>, C4<0>;
v0x557cddafb4f0_0 .net "S", 0 0, L_0x557cdde510b0;  1 drivers
v0x557cddafb5b0_0 .net "a", 0 0, L_0x557cdde51370;  1 drivers
v0x557cddafb680_0 .net "b", 0 0, L_0x557cdde50e90;  1 drivers
v0x557cddafb780_0 .net "c_1", 0 0, L_0x557cdde51040;  1 drivers
v0x557cddafb850_0 .net "c_2", 0 0, L_0x557cdde51200;  1 drivers
v0x557cddafb940_0 .net "cin", 0 0, L_0x7f5061446948;  alias, 1 drivers
v0x557cddafba10_0 .net "cout", 0 0, L_0x557cdde51300;  1 drivers
v0x557cddafbab0_0 .net "h_1_out", 0 0, L_0x557cdde50fd0;  1 drivers
S_0x557cddafa870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddafa5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde50fd0 .functor XOR 1, L_0x557cdde51370, L_0x557cdde50e90, C4<0>, C4<0>;
L_0x557cdde51040 .functor AND 1, L_0x557cdde51370, L_0x557cdde50e90, C4<1>, C4<1>;
v0x557cddafab00_0 .net "S", 0 0, L_0x557cdde50fd0;  alias, 1 drivers
v0x557cddafabe0_0 .net "a", 0 0, L_0x557cdde51370;  alias, 1 drivers
v0x557cddafaca0_0 .net "b", 0 0, L_0x557cdde50e90;  alias, 1 drivers
v0x557cddafad70_0 .net "cout", 0 0, L_0x557cdde51040;  alias, 1 drivers
S_0x557cddafaee0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddafa5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde510b0 .functor XOR 1, L_0x557cdde50fd0, L_0x7f5061446948, C4<0>, C4<0>;
L_0x557cdde51200 .functor AND 1, L_0x557cdde50fd0, L_0x7f5061446948, C4<1>, C4<1>;
v0x557cddafb140_0 .net "S", 0 0, L_0x557cdde510b0;  alias, 1 drivers
v0x557cddafb200_0 .net "a", 0 0, L_0x557cdde50fd0;  alias, 1 drivers
v0x557cddafb2f0_0 .net "b", 0 0, L_0x7f5061446948;  alias, 1 drivers
v0x557cddafb3c0_0 .net "cout", 0 0, L_0x557cdde51200;  alias, 1 drivers
S_0x557cddafbba0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddafa2e0;
 .timescale 0 0;
P_0x557cddafbd90 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddafbe50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddafbba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4def0 .functor OR 1, L_0x557cdde4dcb0, L_0x557cdde4de30, C4<0>, C4<0>;
v0x557cddafcd20_0 .net "S", 0 0, L_0x557cdde4dd70;  1 drivers
v0x557cddafcde0_0 .net "a", 0 0, L_0x557cdde4df60;  1 drivers
v0x557cddafceb0_0 .net "b", 0 0, L_0x557cdde4e090;  1 drivers
v0x557cddafcfb0_0 .net "c_1", 0 0, L_0x557cdde4dcb0;  1 drivers
v0x557cddafd080_0 .net "c_2", 0 0, L_0x557cdde4de30;  1 drivers
v0x557cddafd170_0 .net "cin", 0 0, L_0x557cdde4e1c0;  1 drivers
v0x557cddafd240_0 .net "cout", 0 0, L_0x557cdde4def0;  1 drivers
v0x557cddafd2e0_0 .net "h_1_out", 0 0, L_0x557cdde4dba0;  1 drivers
S_0x557cddafc0a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddafbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4dba0 .functor XOR 1, L_0x557cdde4df60, L_0x557cdde4e090, C4<0>, C4<0>;
L_0x557cdde4dcb0 .functor AND 1, L_0x557cdde4df60, L_0x557cdde4e090, C4<1>, C4<1>;
v0x557cddafc330_0 .net "S", 0 0, L_0x557cdde4dba0;  alias, 1 drivers
v0x557cddafc410_0 .net "a", 0 0, L_0x557cdde4df60;  alias, 1 drivers
v0x557cddafc4d0_0 .net "b", 0 0, L_0x557cdde4e090;  alias, 1 drivers
v0x557cddafc5a0_0 .net "cout", 0 0, L_0x557cdde4dcb0;  alias, 1 drivers
S_0x557cddafc710 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddafbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4dd70 .functor XOR 1, L_0x557cdde4dba0, L_0x557cdde4e1c0, C4<0>, C4<0>;
L_0x557cdde4de30 .functor AND 1, L_0x557cdde4dba0, L_0x557cdde4e1c0, C4<1>, C4<1>;
v0x557cddafc970_0 .net "S", 0 0, L_0x557cdde4dd70;  alias, 1 drivers
v0x557cddafca30_0 .net "a", 0 0, L_0x557cdde4dba0;  alias, 1 drivers
v0x557cddafcb20_0 .net "b", 0 0, L_0x557cdde4e1c0;  alias, 1 drivers
v0x557cddafcbf0_0 .net "cout", 0 0, L_0x557cdde4de30;  alias, 1 drivers
S_0x557cddafd3d0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddafa2e0;
 .timescale 0 0;
P_0x557cddafd5a0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddafd660 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddafd3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4e5e0 .functor OR 1, L_0x557cdde4e360, L_0x557cdde4e520, C4<0>, C4<0>;
v0x557cddafe560_0 .net "S", 0 0, L_0x557cdde4e3d0;  1 drivers
v0x557cddafe620_0 .net "a", 0 0, L_0x557cdde4e650;  1 drivers
v0x557cddafe6f0_0 .net "b", 0 0, L_0x557cdde4e810;  1 drivers
v0x557cddafe7f0_0 .net "c_1", 0 0, L_0x557cdde4e360;  1 drivers
v0x557cddafe8c0_0 .net "c_2", 0 0, L_0x557cdde4e520;  1 drivers
v0x557cddafe9b0_0 .net "cin", 0 0, L_0x557cdde4e9d0;  1 drivers
v0x557cddafea80_0 .net "cout", 0 0, L_0x557cdde4e5e0;  1 drivers
v0x557cddafeb20_0 .net "h_1_out", 0 0, L_0x557cdde4e2f0;  1 drivers
S_0x557cddafd8e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddafd660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4e2f0 .functor XOR 1, L_0x557cdde4e650, L_0x557cdde4e810, C4<0>, C4<0>;
L_0x557cdde4e360 .functor AND 1, L_0x557cdde4e650, L_0x557cdde4e810, C4<1>, C4<1>;
v0x557cddafdb70_0 .net "S", 0 0, L_0x557cdde4e2f0;  alias, 1 drivers
v0x557cddafdc50_0 .net "a", 0 0, L_0x557cdde4e650;  alias, 1 drivers
v0x557cddafdd10_0 .net "b", 0 0, L_0x557cdde4e810;  alias, 1 drivers
v0x557cddafdde0_0 .net "cout", 0 0, L_0x557cdde4e360;  alias, 1 drivers
S_0x557cddafdf50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddafd660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4e3d0 .functor XOR 1, L_0x557cdde4e2f0, L_0x557cdde4e9d0, C4<0>, C4<0>;
L_0x557cdde4e520 .functor AND 1, L_0x557cdde4e2f0, L_0x557cdde4e9d0, C4<1>, C4<1>;
v0x557cddafe1b0_0 .net "S", 0 0, L_0x557cdde4e3d0;  alias, 1 drivers
v0x557cddafe270_0 .net "a", 0 0, L_0x557cdde4e2f0;  alias, 1 drivers
v0x557cddafe360_0 .net "b", 0 0, L_0x557cdde4e9d0;  alias, 1 drivers
v0x557cddafe430_0 .net "cout", 0 0, L_0x557cdde4e520;  alias, 1 drivers
S_0x557cddafec10 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddafa2e0;
 .timescale 0 0;
P_0x557cddafede0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddafeec0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddafec10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4eda0 .functor OR 1, L_0x557cdde4eb70, L_0x557cdde4ece0, C4<0>, C4<0>;
v0x557cddaffd90_0 .net "S", 0 0, L_0x557cdde4ebe0;  1 drivers
v0x557cddaffe50_0 .net "a", 0 0, L_0x557cdde4ee10;  1 drivers
v0x557cddafff20_0 .net "b", 0 0, L_0x557cdde4ef40;  1 drivers
v0x557cddb00020_0 .net "c_1", 0 0, L_0x557cdde4eb70;  1 drivers
v0x557cddb000f0_0 .net "c_2", 0 0, L_0x557cdde4ece0;  1 drivers
v0x557cddb001e0_0 .net "cin", 0 0, L_0x557cdde4f0c0;  1 drivers
v0x557cddb002b0_0 .net "cout", 0 0, L_0x557cdde4eda0;  1 drivers
v0x557cddb00350_0 .net "h_1_out", 0 0, L_0x557cdde4eb00;  1 drivers
S_0x557cddaff110 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddafeec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4eb00 .functor XOR 1, L_0x557cdde4ee10, L_0x557cdde4ef40, C4<0>, C4<0>;
L_0x557cdde4eb70 .functor AND 1, L_0x557cdde4ee10, L_0x557cdde4ef40, C4<1>, C4<1>;
v0x557cddaff3a0_0 .net "S", 0 0, L_0x557cdde4eb00;  alias, 1 drivers
v0x557cddaff480_0 .net "a", 0 0, L_0x557cdde4ee10;  alias, 1 drivers
v0x557cddaff540_0 .net "b", 0 0, L_0x557cdde4ef40;  alias, 1 drivers
v0x557cddaff610_0 .net "cout", 0 0, L_0x557cdde4eb70;  alias, 1 drivers
S_0x557cddaff780 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddafeec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4ebe0 .functor XOR 1, L_0x557cdde4eb00, L_0x557cdde4f0c0, C4<0>, C4<0>;
L_0x557cdde4ece0 .functor AND 1, L_0x557cdde4eb00, L_0x557cdde4f0c0, C4<1>, C4<1>;
v0x557cddaff9e0_0 .net "S", 0 0, L_0x557cdde4ebe0;  alias, 1 drivers
v0x557cddaffaa0_0 .net "a", 0 0, L_0x557cdde4eb00;  alias, 1 drivers
v0x557cddaffb90_0 .net "b", 0 0, L_0x557cdde4f0c0;  alias, 1 drivers
v0x557cddaffc60_0 .net "cout", 0 0, L_0x557cdde4ece0;  alias, 1 drivers
S_0x557cddb00440 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cddafa2e0;
 .timescale 0 0;
P_0x557cddb00660 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cddb00740 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb00440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4f4e0 .functor OR 1, L_0x557cdde4f260, L_0x557cdde4f420, C4<0>, C4<0>;
v0x557cddb015e0_0 .net "S", 0 0, L_0x557cdde4f2d0;  1 drivers
v0x557cddb016a0_0 .net "a", 0 0, L_0x557cdde4f550;  1 drivers
v0x557cddb01770_0 .net "b", 0 0, L_0x557cdde4f680;  1 drivers
v0x557cddb01870_0 .net "c_1", 0 0, L_0x557cdde4f260;  1 drivers
v0x557cddb01940_0 .net "c_2", 0 0, L_0x557cdde4f420;  1 drivers
v0x557cddb01a30_0 .net "cin", 0 0, L_0x557cdde4f7b0;  1 drivers
v0x557cddb01b00_0 .net "cout", 0 0, L_0x557cdde4f4e0;  1 drivers
v0x557cddb01ba0_0 .net "h_1_out", 0 0, L_0x557cdde4f1f0;  1 drivers
S_0x557cddb00990 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb00740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4f1f0 .functor XOR 1, L_0x557cdde4f550, L_0x557cdde4f680, C4<0>, C4<0>;
L_0x557cdde4f260 .functor AND 1, L_0x557cdde4f550, L_0x557cdde4f680, C4<1>, C4<1>;
v0x557cddb00bf0_0 .net "S", 0 0, L_0x557cdde4f1f0;  alias, 1 drivers
v0x557cddb00cd0_0 .net "a", 0 0, L_0x557cdde4f550;  alias, 1 drivers
v0x557cddb00d90_0 .net "b", 0 0, L_0x557cdde4f680;  alias, 1 drivers
v0x557cddb00e60_0 .net "cout", 0 0, L_0x557cdde4f260;  alias, 1 drivers
S_0x557cddb00fd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb00740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4f2d0 .functor XOR 1, L_0x557cdde4f1f0, L_0x557cdde4f7b0, C4<0>, C4<0>;
L_0x557cdde4f420 .functor AND 1, L_0x557cdde4f1f0, L_0x557cdde4f7b0, C4<1>, C4<1>;
v0x557cddb01230_0 .net "S", 0 0, L_0x557cdde4f2d0;  alias, 1 drivers
v0x557cddb012f0_0 .net "a", 0 0, L_0x557cdde4f1f0;  alias, 1 drivers
v0x557cddb013e0_0 .net "b", 0 0, L_0x557cdde4f7b0;  alias, 1 drivers
v0x557cddb014b0_0 .net "cout", 0 0, L_0x557cdde4f420;  alias, 1 drivers
S_0x557cddb01c90 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cddafa2e0;
 .timescale 0 0;
P_0x557cddb01e60 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cddb01f40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb01c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde4fc30 .functor OR 1, L_0x557cdde4fa50, L_0x557cdde4fbc0, C4<0>, C4<0>;
v0x557cddb02e10_0 .net "S", 0 0, L_0x557cdde4fac0;  1 drivers
v0x557cddb02ed0_0 .net "a", 0 0, L_0x557cdde4fca0;  1 drivers
v0x557cddb02fa0_0 .net "b", 0 0, L_0x557cdde4fdd0;  1 drivers
v0x557cddb030a0_0 .net "c_1", 0 0, L_0x557cdde4fa50;  1 drivers
v0x557cddb03170_0 .net "c_2", 0 0, L_0x557cdde4fbc0;  1 drivers
v0x557cddb03260_0 .net "cin", 0 0, L_0x557cdde4ff80;  1 drivers
v0x557cddb03330_0 .net "cout", 0 0, L_0x557cdde4fc30;  1 drivers
v0x557cddb033d0_0 .net "h_1_out", 0 0, L_0x557cdde4f9e0;  1 drivers
S_0x557cddb02190 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb01f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4f9e0 .functor XOR 1, L_0x557cdde4fca0, L_0x557cdde4fdd0, C4<0>, C4<0>;
L_0x557cdde4fa50 .functor AND 1, L_0x557cdde4fca0, L_0x557cdde4fdd0, C4<1>, C4<1>;
v0x557cddb02420_0 .net "S", 0 0, L_0x557cdde4f9e0;  alias, 1 drivers
v0x557cddb02500_0 .net "a", 0 0, L_0x557cdde4fca0;  alias, 1 drivers
v0x557cddb025c0_0 .net "b", 0 0, L_0x557cdde4fdd0;  alias, 1 drivers
v0x557cddb02690_0 .net "cout", 0 0, L_0x557cdde4fa50;  alias, 1 drivers
S_0x557cddb02800 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb01f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4fac0 .functor XOR 1, L_0x557cdde4f9e0, L_0x557cdde4ff80, C4<0>, C4<0>;
L_0x557cdde4fbc0 .functor AND 1, L_0x557cdde4f9e0, L_0x557cdde4ff80, C4<1>, C4<1>;
v0x557cddb02a60_0 .net "S", 0 0, L_0x557cdde4fac0;  alias, 1 drivers
v0x557cddb02b20_0 .net "a", 0 0, L_0x557cdde4f9e0;  alias, 1 drivers
v0x557cddb02c10_0 .net "b", 0 0, L_0x557cdde4ff80;  alias, 1 drivers
v0x557cddb02ce0_0 .net "cout", 0 0, L_0x557cdde4fbc0;  alias, 1 drivers
S_0x557cddb034c0 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cddafa2e0;
 .timescale 0 0;
P_0x557cddb03690 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cddb03770 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb034c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde50330 .functor OR 1, L_0x557cdde500b0, L_0x557cdde50270, C4<0>, C4<0>;
v0x557cddb04640_0 .net "S", 0 0, L_0x557cdde50120;  1 drivers
v0x557cddb04700_0 .net "a", 0 0, L_0x557cdde503a0;  1 drivers
v0x557cddb047d0_0 .net "b", 0 0, L_0x557cdde50670;  1 drivers
v0x557cddb048d0_0 .net "c_1", 0 0, L_0x557cdde500b0;  1 drivers
v0x557cddb049a0_0 .net "c_2", 0 0, L_0x557cdde50270;  1 drivers
v0x557cddb04a90_0 .net "cin", 0 0, L_0x557cdde50820;  1 drivers
v0x557cddb04b60_0 .net "cout", 0 0, L_0x557cdde50330;  1 drivers
v0x557cddb04c00_0 .net "h_1_out", 0 0, L_0x557cdde4f970;  1 drivers
S_0x557cddb039c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb03770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde4f970 .functor XOR 1, L_0x557cdde503a0, L_0x557cdde50670, C4<0>, C4<0>;
L_0x557cdde500b0 .functor AND 1, L_0x557cdde503a0, L_0x557cdde50670, C4<1>, C4<1>;
v0x557cddb03c50_0 .net "S", 0 0, L_0x557cdde4f970;  alias, 1 drivers
v0x557cddb03d30_0 .net "a", 0 0, L_0x557cdde503a0;  alias, 1 drivers
v0x557cddb03df0_0 .net "b", 0 0, L_0x557cdde50670;  alias, 1 drivers
v0x557cddb03ec0_0 .net "cout", 0 0, L_0x557cdde500b0;  alias, 1 drivers
S_0x557cddb04030 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb03770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde50120 .functor XOR 1, L_0x557cdde4f970, L_0x557cdde50820, C4<0>, C4<0>;
L_0x557cdde50270 .functor AND 1, L_0x557cdde4f970, L_0x557cdde50820, C4<1>, C4<1>;
v0x557cddb04290_0 .net "S", 0 0, L_0x557cdde50120;  alias, 1 drivers
v0x557cddb04350_0 .net "a", 0 0, L_0x557cdde4f970;  alias, 1 drivers
v0x557cddb04440_0 .net "b", 0 0, L_0x557cdde50820;  alias, 1 drivers
v0x557cddb04510_0 .net "cout", 0 0, L_0x557cdde50270;  alias, 1 drivers
S_0x557cddb04cf0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cddafa2e0;
 .timescale 0 0;
P_0x557cddb04ec0 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cddb04fa0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb04cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde50bc0 .functor OR 1, L_0x557cdde509d0, L_0x557cdde50b00, C4<0>, C4<0>;
v0x557cddb05e70_0 .net "S", 0 0, L_0x557cdde50a40;  1 drivers
v0x557cddb05f30_0 .net "a", 0 0, L_0x557cdde50c30;  1 drivers
v0x557cddb06000_0 .net "b", 0 0, L_0x557cdde50d60;  1 drivers
v0x557cddb06100_0 .net "c_1", 0 0, L_0x557cdde509d0;  1 drivers
v0x557cddb061d0_0 .net "c_2", 0 0, L_0x557cdde50b00;  1 drivers
v0x557cddb062c0_0 .net "cin", 0 0, L_0x557cdde508c0;  1 drivers
v0x557cddb06390_0 .net "cout", 0 0, L_0x557cdde50bc0;  1 drivers
v0x557cddb06430_0 .net "h_1_out", 0 0, L_0x557cdde50960;  1 drivers
S_0x557cddb051f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb04fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde50960 .functor XOR 1, L_0x557cdde50c30, L_0x557cdde50d60, C4<0>, C4<0>;
L_0x557cdde509d0 .functor AND 1, L_0x557cdde50c30, L_0x557cdde50d60, C4<1>, C4<1>;
v0x557cddb05480_0 .net "S", 0 0, L_0x557cdde50960;  alias, 1 drivers
v0x557cddb05560_0 .net "a", 0 0, L_0x557cdde50c30;  alias, 1 drivers
v0x557cddb05620_0 .net "b", 0 0, L_0x557cdde50d60;  alias, 1 drivers
v0x557cddb056f0_0 .net "cout", 0 0, L_0x557cdde509d0;  alias, 1 drivers
S_0x557cddb05860 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb04fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde50a40 .functor XOR 1, L_0x557cdde50960, L_0x557cdde508c0, C4<0>, C4<0>;
L_0x557cdde50b00 .functor AND 1, L_0x557cdde50960, L_0x557cdde508c0, C4<1>, C4<1>;
v0x557cddb05ac0_0 .net "S", 0 0, L_0x557cdde50a40;  alias, 1 drivers
v0x557cddb05b80_0 .net "a", 0 0, L_0x557cdde50960;  alias, 1 drivers
v0x557cddb05c70_0 .net "b", 0 0, L_0x557cdde508c0;  alias, 1 drivers
v0x557cddb05d40_0 .net "cout", 0 0, L_0x557cdde50b00;  alias, 1 drivers
S_0x557cddb06b50 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde23980 .functor BUFZ 2, L_0x557cdde233d0, C4<00>, C4<00>, C4<00>;
L_0x557cdde23bc0 .functor BUFZ 2, L_0x557cdde236a0, C4<00>, C4<00>, C4<00>;
L_0x557cdde23cc0 .functor AND 1, L_0x557cdde238e0, L_0x557cdde23b20, C4<1>, C4<1>;
L_0x557cdde23dd0 .functor AND 1, L_0x557cdde23840, L_0x557cdde23a80, C4<1>, C4<1>;
L_0x557cdde23ee0 .functor NOT 1, L_0x557cdde23840, C4<0>, C4<0>, C4<0>;
L_0x557cdde23f50 .functor AND 1, L_0x557cdde23ee0, L_0x557cdde238e0, C4<1>, C4<1>;
L_0x557cdde23fc0 .functor NOT 1, L_0x557cdde23a80, C4<0>, C4<0>, C4<0>;
L_0x557cdde24030 .functor AND 1, L_0x557cdde23fc0, L_0x557cdde23b20, C4<1>, C4<1>;
L_0x557cdde240a0 .functor XOR 1, L_0x557cdde23840, L_0x557cdde238e0, C4<0>, C4<0>;
L_0x557cdde24230 .functor XOR 1, L_0x557cdde23a80, L_0x557cdde23b20, C4<0>, C4<0>;
L_0x557cdde243c0 .functor AND 1, L_0x557cdde240a0, L_0x557cdde24230, C4<1>, C4<1>;
L_0x557cdde26f90 .functor NOT 1, L_0x557cdde23f50, C4<0>, C4<0>, C4<0>;
L_0x557cdde270c0 .functor NOT 1, L_0x557cdde24030, C4<0>, C4<0>, C4<0>;
L_0x557cdde27180 .functor XOR 1, L_0x557cdde26f90, L_0x557cdde270c0, C4<0>, C4<0>;
L_0x557cdde2a040 .functor BUFZ 2, L_0x557cdde23d30, C4<00>, C4<00>, C4<00>;
L_0x557cdde2a240 .functor BUFZ 2, L_0x557cdde23e40, C4<00>, C4<00>, C4<00>;
L_0x557cdde2a420 .functor BUFZ 2, L_0x557cdde29e90, C4<00>, C4<00>, C4<00>;
v0x557cddb1dda0_0 .net "X", 1 0, L_0x557cdde233d0;  alias, 1 drivers
v0x557cddb1de80_0 .net "Xe", 0 0, L_0x557cdde238e0;  1 drivers
v0x557cddb1df20_0 .net "Xn", 0 0, L_0x557cdde23840;  1 drivers
v0x557cddb1dfc0_0 .net "Y", 1 0, L_0x557cdde236a0;  alias, 1 drivers
v0x557cddb1e080_0 .net "Ye", 0 0, L_0x557cdde23b20;  1 drivers
v0x557cddb1e170_0 .net "Yn", 0 0, L_0x557cdde23a80;  1 drivers
v0x557cddb1e230_0 .net "Z", 3 0, L_0x557cdde2c350;  alias, 1 drivers
v0x557cddb1e2f0_0 .net *"_s12", 0 0, L_0x557cdde23cc0;  1 drivers
L_0x7f5061445bc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb1e3d0_0 .net/2s *"_s17", 0 0, L_0x7f5061445bc8;  1 drivers
v0x557cddb1e4b0_0 .net *"_s21", 0 0, L_0x557cdde23dd0;  1 drivers
L_0x7f5061445c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb1e590_0 .net/2s *"_s26", 0 0, L_0x7f5061445c10;  1 drivers
v0x557cddb1e670_0 .net *"_s30", 0 0, L_0x557cdde23ee0;  1 drivers
v0x557cddb1e750_0 .net *"_s34", 0 0, L_0x557cdde23fc0;  1 drivers
v0x557cddb1e830_0 .net *"_s4", 1 0, L_0x557cdde23980;  1 drivers
v0x557cddb1e910_0 .net *"_s46", 0 0, L_0x557cdde243c0;  1 drivers
L_0x7f5061445ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb1e9f0_0 .net/2s *"_s51", 0 0, L_0x7f5061445ce8;  1 drivers
v0x557cddb1ead0_0 .net *"_s53", 0 0, L_0x557cdde26f90;  1 drivers
v0x557cddb1ecc0_0 .net *"_s55", 0 0, L_0x557cdde270c0;  1 drivers
v0x557cddb1eda0_0 .net *"_s62", 1 0, L_0x557cdde2a040;  1 drivers
v0x557cddb1ee80_0 .net *"_s67", 1 0, L_0x557cdde2a240;  1 drivers
L_0x7f5061445e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb1ef60_0 .net/2s *"_s70", 0 0, L_0x7f5061445e50;  1 drivers
v0x557cddb1f040_0 .net *"_s75", 1 0, L_0x557cdde2a420;  1 drivers
L_0x7f5061445e98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb1f120_0 .net/2s *"_s79", 0 0, L_0x7f5061445e98;  1 drivers
v0x557cddb1f200_0 .net *"_s9", 1 0, L_0x557cdde23bc0;  1 drivers
L_0x7f5061445ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb1f2e0_0 .net "add", 0 0, L_0x7f5061445ca0;  1 drivers
v0x557cddb1f380_0 .net "big_z0_z2", 3 0, L_0x557cdde2a0b0;  1 drivers
v0x557cddb1f440_0 .net "big_z1", 3 0, L_0x557cdde2a490;  1 drivers
v0x557cddb1f510_0 .net "cout_z1", 0 0, L_0x557cdde283c0;  1 drivers
v0x557cddb1f5b0_0 .net "cout_z1_1", 0 0, L_0x557cdde253b0;  1 drivers
v0x557cddb1f650_0 .net "dummy_cout", 0 0, L_0x557cdde2c590;  1 drivers
v0x557cddb1f6f0_0 .net "signX", 0 0, L_0x557cdde23f50;  1 drivers
v0x557cddb1f790_0 .net "signY", 0 0, L_0x557cdde24030;  1 drivers
v0x557cddb1f830_0 .net "sign_z3", 0 0, L_0x557cdde27180;  1 drivers
L_0x7f5061445c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb1fb70_0 .net "sub", 0 0, L_0x7f5061445c58;  1 drivers
v0x557cddb1fc30_0 .net "z0", 1 0, L_0x557cdde23d30;  1 drivers
v0x557cddb1fcf0_0 .net "z1", 1 0, L_0x557cdde29e90;  1 drivers
v0x557cddb1fdb0_0 .net "z1_1", 1 0, L_0x557cdde26df0;  1 drivers
v0x557cddb1fe50_0 .net "z2", 1 0, L_0x557cdde23e40;  1 drivers
v0x557cddb1ff10_0 .net "z3", 1 0, L_0x557cdde24430;  1 drivers
v0x557cddb1ffe0_0 .net "z3_1", 0 0, L_0x557cdde240a0;  1 drivers
v0x557cddb20080_0 .net "z3_2", 0 0, L_0x557cdde24230;  1 drivers
L_0x557cdde23840 .part L_0x557cdde23980, 1, 1;
L_0x557cdde238e0 .part L_0x557cdde23980, 0, 1;
L_0x557cdde23a80 .part L_0x557cdde23bc0, 1, 1;
L_0x557cdde23b20 .part L_0x557cdde23bc0, 0, 1;
L_0x557cdde23d30 .concat8 [ 1 1 0 0], L_0x557cdde23cc0, L_0x7f5061445bc8;
L_0x557cdde23e40 .concat8 [ 1 1 0 0], L_0x557cdde23dd0, L_0x7f5061445c10;
L_0x557cdde24430 .concat8 [ 1 1 0 0], L_0x557cdde243c0, L_0x7f5061445ce8;
L_0x557cdde2a0b0 .concat8 [ 2 2 0 0], L_0x557cdde2a040, L_0x557cdde2a240;
L_0x557cdde2a490 .concat8 [ 1 2 1 0], L_0x7f5061445e50, L_0x557cdde2a420, L_0x7f5061445e98;
S_0x557cddb06d90 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddb06b50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb06f80 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde244d0 .functor XOR 2, L_0x7f5061449720, L_0x557cdde23e40, C4<00>, C4<00>;
L_0x557cdde254a0 .functor NOT 1, L_0x557cdde253b0, C4<0>, C4<0>, C4<0>;
L_0x557cdde255a0 .functor AND 1, L_0x7f5061445ca0, L_0x557cdde254a0, C4<1>, C4<1>;
L_0x557cdde25700 .functor NOT 2, L_0x557cdde25610, C4<00>, C4<00>, C4<00>;
L_0x557cdde257c0 .functor AND 2, L_0x557cdde251d0, L_0x557cdde25700, C4<11>, C4<11>;
L_0x557cdde25880 .functor NOT 2, L_0x557cdde251d0, C4<00>, C4<00>, C4<00>;
L_0x557cdde26d80 .functor AND 2, L_0x557cdde26980, L_0x557cdde26c50, C4<11>, C4<11>;
L_0x557cdde26df0 .functor OR 2, L_0x557cdde257c0, L_0x557cdde26d80, C4<00>, C4<00>;
v0x557cddb0ded0_0 .net *"_s0", 1 0, L_0x7f5061449720;  1 drivers
v0x557cddb0dfd0_0 .net *"_s10", 1 0, L_0x557cdde25700;  1 drivers
L_0x7f5061445d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb0e0b0_0 .net/2s *"_s18", 0 0, L_0x7f5061445d30;  1 drivers
L_0x7f5061445d78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb0e170_0 .net/2s *"_s23", 0 0, L_0x7f5061445d78;  1 drivers
v0x557cddb0e250_0 .net *"_s27", 1 0, L_0x557cdde26c50;  1 drivers
v0x557cddb0e380_0 .net *"_s4", 0 0, L_0x557cdde254a0;  1 drivers
v0x557cddb0e460_0 .net *"_s8", 1 0, L_0x557cdde25610;  1 drivers
v0x557cddb0e540_0 .net "a", 1 0, L_0x557cdde23d30;  alias, 1 drivers
v0x557cddb0e600_0 .net "a_or_s", 0 0, L_0x7f5061445ca0;  alias, 1 drivers
v0x557cddb0e6a0_0 .net "add_1", 1 0, L_0x557cdde25940;  1 drivers
v0x557cddb0e740_0 .net "b", 1 0, L_0x557cdde23e40;  alias, 1 drivers
v0x557cddb0e800_0 .net "cout", 0 0, L_0x557cdde253b0;  alias, 1 drivers
v0x557cddb0e8d0_0 .net "diff_is_negative", 0 0, L_0x557cdde255a0;  1 drivers
v0x557cddb0e970_0 .net "dummy_cout", 0 0, L_0x557cdde26ac0;  1 drivers
v0x557cddb0ea40_0 .net "input_b", 1 0, L_0x557cdde244d0;  1 drivers
v0x557cddb0eb10_0 .net "inverted_out", 1 0, L_0x557cdde25880;  1 drivers
v0x557cddb0ebe0_0 .net "n_out", 1 0, L_0x557cdde26d80;  1 drivers
v0x557cddb0edb0_0 .net "negated_out", 1 0, L_0x557cdde26980;  1 drivers
v0x557cddb0eea0_0 .net "out", 1 0, L_0x557cdde26df0;  alias, 1 drivers
v0x557cddb0ef60_0 .net "p_out", 1 0, L_0x557cdde257c0;  1 drivers
v0x557cddb0f040_0 .net "t_out", 1 0, L_0x557cdde251d0;  1 drivers
L_0x557cdde25610 .concat [ 1 1 0 0], L_0x557cdde255a0, L_0x557cdde255a0;
L_0x557cdde25940 .concat8 [ 1 1 0 0], L_0x7f5061445d78, L_0x7f5061445d30;
L_0x557cdde26bb0 .part L_0x557cdde25940, 1, 1;
L_0x557cdde26c50 .concat [ 1 1 0 0], L_0x557cdde255a0, L_0x557cdde255a0;
S_0x557cddb070a0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb06d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb07290 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb0a1e0_0 .net "S", 1 0, L_0x557cdde251d0;  alias, 1 drivers
v0x557cddb0a2c0_0 .net "a", 1 0, L_0x557cdde23d30;  alias, 1 drivers
v0x557cddb0a3a0_0 .net "b", 1 0, L_0x557cdde244d0;  alias, 1 drivers
v0x557cddb0a460_0 .net "carin", 1 0, L_0x557cdde25270;  1 drivers
v0x557cddb0a540_0 .net "cin", 0 0, L_0x7f5061445ca0;  alias, 1 drivers
v0x557cddb0a680_0 .net "cout", 0 0, L_0x557cdde253b0;  alias, 1 drivers
L_0x557cdde24800 .part L_0x557cdde23d30, 1, 1;
L_0x557cdde249c0 .part L_0x557cdde244d0, 1, 1;
L_0x557cdde24af0 .part L_0x557cdde25270, 0, 1;
L_0x557cdde24ee0 .part L_0x557cdde23d30, 0, 1;
L_0x557cdde25010 .part L_0x557cdde244d0, 0, 1;
L_0x557cdde251d0 .concat8 [ 1 1 0 0], L_0x557cdde24d00, L_0x557cdde24620;
L_0x557cdde25270 .concat8 [ 1 1 0 0], L_0x557cdde24e70, L_0x557cdde24790;
L_0x557cdde253b0 .part L_0x557cdde25270, 1, 1;
S_0x557cddb073e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb070a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde24e70 .functor OR 1, L_0x557cdde24c90, L_0x557cdde24e00, C4<0>, C4<0>;
v0x557cddb08300_0 .net "S", 0 0, L_0x557cdde24d00;  1 drivers
v0x557cddb083c0_0 .net "a", 0 0, L_0x557cdde24ee0;  1 drivers
v0x557cddb08490_0 .net "b", 0 0, L_0x557cdde25010;  1 drivers
v0x557cddb08590_0 .net "c_1", 0 0, L_0x557cdde24c90;  1 drivers
v0x557cddb08660_0 .net "c_2", 0 0, L_0x557cdde24e00;  1 drivers
v0x557cddb08750_0 .net "cin", 0 0, L_0x7f5061445ca0;  alias, 1 drivers
v0x557cddb08820_0 .net "cout", 0 0, L_0x557cdde24e70;  1 drivers
v0x557cddb088c0_0 .net "h_1_out", 0 0, L_0x557cdde24c20;  1 drivers
S_0x557cddb07680 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb073e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde24c20 .functor XOR 1, L_0x557cdde24ee0, L_0x557cdde25010, C4<0>, C4<0>;
L_0x557cdde24c90 .functor AND 1, L_0x557cdde24ee0, L_0x557cdde25010, C4<1>, C4<1>;
v0x557cddb07910_0 .net "S", 0 0, L_0x557cdde24c20;  alias, 1 drivers
v0x557cddb079f0_0 .net "a", 0 0, L_0x557cdde24ee0;  alias, 1 drivers
v0x557cddb07ab0_0 .net "b", 0 0, L_0x557cdde25010;  alias, 1 drivers
v0x557cddb07b80_0 .net "cout", 0 0, L_0x557cdde24c90;  alias, 1 drivers
S_0x557cddb07cf0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb073e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde24d00 .functor XOR 1, L_0x557cdde24c20, L_0x7f5061445ca0, C4<0>, C4<0>;
L_0x557cdde24e00 .functor AND 1, L_0x557cdde24c20, L_0x7f5061445ca0, C4<1>, C4<1>;
v0x557cddb07f50_0 .net "S", 0 0, L_0x557cdde24d00;  alias, 1 drivers
v0x557cddb08010_0 .net "a", 0 0, L_0x557cdde24c20;  alias, 1 drivers
v0x557cddb08100_0 .net "b", 0 0, L_0x7f5061445ca0;  alias, 1 drivers
v0x557cddb081d0_0 .net "cout", 0 0, L_0x557cdde24e00;  alias, 1 drivers
S_0x557cddb089b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb070a0;
 .timescale 0 0;
P_0x557cddb08ba0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb08c60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb089b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde24790 .functor OR 1, L_0x557cdde245b0, L_0x557cdde24720, C4<0>, C4<0>;
v0x557cddb09b30_0 .net "S", 0 0, L_0x557cdde24620;  1 drivers
v0x557cddb09bf0_0 .net "a", 0 0, L_0x557cdde24800;  1 drivers
v0x557cddb09cc0_0 .net "b", 0 0, L_0x557cdde249c0;  1 drivers
v0x557cddb09dc0_0 .net "c_1", 0 0, L_0x557cdde245b0;  1 drivers
v0x557cddb09e90_0 .net "c_2", 0 0, L_0x557cdde24720;  1 drivers
v0x557cddb09f80_0 .net "cin", 0 0, L_0x557cdde24af0;  1 drivers
v0x557cddb0a050_0 .net "cout", 0 0, L_0x557cdde24790;  1 drivers
v0x557cddb0a0f0_0 .net "h_1_out", 0 0, L_0x557cdde24540;  1 drivers
S_0x557cddb08eb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb08c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde24540 .functor XOR 1, L_0x557cdde24800, L_0x557cdde249c0, C4<0>, C4<0>;
L_0x557cdde245b0 .functor AND 1, L_0x557cdde24800, L_0x557cdde249c0, C4<1>, C4<1>;
v0x557cddb09140_0 .net "S", 0 0, L_0x557cdde24540;  alias, 1 drivers
v0x557cddb09220_0 .net "a", 0 0, L_0x557cdde24800;  alias, 1 drivers
v0x557cddb092e0_0 .net "b", 0 0, L_0x557cdde249c0;  alias, 1 drivers
v0x557cddb093b0_0 .net "cout", 0 0, L_0x557cdde245b0;  alias, 1 drivers
S_0x557cddb09520 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb08c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde24620 .functor XOR 1, L_0x557cdde24540, L_0x557cdde24af0, C4<0>, C4<0>;
L_0x557cdde24720 .functor AND 1, L_0x557cdde24540, L_0x557cdde24af0, C4<1>, C4<1>;
v0x557cddb09780_0 .net "S", 0 0, L_0x557cdde24620;  alias, 1 drivers
v0x557cddb09840_0 .net "a", 0 0, L_0x557cdde24540;  alias, 1 drivers
v0x557cddb09930_0 .net "b", 0 0, L_0x557cdde24af0;  alias, 1 drivers
v0x557cddb09a00_0 .net "cout", 0 0, L_0x557cdde24720;  alias, 1 drivers
S_0x557cddb0a7e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb06d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb0a9d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb0d8d0_0 .net "S", 1 0, L_0x557cdde26980;  alias, 1 drivers
v0x557cddb0d9b0_0 .net "a", 1 0, L_0x557cdde25880;  alias, 1 drivers
v0x557cddb0da90_0 .net "b", 1 0, L_0x557cdde25940;  alias, 1 drivers
v0x557cddb0db50_0 .net "carin", 1 0, L_0x557cdde26a20;  1 drivers
v0x557cddb0dc30_0 .net "cin", 0 0, L_0x557cdde26bb0;  1 drivers
v0x557cddb0dd70_0 .net "cout", 0 0, L_0x557cdde26ac0;  alias, 1 drivers
L_0x557cdde25ed0 .part L_0x557cdde25880, 1, 1;
L_0x557cdde26000 .part L_0x557cdde25940, 1, 1;
L_0x557cdde26130 .part L_0x557cdde26a20, 0, 1;
L_0x557cdde26600 .part L_0x557cdde25880, 0, 1;
L_0x557cdde267c0 .part L_0x557cdde25940, 0, 1;
L_0x557cdde26980 .concat8 [ 1 1 0 0], L_0x557cdde26340, L_0x557cdde25c50;
L_0x557cdde26a20 .concat8 [ 1 1 0 0], L_0x557cdde26590, L_0x557cdde25e60;
L_0x557cdde26ac0 .part L_0x557cdde26a20, 1, 1;
S_0x557cddb0aaf0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb0a7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde26590 .functor OR 1, L_0x557cdde262d0, L_0x557cdde26490, C4<0>, C4<0>;
v0x557cddb0b9f0_0 .net "S", 0 0, L_0x557cdde26340;  1 drivers
v0x557cddb0bab0_0 .net "a", 0 0, L_0x557cdde26600;  1 drivers
v0x557cddb0bb80_0 .net "b", 0 0, L_0x557cdde267c0;  1 drivers
v0x557cddb0bc80_0 .net "c_1", 0 0, L_0x557cdde262d0;  1 drivers
v0x557cddb0bd50_0 .net "c_2", 0 0, L_0x557cdde26490;  1 drivers
v0x557cddb0be40_0 .net "cin", 0 0, L_0x557cdde26bb0;  alias, 1 drivers
v0x557cddb0bf10_0 .net "cout", 0 0, L_0x557cdde26590;  1 drivers
v0x557cddb0bfb0_0 .net "h_1_out", 0 0, L_0x557cdde26260;  1 drivers
S_0x557cddb0ad70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb0aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde26260 .functor XOR 1, L_0x557cdde26600, L_0x557cdde267c0, C4<0>, C4<0>;
L_0x557cdde262d0 .functor AND 1, L_0x557cdde26600, L_0x557cdde267c0, C4<1>, C4<1>;
v0x557cddb0b000_0 .net "S", 0 0, L_0x557cdde26260;  alias, 1 drivers
v0x557cddb0b0e0_0 .net "a", 0 0, L_0x557cdde26600;  alias, 1 drivers
v0x557cddb0b1a0_0 .net "b", 0 0, L_0x557cdde267c0;  alias, 1 drivers
v0x557cddb0b270_0 .net "cout", 0 0, L_0x557cdde262d0;  alias, 1 drivers
S_0x557cddb0b3e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb0aaf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde26340 .functor XOR 1, L_0x557cdde26260, L_0x557cdde26bb0, C4<0>, C4<0>;
L_0x557cdde26490 .functor AND 1, L_0x557cdde26260, L_0x557cdde26bb0, C4<1>, C4<1>;
v0x557cddb0b640_0 .net "S", 0 0, L_0x557cdde26340;  alias, 1 drivers
v0x557cddb0b700_0 .net "a", 0 0, L_0x557cdde26260;  alias, 1 drivers
v0x557cddb0b7f0_0 .net "b", 0 0, L_0x557cdde26bb0;  alias, 1 drivers
v0x557cddb0b8c0_0 .net "cout", 0 0, L_0x557cdde26490;  alias, 1 drivers
S_0x557cddb0c0a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb0a7e0;
 .timescale 0 0;
P_0x557cddb0c290 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb0c350 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb0c0a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde25e60 .functor OR 1, L_0x557cdde25b90, L_0x557cdde25da0, C4<0>, C4<0>;
v0x557cddb0d220_0 .net "S", 0 0, L_0x557cdde25c50;  1 drivers
v0x557cddb0d2e0_0 .net "a", 0 0, L_0x557cdde25ed0;  1 drivers
v0x557cddb0d3b0_0 .net "b", 0 0, L_0x557cdde26000;  1 drivers
v0x557cddb0d4b0_0 .net "c_1", 0 0, L_0x557cdde25b90;  1 drivers
v0x557cddb0d580_0 .net "c_2", 0 0, L_0x557cdde25da0;  1 drivers
v0x557cddb0d670_0 .net "cin", 0 0, L_0x557cdde26130;  1 drivers
v0x557cddb0d740_0 .net "cout", 0 0, L_0x557cdde25e60;  1 drivers
v0x557cddb0d7e0_0 .net "h_1_out", 0 0, L_0x557cdde25a80;  1 drivers
S_0x557cddb0c5a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb0c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde25a80 .functor XOR 1, L_0x557cdde25ed0, L_0x557cdde26000, C4<0>, C4<0>;
L_0x557cdde25b90 .functor AND 1, L_0x557cdde25ed0, L_0x557cdde26000, C4<1>, C4<1>;
v0x557cddb0c830_0 .net "S", 0 0, L_0x557cdde25a80;  alias, 1 drivers
v0x557cddb0c910_0 .net "a", 0 0, L_0x557cdde25ed0;  alias, 1 drivers
v0x557cddb0c9d0_0 .net "b", 0 0, L_0x557cdde26000;  alias, 1 drivers
v0x557cddb0caa0_0 .net "cout", 0 0, L_0x557cdde25b90;  alias, 1 drivers
S_0x557cddb0cc10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb0c350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde25c50 .functor XOR 1, L_0x557cdde25a80, L_0x557cdde26130, C4<0>, C4<0>;
L_0x557cdde25da0 .functor AND 1, L_0x557cdde25a80, L_0x557cdde26130, C4<1>, C4<1>;
v0x557cddb0ce70_0 .net "S", 0 0, L_0x557cdde25c50;  alias, 1 drivers
v0x557cddb0cf30_0 .net "a", 0 0, L_0x557cdde25a80;  alias, 1 drivers
v0x557cddb0d020_0 .net "b", 0 0, L_0x557cdde26130;  alias, 1 drivers
v0x557cddb0d0f0_0 .net "cout", 0 0, L_0x557cdde25da0;  alias, 1 drivers
S_0x557cddb0f1e0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddb06b50;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb0f380 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde27050 .functor XOR 2, L_0x557cdde27290, L_0x557cdde24430, C4<00>, C4<00>;
L_0x557cdde284b0 .functor NOT 1, L_0x557cdde283c0, C4<0>, C4<0>, C4<0>;
L_0x557cdde285b0 .functor AND 1, L_0x557cdde27180, L_0x557cdde284b0, C4<1>, C4<1>;
L_0x557cdde28710 .functor NOT 2, L_0x557cdde28620, C4<00>, C4<00>, C4<00>;
L_0x557cdde287d0 .functor AND 2, L_0x557cdde28230, L_0x557cdde28710, C4<11>, C4<11>;
L_0x557cdde28890 .functor NOT 2, L_0x557cdde28230, C4<00>, C4<00>, C4<00>;
L_0x557cdde29e20 .functor AND 2, L_0x557cdde29a20, L_0x557cdde29cf0, C4<11>, C4<11>;
L_0x557cdde29e90 .functor OR 2, L_0x557cdde287d0, L_0x557cdde29e20, C4<00>, C4<00>;
v0x557cddb16300_0 .net *"_s0", 1 0, L_0x557cdde27290;  1 drivers
v0x557cddb16400_0 .net *"_s10", 1 0, L_0x557cdde28710;  1 drivers
L_0x7f5061445dc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb164e0_0 .net/2s *"_s18", 0 0, L_0x7f5061445dc0;  1 drivers
L_0x7f5061445e08 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb165a0_0 .net/2s *"_s23", 0 0, L_0x7f5061445e08;  1 drivers
v0x557cddb16680_0 .net *"_s27", 1 0, L_0x557cdde29cf0;  1 drivers
v0x557cddb167b0_0 .net *"_s4", 0 0, L_0x557cdde284b0;  1 drivers
v0x557cddb16890_0 .net *"_s8", 1 0, L_0x557cdde28620;  1 drivers
v0x557cddb16970_0 .net "a", 1 0, L_0x557cdde26df0;  alias, 1 drivers
v0x557cddb16a80_0 .net "a_or_s", 0 0, L_0x557cdde27180;  alias, 1 drivers
v0x557cddb16b20_0 .net "add_1", 1 0, L_0x557cdde289e0;  1 drivers
v0x557cddb16be0_0 .net "b", 1 0, L_0x557cdde24430;  alias, 1 drivers
v0x557cddb16ca0_0 .net "cout", 0 0, L_0x557cdde283c0;  alias, 1 drivers
v0x557cddb16d40_0 .net "diff_is_negative", 0 0, L_0x557cdde285b0;  1 drivers
v0x557cddb16de0_0 .net "dummy_cout", 0 0, L_0x557cdde29b60;  1 drivers
v0x557cddb16e80_0 .net "input_b", 1 0, L_0x557cdde27050;  1 drivers
v0x557cddb16f50_0 .net "inverted_out", 1 0, L_0x557cdde28890;  1 drivers
v0x557cddb17020_0 .net "n_out", 1 0, L_0x557cdde29e20;  1 drivers
v0x557cddb171f0_0 .net "negated_out", 1 0, L_0x557cdde29a20;  1 drivers
v0x557cddb172e0_0 .net "out", 1 0, L_0x557cdde29e90;  alias, 1 drivers
v0x557cddb173a0_0 .net "p_out", 1 0, L_0x557cdde287d0;  1 drivers
v0x557cddb17480_0 .net "t_out", 1 0, L_0x557cdde28230;  1 drivers
L_0x557cdde27290 .concat [ 1 1 0 0], L_0x557cdde27180, L_0x557cdde27180;
L_0x557cdde28620 .concat [ 1 1 0 0], L_0x557cdde285b0, L_0x557cdde285b0;
L_0x557cdde289e0 .concat8 [ 1 1 0 0], L_0x7f5061445e08, L_0x7f5061445dc0;
L_0x557cdde29c50 .part L_0x557cdde289e0, 1, 1;
L_0x557cdde29cf0 .concat [ 1 1 0 0], L_0x557cdde285b0, L_0x557cdde285b0;
S_0x557cddb0f4d0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb0f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb0f6a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb12620_0 .net "S", 1 0, L_0x557cdde28230;  alias, 1 drivers
v0x557cddb12700_0 .net "a", 1 0, L_0x557cdde26df0;  alias, 1 drivers
v0x557cddb127c0_0 .net "b", 1 0, L_0x557cdde27050;  alias, 1 drivers
v0x557cddb12890_0 .net "carin", 1 0, L_0x557cdde282d0;  1 drivers
v0x557cddb12970_0 .net "cin", 0 0, L_0x557cdde27180;  alias, 1 drivers
v0x557cddb12ab0_0 .net "cout", 0 0, L_0x557cdde283c0;  alias, 1 drivers
L_0x557cdde27820 .part L_0x557cdde26df0, 1, 1;
L_0x557cdde27950 .part L_0x557cdde27050, 1, 1;
L_0x557cdde27a80 .part L_0x557cdde282d0, 0, 1;
L_0x557cdde27fd0 .part L_0x557cdde26df0, 0, 1;
L_0x557cdde28070 .part L_0x557cdde27050, 0, 1;
L_0x557cdde28230 .concat8 [ 1 1 0 0], L_0x557cdde27c90, L_0x557cdde275a0;
L_0x557cdde282d0 .concat8 [ 1 1 0 0], L_0x557cdde27f60, L_0x557cdde277b0;
L_0x557cdde283c0 .part L_0x557cdde282d0, 1, 1;
S_0x557cddb0f820 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb0f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde27f60 .functor OR 1, L_0x557cdde27c20, L_0x557cdde27ef0, C4<0>, C4<0>;
v0x557cddb10740_0 .net "S", 0 0, L_0x557cdde27c90;  1 drivers
v0x557cddb10800_0 .net "a", 0 0, L_0x557cdde27fd0;  1 drivers
v0x557cddb108d0_0 .net "b", 0 0, L_0x557cdde28070;  1 drivers
v0x557cddb109d0_0 .net "c_1", 0 0, L_0x557cdde27c20;  1 drivers
v0x557cddb10aa0_0 .net "c_2", 0 0, L_0x557cdde27ef0;  1 drivers
v0x557cddb10b90_0 .net "cin", 0 0, L_0x557cdde27180;  alias, 1 drivers
v0x557cddb10c60_0 .net "cout", 0 0, L_0x557cdde27f60;  1 drivers
v0x557cddb10d00_0 .net "h_1_out", 0 0, L_0x557cdde27bb0;  1 drivers
S_0x557cddb0fac0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb0f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde27bb0 .functor XOR 1, L_0x557cdde27fd0, L_0x557cdde28070, C4<0>, C4<0>;
L_0x557cdde27c20 .functor AND 1, L_0x557cdde27fd0, L_0x557cdde28070, C4<1>, C4<1>;
v0x557cddb0fd50_0 .net "S", 0 0, L_0x557cdde27bb0;  alias, 1 drivers
v0x557cddb0fe30_0 .net "a", 0 0, L_0x557cdde27fd0;  alias, 1 drivers
v0x557cddb0fef0_0 .net "b", 0 0, L_0x557cdde28070;  alias, 1 drivers
v0x557cddb0ffc0_0 .net "cout", 0 0, L_0x557cdde27c20;  alias, 1 drivers
S_0x557cddb10130 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb0f820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde27c90 .functor XOR 1, L_0x557cdde27bb0, L_0x557cdde27180, C4<0>, C4<0>;
L_0x557cdde27ef0 .functor AND 1, L_0x557cdde27bb0, L_0x557cdde27180, C4<1>, C4<1>;
v0x557cddb10390_0 .net "S", 0 0, L_0x557cdde27c90;  alias, 1 drivers
v0x557cddb10450_0 .net "a", 0 0, L_0x557cdde27bb0;  alias, 1 drivers
v0x557cddb10540_0 .net "b", 0 0, L_0x557cdde27180;  alias, 1 drivers
v0x557cddb10610_0 .net "cout", 0 0, L_0x557cdde27ef0;  alias, 1 drivers
S_0x557cddb10df0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb0f4d0;
 .timescale 0 0;
P_0x557cddb10fe0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb110a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb10df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde277b0 .functor OR 1, L_0x557cdde274e0, L_0x557cdde276f0, C4<0>, C4<0>;
v0x557cddb11f70_0 .net "S", 0 0, L_0x557cdde275a0;  1 drivers
v0x557cddb12030_0 .net "a", 0 0, L_0x557cdde27820;  1 drivers
v0x557cddb12100_0 .net "b", 0 0, L_0x557cdde27950;  1 drivers
v0x557cddb12200_0 .net "c_1", 0 0, L_0x557cdde274e0;  1 drivers
v0x557cddb122d0_0 .net "c_2", 0 0, L_0x557cdde276f0;  1 drivers
v0x557cddb123c0_0 .net "cin", 0 0, L_0x557cdde27a80;  1 drivers
v0x557cddb12490_0 .net "cout", 0 0, L_0x557cdde277b0;  1 drivers
v0x557cddb12530_0 .net "h_1_out", 0 0, L_0x557cdde273d0;  1 drivers
S_0x557cddb112f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb110a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde273d0 .functor XOR 1, L_0x557cdde27820, L_0x557cdde27950, C4<0>, C4<0>;
L_0x557cdde274e0 .functor AND 1, L_0x557cdde27820, L_0x557cdde27950, C4<1>, C4<1>;
v0x557cddb11580_0 .net "S", 0 0, L_0x557cdde273d0;  alias, 1 drivers
v0x557cddb11660_0 .net "a", 0 0, L_0x557cdde27820;  alias, 1 drivers
v0x557cddb11720_0 .net "b", 0 0, L_0x557cdde27950;  alias, 1 drivers
v0x557cddb117f0_0 .net "cout", 0 0, L_0x557cdde274e0;  alias, 1 drivers
S_0x557cddb11960 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb110a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde275a0 .functor XOR 1, L_0x557cdde273d0, L_0x557cdde27a80, C4<0>, C4<0>;
L_0x557cdde276f0 .functor AND 1, L_0x557cdde273d0, L_0x557cdde27a80, C4<1>, C4<1>;
v0x557cddb11bc0_0 .net "S", 0 0, L_0x557cdde275a0;  alias, 1 drivers
v0x557cddb11c80_0 .net "a", 0 0, L_0x557cdde273d0;  alias, 1 drivers
v0x557cddb11d70_0 .net "b", 0 0, L_0x557cdde27a80;  alias, 1 drivers
v0x557cddb11e40_0 .net "cout", 0 0, L_0x557cdde276f0;  alias, 1 drivers
S_0x557cddb12c10 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb0f1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb12e00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb15d00_0 .net "S", 1 0, L_0x557cdde29a20;  alias, 1 drivers
v0x557cddb15de0_0 .net "a", 1 0, L_0x557cdde28890;  alias, 1 drivers
v0x557cddb15ec0_0 .net "b", 1 0, L_0x557cdde289e0;  alias, 1 drivers
v0x557cddb15f80_0 .net "carin", 1 0, L_0x557cdde29ac0;  1 drivers
v0x557cddb16060_0 .net "cin", 0 0, L_0x557cdde29c50;  1 drivers
v0x557cddb161a0_0 .net "cout", 0 0, L_0x557cdde29b60;  alias, 1 drivers
L_0x557cdde28f70 .part L_0x557cdde28890, 1, 1;
L_0x557cdde290a0 .part L_0x557cdde289e0, 1, 1;
L_0x557cdde291d0 .part L_0x557cdde29ac0, 0, 1;
L_0x557cdde296a0 .part L_0x557cdde28890, 0, 1;
L_0x557cdde29860 .part L_0x557cdde289e0, 0, 1;
L_0x557cdde29a20 .concat8 [ 1 1 0 0], L_0x557cdde293e0, L_0x557cdde28cf0;
L_0x557cdde29ac0 .concat8 [ 1 1 0 0], L_0x557cdde29630, L_0x557cdde28f00;
L_0x557cdde29b60 .part L_0x557cdde29ac0, 1, 1;
S_0x557cddb12f20 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb12c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde29630 .functor OR 1, L_0x557cdde29370, L_0x557cdde29530, C4<0>, C4<0>;
v0x557cddb13e20_0 .net "S", 0 0, L_0x557cdde293e0;  1 drivers
v0x557cddb13ee0_0 .net "a", 0 0, L_0x557cdde296a0;  1 drivers
v0x557cddb13fb0_0 .net "b", 0 0, L_0x557cdde29860;  1 drivers
v0x557cddb140b0_0 .net "c_1", 0 0, L_0x557cdde29370;  1 drivers
v0x557cddb14180_0 .net "c_2", 0 0, L_0x557cdde29530;  1 drivers
v0x557cddb14270_0 .net "cin", 0 0, L_0x557cdde29c50;  alias, 1 drivers
v0x557cddb14340_0 .net "cout", 0 0, L_0x557cdde29630;  1 drivers
v0x557cddb143e0_0 .net "h_1_out", 0 0, L_0x557cdde29300;  1 drivers
S_0x557cddb131a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb12f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde29300 .functor XOR 1, L_0x557cdde296a0, L_0x557cdde29860, C4<0>, C4<0>;
L_0x557cdde29370 .functor AND 1, L_0x557cdde296a0, L_0x557cdde29860, C4<1>, C4<1>;
v0x557cddb13430_0 .net "S", 0 0, L_0x557cdde29300;  alias, 1 drivers
v0x557cddb13510_0 .net "a", 0 0, L_0x557cdde296a0;  alias, 1 drivers
v0x557cddb135d0_0 .net "b", 0 0, L_0x557cdde29860;  alias, 1 drivers
v0x557cddb136a0_0 .net "cout", 0 0, L_0x557cdde29370;  alias, 1 drivers
S_0x557cddb13810 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb12f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde293e0 .functor XOR 1, L_0x557cdde29300, L_0x557cdde29c50, C4<0>, C4<0>;
L_0x557cdde29530 .functor AND 1, L_0x557cdde29300, L_0x557cdde29c50, C4<1>, C4<1>;
v0x557cddb13a70_0 .net "S", 0 0, L_0x557cdde293e0;  alias, 1 drivers
v0x557cddb13b30_0 .net "a", 0 0, L_0x557cdde29300;  alias, 1 drivers
v0x557cddb13c20_0 .net "b", 0 0, L_0x557cdde29c50;  alias, 1 drivers
v0x557cddb13cf0_0 .net "cout", 0 0, L_0x557cdde29530;  alias, 1 drivers
S_0x557cddb144d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb12c10;
 .timescale 0 0;
P_0x557cddb146c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb14780 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb144d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde28f00 .functor OR 1, L_0x557cdde28c30, L_0x557cdde28e40, C4<0>, C4<0>;
v0x557cddb15650_0 .net "S", 0 0, L_0x557cdde28cf0;  1 drivers
v0x557cddb15710_0 .net "a", 0 0, L_0x557cdde28f70;  1 drivers
v0x557cddb157e0_0 .net "b", 0 0, L_0x557cdde290a0;  1 drivers
v0x557cddb158e0_0 .net "c_1", 0 0, L_0x557cdde28c30;  1 drivers
v0x557cddb159b0_0 .net "c_2", 0 0, L_0x557cdde28e40;  1 drivers
v0x557cddb15aa0_0 .net "cin", 0 0, L_0x557cdde291d0;  1 drivers
v0x557cddb15b70_0 .net "cout", 0 0, L_0x557cdde28f00;  1 drivers
v0x557cddb15c10_0 .net "h_1_out", 0 0, L_0x557cdde28b20;  1 drivers
S_0x557cddb149d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb14780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde28b20 .functor XOR 1, L_0x557cdde28f70, L_0x557cdde290a0, C4<0>, C4<0>;
L_0x557cdde28c30 .functor AND 1, L_0x557cdde28f70, L_0x557cdde290a0, C4<1>, C4<1>;
v0x557cddb14c60_0 .net "S", 0 0, L_0x557cdde28b20;  alias, 1 drivers
v0x557cddb14d40_0 .net "a", 0 0, L_0x557cdde28f70;  alias, 1 drivers
v0x557cddb14e00_0 .net "b", 0 0, L_0x557cdde290a0;  alias, 1 drivers
v0x557cddb14ed0_0 .net "cout", 0 0, L_0x557cdde28c30;  alias, 1 drivers
S_0x557cddb15040 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb14780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde28cf0 .functor XOR 1, L_0x557cdde28b20, L_0x557cdde291d0, C4<0>, C4<0>;
L_0x557cdde28e40 .functor AND 1, L_0x557cdde28b20, L_0x557cdde291d0, C4<1>, C4<1>;
v0x557cddb152a0_0 .net "S", 0 0, L_0x557cdde28cf0;  alias, 1 drivers
v0x557cddb15360_0 .net "a", 0 0, L_0x557cdde28b20;  alias, 1 drivers
v0x557cddb15450_0 .net "b", 0 0, L_0x557cdde291d0;  alias, 1 drivers
v0x557cddb15520_0 .net "cout", 0 0, L_0x557cdde28e40;  alias, 1 drivers
S_0x557cddb17620 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddb06b50;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb177a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddb1d770_0 .net "S", 3 0, L_0x557cdde2c350;  alias, 1 drivers
v0x557cddb1d880_0 .net "a", 3 0, L_0x557cdde2a0b0;  alias, 1 drivers
v0x557cddb1d960_0 .net "b", 3 0, L_0x557cdde2a490;  alias, 1 drivers
v0x557cddb1da20_0 .net "carin", 3 0, L_0x557cdde2c460;  1 drivers
L_0x7f5061445ee0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb1db00_0 .net "cin", 0 0, L_0x7f5061445ee0;  1 drivers
v0x557cddb1dc40_0 .net "cout", 0 0, L_0x557cdde2c590;  alias, 1 drivers
L_0x557cdde2aac0 .part L_0x557cdde2a0b0, 1, 1;
L_0x557cdde2abf0 .part L_0x557cdde2a490, 1, 1;
L_0x557cdde2ad20 .part L_0x557cdde2c460, 0, 1;
L_0x557cdde2b1b0 .part L_0x557cdde2a0b0, 2, 1;
L_0x557cdde2b370 .part L_0x557cdde2a490, 2, 1;
L_0x557cdde2b530 .part L_0x557cdde2c460, 1, 1;
L_0x557cdde2b970 .part L_0x557cdde2a0b0, 3, 1;
L_0x557cdde2baa0 .part L_0x557cdde2a490, 3, 1;
L_0x557cdde2bc20 .part L_0x557cdde2c460, 2, 1;
L_0x557cdde2c0f0 .part L_0x557cdde2a0b0, 0, 1;
L_0x557cdde2c220 .part L_0x557cdde2a490, 0, 1;
L_0x557cdde2c350 .concat8 [ 1 1 1 1], L_0x557cdde2be30, L_0x557cdde2a840, L_0x557cdde2af30, L_0x557cdde2b740;
L_0x557cdde2c460 .concat8 [ 1 1 1 1], L_0x557cdde2c080, L_0x557cdde2aa50, L_0x557cdde2b140, L_0x557cdde2b900;
L_0x557cdde2c590 .part L_0x557cdde2c460, 3, 1;
S_0x557cddb17920 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb17620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2c080 .functor OR 1, L_0x557cdde2bdc0, L_0x557cdde2bf80, C4<0>, C4<0>;
v0x557cddb18820_0 .net "S", 0 0, L_0x557cdde2be30;  1 drivers
v0x557cddb188e0_0 .net "a", 0 0, L_0x557cdde2c0f0;  1 drivers
v0x557cddb189b0_0 .net "b", 0 0, L_0x557cdde2c220;  1 drivers
v0x557cddb18ab0_0 .net "c_1", 0 0, L_0x557cdde2bdc0;  1 drivers
v0x557cddb18b80_0 .net "c_2", 0 0, L_0x557cdde2bf80;  1 drivers
v0x557cddb18c70_0 .net "cin", 0 0, L_0x7f5061445ee0;  alias, 1 drivers
v0x557cddb18d40_0 .net "cout", 0 0, L_0x557cdde2c080;  1 drivers
v0x557cddb18de0_0 .net "h_1_out", 0 0, L_0x557cdde2bd50;  1 drivers
S_0x557cddb17ba0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb17920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2bd50 .functor XOR 1, L_0x557cdde2c0f0, L_0x557cdde2c220, C4<0>, C4<0>;
L_0x557cdde2bdc0 .functor AND 1, L_0x557cdde2c0f0, L_0x557cdde2c220, C4<1>, C4<1>;
v0x557cddb17e30_0 .net "S", 0 0, L_0x557cdde2bd50;  alias, 1 drivers
v0x557cddb17f10_0 .net "a", 0 0, L_0x557cdde2c0f0;  alias, 1 drivers
v0x557cddb17fd0_0 .net "b", 0 0, L_0x557cdde2c220;  alias, 1 drivers
v0x557cddb180a0_0 .net "cout", 0 0, L_0x557cdde2bdc0;  alias, 1 drivers
S_0x557cddb18210 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb17920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2be30 .functor XOR 1, L_0x557cdde2bd50, L_0x7f5061445ee0, C4<0>, C4<0>;
L_0x557cdde2bf80 .functor AND 1, L_0x557cdde2bd50, L_0x7f5061445ee0, C4<1>, C4<1>;
v0x557cddb18470_0 .net "S", 0 0, L_0x557cdde2be30;  alias, 1 drivers
v0x557cddb18530_0 .net "a", 0 0, L_0x557cdde2bd50;  alias, 1 drivers
v0x557cddb18620_0 .net "b", 0 0, L_0x7f5061445ee0;  alias, 1 drivers
v0x557cddb186f0_0 .net "cout", 0 0, L_0x557cdde2bf80;  alias, 1 drivers
S_0x557cddb18ed0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb17620;
 .timescale 0 0;
P_0x557cddb190c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb19180 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb18ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2aa50 .functor OR 1, L_0x557cdde2a780, L_0x557cdde2a990, C4<0>, C4<0>;
v0x557cddb1a050_0 .net "S", 0 0, L_0x557cdde2a840;  1 drivers
v0x557cddb1a110_0 .net "a", 0 0, L_0x557cdde2aac0;  1 drivers
v0x557cddb1a1e0_0 .net "b", 0 0, L_0x557cdde2abf0;  1 drivers
v0x557cddb1a2e0_0 .net "c_1", 0 0, L_0x557cdde2a780;  1 drivers
v0x557cddb1a3b0_0 .net "c_2", 0 0, L_0x557cdde2a990;  1 drivers
v0x557cddb1a4a0_0 .net "cin", 0 0, L_0x557cdde2ad20;  1 drivers
v0x557cddb1a570_0 .net "cout", 0 0, L_0x557cdde2aa50;  1 drivers
v0x557cddb1a610_0 .net "h_1_out", 0 0, L_0x557cdde2a670;  1 drivers
S_0x557cddb193d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb19180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2a670 .functor XOR 1, L_0x557cdde2aac0, L_0x557cdde2abf0, C4<0>, C4<0>;
L_0x557cdde2a780 .functor AND 1, L_0x557cdde2aac0, L_0x557cdde2abf0, C4<1>, C4<1>;
v0x557cddb19660_0 .net "S", 0 0, L_0x557cdde2a670;  alias, 1 drivers
v0x557cddb19740_0 .net "a", 0 0, L_0x557cdde2aac0;  alias, 1 drivers
v0x557cddb19800_0 .net "b", 0 0, L_0x557cdde2abf0;  alias, 1 drivers
v0x557cddb198d0_0 .net "cout", 0 0, L_0x557cdde2a780;  alias, 1 drivers
S_0x557cddb19a40 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb19180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2a840 .functor XOR 1, L_0x557cdde2a670, L_0x557cdde2ad20, C4<0>, C4<0>;
L_0x557cdde2a990 .functor AND 1, L_0x557cdde2a670, L_0x557cdde2ad20, C4<1>, C4<1>;
v0x557cddb19ca0_0 .net "S", 0 0, L_0x557cdde2a840;  alias, 1 drivers
v0x557cddb19d60_0 .net "a", 0 0, L_0x557cdde2a670;  alias, 1 drivers
v0x557cddb19e50_0 .net "b", 0 0, L_0x557cdde2ad20;  alias, 1 drivers
v0x557cddb19f20_0 .net "cout", 0 0, L_0x557cdde2a990;  alias, 1 drivers
S_0x557cddb1a700 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddb17620;
 .timescale 0 0;
P_0x557cddb1a8d0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddb1a990 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb1a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2b140 .functor OR 1, L_0x557cdde2aec0, L_0x557cdde2b080, C4<0>, C4<0>;
v0x557cddb1b890_0 .net "S", 0 0, L_0x557cdde2af30;  1 drivers
v0x557cddb1b950_0 .net "a", 0 0, L_0x557cdde2b1b0;  1 drivers
v0x557cddb1ba20_0 .net "b", 0 0, L_0x557cdde2b370;  1 drivers
v0x557cddb1bb20_0 .net "c_1", 0 0, L_0x557cdde2aec0;  1 drivers
v0x557cddb1bbf0_0 .net "c_2", 0 0, L_0x557cdde2b080;  1 drivers
v0x557cddb1bce0_0 .net "cin", 0 0, L_0x557cdde2b530;  1 drivers
v0x557cddb1bdb0_0 .net "cout", 0 0, L_0x557cdde2b140;  1 drivers
v0x557cddb1be50_0 .net "h_1_out", 0 0, L_0x557cdde2ae50;  1 drivers
S_0x557cddb1ac10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb1a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2ae50 .functor XOR 1, L_0x557cdde2b1b0, L_0x557cdde2b370, C4<0>, C4<0>;
L_0x557cdde2aec0 .functor AND 1, L_0x557cdde2b1b0, L_0x557cdde2b370, C4<1>, C4<1>;
v0x557cddb1aea0_0 .net "S", 0 0, L_0x557cdde2ae50;  alias, 1 drivers
v0x557cddb1af80_0 .net "a", 0 0, L_0x557cdde2b1b0;  alias, 1 drivers
v0x557cddb1b040_0 .net "b", 0 0, L_0x557cdde2b370;  alias, 1 drivers
v0x557cddb1b110_0 .net "cout", 0 0, L_0x557cdde2aec0;  alias, 1 drivers
S_0x557cddb1b280 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb1a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2af30 .functor XOR 1, L_0x557cdde2ae50, L_0x557cdde2b530, C4<0>, C4<0>;
L_0x557cdde2b080 .functor AND 1, L_0x557cdde2ae50, L_0x557cdde2b530, C4<1>, C4<1>;
v0x557cddb1b4e0_0 .net "S", 0 0, L_0x557cdde2af30;  alias, 1 drivers
v0x557cddb1b5a0_0 .net "a", 0 0, L_0x557cdde2ae50;  alias, 1 drivers
v0x557cddb1b690_0 .net "b", 0 0, L_0x557cdde2b530;  alias, 1 drivers
v0x557cddb1b760_0 .net "cout", 0 0, L_0x557cdde2b080;  alias, 1 drivers
S_0x557cddb1bf40 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddb17620;
 .timescale 0 0;
P_0x557cddb1c110 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddb1c1f0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb1bf40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2b900 .functor OR 1, L_0x557cdde2b6d0, L_0x557cdde2b840, C4<0>, C4<0>;
v0x557cddb1d0c0_0 .net "S", 0 0, L_0x557cdde2b740;  1 drivers
v0x557cddb1d180_0 .net "a", 0 0, L_0x557cdde2b970;  1 drivers
v0x557cddb1d250_0 .net "b", 0 0, L_0x557cdde2baa0;  1 drivers
v0x557cddb1d350_0 .net "c_1", 0 0, L_0x557cdde2b6d0;  1 drivers
v0x557cddb1d420_0 .net "c_2", 0 0, L_0x557cdde2b840;  1 drivers
v0x557cddb1d510_0 .net "cin", 0 0, L_0x557cdde2bc20;  1 drivers
v0x557cddb1d5e0_0 .net "cout", 0 0, L_0x557cdde2b900;  1 drivers
v0x557cddb1d680_0 .net "h_1_out", 0 0, L_0x557cdde2b660;  1 drivers
S_0x557cddb1c440 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb1c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2b660 .functor XOR 1, L_0x557cdde2b970, L_0x557cdde2baa0, C4<0>, C4<0>;
L_0x557cdde2b6d0 .functor AND 1, L_0x557cdde2b970, L_0x557cdde2baa0, C4<1>, C4<1>;
v0x557cddb1c6d0_0 .net "S", 0 0, L_0x557cdde2b660;  alias, 1 drivers
v0x557cddb1c7b0_0 .net "a", 0 0, L_0x557cdde2b970;  alias, 1 drivers
v0x557cddb1c870_0 .net "b", 0 0, L_0x557cdde2baa0;  alias, 1 drivers
v0x557cddb1c940_0 .net "cout", 0 0, L_0x557cdde2b6d0;  alias, 1 drivers
S_0x557cddb1cab0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb1c1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2b740 .functor XOR 1, L_0x557cdde2b660, L_0x557cdde2bc20, C4<0>, C4<0>;
L_0x557cdde2b840 .functor AND 1, L_0x557cdde2b660, L_0x557cdde2bc20, C4<1>, C4<1>;
v0x557cddb1cd10_0 .net "S", 0 0, L_0x557cdde2b740;  alias, 1 drivers
v0x557cddb1cdd0_0 .net "a", 0 0, L_0x557cdde2b660;  alias, 1 drivers
v0x557cddb1cec0_0 .net "b", 0 0, L_0x557cdde2bc20;  alias, 1 drivers
v0x557cddb1cf90_0 .net "cout", 0 0, L_0x557cdde2b840;  alias, 1 drivers
S_0x557cddb201c0 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde2c3f0 .functor BUFZ 2, L_0x557cdde232a0, C4<00>, C4<00>, C4<00>;
L_0x557cdde2c950 .functor BUFZ 2, L_0x557cdde23570, C4<00>, C4<00>, C4<00>;
L_0x557cdde2c9c0 .functor AND 1, L_0x557cdde2c6d0, L_0x557cdde2c860, C4<1>, C4<1>;
L_0x557cdde2cc10 .functor AND 1, L_0x557cdde2c630, L_0x557cdde2c7c0, C4<1>, C4<1>;
L_0x557cdde2ceb0 .functor NOT 1, L_0x557cdde2c630, C4<0>, C4<0>, C4<0>;
L_0x557cdde2cf20 .functor AND 1, L_0x557cdde2ceb0, L_0x557cdde2c6d0, C4<1>, C4<1>;
L_0x557cdde2cfe0 .functor NOT 1, L_0x557cdde2c7c0, C4<0>, C4<0>, C4<0>;
L_0x557cdde2d050 .functor AND 1, L_0x557cdde2cfe0, L_0x557cdde2c860, C4<1>, C4<1>;
L_0x557cdde2d160 .functor XOR 1, L_0x557cdde2c630, L_0x557cdde2c6d0, C4<0>, C4<0>;
L_0x557cdde2d2f0 .functor XOR 1, L_0x557cdde2c7c0, L_0x557cdde2c860, C4<0>, C4<0>;
L_0x557cdde2d480 .functor AND 1, L_0x557cdde2d160, L_0x557cdde2d2f0, C4<1>, C4<1>;
L_0x557cdde302f0 .functor NOT 1, L_0x557cdde2cf20, C4<0>, C4<0>, C4<0>;
L_0x557cdde30420 .functor NOT 1, L_0x557cdde2d050, C4<0>, C4<0>, C4<0>;
L_0x557cdde304e0 .functor XOR 1, L_0x557cdde302f0, L_0x557cdde30420, C4<0>, C4<0>;
L_0x557cdde33420 .functor BUFZ 2, L_0x557cdde2cad0, C4<00>, C4<00>, C4<00>;
L_0x557cdde33620 .functor BUFZ 2, L_0x557cdde2cd20, C4<00>, C4<00>, C4<00>;
L_0x557cdde33800 .functor BUFZ 2, L_0x557cdde33270, C4<00>, C4<00>, C4<00>;
v0x557cddb373c0_0 .net "X", 1 0, L_0x557cdde232a0;  alias, 1 drivers
v0x557cddb374f0_0 .net "Xe", 0 0, L_0x557cdde2c6d0;  1 drivers
v0x557cddb375b0_0 .net "Xn", 0 0, L_0x557cdde2c630;  1 drivers
v0x557cddb37650_0 .net "Y", 1 0, L_0x557cdde23570;  alias, 1 drivers
v0x557cddb37760_0 .net "Ye", 0 0, L_0x557cdde2c860;  1 drivers
v0x557cddb37870_0 .net "Yn", 0 0, L_0x557cdde2c7c0;  1 drivers
v0x557cddb37930_0 .net "Z", 3 0, L_0x557cdde356e0;  alias, 1 drivers
v0x557cddb37a40_0 .net *"_s12", 0 0, L_0x557cdde2c9c0;  1 drivers
L_0x7f5061445f28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb37b20_0 .net/2s *"_s17", 0 0, L_0x7f5061445f28;  1 drivers
v0x557cddb37c00_0 .net *"_s21", 0 0, L_0x557cdde2cc10;  1 drivers
L_0x7f5061445f70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb37ce0_0 .net/2s *"_s26", 0 0, L_0x7f5061445f70;  1 drivers
v0x557cddb37dc0_0 .net *"_s30", 0 0, L_0x557cdde2ceb0;  1 drivers
v0x557cddb37ea0_0 .net *"_s34", 0 0, L_0x557cdde2cfe0;  1 drivers
v0x557cddb37f80_0 .net *"_s4", 1 0, L_0x557cdde2c3f0;  1 drivers
v0x557cddb38060_0 .net *"_s46", 0 0, L_0x557cdde2d480;  1 drivers
L_0x7f5061446048 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb38140_0 .net/2s *"_s51", 0 0, L_0x7f5061446048;  1 drivers
v0x557cddb38220_0 .net *"_s53", 0 0, L_0x557cdde302f0;  1 drivers
v0x557cddb38410_0 .net *"_s55", 0 0, L_0x557cdde30420;  1 drivers
v0x557cddb384f0_0 .net *"_s62", 1 0, L_0x557cdde33420;  1 drivers
v0x557cddb385d0_0 .net *"_s67", 1 0, L_0x557cdde33620;  1 drivers
L_0x7f50614461b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb386b0_0 .net/2s *"_s70", 0 0, L_0x7f50614461b0;  1 drivers
v0x557cddb38790_0 .net *"_s75", 1 0, L_0x557cdde33800;  1 drivers
L_0x7f50614461f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb38870_0 .net/2s *"_s79", 0 0, L_0x7f50614461f8;  1 drivers
v0x557cddb38950_0 .net *"_s9", 1 0, L_0x557cdde2c950;  1 drivers
L_0x7f5061446000 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb38a30_0 .net "add", 0 0, L_0x7f5061446000;  1 drivers
v0x557cddb38ad0_0 .net "big_z0_z2", 3 0, L_0x557cdde33490;  1 drivers
v0x557cddb38b90_0 .net "big_z1", 3 0, L_0x557cdde33870;  1 drivers
v0x557cddb38c30_0 .net "cout_z1", 0 0, L_0x557cdde317a0;  1 drivers
v0x557cddb38cd0_0 .net "cout_z1_1", 0 0, L_0x557cdde2e600;  1 drivers
v0x557cddb38d70_0 .net "dummy_cout", 0 0, L_0x557cdde359b0;  1 drivers
v0x557cddb38e10_0 .net "signX", 0 0, L_0x557cdde2cf20;  1 drivers
v0x557cddb38eb0_0 .net "signY", 0 0, L_0x557cdde2d050;  1 drivers
v0x557cddb38f50_0 .net "sign_z3", 0 0, L_0x557cdde304e0;  1 drivers
L_0x7f5061445fb8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb39290_0 .net "sub", 0 0, L_0x7f5061445fb8;  1 drivers
v0x557cddb59350_0 .net "z0", 1 0, L_0x557cdde2cad0;  1 drivers
v0x557cddb59410_0 .net "z1", 1 0, L_0x557cdde33270;  1 drivers
v0x557cddb594d0_0 .net "z1_1", 1 0, L_0x557cdde30150;  1 drivers
v0x557cddb59570_0 .net "z2", 1 0, L_0x557cdde2cd20;  1 drivers
v0x557cddb59630_0 .net "z3", 1 0, L_0x557cdde2d4f0;  1 drivers
v0x557cddb596d0_0 .net "z3_1", 0 0, L_0x557cdde2d160;  1 drivers
v0x557cddb59770_0 .net "z3_2", 0 0, L_0x557cdde2d2f0;  1 drivers
L_0x557cdde2c630 .part L_0x557cdde2c3f0, 1, 1;
L_0x557cdde2c6d0 .part L_0x557cdde2c3f0, 0, 1;
L_0x557cdde2c7c0 .part L_0x557cdde2c950, 1, 1;
L_0x557cdde2c860 .part L_0x557cdde2c950, 0, 1;
L_0x557cdde2cad0 .concat8 [ 1 1 0 0], L_0x557cdde2c9c0, L_0x7f5061445f28;
L_0x557cdde2cd20 .concat8 [ 1 1 0 0], L_0x557cdde2cc10, L_0x7f5061445f70;
L_0x557cdde2d4f0 .concat8 [ 1 1 0 0], L_0x557cdde2d480, L_0x7f5061446048;
L_0x557cdde33490 .concat8 [ 2 2 0 0], L_0x557cdde33420, L_0x557cdde33620;
L_0x557cdde33870 .concat8 [ 1 2 1 0], L_0x7f50614461b0, L_0x557cdde33800, L_0x7f50614461f8;
S_0x557cddb203e0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddb201c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb205d0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde2d590 .functor XOR 2, L_0x7f5061449768, L_0x557cdde2cd20, C4<00>, C4<00>;
L_0x557cdde2e6f0 .functor NOT 1, L_0x557cdde2e600, C4<0>, C4<0>, C4<0>;
L_0x557cdde2e7f0 .functor AND 1, L_0x7f5061446000, L_0x557cdde2e6f0, C4<1>, C4<1>;
L_0x557cdde2ea60 .functor NOT 2, L_0x557cdde2e970, C4<00>, C4<00>, C4<00>;
L_0x557cdde2eb20 .functor AND 2, L_0x557cdde2e470, L_0x557cdde2ea60, C4<11>, C4<11>;
L_0x557cdde2ebe0 .functor NOT 2, L_0x557cdde2e470, C4<00>, C4<00>, C4<00>;
L_0x557cdde300e0 .functor AND 2, L_0x557cdde2fce0, L_0x557cdde2ffb0, C4<11>, C4<11>;
L_0x557cdde30150 .functor OR 2, L_0x557cdde2eb20, L_0x557cdde300e0, C4<00>, C4<00>;
v0x557cddb27640_0 .net *"_s0", 1 0, L_0x7f5061449768;  1 drivers
v0x557cddb27740_0 .net *"_s10", 1 0, L_0x557cdde2ea60;  1 drivers
L_0x7f5061446090 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb27820_0 .net/2s *"_s18", 0 0, L_0x7f5061446090;  1 drivers
L_0x7f50614460d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb278e0_0 .net/2s *"_s23", 0 0, L_0x7f50614460d8;  1 drivers
v0x557cddb279c0_0 .net *"_s27", 1 0, L_0x557cdde2ffb0;  1 drivers
v0x557cddb27af0_0 .net *"_s4", 0 0, L_0x557cdde2e6f0;  1 drivers
v0x557cddb27bd0_0 .net *"_s8", 1 0, L_0x557cdde2e970;  1 drivers
v0x557cddb27cb0_0 .net "a", 1 0, L_0x557cdde2cad0;  alias, 1 drivers
v0x557cddb27d70_0 .net "a_or_s", 0 0, L_0x7f5061446000;  alias, 1 drivers
v0x557cddb27e10_0 .net "add_1", 1 0, L_0x557cdde2eca0;  1 drivers
v0x557cddb27eb0_0 .net "b", 1 0, L_0x557cdde2cd20;  alias, 1 drivers
v0x557cddb27f70_0 .net "cout", 0 0, L_0x557cdde2e600;  alias, 1 drivers
v0x557cddb28040_0 .net "diff_is_negative", 0 0, L_0x557cdde2e7f0;  1 drivers
v0x557cddb280e0_0 .net "dummy_cout", 0 0, L_0x557cdde2fe20;  1 drivers
v0x557cddb281b0_0 .net "input_b", 1 0, L_0x557cdde2d590;  1 drivers
v0x557cddb28280_0 .net "inverted_out", 1 0, L_0x557cdde2ebe0;  1 drivers
v0x557cddb28350_0 .net "n_out", 1 0, L_0x557cdde300e0;  1 drivers
v0x557cddb28410_0 .net "negated_out", 1 0, L_0x557cdde2fce0;  1 drivers
v0x557cddb28500_0 .net "out", 1 0, L_0x557cdde30150;  alias, 1 drivers
v0x557cddb285c0_0 .net "p_out", 1 0, L_0x557cdde2eb20;  1 drivers
v0x557cddb286a0_0 .net "t_out", 1 0, L_0x557cdde2e470;  1 drivers
L_0x557cdde2e970 .concat [ 1 1 0 0], L_0x557cdde2e7f0, L_0x557cdde2e7f0;
L_0x557cdde2eca0 .concat8 [ 1 1 0 0], L_0x7f50614460d8, L_0x7f5061446090;
L_0x557cdde2ff10 .part L_0x557cdde2eca0, 1, 1;
L_0x557cdde2ffb0 .concat [ 1 1 0 0], L_0x557cdde2e7f0, L_0x557cdde2e7f0;
S_0x557cddb207e0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb209d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb23950_0 .net "S", 1 0, L_0x557cdde2e470;  alias, 1 drivers
v0x557cddb23a30_0 .net "a", 1 0, L_0x557cdde2cad0;  alias, 1 drivers
v0x557cddb23b10_0 .net "b", 1 0, L_0x557cdde2d590;  alias, 1 drivers
v0x557cddb23bd0_0 .net "carin", 1 0, L_0x557cdde2e510;  1 drivers
v0x557cddb23cb0_0 .net "cin", 0 0, L_0x7f5061446000;  alias, 1 drivers
v0x557cddb23df0_0 .net "cout", 0 0, L_0x557cdde2e600;  alias, 1 drivers
L_0x557cdde2daa0 .part L_0x557cdde2cad0, 1, 1;
L_0x557cdde2dc60 .part L_0x557cdde2d590, 1, 1;
L_0x557cdde2dd90 .part L_0x557cdde2e510, 0, 1;
L_0x557cdde2e180 .part L_0x557cdde2cad0, 0, 1;
L_0x557cdde2e2b0 .part L_0x557cdde2d590, 0, 1;
L_0x557cdde2e470 .concat8 [ 1 1 0 0], L_0x557cdde2dfa0, L_0x557cdde2d820;
L_0x557cdde2e510 .concat8 [ 1 1 0 0], L_0x557cdde2e110, L_0x557cdde2da30;
L_0x557cdde2e600 .part L_0x557cdde2e510, 1, 1;
S_0x557cddb20b50 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb207e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2e110 .functor OR 1, L_0x557cdde2df30, L_0x557cdde2e0a0, C4<0>, C4<0>;
v0x557cddb21a70_0 .net "S", 0 0, L_0x557cdde2dfa0;  1 drivers
v0x557cddb21b30_0 .net "a", 0 0, L_0x557cdde2e180;  1 drivers
v0x557cddb21c00_0 .net "b", 0 0, L_0x557cdde2e2b0;  1 drivers
v0x557cddb21d00_0 .net "c_1", 0 0, L_0x557cdde2df30;  1 drivers
v0x557cddb21dd0_0 .net "c_2", 0 0, L_0x557cdde2e0a0;  1 drivers
v0x557cddb21ec0_0 .net "cin", 0 0, L_0x7f5061446000;  alias, 1 drivers
v0x557cddb21f90_0 .net "cout", 0 0, L_0x557cdde2e110;  1 drivers
v0x557cddb22030_0 .net "h_1_out", 0 0, L_0x557cdde2dec0;  1 drivers
S_0x557cddb20df0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb20b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2dec0 .functor XOR 1, L_0x557cdde2e180, L_0x557cdde2e2b0, C4<0>, C4<0>;
L_0x557cdde2df30 .functor AND 1, L_0x557cdde2e180, L_0x557cdde2e2b0, C4<1>, C4<1>;
v0x557cddb21080_0 .net "S", 0 0, L_0x557cdde2dec0;  alias, 1 drivers
v0x557cddb21160_0 .net "a", 0 0, L_0x557cdde2e180;  alias, 1 drivers
v0x557cddb21220_0 .net "b", 0 0, L_0x557cdde2e2b0;  alias, 1 drivers
v0x557cddb212f0_0 .net "cout", 0 0, L_0x557cdde2df30;  alias, 1 drivers
S_0x557cddb21460 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb20b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2dfa0 .functor XOR 1, L_0x557cdde2dec0, L_0x7f5061446000, C4<0>, C4<0>;
L_0x557cdde2e0a0 .functor AND 1, L_0x557cdde2dec0, L_0x7f5061446000, C4<1>, C4<1>;
v0x557cddb216c0_0 .net "S", 0 0, L_0x557cdde2dfa0;  alias, 1 drivers
v0x557cddb21780_0 .net "a", 0 0, L_0x557cdde2dec0;  alias, 1 drivers
v0x557cddb21870_0 .net "b", 0 0, L_0x7f5061446000;  alias, 1 drivers
v0x557cddb21940_0 .net "cout", 0 0, L_0x557cdde2e0a0;  alias, 1 drivers
S_0x557cddb22120 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb207e0;
 .timescale 0 0;
P_0x557cddb22310 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb223d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb22120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2da30 .functor OR 1, L_0x557cdde2d760, L_0x557cdde2d970, C4<0>, C4<0>;
v0x557cddb232a0_0 .net "S", 0 0, L_0x557cdde2d820;  1 drivers
v0x557cddb23360_0 .net "a", 0 0, L_0x557cdde2daa0;  1 drivers
v0x557cddb23430_0 .net "b", 0 0, L_0x557cdde2dc60;  1 drivers
v0x557cddb23530_0 .net "c_1", 0 0, L_0x557cdde2d760;  1 drivers
v0x557cddb23600_0 .net "c_2", 0 0, L_0x557cdde2d970;  1 drivers
v0x557cddb236f0_0 .net "cin", 0 0, L_0x557cdde2dd90;  1 drivers
v0x557cddb237c0_0 .net "cout", 0 0, L_0x557cdde2da30;  1 drivers
v0x557cddb23860_0 .net "h_1_out", 0 0, L_0x557cdde2d650;  1 drivers
S_0x557cddb22620 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb223d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2d650 .functor XOR 1, L_0x557cdde2daa0, L_0x557cdde2dc60, C4<0>, C4<0>;
L_0x557cdde2d760 .functor AND 1, L_0x557cdde2daa0, L_0x557cdde2dc60, C4<1>, C4<1>;
v0x557cddb228b0_0 .net "S", 0 0, L_0x557cdde2d650;  alias, 1 drivers
v0x557cddb22990_0 .net "a", 0 0, L_0x557cdde2daa0;  alias, 1 drivers
v0x557cddb22a50_0 .net "b", 0 0, L_0x557cdde2dc60;  alias, 1 drivers
v0x557cddb22b20_0 .net "cout", 0 0, L_0x557cdde2d760;  alias, 1 drivers
S_0x557cddb22c90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb223d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2d820 .functor XOR 1, L_0x557cdde2d650, L_0x557cdde2dd90, C4<0>, C4<0>;
L_0x557cdde2d970 .functor AND 1, L_0x557cdde2d650, L_0x557cdde2dd90, C4<1>, C4<1>;
v0x557cddb22ef0_0 .net "S", 0 0, L_0x557cdde2d820;  alias, 1 drivers
v0x557cddb22fb0_0 .net "a", 0 0, L_0x557cdde2d650;  alias, 1 drivers
v0x557cddb230a0_0 .net "b", 0 0, L_0x557cdde2dd90;  alias, 1 drivers
v0x557cddb23170_0 .net "cout", 0 0, L_0x557cdde2d970;  alias, 1 drivers
S_0x557cddb23f50 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb203e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb24140 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb27040_0 .net "S", 1 0, L_0x557cdde2fce0;  alias, 1 drivers
v0x557cddb27120_0 .net "a", 1 0, L_0x557cdde2ebe0;  alias, 1 drivers
v0x557cddb27200_0 .net "b", 1 0, L_0x557cdde2eca0;  alias, 1 drivers
v0x557cddb272c0_0 .net "carin", 1 0, L_0x557cdde2fd80;  1 drivers
v0x557cddb273a0_0 .net "cin", 0 0, L_0x557cdde2ff10;  1 drivers
v0x557cddb274e0_0 .net "cout", 0 0, L_0x557cdde2fe20;  alias, 1 drivers
L_0x557cdde2f230 .part L_0x557cdde2ebe0, 1, 1;
L_0x557cdde2f360 .part L_0x557cdde2eca0, 1, 1;
L_0x557cdde2f490 .part L_0x557cdde2fd80, 0, 1;
L_0x557cdde2f960 .part L_0x557cdde2ebe0, 0, 1;
L_0x557cdde2fb20 .part L_0x557cdde2eca0, 0, 1;
L_0x557cdde2fce0 .concat8 [ 1 1 0 0], L_0x557cdde2f6a0, L_0x557cdde2efb0;
L_0x557cdde2fd80 .concat8 [ 1 1 0 0], L_0x557cdde2f8f0, L_0x557cdde2f1c0;
L_0x557cdde2fe20 .part L_0x557cdde2fd80, 1, 1;
S_0x557cddb24260 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb23f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2f8f0 .functor OR 1, L_0x557cdde2f630, L_0x557cdde2f7f0, C4<0>, C4<0>;
v0x557cddb25160_0 .net "S", 0 0, L_0x557cdde2f6a0;  1 drivers
v0x557cddb25220_0 .net "a", 0 0, L_0x557cdde2f960;  1 drivers
v0x557cddb252f0_0 .net "b", 0 0, L_0x557cdde2fb20;  1 drivers
v0x557cddb253f0_0 .net "c_1", 0 0, L_0x557cdde2f630;  1 drivers
v0x557cddb254c0_0 .net "c_2", 0 0, L_0x557cdde2f7f0;  1 drivers
v0x557cddb255b0_0 .net "cin", 0 0, L_0x557cdde2ff10;  alias, 1 drivers
v0x557cddb25680_0 .net "cout", 0 0, L_0x557cdde2f8f0;  1 drivers
v0x557cddb25720_0 .net "h_1_out", 0 0, L_0x557cdde2f5c0;  1 drivers
S_0x557cddb244e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb24260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2f5c0 .functor XOR 1, L_0x557cdde2f960, L_0x557cdde2fb20, C4<0>, C4<0>;
L_0x557cdde2f630 .functor AND 1, L_0x557cdde2f960, L_0x557cdde2fb20, C4<1>, C4<1>;
v0x557cddb24770_0 .net "S", 0 0, L_0x557cdde2f5c0;  alias, 1 drivers
v0x557cddb24850_0 .net "a", 0 0, L_0x557cdde2f960;  alias, 1 drivers
v0x557cddb24910_0 .net "b", 0 0, L_0x557cdde2fb20;  alias, 1 drivers
v0x557cddb249e0_0 .net "cout", 0 0, L_0x557cdde2f630;  alias, 1 drivers
S_0x557cddb24b50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb24260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2f6a0 .functor XOR 1, L_0x557cdde2f5c0, L_0x557cdde2ff10, C4<0>, C4<0>;
L_0x557cdde2f7f0 .functor AND 1, L_0x557cdde2f5c0, L_0x557cdde2ff10, C4<1>, C4<1>;
v0x557cddb24db0_0 .net "S", 0 0, L_0x557cdde2f6a0;  alias, 1 drivers
v0x557cddb24e70_0 .net "a", 0 0, L_0x557cdde2f5c0;  alias, 1 drivers
v0x557cddb24f60_0 .net "b", 0 0, L_0x557cdde2ff10;  alias, 1 drivers
v0x557cddb25030_0 .net "cout", 0 0, L_0x557cdde2f7f0;  alias, 1 drivers
S_0x557cddb25810 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb23f50;
 .timescale 0 0;
P_0x557cddb25a00 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb25ac0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb25810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde2f1c0 .functor OR 1, L_0x557cdde2eef0, L_0x557cdde2f100, C4<0>, C4<0>;
v0x557cddb26990_0 .net "S", 0 0, L_0x557cdde2efb0;  1 drivers
v0x557cddb26a50_0 .net "a", 0 0, L_0x557cdde2f230;  1 drivers
v0x557cddb26b20_0 .net "b", 0 0, L_0x557cdde2f360;  1 drivers
v0x557cddb26c20_0 .net "c_1", 0 0, L_0x557cdde2eef0;  1 drivers
v0x557cddb26cf0_0 .net "c_2", 0 0, L_0x557cdde2f100;  1 drivers
v0x557cddb26de0_0 .net "cin", 0 0, L_0x557cdde2f490;  1 drivers
v0x557cddb26eb0_0 .net "cout", 0 0, L_0x557cdde2f1c0;  1 drivers
v0x557cddb26f50_0 .net "h_1_out", 0 0, L_0x557cdde2ede0;  1 drivers
S_0x557cddb25d10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb25ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2ede0 .functor XOR 1, L_0x557cdde2f230, L_0x557cdde2f360, C4<0>, C4<0>;
L_0x557cdde2eef0 .functor AND 1, L_0x557cdde2f230, L_0x557cdde2f360, C4<1>, C4<1>;
v0x557cddb25fa0_0 .net "S", 0 0, L_0x557cdde2ede0;  alias, 1 drivers
v0x557cddb26080_0 .net "a", 0 0, L_0x557cdde2f230;  alias, 1 drivers
v0x557cddb26140_0 .net "b", 0 0, L_0x557cdde2f360;  alias, 1 drivers
v0x557cddb26210_0 .net "cout", 0 0, L_0x557cdde2eef0;  alias, 1 drivers
S_0x557cddb26380 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb25ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde2efb0 .functor XOR 1, L_0x557cdde2ede0, L_0x557cdde2f490, C4<0>, C4<0>;
L_0x557cdde2f100 .functor AND 1, L_0x557cdde2ede0, L_0x557cdde2f490, C4<1>, C4<1>;
v0x557cddb265e0_0 .net "S", 0 0, L_0x557cdde2efb0;  alias, 1 drivers
v0x557cddb266a0_0 .net "a", 0 0, L_0x557cdde2ede0;  alias, 1 drivers
v0x557cddb26790_0 .net "b", 0 0, L_0x557cdde2f490;  alias, 1 drivers
v0x557cddb26860_0 .net "cout", 0 0, L_0x557cdde2f100;  alias, 1 drivers
S_0x557cddb28840 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddb201c0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb289e0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde303b0 .functor XOR 2, L_0x557cdde30670, L_0x557cdde2d4f0, C4<00>, C4<00>;
L_0x557cdde31890 .functor NOT 1, L_0x557cdde317a0, C4<0>, C4<0>, C4<0>;
L_0x557cdde31990 .functor AND 1, L_0x557cdde304e0, L_0x557cdde31890, C4<1>, C4<1>;
L_0x557cdde31af0 .functor NOT 2, L_0x557cdde31a00, C4<00>, C4<00>, C4<00>;
L_0x557cdde31bb0 .functor AND 2, L_0x557cdde31610, L_0x557cdde31af0, C4<11>, C4<11>;
L_0x557cdde31c70 .functor NOT 2, L_0x557cdde31610, C4<00>, C4<00>, C4<00>;
L_0x557cdde33200 .functor AND 2, L_0x557cdde32e00, L_0x557cdde330d0, C4<11>, C4<11>;
L_0x557cdde33270 .functor OR 2, L_0x557cdde31bb0, L_0x557cdde33200, C4<00>, C4<00>;
v0x557cddb2f960_0 .net *"_s0", 1 0, L_0x557cdde30670;  1 drivers
v0x557cddb2fa60_0 .net *"_s10", 1 0, L_0x557cdde31af0;  1 drivers
L_0x7f5061446120 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb2fb40_0 .net/2s *"_s18", 0 0, L_0x7f5061446120;  1 drivers
L_0x7f5061446168 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb2fc00_0 .net/2s *"_s23", 0 0, L_0x7f5061446168;  1 drivers
v0x557cddb2fce0_0 .net *"_s27", 1 0, L_0x557cdde330d0;  1 drivers
v0x557cddb2fe10_0 .net *"_s4", 0 0, L_0x557cdde31890;  1 drivers
v0x557cddb2fef0_0 .net *"_s8", 1 0, L_0x557cdde31a00;  1 drivers
v0x557cddb2ffd0_0 .net "a", 1 0, L_0x557cdde30150;  alias, 1 drivers
v0x557cddb300e0_0 .net "a_or_s", 0 0, L_0x557cdde304e0;  alias, 1 drivers
v0x557cddb30180_0 .net "add_1", 1 0, L_0x557cdde31dc0;  1 drivers
v0x557cddb30240_0 .net "b", 1 0, L_0x557cdde2d4f0;  alias, 1 drivers
v0x557cddb30300_0 .net "cout", 0 0, L_0x557cdde317a0;  alias, 1 drivers
v0x557cddb303a0_0 .net "diff_is_negative", 0 0, L_0x557cdde31990;  1 drivers
v0x557cddb30440_0 .net "dummy_cout", 0 0, L_0x557cdde32f40;  1 drivers
v0x557cddb304e0_0 .net "input_b", 1 0, L_0x557cdde303b0;  1 drivers
v0x557cddb305b0_0 .net "inverted_out", 1 0, L_0x557cdde31c70;  1 drivers
v0x557cddb30680_0 .net "n_out", 1 0, L_0x557cdde33200;  1 drivers
v0x557cddb30850_0 .net "negated_out", 1 0, L_0x557cdde32e00;  1 drivers
v0x557cddb30940_0 .net "out", 1 0, L_0x557cdde33270;  alias, 1 drivers
v0x557cddb30a00_0 .net "p_out", 1 0, L_0x557cdde31bb0;  1 drivers
v0x557cddb30ae0_0 .net "t_out", 1 0, L_0x557cdde31610;  1 drivers
L_0x557cdde30670 .concat [ 1 1 0 0], L_0x557cdde304e0, L_0x557cdde304e0;
L_0x557cdde31a00 .concat [ 1 1 0 0], L_0x557cdde31990, L_0x557cdde31990;
L_0x557cdde31dc0 .concat8 [ 1 1 0 0], L_0x7f5061446168, L_0x7f5061446120;
L_0x557cdde33030 .part L_0x557cdde31dc0, 1, 1;
L_0x557cdde330d0 .concat [ 1 1 0 0], L_0x557cdde31990, L_0x557cdde31990;
S_0x557cddb28b30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb28840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb28d00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb2bc80_0 .net "S", 1 0, L_0x557cdde31610;  alias, 1 drivers
v0x557cddb2bd60_0 .net "a", 1 0, L_0x557cdde30150;  alias, 1 drivers
v0x557cddb2be20_0 .net "b", 1 0, L_0x557cdde303b0;  alias, 1 drivers
v0x557cddb2bef0_0 .net "carin", 1 0, L_0x557cdde316b0;  1 drivers
v0x557cddb2bfd0_0 .net "cin", 0 0, L_0x557cdde304e0;  alias, 1 drivers
v0x557cddb2c110_0 .net "cout", 0 0, L_0x557cdde317a0;  alias, 1 drivers
L_0x557cdde30c00 .part L_0x557cdde30150, 1, 1;
L_0x557cdde30d30 .part L_0x557cdde303b0, 1, 1;
L_0x557cdde30e60 .part L_0x557cdde316b0, 0, 1;
L_0x557cdde313b0 .part L_0x557cdde30150, 0, 1;
L_0x557cdde31450 .part L_0x557cdde303b0, 0, 1;
L_0x557cdde31610 .concat8 [ 1 1 0 0], L_0x557cdde31070, L_0x557cdde30980;
L_0x557cdde316b0 .concat8 [ 1 1 0 0], L_0x557cdde31340, L_0x557cdde30b90;
L_0x557cdde317a0 .part L_0x557cdde316b0, 1, 1;
S_0x557cddb28e80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb28b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde31340 .functor OR 1, L_0x557cdde31000, L_0x557cdde312d0, C4<0>, C4<0>;
v0x557cddb29da0_0 .net "S", 0 0, L_0x557cdde31070;  1 drivers
v0x557cddb29e60_0 .net "a", 0 0, L_0x557cdde313b0;  1 drivers
v0x557cddb29f30_0 .net "b", 0 0, L_0x557cdde31450;  1 drivers
v0x557cddb2a030_0 .net "c_1", 0 0, L_0x557cdde31000;  1 drivers
v0x557cddb2a100_0 .net "c_2", 0 0, L_0x557cdde312d0;  1 drivers
v0x557cddb2a1f0_0 .net "cin", 0 0, L_0x557cdde304e0;  alias, 1 drivers
v0x557cddb2a2c0_0 .net "cout", 0 0, L_0x557cdde31340;  1 drivers
v0x557cddb2a360_0 .net "h_1_out", 0 0, L_0x557cdde30f90;  1 drivers
S_0x557cddb29120 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb28e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde30f90 .functor XOR 1, L_0x557cdde313b0, L_0x557cdde31450, C4<0>, C4<0>;
L_0x557cdde31000 .functor AND 1, L_0x557cdde313b0, L_0x557cdde31450, C4<1>, C4<1>;
v0x557cddb293b0_0 .net "S", 0 0, L_0x557cdde30f90;  alias, 1 drivers
v0x557cddb29490_0 .net "a", 0 0, L_0x557cdde313b0;  alias, 1 drivers
v0x557cddb29550_0 .net "b", 0 0, L_0x557cdde31450;  alias, 1 drivers
v0x557cddb29620_0 .net "cout", 0 0, L_0x557cdde31000;  alias, 1 drivers
S_0x557cddb29790 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb28e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde31070 .functor XOR 1, L_0x557cdde30f90, L_0x557cdde304e0, C4<0>, C4<0>;
L_0x557cdde312d0 .functor AND 1, L_0x557cdde30f90, L_0x557cdde304e0, C4<1>, C4<1>;
v0x557cddb299f0_0 .net "S", 0 0, L_0x557cdde31070;  alias, 1 drivers
v0x557cddb29ab0_0 .net "a", 0 0, L_0x557cdde30f90;  alias, 1 drivers
v0x557cddb29ba0_0 .net "b", 0 0, L_0x557cdde304e0;  alias, 1 drivers
v0x557cddb29c70_0 .net "cout", 0 0, L_0x557cdde312d0;  alias, 1 drivers
S_0x557cddb2a450 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb28b30;
 .timescale 0 0;
P_0x557cddb2a640 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb2a700 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb2a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde30b90 .functor OR 1, L_0x557cdde308c0, L_0x557cdde30ad0, C4<0>, C4<0>;
v0x557cddb2b5d0_0 .net "S", 0 0, L_0x557cdde30980;  1 drivers
v0x557cddb2b690_0 .net "a", 0 0, L_0x557cdde30c00;  1 drivers
v0x557cddb2b760_0 .net "b", 0 0, L_0x557cdde30d30;  1 drivers
v0x557cddb2b860_0 .net "c_1", 0 0, L_0x557cdde308c0;  1 drivers
v0x557cddb2b930_0 .net "c_2", 0 0, L_0x557cdde30ad0;  1 drivers
v0x557cddb2ba20_0 .net "cin", 0 0, L_0x557cdde30e60;  1 drivers
v0x557cddb2baf0_0 .net "cout", 0 0, L_0x557cdde30b90;  1 drivers
v0x557cddb2bb90_0 .net "h_1_out", 0 0, L_0x557cdde307b0;  1 drivers
S_0x557cddb2a950 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb2a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde307b0 .functor XOR 1, L_0x557cdde30c00, L_0x557cdde30d30, C4<0>, C4<0>;
L_0x557cdde308c0 .functor AND 1, L_0x557cdde30c00, L_0x557cdde30d30, C4<1>, C4<1>;
v0x557cddb2abe0_0 .net "S", 0 0, L_0x557cdde307b0;  alias, 1 drivers
v0x557cddb2acc0_0 .net "a", 0 0, L_0x557cdde30c00;  alias, 1 drivers
v0x557cddb2ad80_0 .net "b", 0 0, L_0x557cdde30d30;  alias, 1 drivers
v0x557cddb2ae50_0 .net "cout", 0 0, L_0x557cdde308c0;  alias, 1 drivers
S_0x557cddb2afc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb2a700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde30980 .functor XOR 1, L_0x557cdde307b0, L_0x557cdde30e60, C4<0>, C4<0>;
L_0x557cdde30ad0 .functor AND 1, L_0x557cdde307b0, L_0x557cdde30e60, C4<1>, C4<1>;
v0x557cddb2b220_0 .net "S", 0 0, L_0x557cdde30980;  alias, 1 drivers
v0x557cddb2b2e0_0 .net "a", 0 0, L_0x557cdde307b0;  alias, 1 drivers
v0x557cddb2b3d0_0 .net "b", 0 0, L_0x557cdde30e60;  alias, 1 drivers
v0x557cddb2b4a0_0 .net "cout", 0 0, L_0x557cdde30ad0;  alias, 1 drivers
S_0x557cddb2c270 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb28840;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb2c460 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb2f360_0 .net "S", 1 0, L_0x557cdde32e00;  alias, 1 drivers
v0x557cddb2f440_0 .net "a", 1 0, L_0x557cdde31c70;  alias, 1 drivers
v0x557cddb2f520_0 .net "b", 1 0, L_0x557cdde31dc0;  alias, 1 drivers
v0x557cddb2f5e0_0 .net "carin", 1 0, L_0x557cdde32ea0;  1 drivers
v0x557cddb2f6c0_0 .net "cin", 0 0, L_0x557cdde33030;  1 drivers
v0x557cddb2f800_0 .net "cout", 0 0, L_0x557cdde32f40;  alias, 1 drivers
L_0x557cdde32350 .part L_0x557cdde31c70, 1, 1;
L_0x557cdde32480 .part L_0x557cdde31dc0, 1, 1;
L_0x557cdde325b0 .part L_0x557cdde32ea0, 0, 1;
L_0x557cdde32a80 .part L_0x557cdde31c70, 0, 1;
L_0x557cdde32c40 .part L_0x557cdde31dc0, 0, 1;
L_0x557cdde32e00 .concat8 [ 1 1 0 0], L_0x557cdde327c0, L_0x557cdde320d0;
L_0x557cdde32ea0 .concat8 [ 1 1 0 0], L_0x557cdde32a10, L_0x557cdde322e0;
L_0x557cdde32f40 .part L_0x557cdde32ea0, 1, 1;
S_0x557cddb2c580 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb2c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde32a10 .functor OR 1, L_0x557cdde32750, L_0x557cdde32910, C4<0>, C4<0>;
v0x557cddb2d480_0 .net "S", 0 0, L_0x557cdde327c0;  1 drivers
v0x557cddb2d540_0 .net "a", 0 0, L_0x557cdde32a80;  1 drivers
v0x557cddb2d610_0 .net "b", 0 0, L_0x557cdde32c40;  1 drivers
v0x557cddb2d710_0 .net "c_1", 0 0, L_0x557cdde32750;  1 drivers
v0x557cddb2d7e0_0 .net "c_2", 0 0, L_0x557cdde32910;  1 drivers
v0x557cddb2d8d0_0 .net "cin", 0 0, L_0x557cdde33030;  alias, 1 drivers
v0x557cddb2d9a0_0 .net "cout", 0 0, L_0x557cdde32a10;  1 drivers
v0x557cddb2da40_0 .net "h_1_out", 0 0, L_0x557cdde326e0;  1 drivers
S_0x557cddb2c800 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb2c580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde326e0 .functor XOR 1, L_0x557cdde32a80, L_0x557cdde32c40, C4<0>, C4<0>;
L_0x557cdde32750 .functor AND 1, L_0x557cdde32a80, L_0x557cdde32c40, C4<1>, C4<1>;
v0x557cddb2ca90_0 .net "S", 0 0, L_0x557cdde326e0;  alias, 1 drivers
v0x557cddb2cb70_0 .net "a", 0 0, L_0x557cdde32a80;  alias, 1 drivers
v0x557cddb2cc30_0 .net "b", 0 0, L_0x557cdde32c40;  alias, 1 drivers
v0x557cddb2cd00_0 .net "cout", 0 0, L_0x557cdde32750;  alias, 1 drivers
S_0x557cddb2ce70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb2c580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde327c0 .functor XOR 1, L_0x557cdde326e0, L_0x557cdde33030, C4<0>, C4<0>;
L_0x557cdde32910 .functor AND 1, L_0x557cdde326e0, L_0x557cdde33030, C4<1>, C4<1>;
v0x557cddb2d0d0_0 .net "S", 0 0, L_0x557cdde327c0;  alias, 1 drivers
v0x557cddb2d190_0 .net "a", 0 0, L_0x557cdde326e0;  alias, 1 drivers
v0x557cddb2d280_0 .net "b", 0 0, L_0x557cdde33030;  alias, 1 drivers
v0x557cddb2d350_0 .net "cout", 0 0, L_0x557cdde32910;  alias, 1 drivers
S_0x557cddb2db30 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb2c270;
 .timescale 0 0;
P_0x557cddb2dd20 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb2dde0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb2db30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde322e0 .functor OR 1, L_0x557cdde32010, L_0x557cdde32220, C4<0>, C4<0>;
v0x557cddb2ecb0_0 .net "S", 0 0, L_0x557cdde320d0;  1 drivers
v0x557cddb2ed70_0 .net "a", 0 0, L_0x557cdde32350;  1 drivers
v0x557cddb2ee40_0 .net "b", 0 0, L_0x557cdde32480;  1 drivers
v0x557cddb2ef40_0 .net "c_1", 0 0, L_0x557cdde32010;  1 drivers
v0x557cddb2f010_0 .net "c_2", 0 0, L_0x557cdde32220;  1 drivers
v0x557cddb2f100_0 .net "cin", 0 0, L_0x557cdde325b0;  1 drivers
v0x557cddb2f1d0_0 .net "cout", 0 0, L_0x557cdde322e0;  1 drivers
v0x557cddb2f270_0 .net "h_1_out", 0 0, L_0x557cdde31f00;  1 drivers
S_0x557cddb2e030 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb2dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde31f00 .functor XOR 1, L_0x557cdde32350, L_0x557cdde32480, C4<0>, C4<0>;
L_0x557cdde32010 .functor AND 1, L_0x557cdde32350, L_0x557cdde32480, C4<1>, C4<1>;
v0x557cddb2e2c0_0 .net "S", 0 0, L_0x557cdde31f00;  alias, 1 drivers
v0x557cddb2e3a0_0 .net "a", 0 0, L_0x557cdde32350;  alias, 1 drivers
v0x557cddb2e460_0 .net "b", 0 0, L_0x557cdde32480;  alias, 1 drivers
v0x557cddb2e530_0 .net "cout", 0 0, L_0x557cdde32010;  alias, 1 drivers
S_0x557cddb2e6a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb2dde0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde320d0 .functor XOR 1, L_0x557cdde31f00, L_0x557cdde325b0, C4<0>, C4<0>;
L_0x557cdde32220 .functor AND 1, L_0x557cdde31f00, L_0x557cdde325b0, C4<1>, C4<1>;
v0x557cddb2e900_0 .net "S", 0 0, L_0x557cdde320d0;  alias, 1 drivers
v0x557cddb2e9c0_0 .net "a", 0 0, L_0x557cdde31f00;  alias, 1 drivers
v0x557cddb2eab0_0 .net "b", 0 0, L_0x557cdde325b0;  alias, 1 drivers
v0x557cddb2eb80_0 .net "cout", 0 0, L_0x557cdde32220;  alias, 1 drivers
S_0x557cddb30c80 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddb201c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb30e00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddb36dd0_0 .net "S", 3 0, L_0x557cdde356e0;  alias, 1 drivers
v0x557cddb36e90_0 .net "a", 3 0, L_0x557cdde33490;  alias, 1 drivers
v0x557cddb36f50_0 .net "b", 3 0, L_0x557cdde33870;  alias, 1 drivers
v0x557cddb37040_0 .net "carin", 3 0, L_0x557cdde35880;  1 drivers
L_0x7f5061446240 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb37120_0 .net "cin", 0 0, L_0x7f5061446240;  1 drivers
v0x557cddb37260_0 .net "cout", 0 0, L_0x557cdde359b0;  alias, 1 drivers
L_0x557cdde33e50 .part L_0x557cdde33490, 1, 1;
L_0x557cdde33f80 .part L_0x557cdde33870, 1, 1;
L_0x557cdde340b0 .part L_0x557cdde35880, 0, 1;
L_0x557cdde34540 .part L_0x557cdde33490, 2, 1;
L_0x557cdde34700 .part L_0x557cdde33870, 2, 1;
L_0x557cdde348c0 .part L_0x557cdde35880, 1, 1;
L_0x557cdde34d00 .part L_0x557cdde33490, 3, 1;
L_0x557cdde34e30 .part L_0x557cdde33870, 3, 1;
L_0x557cdde34fb0 .part L_0x557cdde35880, 2, 1;
L_0x557cdde35480 .part L_0x557cdde33490, 0, 1;
L_0x557cdde355b0 .part L_0x557cdde33870, 0, 1;
L_0x557cdde356e0 .concat8 [ 1 1 1 1], L_0x557cdde351c0, L_0x557cdde33bd0, L_0x557cdde342c0, L_0x557cdde34ad0;
L_0x557cdde35880 .concat8 [ 1 1 1 1], L_0x557cdde35410, L_0x557cdde33de0, L_0x557cdde344d0, L_0x557cdde34c90;
L_0x557cdde359b0 .part L_0x557cdde35880, 3, 1;
S_0x557cddb30f80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb30c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde35410 .functor OR 1, L_0x557cdde35150, L_0x557cdde35310, C4<0>, C4<0>;
v0x557cddb31e80_0 .net "S", 0 0, L_0x557cdde351c0;  1 drivers
v0x557cddb31f40_0 .net "a", 0 0, L_0x557cdde35480;  1 drivers
v0x557cddb32010_0 .net "b", 0 0, L_0x557cdde355b0;  1 drivers
v0x557cddb32110_0 .net "c_1", 0 0, L_0x557cdde35150;  1 drivers
v0x557cddb321e0_0 .net "c_2", 0 0, L_0x557cdde35310;  1 drivers
v0x557cddb322d0_0 .net "cin", 0 0, L_0x7f5061446240;  alias, 1 drivers
v0x557cddb323a0_0 .net "cout", 0 0, L_0x557cdde35410;  1 drivers
v0x557cddb32440_0 .net "h_1_out", 0 0, L_0x557cdde350e0;  1 drivers
S_0x557cddb31200 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb30f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde350e0 .functor XOR 1, L_0x557cdde35480, L_0x557cdde355b0, C4<0>, C4<0>;
L_0x557cdde35150 .functor AND 1, L_0x557cdde35480, L_0x557cdde355b0, C4<1>, C4<1>;
v0x557cddb31490_0 .net "S", 0 0, L_0x557cdde350e0;  alias, 1 drivers
v0x557cddb31570_0 .net "a", 0 0, L_0x557cdde35480;  alias, 1 drivers
v0x557cddb31630_0 .net "b", 0 0, L_0x557cdde355b0;  alias, 1 drivers
v0x557cddb31700_0 .net "cout", 0 0, L_0x557cdde35150;  alias, 1 drivers
S_0x557cddb31870 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb30f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde351c0 .functor XOR 1, L_0x557cdde350e0, L_0x7f5061446240, C4<0>, C4<0>;
L_0x557cdde35310 .functor AND 1, L_0x557cdde350e0, L_0x7f5061446240, C4<1>, C4<1>;
v0x557cddb31ad0_0 .net "S", 0 0, L_0x557cdde351c0;  alias, 1 drivers
v0x557cddb31b90_0 .net "a", 0 0, L_0x557cdde350e0;  alias, 1 drivers
v0x557cddb31c80_0 .net "b", 0 0, L_0x7f5061446240;  alias, 1 drivers
v0x557cddb31d50_0 .net "cout", 0 0, L_0x557cdde35310;  alias, 1 drivers
S_0x557cddb32530 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb30c80;
 .timescale 0 0;
P_0x557cddb32720 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb327e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb32530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde33de0 .functor OR 1, L_0x557cdde33b10, L_0x557cdde33d20, C4<0>, C4<0>;
v0x557cddb336b0_0 .net "S", 0 0, L_0x557cdde33bd0;  1 drivers
v0x557cddb33770_0 .net "a", 0 0, L_0x557cdde33e50;  1 drivers
v0x557cddb33840_0 .net "b", 0 0, L_0x557cdde33f80;  1 drivers
v0x557cddb33940_0 .net "c_1", 0 0, L_0x557cdde33b10;  1 drivers
v0x557cddb33a10_0 .net "c_2", 0 0, L_0x557cdde33d20;  1 drivers
v0x557cddb33b00_0 .net "cin", 0 0, L_0x557cdde340b0;  1 drivers
v0x557cddb33bd0_0 .net "cout", 0 0, L_0x557cdde33de0;  1 drivers
v0x557cddb33c70_0 .net "h_1_out", 0 0, L_0x557cdde33a00;  1 drivers
S_0x557cddb32a30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb327e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde33a00 .functor XOR 1, L_0x557cdde33e50, L_0x557cdde33f80, C4<0>, C4<0>;
L_0x557cdde33b10 .functor AND 1, L_0x557cdde33e50, L_0x557cdde33f80, C4<1>, C4<1>;
v0x557cddb32cc0_0 .net "S", 0 0, L_0x557cdde33a00;  alias, 1 drivers
v0x557cddb32da0_0 .net "a", 0 0, L_0x557cdde33e50;  alias, 1 drivers
v0x557cddb32e60_0 .net "b", 0 0, L_0x557cdde33f80;  alias, 1 drivers
v0x557cddb32f30_0 .net "cout", 0 0, L_0x557cdde33b10;  alias, 1 drivers
S_0x557cddb330a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb327e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde33bd0 .functor XOR 1, L_0x557cdde33a00, L_0x557cdde340b0, C4<0>, C4<0>;
L_0x557cdde33d20 .functor AND 1, L_0x557cdde33a00, L_0x557cdde340b0, C4<1>, C4<1>;
v0x557cddb33300_0 .net "S", 0 0, L_0x557cdde33bd0;  alias, 1 drivers
v0x557cddb333c0_0 .net "a", 0 0, L_0x557cdde33a00;  alias, 1 drivers
v0x557cddb334b0_0 .net "b", 0 0, L_0x557cdde340b0;  alias, 1 drivers
v0x557cddb33580_0 .net "cout", 0 0, L_0x557cdde33d20;  alias, 1 drivers
S_0x557cddb33d60 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddb30c80;
 .timescale 0 0;
P_0x557cddb33f30 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddb33ff0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb33d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde344d0 .functor OR 1, L_0x557cdde34250, L_0x557cdde34410, C4<0>, C4<0>;
v0x557cddb34ef0_0 .net "S", 0 0, L_0x557cdde342c0;  1 drivers
v0x557cddb34fb0_0 .net "a", 0 0, L_0x557cdde34540;  1 drivers
v0x557cddb35080_0 .net "b", 0 0, L_0x557cdde34700;  1 drivers
v0x557cddb35180_0 .net "c_1", 0 0, L_0x557cdde34250;  1 drivers
v0x557cddb35250_0 .net "c_2", 0 0, L_0x557cdde34410;  1 drivers
v0x557cddb35340_0 .net "cin", 0 0, L_0x557cdde348c0;  1 drivers
v0x557cddb35410_0 .net "cout", 0 0, L_0x557cdde344d0;  1 drivers
v0x557cddb354b0_0 .net "h_1_out", 0 0, L_0x557cdde341e0;  1 drivers
S_0x557cddb34270 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb33ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde341e0 .functor XOR 1, L_0x557cdde34540, L_0x557cdde34700, C4<0>, C4<0>;
L_0x557cdde34250 .functor AND 1, L_0x557cdde34540, L_0x557cdde34700, C4<1>, C4<1>;
v0x557cddb34500_0 .net "S", 0 0, L_0x557cdde341e0;  alias, 1 drivers
v0x557cddb345e0_0 .net "a", 0 0, L_0x557cdde34540;  alias, 1 drivers
v0x557cddb346a0_0 .net "b", 0 0, L_0x557cdde34700;  alias, 1 drivers
v0x557cddb34770_0 .net "cout", 0 0, L_0x557cdde34250;  alias, 1 drivers
S_0x557cddb348e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb33ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde342c0 .functor XOR 1, L_0x557cdde341e0, L_0x557cdde348c0, C4<0>, C4<0>;
L_0x557cdde34410 .functor AND 1, L_0x557cdde341e0, L_0x557cdde348c0, C4<1>, C4<1>;
v0x557cddb34b40_0 .net "S", 0 0, L_0x557cdde342c0;  alias, 1 drivers
v0x557cddb34c00_0 .net "a", 0 0, L_0x557cdde341e0;  alias, 1 drivers
v0x557cddb34cf0_0 .net "b", 0 0, L_0x557cdde348c0;  alias, 1 drivers
v0x557cddb34dc0_0 .net "cout", 0 0, L_0x557cdde34410;  alias, 1 drivers
S_0x557cddb355a0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddb30c80;
 .timescale 0 0;
P_0x557cddb35770 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddb35850 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb355a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde34c90 .functor OR 1, L_0x557cdde34a60, L_0x557cdde34bd0, C4<0>, C4<0>;
v0x557cddb36720_0 .net "S", 0 0, L_0x557cdde34ad0;  1 drivers
v0x557cddb367e0_0 .net "a", 0 0, L_0x557cdde34d00;  1 drivers
v0x557cddb368b0_0 .net "b", 0 0, L_0x557cdde34e30;  1 drivers
v0x557cddb369b0_0 .net "c_1", 0 0, L_0x557cdde34a60;  1 drivers
v0x557cddb36a80_0 .net "c_2", 0 0, L_0x557cdde34bd0;  1 drivers
v0x557cddb36b70_0 .net "cin", 0 0, L_0x557cdde34fb0;  1 drivers
v0x557cddb36c40_0 .net "cout", 0 0, L_0x557cdde34c90;  1 drivers
v0x557cddb36ce0_0 .net "h_1_out", 0 0, L_0x557cdde349f0;  1 drivers
S_0x557cddb35aa0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb35850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde349f0 .functor XOR 1, L_0x557cdde34d00, L_0x557cdde34e30, C4<0>, C4<0>;
L_0x557cdde34a60 .functor AND 1, L_0x557cdde34d00, L_0x557cdde34e30, C4<1>, C4<1>;
v0x557cddb35d30_0 .net "S", 0 0, L_0x557cdde349f0;  alias, 1 drivers
v0x557cddb35e10_0 .net "a", 0 0, L_0x557cdde34d00;  alias, 1 drivers
v0x557cddb35ed0_0 .net "b", 0 0, L_0x557cdde34e30;  alias, 1 drivers
v0x557cddb35fa0_0 .net "cout", 0 0, L_0x557cdde34a60;  alias, 1 drivers
S_0x557cddb36110 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb35850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde34ad0 .functor XOR 1, L_0x557cdde349f0, L_0x557cdde34fb0, C4<0>, C4<0>;
L_0x557cdde34bd0 .functor AND 1, L_0x557cdde349f0, L_0x557cdde34fb0, C4<1>, C4<1>;
v0x557cddb36370_0 .net "S", 0 0, L_0x557cdde34ad0;  alias, 1 drivers
v0x557cddb36430_0 .net "a", 0 0, L_0x557cdde349f0;  alias, 1 drivers
v0x557cddb36520_0 .net "b", 0 0, L_0x557cdde34fb0;  alias, 1 drivers
v0x557cddb365f0_0 .net "cout", 0 0, L_0x557cdde34bd0;  alias, 1 drivers
S_0x557cddb598b0 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cddaccd10;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde3b160 .functor BUFZ 2, L_0x557cdde38490, C4<00>, C4<00>, C4<00>;
L_0x557cdde3b3a0 .functor BUFZ 2, L_0x557cdde3afb0, C4<00>, C4<00>, C4<00>;
L_0x557cdde3b4a0 .functor AND 1, L_0x557cdde3b0c0, L_0x557cdde3b300, C4<1>, C4<1>;
L_0x557cdde3b5b0 .functor AND 1, L_0x557cdde3b020, L_0x557cdde3b260, C4<1>, C4<1>;
L_0x557cdde3b6c0 .functor NOT 1, L_0x557cdde3b020, C4<0>, C4<0>, C4<0>;
L_0x557cdde3b730 .functor AND 1, L_0x557cdde3b6c0, L_0x557cdde3b0c0, C4<1>, C4<1>;
L_0x557cdde3b7a0 .functor NOT 1, L_0x557cdde3b260, C4<0>, C4<0>, C4<0>;
L_0x557cdde3b810 .functor AND 1, L_0x557cdde3b7a0, L_0x557cdde3b300, C4<1>, C4<1>;
L_0x557cdde3b880 .functor XOR 1, L_0x557cdde3b020, L_0x557cdde3b0c0, C4<0>, C4<0>;
L_0x557cdde3ba10 .functor XOR 1, L_0x557cdde3b260, L_0x557cdde3b300, C4<0>, C4<0>;
L_0x557cdde3bba0 .functor AND 1, L_0x557cdde3b880, L_0x557cdde3ba10, C4<1>, C4<1>;
L_0x557cdde3e420 .functor NOT 1, L_0x557cdde3b730, C4<0>, C4<0>, C4<0>;
L_0x557cdde3e550 .functor NOT 1, L_0x557cdde3b810, C4<0>, C4<0>, C4<0>;
L_0x557cdde3e610 .functor XOR 1, L_0x557cdde3e420, L_0x557cdde3e550, C4<0>, C4<0>;
L_0x557cdde41550 .functor BUFZ 2, L_0x557cdde3b510, C4<00>, C4<00>, C4<00>;
L_0x557cdde41750 .functor BUFZ 2, L_0x557cdde3b620, C4<00>, C4<00>, C4<00>;
L_0x557cdde41930 .functor BUFZ 2, L_0x557cdde413a0, C4<00>, C4<00>, C4<00>;
v0x557cddb70a50_0 .net "X", 1 0, L_0x557cdde38490;  alias, 1 drivers
v0x557cddb70b30_0 .net "Xe", 0 0, L_0x557cdde3b0c0;  1 drivers
v0x557cddb70bd0_0 .net "Xn", 0 0, L_0x557cdde3b020;  1 drivers
v0x557cddb70c70_0 .net "Y", 1 0, L_0x557cdde3afb0;  alias, 1 drivers
v0x557cddb70d60_0 .net "Ye", 0 0, L_0x557cdde3b300;  1 drivers
v0x557cddb70e50_0 .net "Yn", 0 0, L_0x557cdde3b260;  1 drivers
v0x557cddb70f10_0 .net "Z", 3 0, L_0x557cdde43860;  alias, 1 drivers
v0x557cddb71020_0 .net *"_s12", 0 0, L_0x557cdde3b4a0;  1 drivers
L_0x7f5061446438 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb71100_0 .net/2s *"_s17", 0 0, L_0x7f5061446438;  1 drivers
v0x557cddb711e0_0 .net *"_s21", 0 0, L_0x557cdde3b5b0;  1 drivers
L_0x7f5061446480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb712c0_0 .net/2s *"_s26", 0 0, L_0x7f5061446480;  1 drivers
v0x557cddb713a0_0 .net *"_s30", 0 0, L_0x557cdde3b6c0;  1 drivers
v0x557cddb71480_0 .net *"_s34", 0 0, L_0x557cdde3b7a0;  1 drivers
v0x557cddb71560_0 .net *"_s4", 1 0, L_0x557cdde3b160;  1 drivers
v0x557cddb71640_0 .net *"_s46", 0 0, L_0x557cdde3bba0;  1 drivers
L_0x7f5061446558 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb71720_0 .net/2s *"_s51", 0 0, L_0x7f5061446558;  1 drivers
v0x557cddb71800_0 .net *"_s53", 0 0, L_0x557cdde3e420;  1 drivers
v0x557cddb719f0_0 .net *"_s55", 0 0, L_0x557cdde3e550;  1 drivers
v0x557cddb71ad0_0 .net *"_s62", 1 0, L_0x557cdde41550;  1 drivers
v0x557cddb71bb0_0 .net *"_s67", 1 0, L_0x557cdde41750;  1 drivers
L_0x7f50614466c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb71c90_0 .net/2s *"_s70", 0 0, L_0x7f50614466c0;  1 drivers
v0x557cddb71d70_0 .net *"_s75", 1 0, L_0x557cdde41930;  1 drivers
L_0x7f5061446708 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb71e50_0 .net/2s *"_s79", 0 0, L_0x7f5061446708;  1 drivers
v0x557cddb71f30_0 .net *"_s9", 1 0, L_0x557cdde3b3a0;  1 drivers
L_0x7f5061446510 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb72010_0 .net "add", 0 0, L_0x7f5061446510;  1 drivers
v0x557cddb720b0_0 .net "big_z0_z2", 3 0, L_0x557cdde415c0;  1 drivers
v0x557cddb72170_0 .net "big_z1", 3 0, L_0x557cdde419a0;  1 drivers
v0x557cddb72210_0 .net "cout_z1", 0 0, L_0x557cdde3f8d0;  1 drivers
v0x557cddb722b0_0 .net "cout_z1_1", 0 0, L_0x557cdde3caf0;  1 drivers
v0x557cddb72350_0 .net "dummy_cout", 0 0, L_0x557cdde43b30;  1 drivers
v0x557cddb723f0_0 .net "signX", 0 0, L_0x557cdde3b730;  1 drivers
v0x557cddb72490_0 .net "signY", 0 0, L_0x557cdde3b810;  1 drivers
v0x557cddb72530_0 .net "sign_z3", 0 0, L_0x557cdde3e610;  1 drivers
L_0x7f50614464c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb72870_0 .net "sub", 0 0, L_0x7f50614464c8;  1 drivers
v0x557cddb72930_0 .net "z0", 1 0, L_0x557cdde3b510;  1 drivers
v0x557cddb729f0_0 .net "z1", 1 0, L_0x557cdde413a0;  1 drivers
v0x557cddb72ab0_0 .net "z1_1", 1 0, L_0x557cdde3e280;  1 drivers
v0x557cddb72b50_0 .net "z2", 1 0, L_0x557cdde3b620;  1 drivers
v0x557cddb72c10_0 .net "z3", 1 0, L_0x557cdde3bc10;  1 drivers
v0x557cddb72ce0_0 .net "z3_1", 0 0, L_0x557cdde3b880;  1 drivers
v0x557cddb72d80_0 .net "z3_2", 0 0, L_0x557cdde3ba10;  1 drivers
L_0x557cdde3b020 .part L_0x557cdde3b160, 1, 1;
L_0x557cdde3b0c0 .part L_0x557cdde3b160, 0, 1;
L_0x557cdde3b260 .part L_0x557cdde3b3a0, 1, 1;
L_0x557cdde3b300 .part L_0x557cdde3b3a0, 0, 1;
L_0x557cdde3b510 .concat8 [ 1 1 0 0], L_0x557cdde3b4a0, L_0x7f5061446438;
L_0x557cdde3b620 .concat8 [ 1 1 0 0], L_0x557cdde3b5b0, L_0x7f5061446480;
L_0x557cdde3bc10 .concat8 [ 1 1 0 0], L_0x557cdde3bba0, L_0x7f5061446558;
L_0x557cdde415c0 .concat8 [ 2 2 0 0], L_0x557cdde41550, L_0x557cdde41750;
L_0x557cdde419a0 .concat8 [ 1 2 1 0], L_0x7f50614466c0, L_0x557cdde41930, L_0x7f5061446708;
S_0x557cddb59ad0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddb598b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb59cc0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde3bcb0 .functor XOR 2, L_0x7f5061449840, L_0x557cdde3b620, C4<00>, C4<00>;
L_0x557cdde3cb90 .functor NOT 1, L_0x557cdde3caf0, C4<0>, C4<0>, C4<0>;
L_0x557cdde3cc90 .functor AND 1, L_0x7f5061446510, L_0x557cdde3cb90, C4<1>, C4<1>;
L_0x557cdde3ceb0 .functor NOT 2, L_0x557cdde3ce10, C4<00>, C4<00>, C4<00>;
L_0x557cdde3cf20 .functor AND 2, L_0x557cdde3c9b0, L_0x557cdde3ceb0, C4<11>, C4<11>;
L_0x557cdde3cf90 .functor NOT 2, L_0x557cdde3c9b0, C4<00>, C4<00>, C4<00>;
L_0x557cdde3e1c0 .functor AND 2, L_0x557cdde3ddc0, L_0x557cdde3e090, C4<11>, C4<11>;
L_0x557cdde3e280 .functor OR 2, L_0x557cdde3cf20, L_0x557cdde3e1c0, C4<00>, C4<00>;
v0x557cddb60cd0_0 .net *"_s0", 1 0, L_0x7f5061449840;  1 drivers
v0x557cddb60dd0_0 .net *"_s10", 1 0, L_0x557cdde3ceb0;  1 drivers
L_0x7f50614465a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb60eb0_0 .net/2s *"_s18", 0 0, L_0x7f50614465a0;  1 drivers
L_0x7f50614465e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb60f70_0 .net/2s *"_s23", 0 0, L_0x7f50614465e8;  1 drivers
v0x557cddb61050_0 .net *"_s27", 1 0, L_0x557cdde3e090;  1 drivers
v0x557cddb61180_0 .net *"_s4", 0 0, L_0x557cdde3cb90;  1 drivers
v0x557cddb61260_0 .net *"_s8", 1 0, L_0x557cdde3ce10;  1 drivers
v0x557cddb61340_0 .net "a", 1 0, L_0x557cdde3b510;  alias, 1 drivers
v0x557cddb61400_0 .net "a_or_s", 0 0, L_0x7f5061446510;  alias, 1 drivers
v0x557cddb614a0_0 .net "add_1", 1 0, L_0x557cdde3d000;  1 drivers
v0x557cddb61540_0 .net "b", 1 0, L_0x557cdde3b620;  alias, 1 drivers
v0x557cddb61600_0 .net "cout", 0 0, L_0x557cdde3caf0;  alias, 1 drivers
v0x557cddb616d0_0 .net "diff_is_negative", 0 0, L_0x557cdde3cc90;  1 drivers
v0x557cddb61770_0 .net "dummy_cout", 0 0, L_0x557cdde3df00;  1 drivers
v0x557cddb61840_0 .net "input_b", 1 0, L_0x557cdde3bcb0;  1 drivers
v0x557cddb61910_0 .net "inverted_out", 1 0, L_0x557cdde3cf90;  1 drivers
v0x557cddb619e0_0 .net "n_out", 1 0, L_0x557cdde3e1c0;  1 drivers
v0x557cddb61aa0_0 .net "negated_out", 1 0, L_0x557cdde3ddc0;  1 drivers
v0x557cddb61b90_0 .net "out", 1 0, L_0x557cdde3e280;  alias, 1 drivers
v0x557cddb61c50_0 .net "p_out", 1 0, L_0x557cdde3cf20;  1 drivers
v0x557cddb61d30_0 .net "t_out", 1 0, L_0x557cdde3c9b0;  1 drivers
L_0x557cdde3ce10 .concat [ 1 1 0 0], L_0x557cdde3cc90, L_0x557cdde3cc90;
L_0x557cdde3d000 .concat8 [ 1 1 0 0], L_0x7f50614465e8, L_0x7f50614465a0;
L_0x557cdde3dff0 .part L_0x557cdde3d000, 1, 1;
L_0x557cdde3e090 .concat [ 1 1 0 0], L_0x557cdde3cc90, L_0x557cdde3cc90;
S_0x557cddb59e70 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb59ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb5a060 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb5cfe0_0 .net "S", 1 0, L_0x557cdde3c9b0;  alias, 1 drivers
v0x557cddb5d0c0_0 .net "a", 1 0, L_0x557cdde3b510;  alias, 1 drivers
v0x557cddb5d1a0_0 .net "b", 1 0, L_0x557cdde3bcb0;  alias, 1 drivers
v0x557cddb5d260_0 .net "carin", 1 0, L_0x557cdde3ca50;  1 drivers
v0x557cddb5d340_0 .net "cin", 0 0, L_0x7f5061446510;  alias, 1 drivers
v0x557cddb5d480_0 .net "cout", 0 0, L_0x557cdde3caf0;  alias, 1 drivers
L_0x557cdde3bfe0 .part L_0x557cdde3b510, 1, 1;
L_0x557cdde3c1a0 .part L_0x557cdde3bcb0, 1, 1;
L_0x557cdde3c2d0 .part L_0x557cdde3ca50, 0, 1;
L_0x557cdde3c6c0 .part L_0x557cdde3b510, 0, 1;
L_0x557cdde3c7f0 .part L_0x557cdde3bcb0, 0, 1;
L_0x557cdde3c9b0 .concat8 [ 1 1 0 0], L_0x557cdde3c4e0, L_0x557cdde3be00;
L_0x557cdde3ca50 .concat8 [ 1 1 0 0], L_0x557cdde3c650, L_0x557cdde3bf70;
L_0x557cdde3caf0 .part L_0x557cdde3ca50, 1, 1;
S_0x557cddb5a1e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb59e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3c650 .functor OR 1, L_0x557cdde3c470, L_0x557cdde3c5e0, C4<0>, C4<0>;
v0x557cddb5b100_0 .net "S", 0 0, L_0x557cdde3c4e0;  1 drivers
v0x557cddb5b1c0_0 .net "a", 0 0, L_0x557cdde3c6c0;  1 drivers
v0x557cddb5b290_0 .net "b", 0 0, L_0x557cdde3c7f0;  1 drivers
v0x557cddb5b390_0 .net "c_1", 0 0, L_0x557cdde3c470;  1 drivers
v0x557cddb5b460_0 .net "c_2", 0 0, L_0x557cdde3c5e0;  1 drivers
v0x557cddb5b550_0 .net "cin", 0 0, L_0x7f5061446510;  alias, 1 drivers
v0x557cddb5b620_0 .net "cout", 0 0, L_0x557cdde3c650;  1 drivers
v0x557cddb5b6c0_0 .net "h_1_out", 0 0, L_0x557cdde3c400;  1 drivers
S_0x557cddb5a480 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb5a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3c400 .functor XOR 1, L_0x557cdde3c6c0, L_0x557cdde3c7f0, C4<0>, C4<0>;
L_0x557cdde3c470 .functor AND 1, L_0x557cdde3c6c0, L_0x557cdde3c7f0, C4<1>, C4<1>;
v0x557cddb5a710_0 .net "S", 0 0, L_0x557cdde3c400;  alias, 1 drivers
v0x557cddb5a7f0_0 .net "a", 0 0, L_0x557cdde3c6c0;  alias, 1 drivers
v0x557cddb5a8b0_0 .net "b", 0 0, L_0x557cdde3c7f0;  alias, 1 drivers
v0x557cddb5a980_0 .net "cout", 0 0, L_0x557cdde3c470;  alias, 1 drivers
S_0x557cddb5aaf0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb5a1e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3c4e0 .functor XOR 1, L_0x557cdde3c400, L_0x7f5061446510, C4<0>, C4<0>;
L_0x557cdde3c5e0 .functor AND 1, L_0x557cdde3c400, L_0x7f5061446510, C4<1>, C4<1>;
v0x557cddb5ad50_0 .net "S", 0 0, L_0x557cdde3c4e0;  alias, 1 drivers
v0x557cddb5ae10_0 .net "a", 0 0, L_0x557cdde3c400;  alias, 1 drivers
v0x557cddb5af00_0 .net "b", 0 0, L_0x7f5061446510;  alias, 1 drivers
v0x557cddb5afd0_0 .net "cout", 0 0, L_0x557cdde3c5e0;  alias, 1 drivers
S_0x557cddb5b7b0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb59e70;
 .timescale 0 0;
P_0x557cddb5b9a0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb5ba60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb5b7b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3bf70 .functor OR 1, L_0x557cdde3bd90, L_0x557cdde3bf00, C4<0>, C4<0>;
v0x557cddb5c930_0 .net "S", 0 0, L_0x557cdde3be00;  1 drivers
v0x557cddb5c9f0_0 .net "a", 0 0, L_0x557cdde3bfe0;  1 drivers
v0x557cddb5cac0_0 .net "b", 0 0, L_0x557cdde3c1a0;  1 drivers
v0x557cddb5cbc0_0 .net "c_1", 0 0, L_0x557cdde3bd90;  1 drivers
v0x557cddb5cc90_0 .net "c_2", 0 0, L_0x557cdde3bf00;  1 drivers
v0x557cddb5cd80_0 .net "cin", 0 0, L_0x557cdde3c2d0;  1 drivers
v0x557cddb5ce50_0 .net "cout", 0 0, L_0x557cdde3bf70;  1 drivers
v0x557cddb5cef0_0 .net "h_1_out", 0 0, L_0x557cdde3bd20;  1 drivers
S_0x557cddb5bcb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb5ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3bd20 .functor XOR 1, L_0x557cdde3bfe0, L_0x557cdde3c1a0, C4<0>, C4<0>;
L_0x557cdde3bd90 .functor AND 1, L_0x557cdde3bfe0, L_0x557cdde3c1a0, C4<1>, C4<1>;
v0x557cddb5bf40_0 .net "S", 0 0, L_0x557cdde3bd20;  alias, 1 drivers
v0x557cddb5c020_0 .net "a", 0 0, L_0x557cdde3bfe0;  alias, 1 drivers
v0x557cddb5c0e0_0 .net "b", 0 0, L_0x557cdde3c1a0;  alias, 1 drivers
v0x557cddb5c1b0_0 .net "cout", 0 0, L_0x557cdde3bd90;  alias, 1 drivers
S_0x557cddb5c320 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb5ba60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3be00 .functor XOR 1, L_0x557cdde3bd20, L_0x557cdde3c2d0, C4<0>, C4<0>;
L_0x557cdde3bf00 .functor AND 1, L_0x557cdde3bd20, L_0x557cdde3c2d0, C4<1>, C4<1>;
v0x557cddb5c580_0 .net "S", 0 0, L_0x557cdde3be00;  alias, 1 drivers
v0x557cddb5c640_0 .net "a", 0 0, L_0x557cdde3bd20;  alias, 1 drivers
v0x557cddb5c730_0 .net "b", 0 0, L_0x557cdde3c2d0;  alias, 1 drivers
v0x557cddb5c800_0 .net "cout", 0 0, L_0x557cdde3bf00;  alias, 1 drivers
S_0x557cddb5d5e0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb59ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb5d7d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb606d0_0 .net "S", 1 0, L_0x557cdde3ddc0;  alias, 1 drivers
v0x557cddb607b0_0 .net "a", 1 0, L_0x557cdde3cf90;  alias, 1 drivers
v0x557cddb60890_0 .net "b", 1 0, L_0x557cdde3d000;  alias, 1 drivers
v0x557cddb60950_0 .net "carin", 1 0, L_0x557cdde3de60;  1 drivers
v0x557cddb60a30_0 .net "cin", 0 0, L_0x557cdde3dff0;  1 drivers
v0x557cddb60b70_0 .net "cout", 0 0, L_0x557cdde3df00;  alias, 1 drivers
L_0x557cdde3d360 .part L_0x557cdde3cf90, 1, 1;
L_0x557cdde3d490 .part L_0x557cdde3d000, 1, 1;
L_0x557cdde3d5c0 .part L_0x557cdde3de60, 0, 1;
L_0x557cdde3da40 .part L_0x557cdde3cf90, 0, 1;
L_0x557cdde3dc00 .part L_0x557cdde3d000, 0, 1;
L_0x557cdde3ddc0 .concat8 [ 1 1 0 0], L_0x557cdde3d7d0, L_0x557cdde3d180;
L_0x557cdde3de60 .concat8 [ 1 1 0 0], L_0x557cdde3d9d0, L_0x557cdde3d2f0;
L_0x557cdde3df00 .part L_0x557cdde3de60, 1, 1;
S_0x557cddb5d8f0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb5d5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3d9d0 .functor OR 1, L_0x557cdde3d760, L_0x557cdde3d8d0, C4<0>, C4<0>;
v0x557cddb5e7f0_0 .net "S", 0 0, L_0x557cdde3d7d0;  1 drivers
v0x557cddb5e8b0_0 .net "a", 0 0, L_0x557cdde3da40;  1 drivers
v0x557cddb5e980_0 .net "b", 0 0, L_0x557cdde3dc00;  1 drivers
v0x557cddb5ea80_0 .net "c_1", 0 0, L_0x557cdde3d760;  1 drivers
v0x557cddb5eb50_0 .net "c_2", 0 0, L_0x557cdde3d8d0;  1 drivers
v0x557cddb5ec40_0 .net "cin", 0 0, L_0x557cdde3dff0;  alias, 1 drivers
v0x557cddb5ed10_0 .net "cout", 0 0, L_0x557cdde3d9d0;  1 drivers
v0x557cddb5edb0_0 .net "h_1_out", 0 0, L_0x557cdde3d6f0;  1 drivers
S_0x557cddb5db70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb5d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3d6f0 .functor XOR 1, L_0x557cdde3da40, L_0x557cdde3dc00, C4<0>, C4<0>;
L_0x557cdde3d760 .functor AND 1, L_0x557cdde3da40, L_0x557cdde3dc00, C4<1>, C4<1>;
v0x557cddb5de00_0 .net "S", 0 0, L_0x557cdde3d6f0;  alias, 1 drivers
v0x557cddb5dee0_0 .net "a", 0 0, L_0x557cdde3da40;  alias, 1 drivers
v0x557cddb5dfa0_0 .net "b", 0 0, L_0x557cdde3dc00;  alias, 1 drivers
v0x557cddb5e070_0 .net "cout", 0 0, L_0x557cdde3d760;  alias, 1 drivers
S_0x557cddb5e1e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb5d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3d7d0 .functor XOR 1, L_0x557cdde3d6f0, L_0x557cdde3dff0, C4<0>, C4<0>;
L_0x557cdde3d8d0 .functor AND 1, L_0x557cdde3d6f0, L_0x557cdde3dff0, C4<1>, C4<1>;
v0x557cddb5e440_0 .net "S", 0 0, L_0x557cdde3d7d0;  alias, 1 drivers
v0x557cddb5e500_0 .net "a", 0 0, L_0x557cdde3d6f0;  alias, 1 drivers
v0x557cddb5e5f0_0 .net "b", 0 0, L_0x557cdde3dff0;  alias, 1 drivers
v0x557cddb5e6c0_0 .net "cout", 0 0, L_0x557cdde3d8d0;  alias, 1 drivers
S_0x557cddb5eea0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb5d5e0;
 .timescale 0 0;
P_0x557cddb5f090 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb5f150 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb5eea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3d2f0 .functor OR 1, L_0x557cdde3d110, L_0x557cdde3d280, C4<0>, C4<0>;
v0x557cddb60020_0 .net "S", 0 0, L_0x557cdde3d180;  1 drivers
v0x557cddb600e0_0 .net "a", 0 0, L_0x557cdde3d360;  1 drivers
v0x557cddb601b0_0 .net "b", 0 0, L_0x557cdde3d490;  1 drivers
v0x557cddb602b0_0 .net "c_1", 0 0, L_0x557cdde3d110;  1 drivers
v0x557cddb60380_0 .net "c_2", 0 0, L_0x557cdde3d280;  1 drivers
v0x557cddb60470_0 .net "cin", 0 0, L_0x557cdde3d5c0;  1 drivers
v0x557cddb60540_0 .net "cout", 0 0, L_0x557cdde3d2f0;  1 drivers
v0x557cddb605e0_0 .net "h_1_out", 0 0, L_0x557cdde3d0a0;  1 drivers
S_0x557cddb5f3a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb5f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3d0a0 .functor XOR 1, L_0x557cdde3d360, L_0x557cdde3d490, C4<0>, C4<0>;
L_0x557cdde3d110 .functor AND 1, L_0x557cdde3d360, L_0x557cdde3d490, C4<1>, C4<1>;
v0x557cddb5f630_0 .net "S", 0 0, L_0x557cdde3d0a0;  alias, 1 drivers
v0x557cddb5f710_0 .net "a", 0 0, L_0x557cdde3d360;  alias, 1 drivers
v0x557cddb5f7d0_0 .net "b", 0 0, L_0x557cdde3d490;  alias, 1 drivers
v0x557cddb5f8a0_0 .net "cout", 0 0, L_0x557cdde3d110;  alias, 1 drivers
S_0x557cddb5fa10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb5f150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3d180 .functor XOR 1, L_0x557cdde3d0a0, L_0x557cdde3d5c0, C4<0>, C4<0>;
L_0x557cdde3d280 .functor AND 1, L_0x557cdde3d0a0, L_0x557cdde3d5c0, C4<1>, C4<1>;
v0x557cddb5fc70_0 .net "S", 0 0, L_0x557cdde3d180;  alias, 1 drivers
v0x557cddb5fd30_0 .net "a", 0 0, L_0x557cdde3d0a0;  alias, 1 drivers
v0x557cddb5fe20_0 .net "b", 0 0, L_0x557cdde3d5c0;  alias, 1 drivers
v0x557cddb5fef0_0 .net "cout", 0 0, L_0x557cdde3d280;  alias, 1 drivers
S_0x557cddb61ed0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddb598b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb62070 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde3e4e0 .functor XOR 2, L_0x557cdde3e7a0, L_0x557cdde3bc10, C4<00>, C4<00>;
L_0x557cdde3f9c0 .functor NOT 1, L_0x557cdde3f8d0, C4<0>, C4<0>, C4<0>;
L_0x557cdde3fac0 .functor AND 1, L_0x557cdde3e610, L_0x557cdde3f9c0, C4<1>, C4<1>;
L_0x557cdde3fc20 .functor NOT 2, L_0x557cdde3fb30, C4<00>, C4<00>, C4<00>;
L_0x557cdde3fce0 .functor AND 2, L_0x557cdde3f740, L_0x557cdde3fc20, C4<11>, C4<11>;
L_0x557cdde3fda0 .functor NOT 2, L_0x557cdde3f740, C4<00>, C4<00>, C4<00>;
L_0x557cdde41330 .functor AND 2, L_0x557cdde40f30, L_0x557cdde41200, C4<11>, C4<11>;
L_0x557cdde413a0 .functor OR 2, L_0x557cdde3fce0, L_0x557cdde41330, C4<00>, C4<00>;
v0x557cddb68ff0_0 .net *"_s0", 1 0, L_0x557cdde3e7a0;  1 drivers
v0x557cddb690f0_0 .net *"_s10", 1 0, L_0x557cdde3fc20;  1 drivers
L_0x7f5061446630 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb691d0_0 .net/2s *"_s18", 0 0, L_0x7f5061446630;  1 drivers
L_0x7f5061446678 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb69290_0 .net/2s *"_s23", 0 0, L_0x7f5061446678;  1 drivers
v0x557cddb69370_0 .net *"_s27", 1 0, L_0x557cdde41200;  1 drivers
v0x557cddb694a0_0 .net *"_s4", 0 0, L_0x557cdde3f9c0;  1 drivers
v0x557cddb69580_0 .net *"_s8", 1 0, L_0x557cdde3fb30;  1 drivers
v0x557cddb69660_0 .net "a", 1 0, L_0x557cdde3e280;  alias, 1 drivers
v0x557cddb69770_0 .net "a_or_s", 0 0, L_0x557cdde3e610;  alias, 1 drivers
v0x557cddb69810_0 .net "add_1", 1 0, L_0x557cdde3fef0;  1 drivers
v0x557cddb698d0_0 .net "b", 1 0, L_0x557cdde3bc10;  alias, 1 drivers
v0x557cddb69990_0 .net "cout", 0 0, L_0x557cdde3f8d0;  alias, 1 drivers
v0x557cddb69a30_0 .net "diff_is_negative", 0 0, L_0x557cdde3fac0;  1 drivers
v0x557cddb69ad0_0 .net "dummy_cout", 0 0, L_0x557cdde41070;  1 drivers
v0x557cddb69b70_0 .net "input_b", 1 0, L_0x557cdde3e4e0;  1 drivers
v0x557cddb69c40_0 .net "inverted_out", 1 0, L_0x557cdde3fda0;  1 drivers
v0x557cddb69d10_0 .net "n_out", 1 0, L_0x557cdde41330;  1 drivers
v0x557cddb69ee0_0 .net "negated_out", 1 0, L_0x557cdde40f30;  1 drivers
v0x557cddb69fd0_0 .net "out", 1 0, L_0x557cdde413a0;  alias, 1 drivers
v0x557cddb6a090_0 .net "p_out", 1 0, L_0x557cdde3fce0;  1 drivers
v0x557cddb6a170_0 .net "t_out", 1 0, L_0x557cdde3f740;  1 drivers
L_0x557cdde3e7a0 .concat [ 1 1 0 0], L_0x557cdde3e610, L_0x557cdde3e610;
L_0x557cdde3fb30 .concat [ 1 1 0 0], L_0x557cdde3fac0, L_0x557cdde3fac0;
L_0x557cdde3fef0 .concat8 [ 1 1 0 0], L_0x7f5061446678, L_0x7f5061446630;
L_0x557cdde41160 .part L_0x557cdde3fef0, 1, 1;
L_0x557cdde41200 .concat [ 1 1 0 0], L_0x557cdde3fac0, L_0x557cdde3fac0;
S_0x557cddb621c0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb61ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb62390 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb65310_0 .net "S", 1 0, L_0x557cdde3f740;  alias, 1 drivers
v0x557cddb653f0_0 .net "a", 1 0, L_0x557cdde3e280;  alias, 1 drivers
v0x557cddb654b0_0 .net "b", 1 0, L_0x557cdde3e4e0;  alias, 1 drivers
v0x557cddb65580_0 .net "carin", 1 0, L_0x557cdde3f7e0;  1 drivers
v0x557cddb65660_0 .net "cin", 0 0, L_0x557cdde3e610;  alias, 1 drivers
v0x557cddb657a0_0 .net "cout", 0 0, L_0x557cdde3f8d0;  alias, 1 drivers
L_0x557cdde3ed30 .part L_0x557cdde3e280, 1, 1;
L_0x557cdde3ee60 .part L_0x557cdde3e4e0, 1, 1;
L_0x557cdde3ef90 .part L_0x557cdde3f7e0, 0, 1;
L_0x557cdde3f4e0 .part L_0x557cdde3e280, 0, 1;
L_0x557cdde3f580 .part L_0x557cdde3e4e0, 0, 1;
L_0x557cdde3f740 .concat8 [ 1 1 0 0], L_0x557cdde3f1a0, L_0x557cdde3eab0;
L_0x557cdde3f7e0 .concat8 [ 1 1 0 0], L_0x557cdde3f470, L_0x557cdde3ecc0;
L_0x557cdde3f8d0 .part L_0x557cdde3f7e0, 1, 1;
S_0x557cddb62510 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb621c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3f470 .functor OR 1, L_0x557cdde3f130, L_0x557cdde3f400, C4<0>, C4<0>;
v0x557cddb63430_0 .net "S", 0 0, L_0x557cdde3f1a0;  1 drivers
v0x557cddb634f0_0 .net "a", 0 0, L_0x557cdde3f4e0;  1 drivers
v0x557cddb635c0_0 .net "b", 0 0, L_0x557cdde3f580;  1 drivers
v0x557cddb636c0_0 .net "c_1", 0 0, L_0x557cdde3f130;  1 drivers
v0x557cddb63790_0 .net "c_2", 0 0, L_0x557cdde3f400;  1 drivers
v0x557cddb63880_0 .net "cin", 0 0, L_0x557cdde3e610;  alias, 1 drivers
v0x557cddb63950_0 .net "cout", 0 0, L_0x557cdde3f470;  1 drivers
v0x557cddb639f0_0 .net "h_1_out", 0 0, L_0x557cdde3f0c0;  1 drivers
S_0x557cddb627b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb62510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3f0c0 .functor XOR 1, L_0x557cdde3f4e0, L_0x557cdde3f580, C4<0>, C4<0>;
L_0x557cdde3f130 .functor AND 1, L_0x557cdde3f4e0, L_0x557cdde3f580, C4<1>, C4<1>;
v0x557cddb62a40_0 .net "S", 0 0, L_0x557cdde3f0c0;  alias, 1 drivers
v0x557cddb62b20_0 .net "a", 0 0, L_0x557cdde3f4e0;  alias, 1 drivers
v0x557cddb62be0_0 .net "b", 0 0, L_0x557cdde3f580;  alias, 1 drivers
v0x557cddb62cb0_0 .net "cout", 0 0, L_0x557cdde3f130;  alias, 1 drivers
S_0x557cddb62e20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb62510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3f1a0 .functor XOR 1, L_0x557cdde3f0c0, L_0x557cdde3e610, C4<0>, C4<0>;
L_0x557cdde3f400 .functor AND 1, L_0x557cdde3f0c0, L_0x557cdde3e610, C4<1>, C4<1>;
v0x557cddb63080_0 .net "S", 0 0, L_0x557cdde3f1a0;  alias, 1 drivers
v0x557cddb63140_0 .net "a", 0 0, L_0x557cdde3f0c0;  alias, 1 drivers
v0x557cddb63230_0 .net "b", 0 0, L_0x557cdde3e610;  alias, 1 drivers
v0x557cddb63300_0 .net "cout", 0 0, L_0x557cdde3f400;  alias, 1 drivers
S_0x557cddb63ae0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb621c0;
 .timescale 0 0;
P_0x557cddb63cd0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb63d90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb63ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde3ecc0 .functor OR 1, L_0x557cdde3e9f0, L_0x557cdde3ec00, C4<0>, C4<0>;
v0x557cddb64c60_0 .net "S", 0 0, L_0x557cdde3eab0;  1 drivers
v0x557cddb64d20_0 .net "a", 0 0, L_0x557cdde3ed30;  1 drivers
v0x557cddb64df0_0 .net "b", 0 0, L_0x557cdde3ee60;  1 drivers
v0x557cddb64ef0_0 .net "c_1", 0 0, L_0x557cdde3e9f0;  1 drivers
v0x557cddb64fc0_0 .net "c_2", 0 0, L_0x557cdde3ec00;  1 drivers
v0x557cddb650b0_0 .net "cin", 0 0, L_0x557cdde3ef90;  1 drivers
v0x557cddb65180_0 .net "cout", 0 0, L_0x557cdde3ecc0;  1 drivers
v0x557cddb65220_0 .net "h_1_out", 0 0, L_0x557cdde3e8e0;  1 drivers
S_0x557cddb63fe0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb63d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3e8e0 .functor XOR 1, L_0x557cdde3ed30, L_0x557cdde3ee60, C4<0>, C4<0>;
L_0x557cdde3e9f0 .functor AND 1, L_0x557cdde3ed30, L_0x557cdde3ee60, C4<1>, C4<1>;
v0x557cddb64270_0 .net "S", 0 0, L_0x557cdde3e8e0;  alias, 1 drivers
v0x557cddb64350_0 .net "a", 0 0, L_0x557cdde3ed30;  alias, 1 drivers
v0x557cddb64410_0 .net "b", 0 0, L_0x557cdde3ee60;  alias, 1 drivers
v0x557cddb644e0_0 .net "cout", 0 0, L_0x557cdde3e9f0;  alias, 1 drivers
S_0x557cddb64650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb63d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde3eab0 .functor XOR 1, L_0x557cdde3e8e0, L_0x557cdde3ef90, C4<0>, C4<0>;
L_0x557cdde3ec00 .functor AND 1, L_0x557cdde3e8e0, L_0x557cdde3ef90, C4<1>, C4<1>;
v0x557cddb648b0_0 .net "S", 0 0, L_0x557cdde3eab0;  alias, 1 drivers
v0x557cddb64970_0 .net "a", 0 0, L_0x557cdde3e8e0;  alias, 1 drivers
v0x557cddb64a60_0 .net "b", 0 0, L_0x557cdde3ef90;  alias, 1 drivers
v0x557cddb64b30_0 .net "cout", 0 0, L_0x557cdde3ec00;  alias, 1 drivers
S_0x557cddb65900 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb61ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb65af0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb689f0_0 .net "S", 1 0, L_0x557cdde40f30;  alias, 1 drivers
v0x557cddb68ad0_0 .net "a", 1 0, L_0x557cdde3fda0;  alias, 1 drivers
v0x557cddb68bb0_0 .net "b", 1 0, L_0x557cdde3fef0;  alias, 1 drivers
v0x557cddb68c70_0 .net "carin", 1 0, L_0x557cdde40fd0;  1 drivers
v0x557cddb68d50_0 .net "cin", 0 0, L_0x557cdde41160;  1 drivers
v0x557cddb68e90_0 .net "cout", 0 0, L_0x557cdde41070;  alias, 1 drivers
L_0x557cdde40480 .part L_0x557cdde3fda0, 1, 1;
L_0x557cdde405b0 .part L_0x557cdde3fef0, 1, 1;
L_0x557cdde406e0 .part L_0x557cdde40fd0, 0, 1;
L_0x557cdde40bb0 .part L_0x557cdde3fda0, 0, 1;
L_0x557cdde40d70 .part L_0x557cdde3fef0, 0, 1;
L_0x557cdde40f30 .concat8 [ 1 1 0 0], L_0x557cdde408f0, L_0x557cdde40200;
L_0x557cdde40fd0 .concat8 [ 1 1 0 0], L_0x557cdde40b40, L_0x557cdde40410;
L_0x557cdde41070 .part L_0x557cdde40fd0, 1, 1;
S_0x557cddb65c10 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb65900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde40b40 .functor OR 1, L_0x557cdde40880, L_0x557cdde40a40, C4<0>, C4<0>;
v0x557cddb66b10_0 .net "S", 0 0, L_0x557cdde408f0;  1 drivers
v0x557cddb66bd0_0 .net "a", 0 0, L_0x557cdde40bb0;  1 drivers
v0x557cddb66ca0_0 .net "b", 0 0, L_0x557cdde40d70;  1 drivers
v0x557cddb66da0_0 .net "c_1", 0 0, L_0x557cdde40880;  1 drivers
v0x557cddb66e70_0 .net "c_2", 0 0, L_0x557cdde40a40;  1 drivers
v0x557cddb66f60_0 .net "cin", 0 0, L_0x557cdde41160;  alias, 1 drivers
v0x557cddb67030_0 .net "cout", 0 0, L_0x557cdde40b40;  1 drivers
v0x557cddb670d0_0 .net "h_1_out", 0 0, L_0x557cdde40810;  1 drivers
S_0x557cddb65e90 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb65c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde40810 .functor XOR 1, L_0x557cdde40bb0, L_0x557cdde40d70, C4<0>, C4<0>;
L_0x557cdde40880 .functor AND 1, L_0x557cdde40bb0, L_0x557cdde40d70, C4<1>, C4<1>;
v0x557cddb66120_0 .net "S", 0 0, L_0x557cdde40810;  alias, 1 drivers
v0x557cddb66200_0 .net "a", 0 0, L_0x557cdde40bb0;  alias, 1 drivers
v0x557cddb662c0_0 .net "b", 0 0, L_0x557cdde40d70;  alias, 1 drivers
v0x557cddb66390_0 .net "cout", 0 0, L_0x557cdde40880;  alias, 1 drivers
S_0x557cddb66500 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb65c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde408f0 .functor XOR 1, L_0x557cdde40810, L_0x557cdde41160, C4<0>, C4<0>;
L_0x557cdde40a40 .functor AND 1, L_0x557cdde40810, L_0x557cdde41160, C4<1>, C4<1>;
v0x557cddb66760_0 .net "S", 0 0, L_0x557cdde408f0;  alias, 1 drivers
v0x557cddb66820_0 .net "a", 0 0, L_0x557cdde40810;  alias, 1 drivers
v0x557cddb66910_0 .net "b", 0 0, L_0x557cdde41160;  alias, 1 drivers
v0x557cddb669e0_0 .net "cout", 0 0, L_0x557cdde40a40;  alias, 1 drivers
S_0x557cddb671c0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb65900;
 .timescale 0 0;
P_0x557cddb673b0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb67470 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb671c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde40410 .functor OR 1, L_0x557cdde40140, L_0x557cdde40350, C4<0>, C4<0>;
v0x557cddb68340_0 .net "S", 0 0, L_0x557cdde40200;  1 drivers
v0x557cddb68400_0 .net "a", 0 0, L_0x557cdde40480;  1 drivers
v0x557cddb684d0_0 .net "b", 0 0, L_0x557cdde405b0;  1 drivers
v0x557cddb685d0_0 .net "c_1", 0 0, L_0x557cdde40140;  1 drivers
v0x557cddb686a0_0 .net "c_2", 0 0, L_0x557cdde40350;  1 drivers
v0x557cddb68790_0 .net "cin", 0 0, L_0x557cdde406e0;  1 drivers
v0x557cddb68860_0 .net "cout", 0 0, L_0x557cdde40410;  1 drivers
v0x557cddb68900_0 .net "h_1_out", 0 0, L_0x557cdde40030;  1 drivers
S_0x557cddb676c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb67470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde40030 .functor XOR 1, L_0x557cdde40480, L_0x557cdde405b0, C4<0>, C4<0>;
L_0x557cdde40140 .functor AND 1, L_0x557cdde40480, L_0x557cdde405b0, C4<1>, C4<1>;
v0x557cddb67950_0 .net "S", 0 0, L_0x557cdde40030;  alias, 1 drivers
v0x557cddb67a30_0 .net "a", 0 0, L_0x557cdde40480;  alias, 1 drivers
v0x557cddb67af0_0 .net "b", 0 0, L_0x557cdde405b0;  alias, 1 drivers
v0x557cddb67bc0_0 .net "cout", 0 0, L_0x557cdde40140;  alias, 1 drivers
S_0x557cddb67d30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb67470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde40200 .functor XOR 1, L_0x557cdde40030, L_0x557cdde406e0, C4<0>, C4<0>;
L_0x557cdde40350 .functor AND 1, L_0x557cdde40030, L_0x557cdde406e0, C4<1>, C4<1>;
v0x557cddb67f90_0 .net "S", 0 0, L_0x557cdde40200;  alias, 1 drivers
v0x557cddb68050_0 .net "a", 0 0, L_0x557cdde40030;  alias, 1 drivers
v0x557cddb68140_0 .net "b", 0 0, L_0x557cdde406e0;  alias, 1 drivers
v0x557cddb68210_0 .net "cout", 0 0, L_0x557cdde40350;  alias, 1 drivers
S_0x557cddb6a310 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddb598b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb6a490 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddb70460_0 .net "S", 3 0, L_0x557cdde43860;  alias, 1 drivers
v0x557cddb70520_0 .net "a", 3 0, L_0x557cdde415c0;  alias, 1 drivers
v0x557cddb705e0_0 .net "b", 3 0, L_0x557cdde419a0;  alias, 1 drivers
v0x557cddb706d0_0 .net "carin", 3 0, L_0x557cdde43a00;  1 drivers
L_0x7f5061446750 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb707b0_0 .net "cin", 0 0, L_0x7f5061446750;  1 drivers
v0x557cddb708f0_0 .net "cout", 0 0, L_0x557cdde43b30;  alias, 1 drivers
L_0x557cdde41fd0 .part L_0x557cdde415c0, 1, 1;
L_0x557cdde42100 .part L_0x557cdde419a0, 1, 1;
L_0x557cdde42230 .part L_0x557cdde43a00, 0, 1;
L_0x557cdde426c0 .part L_0x557cdde415c0, 2, 1;
L_0x557cdde42880 .part L_0x557cdde419a0, 2, 1;
L_0x557cdde42a40 .part L_0x557cdde43a00, 1, 1;
L_0x557cdde42e80 .part L_0x557cdde415c0, 3, 1;
L_0x557cdde42fb0 .part L_0x557cdde419a0, 3, 1;
L_0x557cdde43130 .part L_0x557cdde43a00, 2, 1;
L_0x557cdde43600 .part L_0x557cdde415c0, 0, 1;
L_0x557cdde43730 .part L_0x557cdde419a0, 0, 1;
L_0x557cdde43860 .concat8 [ 1 1 1 1], L_0x557cdde43340, L_0x557cdde41d50, L_0x557cdde42440, L_0x557cdde42c50;
L_0x557cdde43a00 .concat8 [ 1 1 1 1], L_0x557cdde43590, L_0x557cdde41f60, L_0x557cdde42650, L_0x557cdde42e10;
L_0x557cdde43b30 .part L_0x557cdde43a00, 3, 1;
S_0x557cddb6a610 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb6a310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde43590 .functor OR 1, L_0x557cdde432d0, L_0x557cdde43490, C4<0>, C4<0>;
v0x557cddb6b510_0 .net "S", 0 0, L_0x557cdde43340;  1 drivers
v0x557cddb6b5d0_0 .net "a", 0 0, L_0x557cdde43600;  1 drivers
v0x557cddb6b6a0_0 .net "b", 0 0, L_0x557cdde43730;  1 drivers
v0x557cddb6b7a0_0 .net "c_1", 0 0, L_0x557cdde432d0;  1 drivers
v0x557cddb6b870_0 .net "c_2", 0 0, L_0x557cdde43490;  1 drivers
v0x557cddb6b960_0 .net "cin", 0 0, L_0x7f5061446750;  alias, 1 drivers
v0x557cddb6ba30_0 .net "cout", 0 0, L_0x557cdde43590;  1 drivers
v0x557cddb6bad0_0 .net "h_1_out", 0 0, L_0x557cdde43260;  1 drivers
S_0x557cddb6a890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb6a610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde43260 .functor XOR 1, L_0x557cdde43600, L_0x557cdde43730, C4<0>, C4<0>;
L_0x557cdde432d0 .functor AND 1, L_0x557cdde43600, L_0x557cdde43730, C4<1>, C4<1>;
v0x557cddb6ab20_0 .net "S", 0 0, L_0x557cdde43260;  alias, 1 drivers
v0x557cddb6ac00_0 .net "a", 0 0, L_0x557cdde43600;  alias, 1 drivers
v0x557cddb6acc0_0 .net "b", 0 0, L_0x557cdde43730;  alias, 1 drivers
v0x557cddb6ad90_0 .net "cout", 0 0, L_0x557cdde432d0;  alias, 1 drivers
S_0x557cddb6af00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb6a610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde43340 .functor XOR 1, L_0x557cdde43260, L_0x7f5061446750, C4<0>, C4<0>;
L_0x557cdde43490 .functor AND 1, L_0x557cdde43260, L_0x7f5061446750, C4<1>, C4<1>;
v0x557cddb6b160_0 .net "S", 0 0, L_0x557cdde43340;  alias, 1 drivers
v0x557cddb6b220_0 .net "a", 0 0, L_0x557cdde43260;  alias, 1 drivers
v0x557cddb6b310_0 .net "b", 0 0, L_0x7f5061446750;  alias, 1 drivers
v0x557cddb6b3e0_0 .net "cout", 0 0, L_0x557cdde43490;  alias, 1 drivers
S_0x557cddb6bbc0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb6a310;
 .timescale 0 0;
P_0x557cddb6bdb0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb6be70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb6bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde41f60 .functor OR 1, L_0x557cdde41c90, L_0x557cdde41ea0, C4<0>, C4<0>;
v0x557cddb6cd40_0 .net "S", 0 0, L_0x557cdde41d50;  1 drivers
v0x557cddb6ce00_0 .net "a", 0 0, L_0x557cdde41fd0;  1 drivers
v0x557cddb6ced0_0 .net "b", 0 0, L_0x557cdde42100;  1 drivers
v0x557cddb6cfd0_0 .net "c_1", 0 0, L_0x557cdde41c90;  1 drivers
v0x557cddb6d0a0_0 .net "c_2", 0 0, L_0x557cdde41ea0;  1 drivers
v0x557cddb6d190_0 .net "cin", 0 0, L_0x557cdde42230;  1 drivers
v0x557cddb6d260_0 .net "cout", 0 0, L_0x557cdde41f60;  1 drivers
v0x557cddb6d300_0 .net "h_1_out", 0 0, L_0x557cdde41b80;  1 drivers
S_0x557cddb6c0c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb6be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde41b80 .functor XOR 1, L_0x557cdde41fd0, L_0x557cdde42100, C4<0>, C4<0>;
L_0x557cdde41c90 .functor AND 1, L_0x557cdde41fd0, L_0x557cdde42100, C4<1>, C4<1>;
v0x557cddb6c350_0 .net "S", 0 0, L_0x557cdde41b80;  alias, 1 drivers
v0x557cddb6c430_0 .net "a", 0 0, L_0x557cdde41fd0;  alias, 1 drivers
v0x557cddb6c4f0_0 .net "b", 0 0, L_0x557cdde42100;  alias, 1 drivers
v0x557cddb6c5c0_0 .net "cout", 0 0, L_0x557cdde41c90;  alias, 1 drivers
S_0x557cddb6c730 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb6be70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde41d50 .functor XOR 1, L_0x557cdde41b80, L_0x557cdde42230, C4<0>, C4<0>;
L_0x557cdde41ea0 .functor AND 1, L_0x557cdde41b80, L_0x557cdde42230, C4<1>, C4<1>;
v0x557cddb6c990_0 .net "S", 0 0, L_0x557cdde41d50;  alias, 1 drivers
v0x557cddb6ca50_0 .net "a", 0 0, L_0x557cdde41b80;  alias, 1 drivers
v0x557cddb6cb40_0 .net "b", 0 0, L_0x557cdde42230;  alias, 1 drivers
v0x557cddb6cc10_0 .net "cout", 0 0, L_0x557cdde41ea0;  alias, 1 drivers
S_0x557cddb6d3f0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddb6a310;
 .timescale 0 0;
P_0x557cddb6d5c0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddb6d680 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb6d3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde42650 .functor OR 1, L_0x557cdde423d0, L_0x557cdde42590, C4<0>, C4<0>;
v0x557cddb6e580_0 .net "S", 0 0, L_0x557cdde42440;  1 drivers
v0x557cddb6e640_0 .net "a", 0 0, L_0x557cdde426c0;  1 drivers
v0x557cddb6e710_0 .net "b", 0 0, L_0x557cdde42880;  1 drivers
v0x557cddb6e810_0 .net "c_1", 0 0, L_0x557cdde423d0;  1 drivers
v0x557cddb6e8e0_0 .net "c_2", 0 0, L_0x557cdde42590;  1 drivers
v0x557cddb6e9d0_0 .net "cin", 0 0, L_0x557cdde42a40;  1 drivers
v0x557cddb6eaa0_0 .net "cout", 0 0, L_0x557cdde42650;  1 drivers
v0x557cddb6eb40_0 .net "h_1_out", 0 0, L_0x557cdde42360;  1 drivers
S_0x557cddb6d900 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb6d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde42360 .functor XOR 1, L_0x557cdde426c0, L_0x557cdde42880, C4<0>, C4<0>;
L_0x557cdde423d0 .functor AND 1, L_0x557cdde426c0, L_0x557cdde42880, C4<1>, C4<1>;
v0x557cddb6db90_0 .net "S", 0 0, L_0x557cdde42360;  alias, 1 drivers
v0x557cddb6dc70_0 .net "a", 0 0, L_0x557cdde426c0;  alias, 1 drivers
v0x557cddb6dd30_0 .net "b", 0 0, L_0x557cdde42880;  alias, 1 drivers
v0x557cddb6de00_0 .net "cout", 0 0, L_0x557cdde423d0;  alias, 1 drivers
S_0x557cddb6df70 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb6d680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde42440 .functor XOR 1, L_0x557cdde42360, L_0x557cdde42a40, C4<0>, C4<0>;
L_0x557cdde42590 .functor AND 1, L_0x557cdde42360, L_0x557cdde42a40, C4<1>, C4<1>;
v0x557cddb6e1d0_0 .net "S", 0 0, L_0x557cdde42440;  alias, 1 drivers
v0x557cddb6e290_0 .net "a", 0 0, L_0x557cdde42360;  alias, 1 drivers
v0x557cddb6e380_0 .net "b", 0 0, L_0x557cdde42a40;  alias, 1 drivers
v0x557cddb6e450_0 .net "cout", 0 0, L_0x557cdde42590;  alias, 1 drivers
S_0x557cddb6ec30 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddb6a310;
 .timescale 0 0;
P_0x557cddb6ee00 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddb6eee0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb6ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde42e10 .functor OR 1, L_0x557cdde42be0, L_0x557cdde42d50, C4<0>, C4<0>;
v0x557cddb6fdb0_0 .net "S", 0 0, L_0x557cdde42c50;  1 drivers
v0x557cddb6fe70_0 .net "a", 0 0, L_0x557cdde42e80;  1 drivers
v0x557cddb6ff40_0 .net "b", 0 0, L_0x557cdde42fb0;  1 drivers
v0x557cddb70040_0 .net "c_1", 0 0, L_0x557cdde42be0;  1 drivers
v0x557cddb70110_0 .net "c_2", 0 0, L_0x557cdde42d50;  1 drivers
v0x557cddb70200_0 .net "cin", 0 0, L_0x557cdde43130;  1 drivers
v0x557cddb702d0_0 .net "cout", 0 0, L_0x557cdde42e10;  1 drivers
v0x557cddb70370_0 .net "h_1_out", 0 0, L_0x557cdde42b70;  1 drivers
S_0x557cddb6f130 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb6eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde42b70 .functor XOR 1, L_0x557cdde42e80, L_0x557cdde42fb0, C4<0>, C4<0>;
L_0x557cdde42be0 .functor AND 1, L_0x557cdde42e80, L_0x557cdde42fb0, C4<1>, C4<1>;
v0x557cddb6f3c0_0 .net "S", 0 0, L_0x557cdde42b70;  alias, 1 drivers
v0x557cddb6f4a0_0 .net "a", 0 0, L_0x557cdde42e80;  alias, 1 drivers
v0x557cddb6f560_0 .net "b", 0 0, L_0x557cdde42fb0;  alias, 1 drivers
v0x557cddb6f630_0 .net "cout", 0 0, L_0x557cdde42be0;  alias, 1 drivers
S_0x557cddb6f7a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb6eee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde42c50 .functor XOR 1, L_0x557cdde42b70, L_0x557cdde43130, C4<0>, C4<0>;
L_0x557cdde42d50 .functor AND 1, L_0x557cdde42b70, L_0x557cdde43130, C4<1>, C4<1>;
v0x557cddb6fa00_0 .net "S", 0 0, L_0x557cdde42c50;  alias, 1 drivers
v0x557cddb6fac0_0 .net "a", 0 0, L_0x557cdde42b70;  alias, 1 drivers
v0x557cddb6fbb0_0 .net "b", 0 0, L_0x557cdde43130;  alias, 1 drivers
v0x557cddb6fc80_0 .net "cout", 0 0, L_0x557cdde42d50;  alias, 1 drivers
S_0x557cddb74d70 .scope module, "dut2" "karatsuba_4" 3 187, 3 132 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cdde51d10 .functor BUFZ 4, L_0x557cdde22d90, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde51f50 .functor BUFZ 4, L_0x557cdde22fd0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde77540 .functor NOT 1, L_0x557cdde64a80, C4<0>, C4<0>, C4<0>;
L_0x557cdde775b0 .functor NOT 1, L_0x557cdde676e0, C4<0>, C4<0>, C4<0>;
L_0x557cdde77620 .functor XOR 1, L_0x557cdde77540, L_0x557cdde775b0, C4<0>, C4<0>;
L_0x557cdde7c960 .functor BUFZ 4, L_0x557cdde5b0e0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde7ca70 .functor BUFZ 4, L_0x557cdde637a0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde7cae0 .functor BUFZ 4, L_0x557cdde7c8f0, C4<0000>, C4<0000>, C4<0000>;
v0x557cddbfad80_0 .net "X", 3 0, L_0x557cdde22d90;  alias, 1 drivers
v0x557cddbfae90_0 .net "Xe", 1 0, L_0x557cdde51c70;  1 drivers
v0x557cddbfafa0_0 .net "Xn", 1 0, L_0x557cdde51690;  1 drivers
v0x557cddbfb040_0 .net "Y", 3 0, L_0x557cdde22fd0;  alias, 1 drivers
v0x557cddbfb150_0 .net "Ye", 1 0, L_0x557cdde51eb0;  1 drivers
v0x557cddbfb2b0_0 .net "Yn", 1 0, L_0x557cdde51d80;  1 drivers
v0x557cddbfb370_0 .net "Z", 7 0, L_0x557cdde80140;  alias, 1 drivers
v0x557cddbfb480_0 .net *"_s14", 0 0, L_0x557cdde77540;  1 drivers
v0x557cddbfb560_0 .net *"_s16", 0 0, L_0x557cdde775b0;  1 drivers
v0x557cddbfb6d0_0 .net *"_s23", 3 0, L_0x557cdde7c960;  1 drivers
v0x557cddbfb7b0_0 .net *"_s28", 3 0, L_0x557cdde7ca70;  1 drivers
L_0x7f5061447680 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cddbfb890_0 .net/2s *"_s31", 1 0, L_0x7f5061447680;  1 drivers
v0x557cddbfb970_0 .net *"_s36", 3 0, L_0x557cdde7cae0;  1 drivers
v0x557cddbfba50_0 .net *"_s4", 3 0, L_0x557cdde51d10;  1 drivers
L_0x7f50614476c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cddbfbb30_0 .net/2s *"_s40", 1 0, L_0x7f50614476c8;  1 drivers
v0x557cddbfbc10_0 .net *"_s9", 3 0, L_0x557cdde51f50;  1 drivers
L_0x7f50614471b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbfbcf0_0 .net "add", 0 0, L_0x7f50614471b8;  1 drivers
v0x557cddbfbd90_0 .net "big_z0_z2", 7 0, L_0x557cdde7c9d0;  1 drivers
v0x557cddbfbe50_0 .net "big_z1", 7 0, L_0x557cdde7cb50;  1 drivers
v0x557cddbfbef0_0 .net "cout_z1", 0 0, L_0x557cdde79c20;  1 drivers
v0x557cddbfbf90_0 .net "cout_z1_1", 0 0, L_0x557cdde74740;  1 drivers
v0x557cddbfc030_0 .net "dummy_cout", 0 0, L_0x557cdde80450;  1 drivers
v0x557cddbfc0d0_0 .net "signX", 0 0, L_0x557cdde64a80;  1 drivers
v0x557cddbfc1c0_0 .net "signY", 0 0, L_0x557cdde676e0;  1 drivers
v0x557cddbfc2b0_0 .net "sign_z3", 0 0, L_0x557cdde77620;  1 drivers
L_0x7f5061447050 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbfc3e0_0 .net "sub", 0 0, L_0x7f5061447050;  1 drivers
v0x557cddbfc590_0 .net "z0", 3 0, L_0x557cdde5b0e0;  1 drivers
v0x557cddbfc630_0 .net "z1", 3 0, L_0x557cdde7c8f0;  1 drivers
v0x557cddbfc6d0_0 .net "z1_1", 3 0, L_0x557cdde77430;  1 drivers
v0x557cddbfc770_0 .net "z2", 3 0, L_0x557cdde637a0;  1 drivers
v0x557cddbfc830_0 .net "z3", 3 0, L_0x557cdde724b0;  1 drivers
v0x557cddbfc8f0_0 .net "z3_1", 1 0, L_0x557cdde66550;  1 drivers
v0x557cddbfc9b0_0 .net "z3_2", 1 0, L_0x557cdde691b0;  1 drivers
L_0x557cdde51690 .part L_0x557cdde51d10, 2, 2;
L_0x557cdde51c70 .part L_0x557cdde51d10, 0, 2;
L_0x557cdde51d80 .part L_0x557cdde51f50, 2, 2;
L_0x557cdde51eb0 .part L_0x557cdde51f50, 0, 2;
L_0x557cdde7c9d0 .concat8 [ 4 4 0 0], L_0x557cdde7c960, L_0x557cdde7ca70;
L_0x557cdde7cb50 .concat8 [ 2 4 2 0], L_0x7f5061447680, L_0x557cdde7cae0, L_0x7f50614476c8;
S_0x557cddb74f90 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb75180 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449a38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cdde725e0 .functor XOR 4, L_0x7f5061449a38, L_0x557cdde637a0, C4<0000>, C4<0000>;
L_0x557cdde74550 .functor NOT 1, L_0x557cdde74740, C4<0>, C4<0>, C4<0>;
L_0x557cdde748f0 .functor AND 1, L_0x7f50614471b8, L_0x557cdde74550, C4<1>, C4<1>;
L_0x557cdde74b60 .functor NOT 4, L_0x557cdde74a70, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde74bd0 .functor AND 4, L_0x557cdde744b0, L_0x557cdde74b60, C4<1111>, C4<1111>;
L_0x557cdde74c90 .functor NOT 4, L_0x557cdde744b0, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde76e80 .functor AND 4, L_0x557cdde76de0, L_0x557cdde77230, C4<1111>, C4<1111>;
L_0x557cdde77430 .functor OR 4, L_0x557cdde74bd0, L_0x557cdde76e80, C4<0000>, C4<0000>;
v0x557cddb82210_0 .net *"_s0", 3 0, L_0x7f5061449a38;  1 drivers
v0x557cddb82310_0 .net *"_s10", 3 0, L_0x557cdde74b60;  1 drivers
L_0x7f5061447560 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddb823f0_0 .net/2s *"_s18", 2 0, L_0x7f5061447560;  1 drivers
L_0x7f50614475a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb824b0_0 .net/2s *"_s23", 0 0, L_0x7f50614475a8;  1 drivers
v0x557cddb82590_0 .net *"_s27", 3 0, L_0x557cdde77230;  1 drivers
v0x557cddb826c0_0 .net *"_s4", 0 0, L_0x557cdde74550;  1 drivers
v0x557cddb827a0_0 .net *"_s8", 3 0, L_0x557cdde74a70;  1 drivers
v0x557cddb82880_0 .net "a", 3 0, L_0x557cdde5b0e0;  alias, 1 drivers
v0x557cddb82940_0 .net "a_or_s", 0 0, L_0x7f50614471b8;  alias, 1 drivers
v0x557cddb829e0_0 .net "add_1", 3 0, L_0x557cdde74de0;  1 drivers
v0x557cddb82a80_0 .net "b", 3 0, L_0x557cdde637a0;  alias, 1 drivers
v0x557cddb82b40_0 .net "cout", 0 0, L_0x557cdde74740;  alias, 1 drivers
v0x557cddb82c10_0 .net "diff_is_negative", 0 0, L_0x557cdde748f0;  1 drivers
v0x557cddb82cb0_0 .net "dummy_cout", 0 0, L_0x557cdde77020;  1 drivers
v0x557cddb82d80_0 .net "input_b", 3 0, L_0x557cdde725e0;  1 drivers
v0x557cddb82e50_0 .net "inverted_out", 3 0, L_0x557cdde74c90;  1 drivers
v0x557cddb82f20_0 .net "n_out", 3 0, L_0x557cdde76e80;  1 drivers
v0x557cddb82fe0_0 .net "negated_out", 3 0, L_0x557cdde76de0;  1 drivers
v0x557cddb830d0_0 .net "out", 3 0, L_0x557cdde77430;  alias, 1 drivers
v0x557cddb83190_0 .net "p_out", 3 0, L_0x557cdde74bd0;  1 drivers
v0x557cddb83270_0 .net "t_out", 3 0, L_0x557cdde744b0;  1 drivers
L_0x557cdde74a70 .concat [ 1 1 1 1], L_0x557cdde748f0, L_0x557cdde748f0, L_0x557cdde748f0, L_0x557cdde748f0;
L_0x557cdde74de0 .concat8 [ 1 3 0 0], L_0x7f50614475a8, L_0x7f5061447560;
L_0x557cdde77190 .part L_0x557cdde74de0, 3, 1;
L_0x557cdde77230 .concat [ 1 1 1 1], L_0x557cdde748f0, L_0x557cdde748f0, L_0x557cdde748f0, L_0x557cdde748f0;
S_0x557cddb75330 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb74f90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb75520 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddb7b4b0_0 .net "S", 3 0, L_0x557cdde744b0;  alias, 1 drivers
v0x557cddb7b590_0 .net "a", 3 0, L_0x557cdde5b0e0;  alias, 1 drivers
v0x557cddb7b670_0 .net "b", 3 0, L_0x557cdde725e0;  alias, 1 drivers
v0x557cddb7b730_0 .net "carin", 3 0, L_0x557cdde745c0;  1 drivers
v0x557cddb7b810_0 .net "cin", 0 0, L_0x7f50614471b8;  alias, 1 drivers
v0x557cddb7b950_0 .net "cout", 0 0, L_0x557cdde74740;  alias, 1 drivers
L_0x557cdde72c70 .part L_0x557cdde5b0e0, 1, 1;
L_0x557cdde72da0 .part L_0x557cdde725e0, 1, 1;
L_0x557cdde72ed0 .part L_0x557cdde745c0, 0, 1;
L_0x557cdde73360 .part L_0x557cdde5b0e0, 2, 1;
L_0x557cdde73490 .part L_0x557cdde725e0, 2, 1;
L_0x557cdde73650 .part L_0x557cdde745c0, 1, 1;
L_0x557cdde73ae0 .part L_0x557cdde5b0e0, 3, 1;
L_0x557cdde73d20 .part L_0x557cdde725e0, 3, 1;
L_0x557cdde73e10 .part L_0x557cdde745c0, 2, 1;
L_0x557cdde74250 .part L_0x557cdde5b0e0, 0, 1;
L_0x557cdde74380 .part L_0x557cdde725e0, 0, 1;
L_0x557cdde744b0 .concat8 [ 1 1 1 1], L_0x557cdde74020, L_0x557cdde729f0, L_0x557cdde730e0, L_0x557cdde73860;
L_0x557cdde745c0 .concat8 [ 1 1 1 1], L_0x557cdde741e0, L_0x557cdde72c00, L_0x557cdde732f0, L_0x557cdde73a70;
L_0x557cdde74740 .part L_0x557cdde745c0, 3, 1;
S_0x557cddb75640 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb75330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde741e0 .functor OR 1, L_0x557cdde73fb0, L_0x557cdde74170, C4<0>, C4<0>;
v0x557cddb76560_0 .net "S", 0 0, L_0x557cdde74020;  1 drivers
v0x557cddb76620_0 .net "a", 0 0, L_0x557cdde74250;  1 drivers
v0x557cddb766f0_0 .net "b", 0 0, L_0x557cdde74380;  1 drivers
v0x557cddb767f0_0 .net "c_1", 0 0, L_0x557cdde73fb0;  1 drivers
v0x557cddb768c0_0 .net "c_2", 0 0, L_0x557cdde74170;  1 drivers
v0x557cddb769b0_0 .net "cin", 0 0, L_0x7f50614471b8;  alias, 1 drivers
v0x557cddb76a80_0 .net "cout", 0 0, L_0x557cdde741e0;  1 drivers
v0x557cddb76b20_0 .net "h_1_out", 0 0, L_0x557cdde73f40;  1 drivers
S_0x557cddb758e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb75640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde73f40 .functor XOR 1, L_0x557cdde74250, L_0x557cdde74380, C4<0>, C4<0>;
L_0x557cdde73fb0 .functor AND 1, L_0x557cdde74250, L_0x557cdde74380, C4<1>, C4<1>;
v0x557cddb75b70_0 .net "S", 0 0, L_0x557cdde73f40;  alias, 1 drivers
v0x557cddb75c50_0 .net "a", 0 0, L_0x557cdde74250;  alias, 1 drivers
v0x557cddb75d10_0 .net "b", 0 0, L_0x557cdde74380;  alias, 1 drivers
v0x557cddb75de0_0 .net "cout", 0 0, L_0x557cdde73fb0;  alias, 1 drivers
S_0x557cddb75f50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb75640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde74020 .functor XOR 1, L_0x557cdde73f40, L_0x7f50614471b8, C4<0>, C4<0>;
L_0x557cdde74170 .functor AND 1, L_0x557cdde73f40, L_0x7f50614471b8, C4<1>, C4<1>;
v0x557cddb761b0_0 .net "S", 0 0, L_0x557cdde74020;  alias, 1 drivers
v0x557cddb76270_0 .net "a", 0 0, L_0x557cdde73f40;  alias, 1 drivers
v0x557cddb76360_0 .net "b", 0 0, L_0x7f50614471b8;  alias, 1 drivers
v0x557cddb76430_0 .net "cout", 0 0, L_0x557cdde74170;  alias, 1 drivers
S_0x557cddb76c10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb75330;
 .timescale 0 0;
P_0x557cddb76e00 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb76ec0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb76c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde72c00 .functor OR 1, L_0x557cdde72930, L_0x557cdde72b40, C4<0>, C4<0>;
v0x557cddb77d90_0 .net "S", 0 0, L_0x557cdde729f0;  1 drivers
v0x557cddb77e50_0 .net "a", 0 0, L_0x557cdde72c70;  1 drivers
v0x557cddb77f20_0 .net "b", 0 0, L_0x557cdde72da0;  1 drivers
v0x557cddb78020_0 .net "c_1", 0 0, L_0x557cdde72930;  1 drivers
v0x557cddb780f0_0 .net "c_2", 0 0, L_0x557cdde72b40;  1 drivers
v0x557cddb781e0_0 .net "cin", 0 0, L_0x557cdde72ed0;  1 drivers
v0x557cddb782b0_0 .net "cout", 0 0, L_0x557cdde72c00;  1 drivers
v0x557cddb78350_0 .net "h_1_out", 0 0, L_0x557cdde72820;  1 drivers
S_0x557cddb77110 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb76ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde72820 .functor XOR 1, L_0x557cdde72c70, L_0x557cdde72da0, C4<0>, C4<0>;
L_0x557cdde72930 .functor AND 1, L_0x557cdde72c70, L_0x557cdde72da0, C4<1>, C4<1>;
v0x557cddb773a0_0 .net "S", 0 0, L_0x557cdde72820;  alias, 1 drivers
v0x557cddb77480_0 .net "a", 0 0, L_0x557cdde72c70;  alias, 1 drivers
v0x557cddb77540_0 .net "b", 0 0, L_0x557cdde72da0;  alias, 1 drivers
v0x557cddb77610_0 .net "cout", 0 0, L_0x557cdde72930;  alias, 1 drivers
S_0x557cddb77780 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb76ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde729f0 .functor XOR 1, L_0x557cdde72820, L_0x557cdde72ed0, C4<0>, C4<0>;
L_0x557cdde72b40 .functor AND 1, L_0x557cdde72820, L_0x557cdde72ed0, C4<1>, C4<1>;
v0x557cddb779e0_0 .net "S", 0 0, L_0x557cdde729f0;  alias, 1 drivers
v0x557cddb77aa0_0 .net "a", 0 0, L_0x557cdde72820;  alias, 1 drivers
v0x557cddb77b90_0 .net "b", 0 0, L_0x557cdde72ed0;  alias, 1 drivers
v0x557cddb77c60_0 .net "cout", 0 0, L_0x557cdde72b40;  alias, 1 drivers
S_0x557cddb78440 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddb75330;
 .timescale 0 0;
P_0x557cddb78610 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddb786d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb78440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde732f0 .functor OR 1, L_0x557cdde73070, L_0x557cdde73230, C4<0>, C4<0>;
v0x557cddb795d0_0 .net "S", 0 0, L_0x557cdde730e0;  1 drivers
v0x557cddb79690_0 .net "a", 0 0, L_0x557cdde73360;  1 drivers
v0x557cddb79760_0 .net "b", 0 0, L_0x557cdde73490;  1 drivers
v0x557cddb79860_0 .net "c_1", 0 0, L_0x557cdde73070;  1 drivers
v0x557cddb79930_0 .net "c_2", 0 0, L_0x557cdde73230;  1 drivers
v0x557cddb79a20_0 .net "cin", 0 0, L_0x557cdde73650;  1 drivers
v0x557cddb79af0_0 .net "cout", 0 0, L_0x557cdde732f0;  1 drivers
v0x557cddb79b90_0 .net "h_1_out", 0 0, L_0x557cdde73000;  1 drivers
S_0x557cddb78950 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb786d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde73000 .functor XOR 1, L_0x557cdde73360, L_0x557cdde73490, C4<0>, C4<0>;
L_0x557cdde73070 .functor AND 1, L_0x557cdde73360, L_0x557cdde73490, C4<1>, C4<1>;
v0x557cddb78be0_0 .net "S", 0 0, L_0x557cdde73000;  alias, 1 drivers
v0x557cddb78cc0_0 .net "a", 0 0, L_0x557cdde73360;  alias, 1 drivers
v0x557cddb78d80_0 .net "b", 0 0, L_0x557cdde73490;  alias, 1 drivers
v0x557cddb78e50_0 .net "cout", 0 0, L_0x557cdde73070;  alias, 1 drivers
S_0x557cddb78fc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb786d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde730e0 .functor XOR 1, L_0x557cdde73000, L_0x557cdde73650, C4<0>, C4<0>;
L_0x557cdde73230 .functor AND 1, L_0x557cdde73000, L_0x557cdde73650, C4<1>, C4<1>;
v0x557cddb79220_0 .net "S", 0 0, L_0x557cdde730e0;  alias, 1 drivers
v0x557cddb792e0_0 .net "a", 0 0, L_0x557cdde73000;  alias, 1 drivers
v0x557cddb793d0_0 .net "b", 0 0, L_0x557cdde73650;  alias, 1 drivers
v0x557cddb794a0_0 .net "cout", 0 0, L_0x557cdde73230;  alias, 1 drivers
S_0x557cddb79c80 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddb75330;
 .timescale 0 0;
P_0x557cddb79e50 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddb79f30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb79c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde73a70 .functor OR 1, L_0x557cdde737f0, L_0x557cdde739b0, C4<0>, C4<0>;
v0x557cddb7ae00_0 .net "S", 0 0, L_0x557cdde73860;  1 drivers
v0x557cddb7aec0_0 .net "a", 0 0, L_0x557cdde73ae0;  1 drivers
v0x557cddb7af90_0 .net "b", 0 0, L_0x557cdde73d20;  1 drivers
v0x557cddb7b090_0 .net "c_1", 0 0, L_0x557cdde737f0;  1 drivers
v0x557cddb7b160_0 .net "c_2", 0 0, L_0x557cdde739b0;  1 drivers
v0x557cddb7b250_0 .net "cin", 0 0, L_0x557cdde73e10;  1 drivers
v0x557cddb7b320_0 .net "cout", 0 0, L_0x557cdde73a70;  1 drivers
v0x557cddb7b3c0_0 .net "h_1_out", 0 0, L_0x557cdde73780;  1 drivers
S_0x557cddb7a180 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb79f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde73780 .functor XOR 1, L_0x557cdde73ae0, L_0x557cdde73d20, C4<0>, C4<0>;
L_0x557cdde737f0 .functor AND 1, L_0x557cdde73ae0, L_0x557cdde73d20, C4<1>, C4<1>;
v0x557cddb7a410_0 .net "S", 0 0, L_0x557cdde73780;  alias, 1 drivers
v0x557cddb7a4f0_0 .net "a", 0 0, L_0x557cdde73ae0;  alias, 1 drivers
v0x557cddb7a5b0_0 .net "b", 0 0, L_0x557cdde73d20;  alias, 1 drivers
v0x557cddb7a680_0 .net "cout", 0 0, L_0x557cdde737f0;  alias, 1 drivers
S_0x557cddb7a7f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb79f30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde73860 .functor XOR 1, L_0x557cdde73780, L_0x557cdde73e10, C4<0>, C4<0>;
L_0x557cdde739b0 .functor AND 1, L_0x557cdde73780, L_0x557cdde73e10, C4<1>, C4<1>;
v0x557cddb7aa50_0 .net "S", 0 0, L_0x557cdde73860;  alias, 1 drivers
v0x557cddb7ab10_0 .net "a", 0 0, L_0x557cdde73780;  alias, 1 drivers
v0x557cddb7ac00_0 .net "b", 0 0, L_0x557cdde73e10;  alias, 1 drivers
v0x557cddb7acd0_0 .net "cout", 0 0, L_0x557cdde739b0;  alias, 1 drivers
S_0x557cddb7bab0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb74f90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb7bca0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddb81c10_0 .net "S", 3 0, L_0x557cdde76de0;  alias, 1 drivers
v0x557cddb81cf0_0 .net "a", 3 0, L_0x557cdde74c90;  alias, 1 drivers
v0x557cddb81dd0_0 .net "b", 3 0, L_0x557cdde74de0;  alias, 1 drivers
v0x557cddb81e90_0 .net "carin", 3 0, L_0x557cdde76ef0;  1 drivers
v0x557cddb81f70_0 .net "cin", 0 0, L_0x557cdde77190;  1 drivers
v0x557cddb820b0_0 .net "cout", 0 0, L_0x557cdde77020;  alias, 1 drivers
L_0x557cdde75370 .part L_0x557cdde74c90, 1, 1;
L_0x557cdde754a0 .part L_0x557cdde74de0, 1, 1;
L_0x557cdde755d0 .part L_0x557cdde76ef0, 0, 1;
L_0x557cdde75aa0 .part L_0x557cdde74c90, 2, 1;
L_0x557cdde75c60 .part L_0x557cdde74de0, 2, 1;
L_0x557cdde75e20 .part L_0x557cdde76ef0, 1, 1;
L_0x557cdde76320 .part L_0x557cdde74c90, 3, 1;
L_0x557cdde76450 .part L_0x557cdde74de0, 3, 1;
L_0x557cdde765d0 .part L_0x557cdde76ef0, 2, 1;
L_0x557cdde76b80 .part L_0x557cdde74c90, 0, 1;
L_0x557cdde76cb0 .part L_0x557cdde74de0, 0, 1;
L_0x557cdde76de0 .concat8 [ 1 1 1 1], L_0x557cdde76840, L_0x557cdde750f0, L_0x557cdde757e0, L_0x557cdde76070;
L_0x557cdde76ef0 .concat8 [ 1 1 1 1], L_0x557cdde76af0, L_0x557cdde75300, L_0x557cdde75a10, L_0x557cdde76290;
L_0x557cdde77020 .part L_0x557cdde76ef0, 3, 1;
S_0x557cddb7bdc0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb7bab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde76af0 .functor OR 1, L_0x557cdde767b0, L_0x557cdde769d0, C4<0>, C4<0>;
v0x557cddb7ccc0_0 .net "S", 0 0, L_0x557cdde76840;  1 drivers
v0x557cddb7cd80_0 .net "a", 0 0, L_0x557cdde76b80;  1 drivers
v0x557cddb7ce50_0 .net "b", 0 0, L_0x557cdde76cb0;  1 drivers
v0x557cddb7cf50_0 .net "c_1", 0 0, L_0x557cdde767b0;  1 drivers
v0x557cddb7d020_0 .net "c_2", 0 0, L_0x557cdde769d0;  1 drivers
v0x557cddb7d110_0 .net "cin", 0 0, L_0x557cdde77190;  alias, 1 drivers
v0x557cddb7d1e0_0 .net "cout", 0 0, L_0x557cdde76af0;  1 drivers
v0x557cddb7d280_0 .net "h_1_out", 0 0, L_0x557cdde76700;  1 drivers
S_0x557cddb7c040 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb7bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde76700 .functor XOR 1, L_0x557cdde76b80, L_0x557cdde76cb0, C4<0>, C4<0>;
L_0x557cdde767b0 .functor AND 1, L_0x557cdde76b80, L_0x557cdde76cb0, C4<1>, C4<1>;
v0x557cddb7c2d0_0 .net "S", 0 0, L_0x557cdde76700;  alias, 1 drivers
v0x557cddb7c3b0_0 .net "a", 0 0, L_0x557cdde76b80;  alias, 1 drivers
v0x557cddb7c470_0 .net "b", 0 0, L_0x557cdde76cb0;  alias, 1 drivers
v0x557cddb7c540_0 .net "cout", 0 0, L_0x557cdde767b0;  alias, 1 drivers
S_0x557cddb7c6b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb7bdc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde76840 .functor XOR 1, L_0x557cdde76700, L_0x557cdde77190, C4<0>, C4<0>;
L_0x557cdde769d0 .functor AND 1, L_0x557cdde76700, L_0x557cdde77190, C4<1>, C4<1>;
v0x557cddb7c910_0 .net "S", 0 0, L_0x557cdde76840;  alias, 1 drivers
v0x557cddb7c9d0_0 .net "a", 0 0, L_0x557cdde76700;  alias, 1 drivers
v0x557cddb7cac0_0 .net "b", 0 0, L_0x557cdde77190;  alias, 1 drivers
v0x557cddb7cb90_0 .net "cout", 0 0, L_0x557cdde769d0;  alias, 1 drivers
S_0x557cddb7d370 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb7bab0;
 .timescale 0 0;
P_0x557cddb7d560 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb7d620 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb7d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde75300 .functor OR 1, L_0x557cdde75030, L_0x557cdde75240, C4<0>, C4<0>;
v0x557cddb7e4f0_0 .net "S", 0 0, L_0x557cdde750f0;  1 drivers
v0x557cddb7e5b0_0 .net "a", 0 0, L_0x557cdde75370;  1 drivers
v0x557cddb7e680_0 .net "b", 0 0, L_0x557cdde754a0;  1 drivers
v0x557cddb7e780_0 .net "c_1", 0 0, L_0x557cdde75030;  1 drivers
v0x557cddb7e850_0 .net "c_2", 0 0, L_0x557cdde75240;  1 drivers
v0x557cddb7e940_0 .net "cin", 0 0, L_0x557cdde755d0;  1 drivers
v0x557cddb7ea10_0 .net "cout", 0 0, L_0x557cdde75300;  1 drivers
v0x557cddb7eab0_0 .net "h_1_out", 0 0, L_0x557cdde74f20;  1 drivers
S_0x557cddb7d870 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb7d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde74f20 .functor XOR 1, L_0x557cdde75370, L_0x557cdde754a0, C4<0>, C4<0>;
L_0x557cdde75030 .functor AND 1, L_0x557cdde75370, L_0x557cdde754a0, C4<1>, C4<1>;
v0x557cddb7db00_0 .net "S", 0 0, L_0x557cdde74f20;  alias, 1 drivers
v0x557cddb7dbe0_0 .net "a", 0 0, L_0x557cdde75370;  alias, 1 drivers
v0x557cddb7dca0_0 .net "b", 0 0, L_0x557cdde754a0;  alias, 1 drivers
v0x557cddb7dd70_0 .net "cout", 0 0, L_0x557cdde75030;  alias, 1 drivers
S_0x557cddb7dee0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb7d620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde750f0 .functor XOR 1, L_0x557cdde74f20, L_0x557cdde755d0, C4<0>, C4<0>;
L_0x557cdde75240 .functor AND 1, L_0x557cdde74f20, L_0x557cdde755d0, C4<1>, C4<1>;
v0x557cddb7e140_0 .net "S", 0 0, L_0x557cdde750f0;  alias, 1 drivers
v0x557cddb7e200_0 .net "a", 0 0, L_0x557cdde74f20;  alias, 1 drivers
v0x557cddb7e2f0_0 .net "b", 0 0, L_0x557cdde755d0;  alias, 1 drivers
v0x557cddb7e3c0_0 .net "cout", 0 0, L_0x557cdde75240;  alias, 1 drivers
S_0x557cddb7eba0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddb7bab0;
 .timescale 0 0;
P_0x557cddb7ed70 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddb7ee30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb7eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde75a10 .functor OR 1, L_0x557cdde75770, L_0x557cdde75930, C4<0>, C4<0>;
v0x557cddb7fd30_0 .net "S", 0 0, L_0x557cdde757e0;  1 drivers
v0x557cddb7fdf0_0 .net "a", 0 0, L_0x557cdde75aa0;  1 drivers
v0x557cddb7fec0_0 .net "b", 0 0, L_0x557cdde75c60;  1 drivers
v0x557cddb7ffc0_0 .net "c_1", 0 0, L_0x557cdde75770;  1 drivers
v0x557cddb80090_0 .net "c_2", 0 0, L_0x557cdde75930;  1 drivers
v0x557cddb80180_0 .net "cin", 0 0, L_0x557cdde75e20;  1 drivers
v0x557cddb80250_0 .net "cout", 0 0, L_0x557cdde75a10;  1 drivers
v0x557cddb802f0_0 .net "h_1_out", 0 0, L_0x557cdde75700;  1 drivers
S_0x557cddb7f0b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb7ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde75700 .functor XOR 1, L_0x557cdde75aa0, L_0x557cdde75c60, C4<0>, C4<0>;
L_0x557cdde75770 .functor AND 1, L_0x557cdde75aa0, L_0x557cdde75c60, C4<1>, C4<1>;
v0x557cddb7f340_0 .net "S", 0 0, L_0x557cdde75700;  alias, 1 drivers
v0x557cddb7f420_0 .net "a", 0 0, L_0x557cdde75aa0;  alias, 1 drivers
v0x557cddb7f4e0_0 .net "b", 0 0, L_0x557cdde75c60;  alias, 1 drivers
v0x557cddb7f5b0_0 .net "cout", 0 0, L_0x557cdde75770;  alias, 1 drivers
S_0x557cddb7f720 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb7ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde757e0 .functor XOR 1, L_0x557cdde75700, L_0x557cdde75e20, C4<0>, C4<0>;
L_0x557cdde75930 .functor AND 1, L_0x557cdde75700, L_0x557cdde75e20, C4<1>, C4<1>;
v0x557cddb7f980_0 .net "S", 0 0, L_0x557cdde757e0;  alias, 1 drivers
v0x557cddb7fa40_0 .net "a", 0 0, L_0x557cdde75700;  alias, 1 drivers
v0x557cddb7fb30_0 .net "b", 0 0, L_0x557cdde75e20;  alias, 1 drivers
v0x557cddb7fc00_0 .net "cout", 0 0, L_0x557cdde75930;  alias, 1 drivers
S_0x557cddb803e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddb7bab0;
 .timescale 0 0;
P_0x557cddb805b0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddb80690 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb803e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde76290 .functor OR 1, L_0x557cdde75fe0, L_0x557cdde761b0, C4<0>, C4<0>;
v0x557cddb81560_0 .net "S", 0 0, L_0x557cdde76070;  1 drivers
v0x557cddb81620_0 .net "a", 0 0, L_0x557cdde76320;  1 drivers
v0x557cddb816f0_0 .net "b", 0 0, L_0x557cdde76450;  1 drivers
v0x557cddb817f0_0 .net "c_1", 0 0, L_0x557cdde75fe0;  1 drivers
v0x557cddb818c0_0 .net "c_2", 0 0, L_0x557cdde761b0;  1 drivers
v0x557cddb819b0_0 .net "cin", 0 0, L_0x557cdde765d0;  1 drivers
v0x557cddb81a80_0 .net "cout", 0 0, L_0x557cdde76290;  1 drivers
v0x557cddb81b20_0 .net "h_1_out", 0 0, L_0x557cdde75f50;  1 drivers
S_0x557cddb808e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb80690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde75f50 .functor XOR 1, L_0x557cdde76320, L_0x557cdde76450, C4<0>, C4<0>;
L_0x557cdde75fe0 .functor AND 1, L_0x557cdde76320, L_0x557cdde76450, C4<1>, C4<1>;
v0x557cddb80b70_0 .net "S", 0 0, L_0x557cdde75f50;  alias, 1 drivers
v0x557cddb80c50_0 .net "a", 0 0, L_0x557cdde76320;  alias, 1 drivers
v0x557cddb80d10_0 .net "b", 0 0, L_0x557cdde76450;  alias, 1 drivers
v0x557cddb80de0_0 .net "cout", 0 0, L_0x557cdde75fe0;  alias, 1 drivers
S_0x557cddb80f50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb80690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde76070 .functor XOR 1, L_0x557cdde75f50, L_0x557cdde765d0, C4<0>, C4<0>;
L_0x557cdde761b0 .functor AND 1, L_0x557cdde75f50, L_0x557cdde765d0, C4<1>, C4<1>;
v0x557cddb811b0_0 .net "S", 0 0, L_0x557cdde76070;  alias, 1 drivers
v0x557cddb81270_0 .net "a", 0 0, L_0x557cdde75f50;  alias, 1 drivers
v0x557cddb81360_0 .net "b", 0 0, L_0x557cdde765d0;  alias, 1 drivers
v0x557cddb81430_0 .net "cout", 0 0, L_0x557cdde761b0;  alias, 1 drivers
S_0x557cddb83410 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb835b0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cdde778e0 .functor XOR 4, L_0x557cdde77730, L_0x557cdde724b0, C4<0000>, C4<0000>;
L_0x557cdde79a30 .functor NOT 1, L_0x557cdde79c20, C4<0>, C4<0>, C4<0>;
L_0x557cdde79df0 .functor AND 1, L_0x557cdde77620, L_0x557cdde79a30, C4<1>, C4<1>;
L_0x557cdde79fe0 .functor NOT 4, L_0x557cdde79e60, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde7a050 .functor AND 4, L_0x557cdde79990, L_0x557cdde79fe0, C4<1111>, C4<1111>;
L_0x557cdde7a110 .functor NOT 4, L_0x557cdde79990, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde7c3e0 .functor AND 4, L_0x557cdde7c340, L_0x557cdde7c740, C4<1111>, C4<1111>;
L_0x557cdde7c8f0 .functor OR 4, L_0x557cdde7a050, L_0x557cdde7c3e0, C4<0000>, C4<0000>;
v0x557cddb90610_0 .net *"_s0", 3 0, L_0x557cdde77730;  1 drivers
v0x557cddb90710_0 .net *"_s10", 3 0, L_0x557cdde79fe0;  1 drivers
L_0x7f50614475f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddb907f0_0 .net/2s *"_s18", 2 0, L_0x7f50614475f0;  1 drivers
L_0x7f5061447638 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb908b0_0 .net/2s *"_s23", 0 0, L_0x7f5061447638;  1 drivers
v0x557cddb90990_0 .net *"_s27", 3 0, L_0x557cdde7c740;  1 drivers
v0x557cddb90ac0_0 .net *"_s4", 0 0, L_0x557cdde79a30;  1 drivers
v0x557cddb90ba0_0 .net *"_s8", 3 0, L_0x557cdde79e60;  1 drivers
v0x557cddb90c80_0 .net "a", 3 0, L_0x557cdde77430;  alias, 1 drivers
v0x557cddb90d90_0 .net "a_or_s", 0 0, L_0x557cdde77620;  alias, 1 drivers
v0x557cddb90e30_0 .net "add_1", 3 0, L_0x557cdde7a260;  1 drivers
v0x557cddb90ef0_0 .net "b", 3 0, L_0x557cdde724b0;  alias, 1 drivers
v0x557cddb90fb0_0 .net "cout", 0 0, L_0x557cdde79c20;  alias, 1 drivers
v0x557cddb91050_0 .net "diff_is_negative", 0 0, L_0x557cdde79df0;  1 drivers
v0x557cddb910f0_0 .net "dummy_cout", 0 0, L_0x557cdde7c580;  1 drivers
v0x557cddb91190_0 .net "input_b", 3 0, L_0x557cdde778e0;  1 drivers
v0x557cddb91260_0 .net "inverted_out", 3 0, L_0x557cdde7a110;  1 drivers
v0x557cddb91330_0 .net "n_out", 3 0, L_0x557cdde7c3e0;  1 drivers
v0x557cddb91500_0 .net "negated_out", 3 0, L_0x557cdde7c340;  1 drivers
v0x557cddb915f0_0 .net "out", 3 0, L_0x557cdde7c8f0;  alias, 1 drivers
v0x557cddb916b0_0 .net "p_out", 3 0, L_0x557cdde7a050;  1 drivers
v0x557cddb91790_0 .net "t_out", 3 0, L_0x557cdde79990;  1 drivers
L_0x557cdde77730 .concat [ 1 1 1 1], L_0x557cdde77620, L_0x557cdde77620, L_0x557cdde77620, L_0x557cdde77620;
L_0x557cdde79e60 .concat [ 1 1 1 1], L_0x557cdde79df0, L_0x557cdde79df0, L_0x557cdde79df0, L_0x557cdde79df0;
L_0x557cdde7a260 .concat8 [ 1 3 0 0], L_0x7f5061447638, L_0x7f50614475f0;
L_0x557cdde7c6a0 .part L_0x557cdde7a260, 3, 1;
L_0x557cdde7c740 .concat [ 1 1 1 1], L_0x557cdde79df0, L_0x557cdde79df0, L_0x557cdde79df0, L_0x557cdde79df0;
S_0x557cddb83700 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb83410;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb838d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddb898c0_0 .net "S", 3 0, L_0x557cdde79990;  alias, 1 drivers
v0x557cddb899a0_0 .net "a", 3 0, L_0x557cdde77430;  alias, 1 drivers
v0x557cddb89a60_0 .net "b", 3 0, L_0x557cdde778e0;  alias, 1 drivers
v0x557cddb89b30_0 .net "carin", 3 0, L_0x557cdde79aa0;  1 drivers
v0x557cddb89c10_0 .net "cin", 0 0, L_0x557cdde77620;  alias, 1 drivers
v0x557cddb89d50_0 .net "cout", 0 0, L_0x557cdde79c20;  alias, 1 drivers
L_0x557cdde77ed0 .part L_0x557cdde77430, 1, 1;
L_0x557cdde78020 .part L_0x557cdde778e0, 1, 1;
L_0x557cdde78150 .part L_0x557cdde79aa0, 0, 1;
L_0x557cdde786a0 .part L_0x557cdde77430, 2, 1;
L_0x557cdde787d0 .part L_0x557cdde778e0, 2, 1;
L_0x557cdde78990 .part L_0x557cdde79aa0, 1, 1;
L_0x557cdde78ee0 .part L_0x557cdde77430, 3, 1;
L_0x557cdde79010 .part L_0x557cdde778e0, 3, 1;
L_0x557cdde79190 .part L_0x557cdde79aa0, 2, 1;
L_0x557cdde796b0 .part L_0x557cdde77430, 0, 1;
L_0x557cdde798f0 .part L_0x557cdde778e0, 0, 1;
L_0x557cdde79990 .concat8 [ 1 1 1 1], L_0x557cdde79400, L_0x557cdde77c60, L_0x557cdde783a0, L_0x557cdde78be0;
L_0x557cdde79aa0 .concat8 [ 1 1 1 1], L_0x557cdde79620, L_0x557cdde77e40, L_0x557cdde78610, L_0x557cdde78e50;
L_0x557cdde79c20 .part L_0x557cdde79aa0, 3, 1;
S_0x557cddb83a50 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb83700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde79620 .functor OR 1, L_0x557cdde79370, L_0x557cdde79590, C4<0>, C4<0>;
v0x557cddb84970_0 .net "S", 0 0, L_0x557cdde79400;  1 drivers
v0x557cddb84a30_0 .net "a", 0 0, L_0x557cdde796b0;  1 drivers
v0x557cddb84b00_0 .net "b", 0 0, L_0x557cdde798f0;  1 drivers
v0x557cddb84c00_0 .net "c_1", 0 0, L_0x557cdde79370;  1 drivers
v0x557cddb84cd0_0 .net "c_2", 0 0, L_0x557cdde79590;  1 drivers
v0x557cddb84dc0_0 .net "cin", 0 0, L_0x557cdde77620;  alias, 1 drivers
v0x557cddb84e90_0 .net "cout", 0 0, L_0x557cdde79620;  1 drivers
v0x557cddb84f30_0 .net "h_1_out", 0 0, L_0x557cdde792c0;  1 drivers
S_0x557cddb83cf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb83a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde792c0 .functor XOR 1, L_0x557cdde796b0, L_0x557cdde798f0, C4<0>, C4<0>;
L_0x557cdde79370 .functor AND 1, L_0x557cdde796b0, L_0x557cdde798f0, C4<1>, C4<1>;
v0x557cddb83f80_0 .net "S", 0 0, L_0x557cdde792c0;  alias, 1 drivers
v0x557cddb84060_0 .net "a", 0 0, L_0x557cdde796b0;  alias, 1 drivers
v0x557cddb84120_0 .net "b", 0 0, L_0x557cdde798f0;  alias, 1 drivers
v0x557cddb841f0_0 .net "cout", 0 0, L_0x557cdde79370;  alias, 1 drivers
S_0x557cddb84360 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb83a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde79400 .functor XOR 1, L_0x557cdde792c0, L_0x557cdde77620, C4<0>, C4<0>;
L_0x557cdde79590 .functor AND 1, L_0x557cdde792c0, L_0x557cdde77620, C4<1>, C4<1>;
v0x557cddb845c0_0 .net "S", 0 0, L_0x557cdde79400;  alias, 1 drivers
v0x557cddb84680_0 .net "a", 0 0, L_0x557cdde792c0;  alias, 1 drivers
v0x557cddb84770_0 .net "b", 0 0, L_0x557cdde77620;  alias, 1 drivers
v0x557cddb84840_0 .net "cout", 0 0, L_0x557cdde79590;  alias, 1 drivers
S_0x557cddb85020 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb83700;
 .timescale 0 0;
P_0x557cddb85210 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb852d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb85020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde77e40 .functor OR 1, L_0x557cdde77b80, L_0x557cdde77d60, C4<0>, C4<0>;
v0x557cddb861a0_0 .net "S", 0 0, L_0x557cdde77c60;  1 drivers
v0x557cddb86260_0 .net "a", 0 0, L_0x557cdde77ed0;  1 drivers
v0x557cddb86330_0 .net "b", 0 0, L_0x557cdde78020;  1 drivers
v0x557cddb86430_0 .net "c_1", 0 0, L_0x557cdde77b80;  1 drivers
v0x557cddb86500_0 .net "c_2", 0 0, L_0x557cdde77d60;  1 drivers
v0x557cddb865f0_0 .net "cin", 0 0, L_0x557cdde78150;  1 drivers
v0x557cddb866c0_0 .net "cout", 0 0, L_0x557cdde77e40;  1 drivers
v0x557cddb86760_0 .net "h_1_out", 0 0, L_0x557cdde77a30;  1 drivers
S_0x557cddb85520 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb852d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde77a30 .functor XOR 1, L_0x557cdde77ed0, L_0x557cdde78020, C4<0>, C4<0>;
L_0x557cdde77b80 .functor AND 1, L_0x557cdde77ed0, L_0x557cdde78020, C4<1>, C4<1>;
v0x557cddb857b0_0 .net "S", 0 0, L_0x557cdde77a30;  alias, 1 drivers
v0x557cddb85890_0 .net "a", 0 0, L_0x557cdde77ed0;  alias, 1 drivers
v0x557cddb85950_0 .net "b", 0 0, L_0x557cdde78020;  alias, 1 drivers
v0x557cddb85a20_0 .net "cout", 0 0, L_0x557cdde77b80;  alias, 1 drivers
S_0x557cddb85b90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb852d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde77c60 .functor XOR 1, L_0x557cdde77a30, L_0x557cdde78150, C4<0>, C4<0>;
L_0x557cdde77d60 .functor AND 1, L_0x557cdde77a30, L_0x557cdde78150, C4<1>, C4<1>;
v0x557cddb85df0_0 .net "S", 0 0, L_0x557cdde77c60;  alias, 1 drivers
v0x557cddb85eb0_0 .net "a", 0 0, L_0x557cdde77a30;  alias, 1 drivers
v0x557cddb85fa0_0 .net "b", 0 0, L_0x557cdde78150;  alias, 1 drivers
v0x557cddb86070_0 .net "cout", 0 0, L_0x557cdde77d60;  alias, 1 drivers
S_0x557cddb86850 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddb83700;
 .timescale 0 0;
P_0x557cddb86a20 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddb86ae0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb86850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde78610 .functor OR 1, L_0x557cdde78310, L_0x557cdde78530, C4<0>, C4<0>;
v0x557cddb879e0_0 .net "S", 0 0, L_0x557cdde783a0;  1 drivers
v0x557cddb87aa0_0 .net "a", 0 0, L_0x557cdde786a0;  1 drivers
v0x557cddb87b70_0 .net "b", 0 0, L_0x557cdde787d0;  1 drivers
v0x557cddb87c70_0 .net "c_1", 0 0, L_0x557cdde78310;  1 drivers
v0x557cddb87d40_0 .net "c_2", 0 0, L_0x557cdde78530;  1 drivers
v0x557cddb87e30_0 .net "cin", 0 0, L_0x557cdde78990;  1 drivers
v0x557cddb87f00_0 .net "cout", 0 0, L_0x557cdde78610;  1 drivers
v0x557cddb87fa0_0 .net "h_1_out", 0 0, L_0x557cdde78280;  1 drivers
S_0x557cddb86d60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb86ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde78280 .functor XOR 1, L_0x557cdde786a0, L_0x557cdde787d0, C4<0>, C4<0>;
L_0x557cdde78310 .functor AND 1, L_0x557cdde786a0, L_0x557cdde787d0, C4<1>, C4<1>;
v0x557cddb86ff0_0 .net "S", 0 0, L_0x557cdde78280;  alias, 1 drivers
v0x557cddb870d0_0 .net "a", 0 0, L_0x557cdde786a0;  alias, 1 drivers
v0x557cddb87190_0 .net "b", 0 0, L_0x557cdde787d0;  alias, 1 drivers
v0x557cddb87260_0 .net "cout", 0 0, L_0x557cdde78310;  alias, 1 drivers
S_0x557cddb873d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb86ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde783a0 .functor XOR 1, L_0x557cdde78280, L_0x557cdde78990, C4<0>, C4<0>;
L_0x557cdde78530 .functor AND 1, L_0x557cdde78280, L_0x557cdde78990, C4<1>, C4<1>;
v0x557cddb87630_0 .net "S", 0 0, L_0x557cdde783a0;  alias, 1 drivers
v0x557cddb876f0_0 .net "a", 0 0, L_0x557cdde78280;  alias, 1 drivers
v0x557cddb877e0_0 .net "b", 0 0, L_0x557cdde78990;  alias, 1 drivers
v0x557cddb878b0_0 .net "cout", 0 0, L_0x557cdde78530;  alias, 1 drivers
S_0x557cddb88090 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddb83700;
 .timescale 0 0;
P_0x557cddb88260 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddb88340 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb88090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde78e50 .functor OR 1, L_0x557cdde78b50, L_0x557cdde78d70, C4<0>, C4<0>;
v0x557cddb89210_0 .net "S", 0 0, L_0x557cdde78be0;  1 drivers
v0x557cddb892d0_0 .net "a", 0 0, L_0x557cdde78ee0;  1 drivers
v0x557cddb893a0_0 .net "b", 0 0, L_0x557cdde79010;  1 drivers
v0x557cddb894a0_0 .net "c_1", 0 0, L_0x557cdde78b50;  1 drivers
v0x557cddb89570_0 .net "c_2", 0 0, L_0x557cdde78d70;  1 drivers
v0x557cddb89660_0 .net "cin", 0 0, L_0x557cdde79190;  1 drivers
v0x557cddb89730_0 .net "cout", 0 0, L_0x557cdde78e50;  1 drivers
v0x557cddb897d0_0 .net "h_1_out", 0 0, L_0x557cdde78ac0;  1 drivers
S_0x557cddb88590 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb88340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde78ac0 .functor XOR 1, L_0x557cdde78ee0, L_0x557cdde79010, C4<0>, C4<0>;
L_0x557cdde78b50 .functor AND 1, L_0x557cdde78ee0, L_0x557cdde79010, C4<1>, C4<1>;
v0x557cddb88820_0 .net "S", 0 0, L_0x557cdde78ac0;  alias, 1 drivers
v0x557cddb88900_0 .net "a", 0 0, L_0x557cdde78ee0;  alias, 1 drivers
v0x557cddb889c0_0 .net "b", 0 0, L_0x557cdde79010;  alias, 1 drivers
v0x557cddb88a90_0 .net "cout", 0 0, L_0x557cdde78b50;  alias, 1 drivers
S_0x557cddb88c00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb88340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde78be0 .functor XOR 1, L_0x557cdde78ac0, L_0x557cdde79190, C4<0>, C4<0>;
L_0x557cdde78d70 .functor AND 1, L_0x557cdde78ac0, L_0x557cdde79190, C4<1>, C4<1>;
v0x557cddb88e60_0 .net "S", 0 0, L_0x557cdde78be0;  alias, 1 drivers
v0x557cddb88f20_0 .net "a", 0 0, L_0x557cdde78ac0;  alias, 1 drivers
v0x557cddb89010_0 .net "b", 0 0, L_0x557cdde79190;  alias, 1 drivers
v0x557cddb890e0_0 .net "cout", 0 0, L_0x557cdde78d70;  alias, 1 drivers
S_0x557cddb89eb0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb83410;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb8a0a0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddb90010_0 .net "S", 3 0, L_0x557cdde7c340;  alias, 1 drivers
v0x557cddb900f0_0 .net "a", 3 0, L_0x557cdde7a110;  alias, 1 drivers
v0x557cddb901d0_0 .net "b", 3 0, L_0x557cdde7a260;  alias, 1 drivers
v0x557cddb90290_0 .net "carin", 3 0, L_0x557cdde7c450;  1 drivers
v0x557cddb90370_0 .net "cin", 0 0, L_0x557cdde7c6a0;  1 drivers
v0x557cddb904b0_0 .net "cout", 0 0, L_0x557cdde7c580;  alias, 1 drivers
L_0x557cdde7a870 .part L_0x557cdde7a110, 1, 1;
L_0x557cdde7a9c0 .part L_0x557cdde7a260, 1, 1;
L_0x557cdde7aaf0 .part L_0x557cdde7c450, 0, 1;
L_0x557cdde7b040 .part L_0x557cdde7a110, 2, 1;
L_0x557cdde7b200 .part L_0x557cdde7a260, 2, 1;
L_0x557cdde7b3c0 .part L_0x557cdde7c450, 1, 1;
L_0x557cdde7b8c0 .part L_0x557cdde7a110, 3, 1;
L_0x557cdde7b9f0 .part L_0x557cdde7a260, 3, 1;
L_0x557cdde7bb70 .part L_0x557cdde7c450, 2, 1;
L_0x557cdde7c0e0 .part L_0x557cdde7a110, 0, 1;
L_0x557cdde7c210 .part L_0x557cdde7a260, 0, 1;
L_0x557cdde7c340 .concat8 [ 1 1 1 1], L_0x557cdde7bde0, L_0x557cdde7a570, L_0x557cdde7ad40, L_0x557cdde7b610;
L_0x557cdde7c450 .concat8 [ 1 1 1 1], L_0x557cdde7c070, L_0x557cdde7a7e0, L_0x557cdde7afb0, L_0x557cdde7b830;
L_0x557cdde7c580 .part L_0x557cdde7c450, 3, 1;
S_0x557cddb8a1c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb89eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7c070 .functor OR 1, L_0x557cdde7bd50, L_0x557cdde7bf70, C4<0>, C4<0>;
v0x557cddb8b0c0_0 .net "S", 0 0, L_0x557cdde7bde0;  1 drivers
v0x557cddb8b180_0 .net "a", 0 0, L_0x557cdde7c0e0;  1 drivers
v0x557cddb8b250_0 .net "b", 0 0, L_0x557cdde7c210;  1 drivers
v0x557cddb8b350_0 .net "c_1", 0 0, L_0x557cdde7bd50;  1 drivers
v0x557cddb8b420_0 .net "c_2", 0 0, L_0x557cdde7bf70;  1 drivers
v0x557cddb8b510_0 .net "cin", 0 0, L_0x557cdde7c6a0;  alias, 1 drivers
v0x557cddb8b5e0_0 .net "cout", 0 0, L_0x557cdde7c070;  1 drivers
v0x557cddb8b680_0 .net "h_1_out", 0 0, L_0x557cdde7bca0;  1 drivers
S_0x557cddb8a440 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb8a1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7bca0 .functor XOR 1, L_0x557cdde7c0e0, L_0x557cdde7c210, C4<0>, C4<0>;
L_0x557cdde7bd50 .functor AND 1, L_0x557cdde7c0e0, L_0x557cdde7c210, C4<1>, C4<1>;
v0x557cddb8a6d0_0 .net "S", 0 0, L_0x557cdde7bca0;  alias, 1 drivers
v0x557cddb8a7b0_0 .net "a", 0 0, L_0x557cdde7c0e0;  alias, 1 drivers
v0x557cddb8a870_0 .net "b", 0 0, L_0x557cdde7c210;  alias, 1 drivers
v0x557cddb8a940_0 .net "cout", 0 0, L_0x557cdde7bd50;  alias, 1 drivers
S_0x557cddb8aab0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb8a1c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7bde0 .functor XOR 1, L_0x557cdde7bca0, L_0x557cdde7c6a0, C4<0>, C4<0>;
L_0x557cdde7bf70 .functor AND 1, L_0x557cdde7bca0, L_0x557cdde7c6a0, C4<1>, C4<1>;
v0x557cddb8ad10_0 .net "S", 0 0, L_0x557cdde7bde0;  alias, 1 drivers
v0x557cddb8add0_0 .net "a", 0 0, L_0x557cdde7bca0;  alias, 1 drivers
v0x557cddb8aec0_0 .net "b", 0 0, L_0x557cdde7c6a0;  alias, 1 drivers
v0x557cddb8af90_0 .net "cout", 0 0, L_0x557cdde7bf70;  alias, 1 drivers
S_0x557cddb8b770 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb89eb0;
 .timescale 0 0;
P_0x557cddb8b960 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb8ba20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb8b770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7a7e0 .functor OR 1, L_0x557cdde7a4b0, L_0x557cdde7a700, C4<0>, C4<0>;
v0x557cddb8c8f0_0 .net "S", 0 0, L_0x557cdde7a570;  1 drivers
v0x557cddb8c9b0_0 .net "a", 0 0, L_0x557cdde7a870;  1 drivers
v0x557cddb8ca80_0 .net "b", 0 0, L_0x557cdde7a9c0;  1 drivers
v0x557cddb8cb80_0 .net "c_1", 0 0, L_0x557cdde7a4b0;  1 drivers
v0x557cddb8cc50_0 .net "c_2", 0 0, L_0x557cdde7a700;  1 drivers
v0x557cddb8cd40_0 .net "cin", 0 0, L_0x557cdde7aaf0;  1 drivers
v0x557cddb8ce10_0 .net "cout", 0 0, L_0x557cdde7a7e0;  1 drivers
v0x557cddb8ceb0_0 .net "h_1_out", 0 0, L_0x557cdde7a3a0;  1 drivers
S_0x557cddb8bc70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb8ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7a3a0 .functor XOR 1, L_0x557cdde7a870, L_0x557cdde7a9c0, C4<0>, C4<0>;
L_0x557cdde7a4b0 .functor AND 1, L_0x557cdde7a870, L_0x557cdde7a9c0, C4<1>, C4<1>;
v0x557cddb8bf00_0 .net "S", 0 0, L_0x557cdde7a3a0;  alias, 1 drivers
v0x557cddb8bfe0_0 .net "a", 0 0, L_0x557cdde7a870;  alias, 1 drivers
v0x557cddb8c0a0_0 .net "b", 0 0, L_0x557cdde7a9c0;  alias, 1 drivers
v0x557cddb8c170_0 .net "cout", 0 0, L_0x557cdde7a4b0;  alias, 1 drivers
S_0x557cddb8c2e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb8ba20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7a570 .functor XOR 1, L_0x557cdde7a3a0, L_0x557cdde7aaf0, C4<0>, C4<0>;
L_0x557cdde7a700 .functor AND 1, L_0x557cdde7a3a0, L_0x557cdde7aaf0, C4<1>, C4<1>;
v0x557cddb8c540_0 .net "S", 0 0, L_0x557cdde7a570;  alias, 1 drivers
v0x557cddb8c600_0 .net "a", 0 0, L_0x557cdde7a3a0;  alias, 1 drivers
v0x557cddb8c6f0_0 .net "b", 0 0, L_0x557cdde7aaf0;  alias, 1 drivers
v0x557cddb8c7c0_0 .net "cout", 0 0, L_0x557cdde7a700;  alias, 1 drivers
S_0x557cddb8cfa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddb89eb0;
 .timescale 0 0;
P_0x557cddb8d170 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddb8d230 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb8cfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7afb0 .functor OR 1, L_0x557cdde7acb0, L_0x557cdde7aed0, C4<0>, C4<0>;
v0x557cddb8e130_0 .net "S", 0 0, L_0x557cdde7ad40;  1 drivers
v0x557cddb8e1f0_0 .net "a", 0 0, L_0x557cdde7b040;  1 drivers
v0x557cddb8e2c0_0 .net "b", 0 0, L_0x557cdde7b200;  1 drivers
v0x557cddb8e3c0_0 .net "c_1", 0 0, L_0x557cdde7acb0;  1 drivers
v0x557cddb8e490_0 .net "c_2", 0 0, L_0x557cdde7aed0;  1 drivers
v0x557cddb8e580_0 .net "cin", 0 0, L_0x557cdde7b3c0;  1 drivers
v0x557cddb8e650_0 .net "cout", 0 0, L_0x557cdde7afb0;  1 drivers
v0x557cddb8e6f0_0 .net "h_1_out", 0 0, L_0x557cdde7ac20;  1 drivers
S_0x557cddb8d4b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb8d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7ac20 .functor XOR 1, L_0x557cdde7b040, L_0x557cdde7b200, C4<0>, C4<0>;
L_0x557cdde7acb0 .functor AND 1, L_0x557cdde7b040, L_0x557cdde7b200, C4<1>, C4<1>;
v0x557cddb8d740_0 .net "S", 0 0, L_0x557cdde7ac20;  alias, 1 drivers
v0x557cddb8d820_0 .net "a", 0 0, L_0x557cdde7b040;  alias, 1 drivers
v0x557cddb8d8e0_0 .net "b", 0 0, L_0x557cdde7b200;  alias, 1 drivers
v0x557cddb8d9b0_0 .net "cout", 0 0, L_0x557cdde7acb0;  alias, 1 drivers
S_0x557cddb8db20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb8d230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7ad40 .functor XOR 1, L_0x557cdde7ac20, L_0x557cdde7b3c0, C4<0>, C4<0>;
L_0x557cdde7aed0 .functor AND 1, L_0x557cdde7ac20, L_0x557cdde7b3c0, C4<1>, C4<1>;
v0x557cddb8dd80_0 .net "S", 0 0, L_0x557cdde7ad40;  alias, 1 drivers
v0x557cddb8de40_0 .net "a", 0 0, L_0x557cdde7ac20;  alias, 1 drivers
v0x557cddb8df30_0 .net "b", 0 0, L_0x557cdde7b3c0;  alias, 1 drivers
v0x557cddb8e000_0 .net "cout", 0 0, L_0x557cdde7aed0;  alias, 1 drivers
S_0x557cddb8e7e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddb89eb0;
 .timescale 0 0;
P_0x557cddb8e9b0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddb8ea90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb8e7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7b830 .functor OR 1, L_0x557cdde7b580, L_0x557cdde7b750, C4<0>, C4<0>;
v0x557cddb8f960_0 .net "S", 0 0, L_0x557cdde7b610;  1 drivers
v0x557cddb8fa20_0 .net "a", 0 0, L_0x557cdde7b8c0;  1 drivers
v0x557cddb8faf0_0 .net "b", 0 0, L_0x557cdde7b9f0;  1 drivers
v0x557cddb8fbf0_0 .net "c_1", 0 0, L_0x557cdde7b580;  1 drivers
v0x557cddb8fcc0_0 .net "c_2", 0 0, L_0x557cdde7b750;  1 drivers
v0x557cddb8fdb0_0 .net "cin", 0 0, L_0x557cdde7bb70;  1 drivers
v0x557cddb8fe80_0 .net "cout", 0 0, L_0x557cdde7b830;  1 drivers
v0x557cddb8ff20_0 .net "h_1_out", 0 0, L_0x557cdde7b4f0;  1 drivers
S_0x557cddb8ece0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb8ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7b4f0 .functor XOR 1, L_0x557cdde7b8c0, L_0x557cdde7b9f0, C4<0>, C4<0>;
L_0x557cdde7b580 .functor AND 1, L_0x557cdde7b8c0, L_0x557cdde7b9f0, C4<1>, C4<1>;
v0x557cddb8ef70_0 .net "S", 0 0, L_0x557cdde7b4f0;  alias, 1 drivers
v0x557cddb8f050_0 .net "a", 0 0, L_0x557cdde7b8c0;  alias, 1 drivers
v0x557cddb8f110_0 .net "b", 0 0, L_0x557cdde7b9f0;  alias, 1 drivers
v0x557cddb8f1e0_0 .net "cout", 0 0, L_0x557cdde7b580;  alias, 1 drivers
S_0x557cddb8f350 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb8ea90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7b610 .functor XOR 1, L_0x557cdde7b4f0, L_0x557cdde7bb70, C4<0>, C4<0>;
L_0x557cdde7b750 .functor AND 1, L_0x557cdde7b4f0, L_0x557cdde7bb70, C4<1>, C4<1>;
v0x557cddb8f5b0_0 .net "S", 0 0, L_0x557cdde7b610;  alias, 1 drivers
v0x557cddb8f670_0 .net "a", 0 0, L_0x557cdde7b4f0;  alias, 1 drivers
v0x557cddb8f760_0 .net "b", 0 0, L_0x557cdde7bb70;  alias, 1 drivers
v0x557cddb8f830_0 .net "cout", 0 0, L_0x557cdde7b750;  alias, 1 drivers
S_0x557cddb91930 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb91ab0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449960 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cdde638d0 .functor XOR 2, L_0x7f5061449960, L_0x557cdde51c70, C4<00>, C4<00>;
L_0x557cdde64b70 .functor NOT 1, L_0x557cdde64a80, C4<0>, C4<0>, C4<0>;
L_0x557cdde64c70 .functor AND 1, L_0x7f5061447050, L_0x557cdde64b70, C4<1>, C4<1>;
L_0x557cdde64dd0 .functor NOT 2, L_0x557cdde64ce0, C4<00>, C4<00>, C4<00>;
L_0x557cdde64e90 .functor AND 2, L_0x557cdde648f0, L_0x557cdde64dd0, C4<11>, C4<11>;
L_0x557cdde64f50 .functor NOT 2, L_0x557cdde648f0, C4<00>, C4<00>, C4<00>;
L_0x557cdde664e0 .functor AND 2, L_0x557cdde660e0, L_0x557cdde663b0, C4<11>, C4<11>;
L_0x557cdde66550 .functor OR 2, L_0x557cdde64e90, L_0x557cdde664e0, C4<00>, C4<00>;
v0x557cddb98a70_0 .net *"_s0", 1 0, L_0x7f5061449960;  1 drivers
v0x557cddb98b70_0 .net *"_s10", 1 0, L_0x557cdde64dd0;  1 drivers
L_0x7f5061447098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddb98c50_0 .net/2s *"_s18", 0 0, L_0x7f5061447098;  1 drivers
L_0x7f50614470e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddb98d10_0 .net/2s *"_s23", 0 0, L_0x7f50614470e0;  1 drivers
v0x557cddb98df0_0 .net *"_s27", 1 0, L_0x557cdde663b0;  1 drivers
v0x557cddb98f20_0 .net *"_s4", 0 0, L_0x557cdde64b70;  1 drivers
v0x557cddb99000_0 .net *"_s8", 1 0, L_0x557cdde64ce0;  1 drivers
v0x557cddb990e0_0 .net "a", 1 0, L_0x557cdde51690;  alias, 1 drivers
v0x557cddb991a0_0 .net "a_or_s", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddb99240_0 .net "add_1", 1 0, L_0x557cdde650a0;  1 drivers
v0x557cddb992e0_0 .net "b", 1 0, L_0x557cdde51c70;  alias, 1 drivers
v0x557cddb993a0_0 .net "cout", 0 0, L_0x557cdde64a80;  alias, 1 drivers
v0x557cddb99470_0 .net "diff_is_negative", 0 0, L_0x557cdde64c70;  1 drivers
v0x557cddb99510_0 .net "dummy_cout", 0 0, L_0x557cdde66220;  1 drivers
v0x557cddb995e0_0 .net "input_b", 1 0, L_0x557cdde638d0;  1 drivers
v0x557cddb996b0_0 .net "inverted_out", 1 0, L_0x557cdde64f50;  1 drivers
v0x557cddb99780_0 .net "n_out", 1 0, L_0x557cdde664e0;  1 drivers
v0x557cddb99950_0 .net "negated_out", 1 0, L_0x557cdde660e0;  1 drivers
v0x557cddb99a40_0 .net "out", 1 0, L_0x557cdde66550;  alias, 1 drivers
v0x557cddb99b00_0 .net "p_out", 1 0, L_0x557cdde64e90;  1 drivers
v0x557cddb99be0_0 .net "t_out", 1 0, L_0x557cdde648f0;  1 drivers
L_0x557cdde64ce0 .concat [ 1 1 0 0], L_0x557cdde64c70, L_0x557cdde64c70;
L_0x557cdde650a0 .concat8 [ 1 1 0 0], L_0x7f50614470e0, L_0x7f5061447098;
L_0x557cdde66310 .part L_0x557cdde650a0, 1, 1;
L_0x557cdde663b0 .concat [ 1 1 0 0], L_0x557cdde64c70, L_0x557cdde64c70;
S_0x557cddb91c30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb91930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb91e00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb94d80_0 .net "S", 1 0, L_0x557cdde648f0;  alias, 1 drivers
v0x557cddb94e60_0 .net "a", 1 0, L_0x557cdde51690;  alias, 1 drivers
v0x557cddb94f40_0 .net "b", 1 0, L_0x557cdde638d0;  alias, 1 drivers
v0x557cddb95000_0 .net "carin", 1 0, L_0x557cdde64990;  1 drivers
v0x557cddb950e0_0 .net "cin", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddb95220_0 .net "cout", 0 0, L_0x557cdde64a80;  alias, 1 drivers
L_0x557cdde63f60 .part L_0x557cdde51690, 1, 1;
L_0x557cdde64090 .part L_0x557cdde638d0, 1, 1;
L_0x557cdde641c0 .part L_0x557cdde64990, 0, 1;
L_0x557cdde64600 .part L_0x557cdde51690, 0, 1;
L_0x557cdde64730 .part L_0x557cdde638d0, 0, 1;
L_0x557cdde648f0 .concat8 [ 1 1 0 0], L_0x557cdde643d0, L_0x557cdde63ce0;
L_0x557cdde64990 .concat8 [ 1 1 0 0], L_0x557cdde64590, L_0x557cdde63ef0;
L_0x557cdde64a80 .part L_0x557cdde64990, 1, 1;
S_0x557cddb91f80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb91c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde64590 .functor OR 1, L_0x557cdde64360, L_0x557cdde64520, C4<0>, C4<0>;
v0x557cddb92ea0_0 .net "S", 0 0, L_0x557cdde643d0;  1 drivers
v0x557cddb92f60_0 .net "a", 0 0, L_0x557cdde64600;  1 drivers
v0x557cddb93030_0 .net "b", 0 0, L_0x557cdde64730;  1 drivers
v0x557cddb93130_0 .net "c_1", 0 0, L_0x557cdde64360;  1 drivers
v0x557cddb93200_0 .net "c_2", 0 0, L_0x557cdde64520;  1 drivers
v0x557cddb932f0_0 .net "cin", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddb933c0_0 .net "cout", 0 0, L_0x557cdde64590;  1 drivers
v0x557cddb93460_0 .net "h_1_out", 0 0, L_0x557cdde642f0;  1 drivers
S_0x557cddb92220 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb91f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde642f0 .functor XOR 1, L_0x557cdde64600, L_0x557cdde64730, C4<0>, C4<0>;
L_0x557cdde64360 .functor AND 1, L_0x557cdde64600, L_0x557cdde64730, C4<1>, C4<1>;
v0x557cddb924b0_0 .net "S", 0 0, L_0x557cdde642f0;  alias, 1 drivers
v0x557cddb92590_0 .net "a", 0 0, L_0x557cdde64600;  alias, 1 drivers
v0x557cddb92650_0 .net "b", 0 0, L_0x557cdde64730;  alias, 1 drivers
v0x557cddb92720_0 .net "cout", 0 0, L_0x557cdde64360;  alias, 1 drivers
S_0x557cddb92890 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb91f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde643d0 .functor XOR 1, L_0x557cdde642f0, L_0x7f5061447050, C4<0>, C4<0>;
L_0x557cdde64520 .functor AND 1, L_0x557cdde642f0, L_0x7f5061447050, C4<1>, C4<1>;
v0x557cddb92af0_0 .net "S", 0 0, L_0x557cdde643d0;  alias, 1 drivers
v0x557cddb92bb0_0 .net "a", 0 0, L_0x557cdde642f0;  alias, 1 drivers
v0x557cddb92ca0_0 .net "b", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddb92d70_0 .net "cout", 0 0, L_0x557cdde64520;  alias, 1 drivers
S_0x557cddb93550 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb91c30;
 .timescale 0 0;
P_0x557cddb93740 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb93800 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb93550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde63ef0 .functor OR 1, L_0x557cdde63c20, L_0x557cdde63e30, C4<0>, C4<0>;
v0x557cddb946d0_0 .net "S", 0 0, L_0x557cdde63ce0;  1 drivers
v0x557cddb94790_0 .net "a", 0 0, L_0x557cdde63f60;  1 drivers
v0x557cddb94860_0 .net "b", 0 0, L_0x557cdde64090;  1 drivers
v0x557cddb94960_0 .net "c_1", 0 0, L_0x557cdde63c20;  1 drivers
v0x557cddb94a30_0 .net "c_2", 0 0, L_0x557cdde63e30;  1 drivers
v0x557cddb94b20_0 .net "cin", 0 0, L_0x557cdde641c0;  1 drivers
v0x557cddb94bf0_0 .net "cout", 0 0, L_0x557cdde63ef0;  1 drivers
v0x557cddb94c90_0 .net "h_1_out", 0 0, L_0x557cdde63b10;  1 drivers
S_0x557cddb93a50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb93800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde63b10 .functor XOR 1, L_0x557cdde63f60, L_0x557cdde64090, C4<0>, C4<0>;
L_0x557cdde63c20 .functor AND 1, L_0x557cdde63f60, L_0x557cdde64090, C4<1>, C4<1>;
v0x557cddb93ce0_0 .net "S", 0 0, L_0x557cdde63b10;  alias, 1 drivers
v0x557cddb93dc0_0 .net "a", 0 0, L_0x557cdde63f60;  alias, 1 drivers
v0x557cddb93e80_0 .net "b", 0 0, L_0x557cdde64090;  alias, 1 drivers
v0x557cddb93f50_0 .net "cout", 0 0, L_0x557cdde63c20;  alias, 1 drivers
S_0x557cddb940c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb93800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde63ce0 .functor XOR 1, L_0x557cdde63b10, L_0x557cdde641c0, C4<0>, C4<0>;
L_0x557cdde63e30 .functor AND 1, L_0x557cdde63b10, L_0x557cdde641c0, C4<1>, C4<1>;
v0x557cddb94320_0 .net "S", 0 0, L_0x557cdde63ce0;  alias, 1 drivers
v0x557cddb943e0_0 .net "a", 0 0, L_0x557cdde63b10;  alias, 1 drivers
v0x557cddb944d0_0 .net "b", 0 0, L_0x557cdde641c0;  alias, 1 drivers
v0x557cddb945a0_0 .net "cout", 0 0, L_0x557cdde63e30;  alias, 1 drivers
S_0x557cddb95380 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb91930;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb95570 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb98470_0 .net "S", 1 0, L_0x557cdde660e0;  alias, 1 drivers
v0x557cddb98550_0 .net "a", 1 0, L_0x557cdde64f50;  alias, 1 drivers
v0x557cddb98630_0 .net "b", 1 0, L_0x557cdde650a0;  alias, 1 drivers
v0x557cddb986f0_0 .net "carin", 1 0, L_0x557cdde66180;  1 drivers
v0x557cddb987d0_0 .net "cin", 0 0, L_0x557cdde66310;  1 drivers
v0x557cddb98910_0 .net "cout", 0 0, L_0x557cdde66220;  alias, 1 drivers
L_0x557cdde65630 .part L_0x557cdde64f50, 1, 1;
L_0x557cdde65760 .part L_0x557cdde650a0, 1, 1;
L_0x557cdde65890 .part L_0x557cdde66180, 0, 1;
L_0x557cdde65d60 .part L_0x557cdde64f50, 0, 1;
L_0x557cdde65f20 .part L_0x557cdde650a0, 0, 1;
L_0x557cdde660e0 .concat8 [ 1 1 0 0], L_0x557cdde65aa0, L_0x557cdde653b0;
L_0x557cdde66180 .concat8 [ 1 1 0 0], L_0x557cdde65cf0, L_0x557cdde655c0;
L_0x557cdde66220 .part L_0x557cdde66180, 1, 1;
S_0x557cddb95690 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb95380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde65cf0 .functor OR 1, L_0x557cdde65a30, L_0x557cdde65bf0, C4<0>, C4<0>;
v0x557cddb96590_0 .net "S", 0 0, L_0x557cdde65aa0;  1 drivers
v0x557cddb96650_0 .net "a", 0 0, L_0x557cdde65d60;  1 drivers
v0x557cddb96720_0 .net "b", 0 0, L_0x557cdde65f20;  1 drivers
v0x557cddb96820_0 .net "c_1", 0 0, L_0x557cdde65a30;  1 drivers
v0x557cddb968f0_0 .net "c_2", 0 0, L_0x557cdde65bf0;  1 drivers
v0x557cddb969e0_0 .net "cin", 0 0, L_0x557cdde66310;  alias, 1 drivers
v0x557cddb96ab0_0 .net "cout", 0 0, L_0x557cdde65cf0;  1 drivers
v0x557cddb96b50_0 .net "h_1_out", 0 0, L_0x557cdde659c0;  1 drivers
S_0x557cddb95910 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb95690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde659c0 .functor XOR 1, L_0x557cdde65d60, L_0x557cdde65f20, C4<0>, C4<0>;
L_0x557cdde65a30 .functor AND 1, L_0x557cdde65d60, L_0x557cdde65f20, C4<1>, C4<1>;
v0x557cddb95ba0_0 .net "S", 0 0, L_0x557cdde659c0;  alias, 1 drivers
v0x557cddb95c80_0 .net "a", 0 0, L_0x557cdde65d60;  alias, 1 drivers
v0x557cddb95d40_0 .net "b", 0 0, L_0x557cdde65f20;  alias, 1 drivers
v0x557cddb95e10_0 .net "cout", 0 0, L_0x557cdde65a30;  alias, 1 drivers
S_0x557cddb95f80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb95690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde65aa0 .functor XOR 1, L_0x557cdde659c0, L_0x557cdde66310, C4<0>, C4<0>;
L_0x557cdde65bf0 .functor AND 1, L_0x557cdde659c0, L_0x557cdde66310, C4<1>, C4<1>;
v0x557cddb961e0_0 .net "S", 0 0, L_0x557cdde65aa0;  alias, 1 drivers
v0x557cddb962a0_0 .net "a", 0 0, L_0x557cdde659c0;  alias, 1 drivers
v0x557cddb96390_0 .net "b", 0 0, L_0x557cdde66310;  alias, 1 drivers
v0x557cddb96460_0 .net "cout", 0 0, L_0x557cdde65bf0;  alias, 1 drivers
S_0x557cddb96c40 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb95380;
 .timescale 0 0;
P_0x557cddb96e30 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb96ef0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb96c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde655c0 .functor OR 1, L_0x557cdde652f0, L_0x557cdde65500, C4<0>, C4<0>;
v0x557cddb97dc0_0 .net "S", 0 0, L_0x557cdde653b0;  1 drivers
v0x557cddb97e80_0 .net "a", 0 0, L_0x557cdde65630;  1 drivers
v0x557cddb97f50_0 .net "b", 0 0, L_0x557cdde65760;  1 drivers
v0x557cddb98050_0 .net "c_1", 0 0, L_0x557cdde652f0;  1 drivers
v0x557cddb98120_0 .net "c_2", 0 0, L_0x557cdde65500;  1 drivers
v0x557cddb98210_0 .net "cin", 0 0, L_0x557cdde65890;  1 drivers
v0x557cddb982e0_0 .net "cout", 0 0, L_0x557cdde655c0;  1 drivers
v0x557cddb98380_0 .net "h_1_out", 0 0, L_0x557cdde651e0;  1 drivers
S_0x557cddb97140 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb96ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde651e0 .functor XOR 1, L_0x557cdde65630, L_0x557cdde65760, C4<0>, C4<0>;
L_0x557cdde652f0 .functor AND 1, L_0x557cdde65630, L_0x557cdde65760, C4<1>, C4<1>;
v0x557cddb973d0_0 .net "S", 0 0, L_0x557cdde651e0;  alias, 1 drivers
v0x557cddb974b0_0 .net "a", 0 0, L_0x557cdde65630;  alias, 1 drivers
v0x557cddb97570_0 .net "b", 0 0, L_0x557cdde65760;  alias, 1 drivers
v0x557cddb97640_0 .net "cout", 0 0, L_0x557cdde652f0;  alias, 1 drivers
S_0x557cddb977b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb96ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde653b0 .functor XOR 1, L_0x557cdde651e0, L_0x557cdde65890, C4<0>, C4<0>;
L_0x557cdde65500 .functor AND 1, L_0x557cdde651e0, L_0x557cdde65890, C4<1>, C4<1>;
v0x557cddb97a10_0 .net "S", 0 0, L_0x557cdde653b0;  alias, 1 drivers
v0x557cddb97ad0_0 .net "a", 0 0, L_0x557cdde651e0;  alias, 1 drivers
v0x557cddb97bc0_0 .net "b", 0 0, L_0x557cdde65890;  alias, 1 drivers
v0x557cddb97c90_0 .net "cout", 0 0, L_0x557cdde65500;  alias, 1 drivers
S_0x557cddb99d80 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb99f00 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614499a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cdde666b0 .functor XOR 2, L_0x7f50614499a8, L_0x557cdde51eb0, C4<00>, C4<00>;
L_0x557cdde677d0 .functor NOT 1, L_0x557cdde676e0, C4<0>, C4<0>, C4<0>;
L_0x557cdde678d0 .functor AND 1, L_0x7f5061447050, L_0x557cdde677d0, C4<1>, C4<1>;
L_0x557cdde67a30 .functor NOT 2, L_0x557cdde67940, C4<00>, C4<00>, C4<00>;
L_0x557cdde67af0 .functor AND 2, L_0x557cdde67550, L_0x557cdde67a30, C4<11>, C4<11>;
L_0x557cdde67bb0 .functor NOT 2, L_0x557cdde67550, C4<00>, C4<00>, C4<00>;
L_0x557cdde69140 .functor AND 2, L_0x557cdde68d40, L_0x557cdde69010, C4<11>, C4<11>;
L_0x557cdde691b0 .functor OR 2, L_0x557cdde67af0, L_0x557cdde69140, C4<00>, C4<00>;
v0x557cddba0ea0_0 .net *"_s0", 1 0, L_0x7f50614499a8;  1 drivers
v0x557cddba0fa0_0 .net *"_s10", 1 0, L_0x557cdde67a30;  1 drivers
L_0x7f5061447128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddba1080_0 .net/2s *"_s18", 0 0, L_0x7f5061447128;  1 drivers
L_0x7f5061447170 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddba1140_0 .net/2s *"_s23", 0 0, L_0x7f5061447170;  1 drivers
v0x557cddba1220_0 .net *"_s27", 1 0, L_0x557cdde69010;  1 drivers
v0x557cddba1350_0 .net *"_s4", 0 0, L_0x557cdde677d0;  1 drivers
v0x557cddba1430_0 .net *"_s8", 1 0, L_0x557cdde67940;  1 drivers
v0x557cddba1510_0 .net "a", 1 0, L_0x557cdde51d80;  alias, 1 drivers
v0x557cddba15d0_0 .net "a_or_s", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddba1670_0 .net "add_1", 1 0, L_0x557cdde67d00;  1 drivers
v0x557cddba1710_0 .net "b", 1 0, L_0x557cdde51eb0;  alias, 1 drivers
v0x557cddba17d0_0 .net "cout", 0 0, L_0x557cdde676e0;  alias, 1 drivers
v0x557cddba18a0_0 .net "diff_is_negative", 0 0, L_0x557cdde678d0;  1 drivers
v0x557cddba1940_0 .net "dummy_cout", 0 0, L_0x557cdde68e80;  1 drivers
v0x557cddba1a10_0 .net "input_b", 1 0, L_0x557cdde666b0;  1 drivers
v0x557cddba1ae0_0 .net "inverted_out", 1 0, L_0x557cdde67bb0;  1 drivers
v0x557cddba1bb0_0 .net "n_out", 1 0, L_0x557cdde69140;  1 drivers
v0x557cddba1d80_0 .net "negated_out", 1 0, L_0x557cdde68d40;  1 drivers
v0x557cddba1e70_0 .net "out", 1 0, L_0x557cdde691b0;  alias, 1 drivers
v0x557cddba1f30_0 .net "p_out", 1 0, L_0x557cdde67af0;  1 drivers
v0x557cddba2010_0 .net "t_out", 1 0, L_0x557cdde67550;  1 drivers
L_0x557cdde67940 .concat [ 1 1 0 0], L_0x557cdde678d0, L_0x557cdde678d0;
L_0x557cdde67d00 .concat8 [ 1 1 0 0], L_0x7f5061447170, L_0x7f5061447128;
L_0x557cdde68f70 .part L_0x557cdde67d00, 1, 1;
L_0x557cdde69010 .concat [ 1 1 0 0], L_0x557cdde678d0, L_0x557cdde678d0;
S_0x557cddb9a050 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddb99d80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb9a240 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddb9d140_0 .net "S", 1 0, L_0x557cdde67550;  alias, 1 drivers
v0x557cddb9d220_0 .net "a", 1 0, L_0x557cdde51d80;  alias, 1 drivers
v0x557cddb9d300_0 .net "b", 1 0, L_0x557cdde666b0;  alias, 1 drivers
v0x557cddb9d3c0_0 .net "carin", 1 0, L_0x557cdde675f0;  1 drivers
v0x557cddb9d4a0_0 .net "cin", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddb9d590_0 .net "cout", 0 0, L_0x557cdde676e0;  alias, 1 drivers
L_0x557cdde66bc0 .part L_0x557cdde51d80, 1, 1;
L_0x557cdde66cf0 .part L_0x557cdde666b0, 1, 1;
L_0x557cdde66e20 .part L_0x557cdde675f0, 0, 1;
L_0x557cdde67260 .part L_0x557cdde51d80, 0, 1;
L_0x557cdde67390 .part L_0x557cdde666b0, 0, 1;
L_0x557cdde67550 .concat8 [ 1 1 0 0], L_0x557cdde67030, L_0x557cdde66940;
L_0x557cdde675f0 .concat8 [ 1 1 0 0], L_0x557cdde671f0, L_0x557cdde66b50;
L_0x557cdde676e0 .part L_0x557cdde675f0, 1, 1;
S_0x557cddb9a3c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb9a050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde671f0 .functor OR 1, L_0x557cdde66fc0, L_0x557cdde67180, C4<0>, C4<0>;
v0x557cddb9b2c0_0 .net "S", 0 0, L_0x557cdde67030;  1 drivers
v0x557cddb9b380_0 .net "a", 0 0, L_0x557cdde67260;  1 drivers
v0x557cddb9b450_0 .net "b", 0 0, L_0x557cdde67390;  1 drivers
v0x557cddb9b550_0 .net "c_1", 0 0, L_0x557cdde66fc0;  1 drivers
v0x557cddb9b620_0 .net "c_2", 0 0, L_0x557cdde67180;  1 drivers
v0x557cddb9b6c0_0 .net "cin", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddb9b760_0 .net "cout", 0 0, L_0x557cdde671f0;  1 drivers
v0x557cddb9b800_0 .net "h_1_out", 0 0, L_0x557cdde66f50;  1 drivers
S_0x557cddb9a660 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb9a3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde66f50 .functor XOR 1, L_0x557cdde67260, L_0x557cdde67390, C4<0>, C4<0>;
L_0x557cdde66fc0 .functor AND 1, L_0x557cdde67260, L_0x557cdde67390, C4<1>, C4<1>;
v0x557cddb9a8f0_0 .net "S", 0 0, L_0x557cdde66f50;  alias, 1 drivers
v0x557cddb9a9d0_0 .net "a", 0 0, L_0x557cdde67260;  alias, 1 drivers
v0x557cddb9aa90_0 .net "b", 0 0, L_0x557cdde67390;  alias, 1 drivers
v0x557cddb9ab60_0 .net "cout", 0 0, L_0x557cdde66fc0;  alias, 1 drivers
S_0x557cddb9acd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb9a3c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde67030 .functor XOR 1, L_0x557cdde66f50, L_0x7f5061447050, C4<0>, C4<0>;
L_0x557cdde67180 .functor AND 1, L_0x557cdde66f50, L_0x7f5061447050, C4<1>, C4<1>;
v0x557cddb9af30_0 .net "S", 0 0, L_0x557cdde67030;  alias, 1 drivers
v0x557cddb9aff0_0 .net "a", 0 0, L_0x557cdde66f50;  alias, 1 drivers
v0x557cddb9b0e0_0 .net "b", 0 0, L_0x7f5061447050;  alias, 1 drivers
v0x557cddb9b1b0_0 .net "cout", 0 0, L_0x557cdde67180;  alias, 1 drivers
S_0x557cddb9b8f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb9a050;
 .timescale 0 0;
P_0x557cddb9bb00 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb9bbc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb9b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde66b50 .functor OR 1, L_0x557cdde66880, L_0x557cdde66a90, C4<0>, C4<0>;
v0x557cddb9ca90_0 .net "S", 0 0, L_0x557cdde66940;  1 drivers
v0x557cddb9cb50_0 .net "a", 0 0, L_0x557cdde66bc0;  1 drivers
v0x557cddb9cc20_0 .net "b", 0 0, L_0x557cdde66cf0;  1 drivers
v0x557cddb9cd20_0 .net "c_1", 0 0, L_0x557cdde66880;  1 drivers
v0x557cddb9cdf0_0 .net "c_2", 0 0, L_0x557cdde66a90;  1 drivers
v0x557cddb9cee0_0 .net "cin", 0 0, L_0x557cdde66e20;  1 drivers
v0x557cddb9cfb0_0 .net "cout", 0 0, L_0x557cdde66b50;  1 drivers
v0x557cddb9d050_0 .net "h_1_out", 0 0, L_0x557cdde66770;  1 drivers
S_0x557cddb9be10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb9bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde66770 .functor XOR 1, L_0x557cdde66bc0, L_0x557cdde66cf0, C4<0>, C4<0>;
L_0x557cdde66880 .functor AND 1, L_0x557cdde66bc0, L_0x557cdde66cf0, C4<1>, C4<1>;
v0x557cddb9c0a0_0 .net "S", 0 0, L_0x557cdde66770;  alias, 1 drivers
v0x557cddb9c180_0 .net "a", 0 0, L_0x557cdde66bc0;  alias, 1 drivers
v0x557cddb9c240_0 .net "b", 0 0, L_0x557cdde66cf0;  alias, 1 drivers
v0x557cddb9c310_0 .net "cout", 0 0, L_0x557cdde66880;  alias, 1 drivers
S_0x557cddb9c480 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb9bbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde66940 .functor XOR 1, L_0x557cdde66770, L_0x557cdde66e20, C4<0>, C4<0>;
L_0x557cdde66a90 .functor AND 1, L_0x557cdde66770, L_0x557cdde66e20, C4<1>, C4<1>;
v0x557cddb9c6e0_0 .net "S", 0 0, L_0x557cdde66940;  alias, 1 drivers
v0x557cddb9c7a0_0 .net "a", 0 0, L_0x557cdde66770;  alias, 1 drivers
v0x557cddb9c890_0 .net "b", 0 0, L_0x557cdde66e20;  alias, 1 drivers
v0x557cddb9c960_0 .net "cout", 0 0, L_0x557cdde66a90;  alias, 1 drivers
S_0x557cddb9d6f0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddb99d80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddb9d8e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddba08a0_0 .net "S", 1 0, L_0x557cdde68d40;  alias, 1 drivers
v0x557cddba0980_0 .net "a", 1 0, L_0x557cdde67bb0;  alias, 1 drivers
v0x557cddba0a60_0 .net "b", 1 0, L_0x557cdde67d00;  alias, 1 drivers
v0x557cddba0b20_0 .net "carin", 1 0, L_0x557cdde68de0;  1 drivers
v0x557cddba0c00_0 .net "cin", 0 0, L_0x557cdde68f70;  1 drivers
v0x557cddba0d40_0 .net "cout", 0 0, L_0x557cdde68e80;  alias, 1 drivers
L_0x557cdde68290 .part L_0x557cdde67bb0, 1, 1;
L_0x557cdde683c0 .part L_0x557cdde67d00, 1, 1;
L_0x557cdde684f0 .part L_0x557cdde68de0, 0, 1;
L_0x557cdde689c0 .part L_0x557cdde67bb0, 0, 1;
L_0x557cdde68b80 .part L_0x557cdde67d00, 0, 1;
L_0x557cdde68d40 .concat8 [ 1 1 0 0], L_0x557cdde68700, L_0x557cdde68010;
L_0x557cdde68de0 .concat8 [ 1 1 0 0], L_0x557cdde68950, L_0x557cdde68220;
L_0x557cdde68e80 .part L_0x557cdde68de0, 1, 1;
S_0x557cddb9dac0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddb9d6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde68950 .functor OR 1, L_0x557cdde68690, L_0x557cdde68850, C4<0>, C4<0>;
v0x557cddb9e9c0_0 .net "S", 0 0, L_0x557cdde68700;  1 drivers
v0x557cddb9ea80_0 .net "a", 0 0, L_0x557cdde689c0;  1 drivers
v0x557cddb9eb50_0 .net "b", 0 0, L_0x557cdde68b80;  1 drivers
v0x557cddb9ec50_0 .net "c_1", 0 0, L_0x557cdde68690;  1 drivers
v0x557cddb9ed20_0 .net "c_2", 0 0, L_0x557cdde68850;  1 drivers
v0x557cddb9ee10_0 .net "cin", 0 0, L_0x557cdde68f70;  alias, 1 drivers
v0x557cddb9eee0_0 .net "cout", 0 0, L_0x557cdde68950;  1 drivers
v0x557cddb9ef80_0 .net "h_1_out", 0 0, L_0x557cdde68620;  1 drivers
S_0x557cddb9dd40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb9dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde68620 .functor XOR 1, L_0x557cdde689c0, L_0x557cdde68b80, C4<0>, C4<0>;
L_0x557cdde68690 .functor AND 1, L_0x557cdde689c0, L_0x557cdde68b80, C4<1>, C4<1>;
v0x557cddb9dfd0_0 .net "S", 0 0, L_0x557cdde68620;  alias, 1 drivers
v0x557cddb9e0b0_0 .net "a", 0 0, L_0x557cdde689c0;  alias, 1 drivers
v0x557cddb9e170_0 .net "b", 0 0, L_0x557cdde68b80;  alias, 1 drivers
v0x557cddb9e240_0 .net "cout", 0 0, L_0x557cdde68690;  alias, 1 drivers
S_0x557cddb9e3b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb9dac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde68700 .functor XOR 1, L_0x557cdde68620, L_0x557cdde68f70, C4<0>, C4<0>;
L_0x557cdde68850 .functor AND 1, L_0x557cdde68620, L_0x557cdde68f70, C4<1>, C4<1>;
v0x557cddb9e610_0 .net "S", 0 0, L_0x557cdde68700;  alias, 1 drivers
v0x557cddb9e6d0_0 .net "a", 0 0, L_0x557cdde68620;  alias, 1 drivers
v0x557cddb9e7c0_0 .net "b", 0 0, L_0x557cdde68f70;  alias, 1 drivers
v0x557cddb9e890_0 .net "cout", 0 0, L_0x557cdde68850;  alias, 1 drivers
S_0x557cddb9f070 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddb9d6f0;
 .timescale 0 0;
P_0x557cddb9f260 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddb9f320 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddb9f070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde68220 .functor OR 1, L_0x557cdde67f50, L_0x557cdde68160, C4<0>, C4<0>;
v0x557cddba01f0_0 .net "S", 0 0, L_0x557cdde68010;  1 drivers
v0x557cddba02b0_0 .net "a", 0 0, L_0x557cdde68290;  1 drivers
v0x557cddba0380_0 .net "b", 0 0, L_0x557cdde683c0;  1 drivers
v0x557cddba0480_0 .net "c_1", 0 0, L_0x557cdde67f50;  1 drivers
v0x557cddba0550_0 .net "c_2", 0 0, L_0x557cdde68160;  1 drivers
v0x557cddba0640_0 .net "cin", 0 0, L_0x557cdde684f0;  1 drivers
v0x557cddba0710_0 .net "cout", 0 0, L_0x557cdde68220;  1 drivers
v0x557cddba07b0_0 .net "h_1_out", 0 0, L_0x557cdde67e40;  1 drivers
S_0x557cddb9f570 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddb9f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde67e40 .functor XOR 1, L_0x557cdde68290, L_0x557cdde683c0, C4<0>, C4<0>;
L_0x557cdde67f50 .functor AND 1, L_0x557cdde68290, L_0x557cdde683c0, C4<1>, C4<1>;
v0x557cddb9f800_0 .net "S", 0 0, L_0x557cdde67e40;  alias, 1 drivers
v0x557cddb9f8e0_0 .net "a", 0 0, L_0x557cdde68290;  alias, 1 drivers
v0x557cddb9f9a0_0 .net "b", 0 0, L_0x557cdde683c0;  alias, 1 drivers
v0x557cddb9fa70_0 .net "cout", 0 0, L_0x557cdde67f50;  alias, 1 drivers
S_0x557cddb9fbe0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddb9f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde68010 .functor XOR 1, L_0x557cdde67e40, L_0x557cdde684f0, C4<0>, C4<0>;
L_0x557cdde68160 .functor AND 1, L_0x557cdde67e40, L_0x557cdde684f0, C4<1>, C4<1>;
v0x557cddb9fe40_0 .net "S", 0 0, L_0x557cdde68010;  alias, 1 drivers
v0x557cddb9ff00_0 .net "a", 0 0, L_0x557cdde67e40;  alias, 1 drivers
v0x557cddb9fff0_0 .net "b", 0 0, L_0x557cdde684f0;  alias, 1 drivers
v0x557cddba00c0_0 .net "cout", 0 0, L_0x557cdde68160;  alias, 1 drivers
S_0x557cddba21b0 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddba2380 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cddbae3f0_0 .net "S", 7 0, L_0x557cdde80140;  alias, 1 drivers
v0x557cddbae4b0_0 .net "a", 7 0, L_0x557cdde7c9d0;  alias, 1 drivers
v0x557cddbae570_0 .net "b", 7 0, L_0x557cdde7cb50;  alias, 1 drivers
v0x557cddbae660_0 .net "carin", 7 0, L_0x557cdde7fff0;  1 drivers
L_0x7f5061447710 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbae740_0 .net "cin", 0 0, L_0x7f5061447710;  1 drivers
v0x557cddbae880_0 .net "cout", 0 0, L_0x557cdde80450;  alias, 1 drivers
L_0x557cdde7ce20 .part L_0x557cdde7c9d0, 1, 1;
L_0x557cdde7cf50 .part L_0x557cdde7cb50, 1, 1;
L_0x557cdde7d080 .part L_0x557cdde7fff0, 0, 1;
L_0x557cdde7d470 .part L_0x557cdde7c9d0, 2, 1;
L_0x557cdde7d630 .part L_0x557cdde7cb50, 2, 1;
L_0x557cdde7d7f0 .part L_0x557cdde7fff0, 1, 1;
L_0x557cdde7dbe0 .part L_0x557cdde7c9d0, 3, 1;
L_0x557cdde7dd10 .part L_0x557cdde7cb50, 3, 1;
L_0x557cdde7de40 .part L_0x557cdde7fff0, 2, 1;
L_0x557cdde7e230 .part L_0x557cdde7c9d0, 4, 1;
L_0x557cdde7e360 .part L_0x557cdde7cb50, 4, 1;
L_0x557cdde7e490 .part L_0x557cdde7fff0, 3, 1;
L_0x557cdde7e980 .part L_0x557cdde7c9d0, 5, 1;
L_0x557cdde7eab0 .part L_0x557cdde7cb50, 5, 1;
L_0x557cdde7ec60 .part L_0x557cdde7fff0, 4, 1;
L_0x557cdde7efe0 .part L_0x557cdde7c9d0, 6, 1;
L_0x557cdde7f2b0 .part L_0x557cdde7cb50, 6, 1;
L_0x557cdde7f460 .part L_0x557cdde7fff0, 5, 1;
L_0x557cdde7f7d0 .part L_0x557cdde7c9d0, 7, 1;
L_0x557cdde7f900 .part L_0x557cdde7cb50, 7, 1;
L_0x557cdde7f500 .part L_0x557cdde7fff0, 6, 1;
L_0x557cdde7fec0 .part L_0x557cdde7c9d0, 0, 1;
L_0x557cdde7fa30 .part L_0x557cdde7cb50, 0, 1;
LS_0x557cdde80140_0_0 .concat8 [ 1 1 1 1], L_0x557cdde7fc50, L_0x557cdde7ccd0, L_0x557cdde7d290, L_0x557cdde7da00;
LS_0x557cdde80140_0_4 .concat8 [ 1 1 1 1], L_0x557cdde7e050, L_0x557cdde7e7a0, L_0x557cdde7ee00, L_0x557cdde7f680;
L_0x557cdde80140 .concat8 [ 4 4 0 0], LS_0x557cdde80140_0_0, LS_0x557cdde80140_0_4;
LS_0x557cdde7fff0_0_0 .concat8 [ 1 1 1 1], L_0x557cdde7fe50, L_0x557cdde7cdb0, L_0x557cdde7d400, L_0x557cdde7db70;
LS_0x557cdde7fff0_0_4 .concat8 [ 1 1 1 1], L_0x557cdde7e1c0, L_0x557cdde7e910, L_0x557cdde7ef70, L_0x557cdde7f760;
L_0x557cdde7fff0 .concat8 [ 4 4 0 0], LS_0x557cdde7fff0_0_0, LS_0x557cdde7fff0_0_4;
L_0x557cdde80450 .part L_0x557cdde7fff0, 7, 1;
S_0x557cddba24a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddba21b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7fe50 .functor OR 1, L_0x557cdde7fbe0, L_0x557cdde7fd50, C4<0>, C4<0>;
v0x557cddba33c0_0 .net "S", 0 0, L_0x557cdde7fc50;  1 drivers
v0x557cddba3480_0 .net "a", 0 0, L_0x557cdde7fec0;  1 drivers
v0x557cddba3550_0 .net "b", 0 0, L_0x557cdde7fa30;  1 drivers
v0x557cddba3650_0 .net "c_1", 0 0, L_0x557cdde7fbe0;  1 drivers
v0x557cddba3720_0 .net "c_2", 0 0, L_0x557cdde7fd50;  1 drivers
v0x557cddba3810_0 .net "cin", 0 0, L_0x7f5061447710;  alias, 1 drivers
v0x557cddba38e0_0 .net "cout", 0 0, L_0x557cdde7fe50;  1 drivers
v0x557cddba3980_0 .net "h_1_out", 0 0, L_0x557cdde7fb70;  1 drivers
S_0x557cddba2740 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddba24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7fb70 .functor XOR 1, L_0x557cdde7fec0, L_0x557cdde7fa30, C4<0>, C4<0>;
L_0x557cdde7fbe0 .functor AND 1, L_0x557cdde7fec0, L_0x557cdde7fa30, C4<1>, C4<1>;
v0x557cddba29d0_0 .net "S", 0 0, L_0x557cdde7fb70;  alias, 1 drivers
v0x557cddba2ab0_0 .net "a", 0 0, L_0x557cdde7fec0;  alias, 1 drivers
v0x557cddba2b70_0 .net "b", 0 0, L_0x557cdde7fa30;  alias, 1 drivers
v0x557cddba2c40_0 .net "cout", 0 0, L_0x557cdde7fbe0;  alias, 1 drivers
S_0x557cddba2db0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddba24a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7fc50 .functor XOR 1, L_0x557cdde7fb70, L_0x7f5061447710, C4<0>, C4<0>;
L_0x557cdde7fd50 .functor AND 1, L_0x557cdde7fb70, L_0x7f5061447710, C4<1>, C4<1>;
v0x557cddba3010_0 .net "S", 0 0, L_0x557cdde7fc50;  alias, 1 drivers
v0x557cddba30d0_0 .net "a", 0 0, L_0x557cdde7fb70;  alias, 1 drivers
v0x557cddba31c0_0 .net "b", 0 0, L_0x7f5061447710;  alias, 1 drivers
v0x557cddba3290_0 .net "cout", 0 0, L_0x557cdde7fd50;  alias, 1 drivers
S_0x557cddba3a70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddba21b0;
 .timescale 0 0;
P_0x557cddba3c60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddba3d20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddba3a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7cdb0 .functor OR 1, L_0x557cdde7cc60, L_0x557cdde7cd40, C4<0>, C4<0>;
v0x557cddba4bf0_0 .net "S", 0 0, L_0x557cdde7ccd0;  1 drivers
v0x557cddba4cb0_0 .net "a", 0 0, L_0x557cdde7ce20;  1 drivers
v0x557cddba4d80_0 .net "b", 0 0, L_0x557cdde7cf50;  1 drivers
v0x557cddba4e80_0 .net "c_1", 0 0, L_0x557cdde7cc60;  1 drivers
v0x557cddba4f50_0 .net "c_2", 0 0, L_0x557cdde7cd40;  1 drivers
v0x557cddba5040_0 .net "cin", 0 0, L_0x557cdde7d080;  1 drivers
v0x557cddba5110_0 .net "cout", 0 0, L_0x557cdde7cdb0;  1 drivers
v0x557cddba51b0_0 .net "h_1_out", 0 0, L_0x557cdde7cbf0;  1 drivers
S_0x557cddba3f70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddba3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7cbf0 .functor XOR 1, L_0x557cdde7ce20, L_0x557cdde7cf50, C4<0>, C4<0>;
L_0x557cdde7cc60 .functor AND 1, L_0x557cdde7ce20, L_0x557cdde7cf50, C4<1>, C4<1>;
v0x557cddba4200_0 .net "S", 0 0, L_0x557cdde7cbf0;  alias, 1 drivers
v0x557cddba42e0_0 .net "a", 0 0, L_0x557cdde7ce20;  alias, 1 drivers
v0x557cddba43a0_0 .net "b", 0 0, L_0x557cdde7cf50;  alias, 1 drivers
v0x557cddba4470_0 .net "cout", 0 0, L_0x557cdde7cc60;  alias, 1 drivers
S_0x557cddba45e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddba3d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7ccd0 .functor XOR 1, L_0x557cdde7cbf0, L_0x557cdde7d080, C4<0>, C4<0>;
L_0x557cdde7cd40 .functor AND 1, L_0x557cdde7cbf0, L_0x557cdde7d080, C4<1>, C4<1>;
v0x557cddba4840_0 .net "S", 0 0, L_0x557cdde7ccd0;  alias, 1 drivers
v0x557cddba4900_0 .net "a", 0 0, L_0x557cdde7cbf0;  alias, 1 drivers
v0x557cddba49f0_0 .net "b", 0 0, L_0x557cdde7d080;  alias, 1 drivers
v0x557cddba4ac0_0 .net "cout", 0 0, L_0x557cdde7cd40;  alias, 1 drivers
S_0x557cddba52a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddba21b0;
 .timescale 0 0;
P_0x557cddba5470 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddba5530 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddba52a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7d400 .functor OR 1, L_0x557cdde7d220, L_0x557cdde7d390, C4<0>, C4<0>;
v0x557cddba6430_0 .net "S", 0 0, L_0x557cdde7d290;  1 drivers
v0x557cddba64f0_0 .net "a", 0 0, L_0x557cdde7d470;  1 drivers
v0x557cddba65c0_0 .net "b", 0 0, L_0x557cdde7d630;  1 drivers
v0x557cddba66c0_0 .net "c_1", 0 0, L_0x557cdde7d220;  1 drivers
v0x557cddba6790_0 .net "c_2", 0 0, L_0x557cdde7d390;  1 drivers
v0x557cddba6880_0 .net "cin", 0 0, L_0x557cdde7d7f0;  1 drivers
v0x557cddba6950_0 .net "cout", 0 0, L_0x557cdde7d400;  1 drivers
v0x557cddba69f0_0 .net "h_1_out", 0 0, L_0x557cdde7d1b0;  1 drivers
S_0x557cddba57b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddba5530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7d1b0 .functor XOR 1, L_0x557cdde7d470, L_0x557cdde7d630, C4<0>, C4<0>;
L_0x557cdde7d220 .functor AND 1, L_0x557cdde7d470, L_0x557cdde7d630, C4<1>, C4<1>;
v0x557cddba5a40_0 .net "S", 0 0, L_0x557cdde7d1b0;  alias, 1 drivers
v0x557cddba5b20_0 .net "a", 0 0, L_0x557cdde7d470;  alias, 1 drivers
v0x557cddba5be0_0 .net "b", 0 0, L_0x557cdde7d630;  alias, 1 drivers
v0x557cddba5cb0_0 .net "cout", 0 0, L_0x557cdde7d220;  alias, 1 drivers
S_0x557cddba5e20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddba5530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7d290 .functor XOR 1, L_0x557cdde7d1b0, L_0x557cdde7d7f0, C4<0>, C4<0>;
L_0x557cdde7d390 .functor AND 1, L_0x557cdde7d1b0, L_0x557cdde7d7f0, C4<1>, C4<1>;
v0x557cddba6080_0 .net "S", 0 0, L_0x557cdde7d290;  alias, 1 drivers
v0x557cddba6140_0 .net "a", 0 0, L_0x557cdde7d1b0;  alias, 1 drivers
v0x557cddba6230_0 .net "b", 0 0, L_0x557cdde7d7f0;  alias, 1 drivers
v0x557cddba6300_0 .net "cout", 0 0, L_0x557cdde7d390;  alias, 1 drivers
S_0x557cddba6ae0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddba21b0;
 .timescale 0 0;
P_0x557cddba6cb0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddba6d90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddba6ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7db70 .functor OR 1, L_0x557cdde7d990, L_0x557cdde7db00, C4<0>, C4<0>;
v0x557cddba7c60_0 .net "S", 0 0, L_0x557cdde7da00;  1 drivers
v0x557cddba7d20_0 .net "a", 0 0, L_0x557cdde7dbe0;  1 drivers
v0x557cddba7df0_0 .net "b", 0 0, L_0x557cdde7dd10;  1 drivers
v0x557cddba7ef0_0 .net "c_1", 0 0, L_0x557cdde7d990;  1 drivers
v0x557cddba7fc0_0 .net "c_2", 0 0, L_0x557cdde7db00;  1 drivers
v0x557cddba80b0_0 .net "cin", 0 0, L_0x557cdde7de40;  1 drivers
v0x557cddba8180_0 .net "cout", 0 0, L_0x557cdde7db70;  1 drivers
v0x557cddba8220_0 .net "h_1_out", 0 0, L_0x557cdde7d920;  1 drivers
S_0x557cddba6fe0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddba6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7d920 .functor XOR 1, L_0x557cdde7dbe0, L_0x557cdde7dd10, C4<0>, C4<0>;
L_0x557cdde7d990 .functor AND 1, L_0x557cdde7dbe0, L_0x557cdde7dd10, C4<1>, C4<1>;
v0x557cddba7270_0 .net "S", 0 0, L_0x557cdde7d920;  alias, 1 drivers
v0x557cddba7350_0 .net "a", 0 0, L_0x557cdde7dbe0;  alias, 1 drivers
v0x557cddba7410_0 .net "b", 0 0, L_0x557cdde7dd10;  alias, 1 drivers
v0x557cddba74e0_0 .net "cout", 0 0, L_0x557cdde7d990;  alias, 1 drivers
S_0x557cddba7650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddba6d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7da00 .functor XOR 1, L_0x557cdde7d920, L_0x557cdde7de40, C4<0>, C4<0>;
L_0x557cdde7db00 .functor AND 1, L_0x557cdde7d920, L_0x557cdde7de40, C4<1>, C4<1>;
v0x557cddba78b0_0 .net "S", 0 0, L_0x557cdde7da00;  alias, 1 drivers
v0x557cddba7970_0 .net "a", 0 0, L_0x557cdde7d920;  alias, 1 drivers
v0x557cddba7a60_0 .net "b", 0 0, L_0x557cdde7de40;  alias, 1 drivers
v0x557cddba7b30_0 .net "cout", 0 0, L_0x557cdde7db00;  alias, 1 drivers
S_0x557cddba8310 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cddba21b0;
 .timescale 0 0;
P_0x557cddba8530 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cddba8610 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddba8310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7e1c0 .functor OR 1, L_0x557cdde7dfe0, L_0x557cdde7e150, C4<0>, C4<0>;
v0x557cddba94b0_0 .net "S", 0 0, L_0x557cdde7e050;  1 drivers
v0x557cddba9570_0 .net "a", 0 0, L_0x557cdde7e230;  1 drivers
v0x557cddba9640_0 .net "b", 0 0, L_0x557cdde7e360;  1 drivers
v0x557cddba9740_0 .net "c_1", 0 0, L_0x557cdde7dfe0;  1 drivers
v0x557cddba9810_0 .net "c_2", 0 0, L_0x557cdde7e150;  1 drivers
v0x557cddba9900_0 .net "cin", 0 0, L_0x557cdde7e490;  1 drivers
v0x557cddba99d0_0 .net "cout", 0 0, L_0x557cdde7e1c0;  1 drivers
v0x557cddba9a70_0 .net "h_1_out", 0 0, L_0x557cdde7df70;  1 drivers
S_0x557cddba8860 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddba8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7df70 .functor XOR 1, L_0x557cdde7e230, L_0x557cdde7e360, C4<0>, C4<0>;
L_0x557cdde7dfe0 .functor AND 1, L_0x557cdde7e230, L_0x557cdde7e360, C4<1>, C4<1>;
v0x557cddba8ac0_0 .net "S", 0 0, L_0x557cdde7df70;  alias, 1 drivers
v0x557cddba8ba0_0 .net "a", 0 0, L_0x557cdde7e230;  alias, 1 drivers
v0x557cddba8c60_0 .net "b", 0 0, L_0x557cdde7e360;  alias, 1 drivers
v0x557cddba8d30_0 .net "cout", 0 0, L_0x557cdde7dfe0;  alias, 1 drivers
S_0x557cddba8ea0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddba8610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7e050 .functor XOR 1, L_0x557cdde7df70, L_0x557cdde7e490, C4<0>, C4<0>;
L_0x557cdde7e150 .functor AND 1, L_0x557cdde7df70, L_0x557cdde7e490, C4<1>, C4<1>;
v0x557cddba9100_0 .net "S", 0 0, L_0x557cdde7e050;  alias, 1 drivers
v0x557cddba91c0_0 .net "a", 0 0, L_0x557cdde7df70;  alias, 1 drivers
v0x557cddba92b0_0 .net "b", 0 0, L_0x557cdde7e490;  alias, 1 drivers
v0x557cddba9380_0 .net "cout", 0 0, L_0x557cdde7e150;  alias, 1 drivers
S_0x557cddba9b60 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cddba21b0;
 .timescale 0 0;
P_0x557cddba9d30 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cddba9e10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddba9b60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7e910 .functor OR 1, L_0x557cdde7e730, L_0x557cdde7e8a0, C4<0>, C4<0>;
v0x557cddbaace0_0 .net "S", 0 0, L_0x557cdde7e7a0;  1 drivers
v0x557cddbaada0_0 .net "a", 0 0, L_0x557cdde7e980;  1 drivers
v0x557cddbaae70_0 .net "b", 0 0, L_0x557cdde7eab0;  1 drivers
v0x557cddbaaf70_0 .net "c_1", 0 0, L_0x557cdde7e730;  1 drivers
v0x557cddbab040_0 .net "c_2", 0 0, L_0x557cdde7e8a0;  1 drivers
v0x557cddbab130_0 .net "cin", 0 0, L_0x557cdde7ec60;  1 drivers
v0x557cddbab200_0 .net "cout", 0 0, L_0x557cdde7e910;  1 drivers
v0x557cddbab2a0_0 .net "h_1_out", 0 0, L_0x557cdde7e6c0;  1 drivers
S_0x557cddbaa060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddba9e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7e6c0 .functor XOR 1, L_0x557cdde7e980, L_0x557cdde7eab0, C4<0>, C4<0>;
L_0x557cdde7e730 .functor AND 1, L_0x557cdde7e980, L_0x557cdde7eab0, C4<1>, C4<1>;
v0x557cddbaa2f0_0 .net "S", 0 0, L_0x557cdde7e6c0;  alias, 1 drivers
v0x557cddbaa3d0_0 .net "a", 0 0, L_0x557cdde7e980;  alias, 1 drivers
v0x557cddbaa490_0 .net "b", 0 0, L_0x557cdde7eab0;  alias, 1 drivers
v0x557cddbaa560_0 .net "cout", 0 0, L_0x557cdde7e730;  alias, 1 drivers
S_0x557cddbaa6d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddba9e10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7e7a0 .functor XOR 1, L_0x557cdde7e6c0, L_0x557cdde7ec60, C4<0>, C4<0>;
L_0x557cdde7e8a0 .functor AND 1, L_0x557cdde7e6c0, L_0x557cdde7ec60, C4<1>, C4<1>;
v0x557cddbaa930_0 .net "S", 0 0, L_0x557cdde7e7a0;  alias, 1 drivers
v0x557cddbaa9f0_0 .net "a", 0 0, L_0x557cdde7e6c0;  alias, 1 drivers
v0x557cddbaaae0_0 .net "b", 0 0, L_0x557cdde7ec60;  alias, 1 drivers
v0x557cddbaabb0_0 .net "cout", 0 0, L_0x557cdde7e8a0;  alias, 1 drivers
S_0x557cddbab390 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cddba21b0;
 .timescale 0 0;
P_0x557cddbab560 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cddbab640 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbab390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7ef70 .functor OR 1, L_0x557cdde7ed90, L_0x557cdde7ef00, C4<0>, C4<0>;
v0x557cddbac510_0 .net "S", 0 0, L_0x557cdde7ee00;  1 drivers
v0x557cddbac5d0_0 .net "a", 0 0, L_0x557cdde7efe0;  1 drivers
v0x557cddbac6a0_0 .net "b", 0 0, L_0x557cdde7f2b0;  1 drivers
v0x557cddbac7a0_0 .net "c_1", 0 0, L_0x557cdde7ed90;  1 drivers
v0x557cddbac870_0 .net "c_2", 0 0, L_0x557cdde7ef00;  1 drivers
v0x557cddbac960_0 .net "cin", 0 0, L_0x557cdde7f460;  1 drivers
v0x557cddbaca30_0 .net "cout", 0 0, L_0x557cdde7ef70;  1 drivers
v0x557cddbacad0_0 .net "h_1_out", 0 0, L_0x557cdde7e650;  1 drivers
S_0x557cddbab890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7e650 .functor XOR 1, L_0x557cdde7efe0, L_0x557cdde7f2b0, C4<0>, C4<0>;
L_0x557cdde7ed90 .functor AND 1, L_0x557cdde7efe0, L_0x557cdde7f2b0, C4<1>, C4<1>;
v0x557cddbabb20_0 .net "S", 0 0, L_0x557cdde7e650;  alias, 1 drivers
v0x557cddbabc00_0 .net "a", 0 0, L_0x557cdde7efe0;  alias, 1 drivers
v0x557cddbabcc0_0 .net "b", 0 0, L_0x557cdde7f2b0;  alias, 1 drivers
v0x557cddbabd90_0 .net "cout", 0 0, L_0x557cdde7ed90;  alias, 1 drivers
S_0x557cddbabf00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbab640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7ee00 .functor XOR 1, L_0x557cdde7e650, L_0x557cdde7f460, C4<0>, C4<0>;
L_0x557cdde7ef00 .functor AND 1, L_0x557cdde7e650, L_0x557cdde7f460, C4<1>, C4<1>;
v0x557cddbac160_0 .net "S", 0 0, L_0x557cdde7ee00;  alias, 1 drivers
v0x557cddbac220_0 .net "a", 0 0, L_0x557cdde7e650;  alias, 1 drivers
v0x557cddbac310_0 .net "b", 0 0, L_0x557cdde7f460;  alias, 1 drivers
v0x557cddbac3e0_0 .net "cout", 0 0, L_0x557cdde7ef00;  alias, 1 drivers
S_0x557cddbacbc0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cddba21b0;
 .timescale 0 0;
P_0x557cddbacd90 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cddbace70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbacbc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde7f760 .functor OR 1, L_0x557cdde7f610, L_0x557cdde7f6f0, C4<0>, C4<0>;
v0x557cddbadd40_0 .net "S", 0 0, L_0x557cdde7f680;  1 drivers
v0x557cddbade00_0 .net "a", 0 0, L_0x557cdde7f7d0;  1 drivers
v0x557cddbaded0_0 .net "b", 0 0, L_0x557cdde7f900;  1 drivers
v0x557cddbadfd0_0 .net "c_1", 0 0, L_0x557cdde7f610;  1 drivers
v0x557cddbae0a0_0 .net "c_2", 0 0, L_0x557cdde7f6f0;  1 drivers
v0x557cddbae190_0 .net "cin", 0 0, L_0x557cdde7f500;  1 drivers
v0x557cddbae260_0 .net "cout", 0 0, L_0x557cdde7f760;  1 drivers
v0x557cddbae300_0 .net "h_1_out", 0 0, L_0x557cdde7f5a0;  1 drivers
S_0x557cddbad0c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbace70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7f5a0 .functor XOR 1, L_0x557cdde7f7d0, L_0x557cdde7f900, C4<0>, C4<0>;
L_0x557cdde7f610 .functor AND 1, L_0x557cdde7f7d0, L_0x557cdde7f900, C4<1>, C4<1>;
v0x557cddbad350_0 .net "S", 0 0, L_0x557cdde7f5a0;  alias, 1 drivers
v0x557cddbad430_0 .net "a", 0 0, L_0x557cdde7f7d0;  alias, 1 drivers
v0x557cddbad4f0_0 .net "b", 0 0, L_0x557cdde7f900;  alias, 1 drivers
v0x557cddbad5c0_0 .net "cout", 0 0, L_0x557cdde7f610;  alias, 1 drivers
S_0x557cddbad730 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbace70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde7f680 .functor XOR 1, L_0x557cdde7f5a0, L_0x557cdde7f500, C4<0>, C4<0>;
L_0x557cdde7f6f0 .functor AND 1, L_0x557cdde7f5a0, L_0x557cdde7f500, C4<1>, C4<1>;
v0x557cddbad990_0 .net "S", 0 0, L_0x557cdde7f680;  alias, 1 drivers
v0x557cddbada50_0 .net "a", 0 0, L_0x557cdde7f5a0;  alias, 1 drivers
v0x557cddbadb40_0 .net "b", 0 0, L_0x557cdde7f500;  alias, 1 drivers
v0x557cddbadc10_0 .net "cout", 0 0, L_0x557cdde7f6f0;  alias, 1 drivers
S_0x557cddbae9e0 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde52150 .functor BUFZ 2, L_0x557cdde51c70, C4<00>, C4<00>, C4<00>;
L_0x557cdde52390 .functor BUFZ 2, L_0x557cdde51eb0, C4<00>, C4<00>, C4<00>;
L_0x557cdde52490 .functor AND 1, L_0x557cdde52060, L_0x557cdde522f0, C4<1>, C4<1>;
L_0x557cdde52690 .functor AND 1, L_0x557cdde51fc0, L_0x557cdde52250, C4<1>, C4<1>;
L_0x557cdde52930 .functor NOT 1, L_0x557cdde51fc0, C4<0>, C4<0>, C4<0>;
L_0x557cdde529a0 .functor AND 1, L_0x557cdde52930, L_0x557cdde52060, C4<1>, C4<1>;
L_0x557cdde52a60 .functor NOT 1, L_0x557cdde52250, C4<0>, C4<0>, C4<0>;
L_0x557cdde52ad0 .functor AND 1, L_0x557cdde52a60, L_0x557cdde522f0, C4<1>, C4<1>;
L_0x557cdde52be0 .functor XOR 1, L_0x557cdde51fc0, L_0x557cdde52060, C4<0>, C4<0>;
L_0x557cdde52d70 .functor XOR 1, L_0x557cdde52250, L_0x557cdde522f0, C4<0>, C4<0>;
L_0x557cdde52f00 .functor AND 1, L_0x557cdde52be0, L_0x557cdde52d70, C4<1>, C4<1>;
L_0x557cdde55d70 .functor NOT 1, L_0x557cdde529a0, C4<0>, C4<0>, C4<0>;
L_0x557cdde55ea0 .functor NOT 1, L_0x557cdde52ad0, C4<0>, C4<0>, C4<0>;
L_0x557cdde55f60 .functor XOR 1, L_0x557cdde55d70, L_0x557cdde55ea0, C4<0>, C4<0>;
L_0x557cdde58e20 .functor BUFZ 2, L_0x557cdde52550, C4<00>, C4<00>, C4<00>;
L_0x557cdde59020 .functor BUFZ 2, L_0x557cdde527a0, C4<00>, C4<00>, C4<00>;
L_0x557cdde59200 .functor BUFZ 2, L_0x557cdde58c70, C4<00>, C4<00>, C4<00>;
v0x557cddbc5c60_0 .net "X", 1 0, L_0x557cdde51c70;  alias, 1 drivers
v0x557cddbc5d40_0 .net "Xe", 0 0, L_0x557cdde52060;  1 drivers
v0x557cddbc5de0_0 .net "Xn", 0 0, L_0x557cdde51fc0;  1 drivers
v0x557cddbc5e80_0 .net "Y", 1 0, L_0x557cdde51eb0;  alias, 1 drivers
v0x557cddbc5f40_0 .net "Ye", 0 0, L_0x557cdde522f0;  1 drivers
v0x557cddbc6030_0 .net "Yn", 0 0, L_0x557cdde52250;  1 drivers
v0x557cddbc60f0_0 .net "Z", 3 0, L_0x557cdde5b0e0;  alias, 1 drivers
v0x557cddbc61b0_0 .net *"_s12", 0 0, L_0x557cdde52490;  1 drivers
L_0x7f5061446990 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbc6290_0 .net/2s *"_s17", 0 0, L_0x7f5061446990;  1 drivers
v0x557cddbc6370_0 .net *"_s21", 0 0, L_0x557cdde52690;  1 drivers
L_0x7f50614469d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbc6450_0 .net/2s *"_s26", 0 0, L_0x7f50614469d8;  1 drivers
v0x557cddbc6530_0 .net *"_s30", 0 0, L_0x557cdde52930;  1 drivers
v0x557cddbc6610_0 .net *"_s34", 0 0, L_0x557cdde52a60;  1 drivers
v0x557cddbc66f0_0 .net *"_s4", 1 0, L_0x557cdde52150;  1 drivers
v0x557cddbc67d0_0 .net *"_s46", 0 0, L_0x557cdde52f00;  1 drivers
L_0x7f5061446ab0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbc68b0_0 .net/2s *"_s51", 0 0, L_0x7f5061446ab0;  1 drivers
v0x557cddbc6990_0 .net *"_s53", 0 0, L_0x557cdde55d70;  1 drivers
v0x557cddbc6b80_0 .net *"_s55", 0 0, L_0x557cdde55ea0;  1 drivers
v0x557cddbc6c60_0 .net *"_s62", 1 0, L_0x557cdde58e20;  1 drivers
v0x557cddbc6d40_0 .net *"_s67", 1 0, L_0x557cdde59020;  1 drivers
L_0x7f5061446c18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbc6e20_0 .net/2s *"_s70", 0 0, L_0x7f5061446c18;  1 drivers
v0x557cddbc6f00_0 .net *"_s75", 1 0, L_0x557cdde59200;  1 drivers
L_0x7f5061446c60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbc6fe0_0 .net/2s *"_s79", 0 0, L_0x7f5061446c60;  1 drivers
v0x557cddbc70c0_0 .net *"_s9", 1 0, L_0x557cdde52390;  1 drivers
L_0x7f5061446a68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbc71a0_0 .net "add", 0 0, L_0x7f5061446a68;  1 drivers
v0x557cddbc7240_0 .net "big_z0_z2", 3 0, L_0x557cdde58e90;  1 drivers
v0x557cddbc7300_0 .net "big_z1", 3 0, L_0x557cdde59270;  1 drivers
v0x557cddbc73d0_0 .net "cout_z1", 0 0, L_0x557cdde571a0;  1 drivers
v0x557cddbc7470_0 .net "cout_z1_1", 0 0, L_0x557cdde54080;  1 drivers
v0x557cddbc7510_0 .net "dummy_cout", 0 0, L_0x557cdde5b2b0;  1 drivers
v0x557cddbc75b0_0 .net "signX", 0 0, L_0x557cdde529a0;  1 drivers
v0x557cddbc7650_0 .net "signY", 0 0, L_0x557cdde52ad0;  1 drivers
v0x557cddbc76f0_0 .net "sign_z3", 0 0, L_0x557cdde55f60;  1 drivers
L_0x7f5061446a20 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbc7a30_0 .net "sub", 0 0, L_0x7f5061446a20;  1 drivers
v0x557cddbc7af0_0 .net "z0", 1 0, L_0x557cdde52550;  1 drivers
v0x557cddbc7bb0_0 .net "z1", 1 0, L_0x557cdde58c70;  1 drivers
v0x557cddbc7c70_0 .net "z1_1", 1 0, L_0x557cdde55bd0;  1 drivers
v0x557cddbc7d10_0 .net "z2", 1 0, L_0x557cdde527a0;  1 drivers
v0x557cddbc7dd0_0 .net "z3", 1 0, L_0x557cdde52f70;  1 drivers
v0x557cddbc7ea0_0 .net "z3_1", 0 0, L_0x557cdde52be0;  1 drivers
v0x557cddbc7f40_0 .net "z3_2", 0 0, L_0x557cdde52d70;  1 drivers
L_0x557cdde51fc0 .part L_0x557cdde52150, 1, 1;
L_0x557cdde52060 .part L_0x557cdde52150, 0, 1;
L_0x557cdde52250 .part L_0x557cdde52390, 1, 1;
L_0x557cdde522f0 .part L_0x557cdde52390, 0, 1;
L_0x557cdde52550 .concat8 [ 1 1 0 0], L_0x557cdde52490, L_0x7f5061446990;
L_0x557cdde527a0 .concat8 [ 1 1 0 0], L_0x557cdde52690, L_0x7f50614469d8;
L_0x557cdde52f70 .concat8 [ 1 1 0 0], L_0x557cdde52f00, L_0x7f5061446ab0;
L_0x557cdde58e90 .concat8 [ 2 2 0 0], L_0x557cdde58e20, L_0x557cdde59020;
L_0x557cdde59270 .concat8 [ 1 2 1 0], L_0x7f5061446c18, L_0x557cdde59200, L_0x7f5061446c60;
S_0x557cddbaec20 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddbae9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbaee10 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614498d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde53010 .functor XOR 2, L_0x7f50614498d0, L_0x557cdde527a0, C4<00>, C4<00>;
L_0x557cdde54170 .functor NOT 1, L_0x557cdde54080, C4<0>, C4<0>, C4<0>;
L_0x557cdde54270 .functor AND 1, L_0x7f5061446a68, L_0x557cdde54170, C4<1>, C4<1>;
L_0x557cdde544e0 .functor NOT 2, L_0x557cdde543f0, C4<00>, C4<00>, C4<00>;
L_0x557cdde545a0 .functor AND 2, L_0x557cdde53ef0, L_0x557cdde544e0, C4<11>, C4<11>;
L_0x557cdde54660 .functor NOT 2, L_0x557cdde53ef0, C4<00>, C4<00>, C4<00>;
L_0x557cdde55b60 .functor AND 2, L_0x557cdde55760, L_0x557cdde55a30, C4<11>, C4<11>;
L_0x557cdde55bd0 .functor OR 2, L_0x557cdde545a0, L_0x557cdde55b60, C4<00>, C4<00>;
v0x557cddbb5d90_0 .net *"_s0", 1 0, L_0x7f50614498d0;  1 drivers
v0x557cddbb5e90_0 .net *"_s10", 1 0, L_0x557cdde544e0;  1 drivers
L_0x7f5061446af8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbb5f70_0 .net/2s *"_s18", 0 0, L_0x7f5061446af8;  1 drivers
L_0x7f5061446b40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbb6030_0 .net/2s *"_s23", 0 0, L_0x7f5061446b40;  1 drivers
v0x557cddbb6110_0 .net *"_s27", 1 0, L_0x557cdde55a30;  1 drivers
v0x557cddbb6240_0 .net *"_s4", 0 0, L_0x557cdde54170;  1 drivers
v0x557cddbb6320_0 .net *"_s8", 1 0, L_0x557cdde543f0;  1 drivers
v0x557cddbb6400_0 .net "a", 1 0, L_0x557cdde52550;  alias, 1 drivers
v0x557cddbb64c0_0 .net "a_or_s", 0 0, L_0x7f5061446a68;  alias, 1 drivers
v0x557cddbb6560_0 .net "add_1", 1 0, L_0x557cdde54720;  1 drivers
v0x557cddbb6600_0 .net "b", 1 0, L_0x557cdde527a0;  alias, 1 drivers
v0x557cddbb66c0_0 .net "cout", 0 0, L_0x557cdde54080;  alias, 1 drivers
v0x557cddbb6790_0 .net "diff_is_negative", 0 0, L_0x557cdde54270;  1 drivers
v0x557cddbb6830_0 .net "dummy_cout", 0 0, L_0x557cdde558a0;  1 drivers
v0x557cddbb6900_0 .net "input_b", 1 0, L_0x557cdde53010;  1 drivers
v0x557cddbb69d0_0 .net "inverted_out", 1 0, L_0x557cdde54660;  1 drivers
v0x557cddbb6aa0_0 .net "n_out", 1 0, L_0x557cdde55b60;  1 drivers
v0x557cddbb6c70_0 .net "negated_out", 1 0, L_0x557cdde55760;  1 drivers
v0x557cddbb6d60_0 .net "out", 1 0, L_0x557cdde55bd0;  alias, 1 drivers
v0x557cddbb6e20_0 .net "p_out", 1 0, L_0x557cdde545a0;  1 drivers
v0x557cddbb6f00_0 .net "t_out", 1 0, L_0x557cdde53ef0;  1 drivers
L_0x557cdde543f0 .concat [ 1 1 0 0], L_0x557cdde54270, L_0x557cdde54270;
L_0x557cdde54720 .concat8 [ 1 1 0 0], L_0x7f5061446b40, L_0x7f5061446af8;
L_0x557cdde55990 .part L_0x557cdde54720, 1, 1;
L_0x557cdde55a30 .concat [ 1 1 0 0], L_0x557cdde54270, L_0x557cdde54270;
S_0x557cddbaef30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddbaec20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbaf120 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbb20a0_0 .net "S", 1 0, L_0x557cdde53ef0;  alias, 1 drivers
v0x557cddbb2180_0 .net "a", 1 0, L_0x557cdde52550;  alias, 1 drivers
v0x557cddbb2260_0 .net "b", 1 0, L_0x557cdde53010;  alias, 1 drivers
v0x557cddbb2320_0 .net "carin", 1 0, L_0x557cdde53f90;  1 drivers
v0x557cddbb2400_0 .net "cin", 0 0, L_0x7f5061446a68;  alias, 1 drivers
v0x557cddbb2540_0 .net "cout", 0 0, L_0x557cdde54080;  alias, 1 drivers
L_0x557cdde53520 .part L_0x557cdde52550, 1, 1;
L_0x557cdde536e0 .part L_0x557cdde53010, 1, 1;
L_0x557cdde53810 .part L_0x557cdde53f90, 0, 1;
L_0x557cdde53c00 .part L_0x557cdde52550, 0, 1;
L_0x557cdde53d30 .part L_0x557cdde53010, 0, 1;
L_0x557cdde53ef0 .concat8 [ 1 1 0 0], L_0x557cdde53a20, L_0x557cdde532a0;
L_0x557cdde53f90 .concat8 [ 1 1 0 0], L_0x557cdde53b90, L_0x557cdde534b0;
L_0x557cdde54080 .part L_0x557cdde53f90, 1, 1;
S_0x557cddbaf2a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbaef30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde53b90 .functor OR 1, L_0x557cdde539b0, L_0x557cdde53b20, C4<0>, C4<0>;
v0x557cddbb01c0_0 .net "S", 0 0, L_0x557cdde53a20;  1 drivers
v0x557cddbb0280_0 .net "a", 0 0, L_0x557cdde53c00;  1 drivers
v0x557cddbb0350_0 .net "b", 0 0, L_0x557cdde53d30;  1 drivers
v0x557cddbb0450_0 .net "c_1", 0 0, L_0x557cdde539b0;  1 drivers
v0x557cddbb0520_0 .net "c_2", 0 0, L_0x557cdde53b20;  1 drivers
v0x557cddbb0610_0 .net "cin", 0 0, L_0x7f5061446a68;  alias, 1 drivers
v0x557cddbb06e0_0 .net "cout", 0 0, L_0x557cdde53b90;  1 drivers
v0x557cddbb0780_0 .net "h_1_out", 0 0, L_0x557cdde53940;  1 drivers
S_0x557cddbaf540 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbaf2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde53940 .functor XOR 1, L_0x557cdde53c00, L_0x557cdde53d30, C4<0>, C4<0>;
L_0x557cdde539b0 .functor AND 1, L_0x557cdde53c00, L_0x557cdde53d30, C4<1>, C4<1>;
v0x557cddbaf7d0_0 .net "S", 0 0, L_0x557cdde53940;  alias, 1 drivers
v0x557cddbaf8b0_0 .net "a", 0 0, L_0x557cdde53c00;  alias, 1 drivers
v0x557cddbaf970_0 .net "b", 0 0, L_0x557cdde53d30;  alias, 1 drivers
v0x557cddbafa40_0 .net "cout", 0 0, L_0x557cdde539b0;  alias, 1 drivers
S_0x557cddbafbb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbaf2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde53a20 .functor XOR 1, L_0x557cdde53940, L_0x7f5061446a68, C4<0>, C4<0>;
L_0x557cdde53b20 .functor AND 1, L_0x557cdde53940, L_0x7f5061446a68, C4<1>, C4<1>;
v0x557cddbafe10_0 .net "S", 0 0, L_0x557cdde53a20;  alias, 1 drivers
v0x557cddbafed0_0 .net "a", 0 0, L_0x557cdde53940;  alias, 1 drivers
v0x557cddbaffc0_0 .net "b", 0 0, L_0x7f5061446a68;  alias, 1 drivers
v0x557cddbb0090_0 .net "cout", 0 0, L_0x557cdde53b20;  alias, 1 drivers
S_0x557cddbb0870 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbaef30;
 .timescale 0 0;
P_0x557cddbb0a60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbb0b20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbb0870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde534b0 .functor OR 1, L_0x557cdde531e0, L_0x557cdde533f0, C4<0>, C4<0>;
v0x557cddbb19f0_0 .net "S", 0 0, L_0x557cdde532a0;  1 drivers
v0x557cddbb1ab0_0 .net "a", 0 0, L_0x557cdde53520;  1 drivers
v0x557cddbb1b80_0 .net "b", 0 0, L_0x557cdde536e0;  1 drivers
v0x557cddbb1c80_0 .net "c_1", 0 0, L_0x557cdde531e0;  1 drivers
v0x557cddbb1d50_0 .net "c_2", 0 0, L_0x557cdde533f0;  1 drivers
v0x557cddbb1e40_0 .net "cin", 0 0, L_0x557cdde53810;  1 drivers
v0x557cddbb1f10_0 .net "cout", 0 0, L_0x557cdde534b0;  1 drivers
v0x557cddbb1fb0_0 .net "h_1_out", 0 0, L_0x557cdde530d0;  1 drivers
S_0x557cddbb0d70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbb0b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde530d0 .functor XOR 1, L_0x557cdde53520, L_0x557cdde536e0, C4<0>, C4<0>;
L_0x557cdde531e0 .functor AND 1, L_0x557cdde53520, L_0x557cdde536e0, C4<1>, C4<1>;
v0x557cddbb1000_0 .net "S", 0 0, L_0x557cdde530d0;  alias, 1 drivers
v0x557cddbb10e0_0 .net "a", 0 0, L_0x557cdde53520;  alias, 1 drivers
v0x557cddbb11a0_0 .net "b", 0 0, L_0x557cdde536e0;  alias, 1 drivers
v0x557cddbb1270_0 .net "cout", 0 0, L_0x557cdde531e0;  alias, 1 drivers
S_0x557cddbb13e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbb0b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde532a0 .functor XOR 1, L_0x557cdde530d0, L_0x557cdde53810, C4<0>, C4<0>;
L_0x557cdde533f0 .functor AND 1, L_0x557cdde530d0, L_0x557cdde53810, C4<1>, C4<1>;
v0x557cddbb1640_0 .net "S", 0 0, L_0x557cdde532a0;  alias, 1 drivers
v0x557cddbb1700_0 .net "a", 0 0, L_0x557cdde530d0;  alias, 1 drivers
v0x557cddbb17f0_0 .net "b", 0 0, L_0x557cdde53810;  alias, 1 drivers
v0x557cddbb18c0_0 .net "cout", 0 0, L_0x557cdde533f0;  alias, 1 drivers
S_0x557cddbb26a0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddbaec20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbb2890 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbb5790_0 .net "S", 1 0, L_0x557cdde55760;  alias, 1 drivers
v0x557cddbb5870_0 .net "a", 1 0, L_0x557cdde54660;  alias, 1 drivers
v0x557cddbb5950_0 .net "b", 1 0, L_0x557cdde54720;  alias, 1 drivers
v0x557cddbb5a10_0 .net "carin", 1 0, L_0x557cdde55800;  1 drivers
v0x557cddbb5af0_0 .net "cin", 0 0, L_0x557cdde55990;  1 drivers
v0x557cddbb5c30_0 .net "cout", 0 0, L_0x557cdde558a0;  alias, 1 drivers
L_0x557cdde54cb0 .part L_0x557cdde54660, 1, 1;
L_0x557cdde54de0 .part L_0x557cdde54720, 1, 1;
L_0x557cdde54f10 .part L_0x557cdde55800, 0, 1;
L_0x557cdde553e0 .part L_0x557cdde54660, 0, 1;
L_0x557cdde555a0 .part L_0x557cdde54720, 0, 1;
L_0x557cdde55760 .concat8 [ 1 1 0 0], L_0x557cdde55120, L_0x557cdde54a30;
L_0x557cdde55800 .concat8 [ 1 1 0 0], L_0x557cdde55370, L_0x557cdde54c40;
L_0x557cdde558a0 .part L_0x557cdde55800, 1, 1;
S_0x557cddbb29b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbb26a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde55370 .functor OR 1, L_0x557cdde550b0, L_0x557cdde55270, C4<0>, C4<0>;
v0x557cddbb38b0_0 .net "S", 0 0, L_0x557cdde55120;  1 drivers
v0x557cddbb3970_0 .net "a", 0 0, L_0x557cdde553e0;  1 drivers
v0x557cddbb3a40_0 .net "b", 0 0, L_0x557cdde555a0;  1 drivers
v0x557cddbb3b40_0 .net "c_1", 0 0, L_0x557cdde550b0;  1 drivers
v0x557cddbb3c10_0 .net "c_2", 0 0, L_0x557cdde55270;  1 drivers
v0x557cddbb3d00_0 .net "cin", 0 0, L_0x557cdde55990;  alias, 1 drivers
v0x557cddbb3dd0_0 .net "cout", 0 0, L_0x557cdde55370;  1 drivers
v0x557cddbb3e70_0 .net "h_1_out", 0 0, L_0x557cdde55040;  1 drivers
S_0x557cddbb2c30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbb29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde55040 .functor XOR 1, L_0x557cdde553e0, L_0x557cdde555a0, C4<0>, C4<0>;
L_0x557cdde550b0 .functor AND 1, L_0x557cdde553e0, L_0x557cdde555a0, C4<1>, C4<1>;
v0x557cddbb2ec0_0 .net "S", 0 0, L_0x557cdde55040;  alias, 1 drivers
v0x557cddbb2fa0_0 .net "a", 0 0, L_0x557cdde553e0;  alias, 1 drivers
v0x557cddbb3060_0 .net "b", 0 0, L_0x557cdde555a0;  alias, 1 drivers
v0x557cddbb3130_0 .net "cout", 0 0, L_0x557cdde550b0;  alias, 1 drivers
S_0x557cddbb32a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbb29b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde55120 .functor XOR 1, L_0x557cdde55040, L_0x557cdde55990, C4<0>, C4<0>;
L_0x557cdde55270 .functor AND 1, L_0x557cdde55040, L_0x557cdde55990, C4<1>, C4<1>;
v0x557cddbb3500_0 .net "S", 0 0, L_0x557cdde55120;  alias, 1 drivers
v0x557cddbb35c0_0 .net "a", 0 0, L_0x557cdde55040;  alias, 1 drivers
v0x557cddbb36b0_0 .net "b", 0 0, L_0x557cdde55990;  alias, 1 drivers
v0x557cddbb3780_0 .net "cout", 0 0, L_0x557cdde55270;  alias, 1 drivers
S_0x557cddbb3f60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbb26a0;
 .timescale 0 0;
P_0x557cddbb4150 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbb4210 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbb3f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde54c40 .functor OR 1, L_0x557cdde54970, L_0x557cdde54b80, C4<0>, C4<0>;
v0x557cddbb50e0_0 .net "S", 0 0, L_0x557cdde54a30;  1 drivers
v0x557cddbb51a0_0 .net "a", 0 0, L_0x557cdde54cb0;  1 drivers
v0x557cddbb5270_0 .net "b", 0 0, L_0x557cdde54de0;  1 drivers
v0x557cddbb5370_0 .net "c_1", 0 0, L_0x557cdde54970;  1 drivers
v0x557cddbb5440_0 .net "c_2", 0 0, L_0x557cdde54b80;  1 drivers
v0x557cddbb5530_0 .net "cin", 0 0, L_0x557cdde54f10;  1 drivers
v0x557cddbb5600_0 .net "cout", 0 0, L_0x557cdde54c40;  1 drivers
v0x557cddbb56a0_0 .net "h_1_out", 0 0, L_0x557cdde54860;  1 drivers
S_0x557cddbb4460 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbb4210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde54860 .functor XOR 1, L_0x557cdde54cb0, L_0x557cdde54de0, C4<0>, C4<0>;
L_0x557cdde54970 .functor AND 1, L_0x557cdde54cb0, L_0x557cdde54de0, C4<1>, C4<1>;
v0x557cddbb46f0_0 .net "S", 0 0, L_0x557cdde54860;  alias, 1 drivers
v0x557cddbb47d0_0 .net "a", 0 0, L_0x557cdde54cb0;  alias, 1 drivers
v0x557cddbb4890_0 .net "b", 0 0, L_0x557cdde54de0;  alias, 1 drivers
v0x557cddbb4960_0 .net "cout", 0 0, L_0x557cdde54970;  alias, 1 drivers
S_0x557cddbb4ad0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbb4210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde54a30 .functor XOR 1, L_0x557cdde54860, L_0x557cdde54f10, C4<0>, C4<0>;
L_0x557cdde54b80 .functor AND 1, L_0x557cdde54860, L_0x557cdde54f10, C4<1>, C4<1>;
v0x557cddbb4d30_0 .net "S", 0 0, L_0x557cdde54a30;  alias, 1 drivers
v0x557cddbb4df0_0 .net "a", 0 0, L_0x557cdde54860;  alias, 1 drivers
v0x557cddbb4ee0_0 .net "b", 0 0, L_0x557cdde54f10;  alias, 1 drivers
v0x557cddbb4fb0_0 .net "cout", 0 0, L_0x557cdde54b80;  alias, 1 drivers
S_0x557cddbb70a0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddbae9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbb7240 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde55e30 .functor XOR 2, L_0x557cdde56070, L_0x557cdde52f70, C4<00>, C4<00>;
L_0x557cdde57290 .functor NOT 1, L_0x557cdde571a0, C4<0>, C4<0>, C4<0>;
L_0x557cdde57390 .functor AND 1, L_0x557cdde55f60, L_0x557cdde57290, C4<1>, C4<1>;
L_0x557cdde574f0 .functor NOT 2, L_0x557cdde57400, C4<00>, C4<00>, C4<00>;
L_0x557cdde575b0 .functor AND 2, L_0x557cdde57010, L_0x557cdde574f0, C4<11>, C4<11>;
L_0x557cdde57670 .functor NOT 2, L_0x557cdde57010, C4<00>, C4<00>, C4<00>;
L_0x557cdde58c00 .functor AND 2, L_0x557cdde58800, L_0x557cdde58ad0, C4<11>, C4<11>;
L_0x557cdde58c70 .functor OR 2, L_0x557cdde575b0, L_0x557cdde58c00, C4<00>, C4<00>;
v0x557cddbbe1c0_0 .net *"_s0", 1 0, L_0x557cdde56070;  1 drivers
v0x557cddbbe2c0_0 .net *"_s10", 1 0, L_0x557cdde574f0;  1 drivers
L_0x7f5061446b88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbbe3a0_0 .net/2s *"_s18", 0 0, L_0x7f5061446b88;  1 drivers
L_0x7f5061446bd0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbbe460_0 .net/2s *"_s23", 0 0, L_0x7f5061446bd0;  1 drivers
v0x557cddbbe540_0 .net *"_s27", 1 0, L_0x557cdde58ad0;  1 drivers
v0x557cddbbe670_0 .net *"_s4", 0 0, L_0x557cdde57290;  1 drivers
v0x557cddbbe750_0 .net *"_s8", 1 0, L_0x557cdde57400;  1 drivers
v0x557cddbbe830_0 .net "a", 1 0, L_0x557cdde55bd0;  alias, 1 drivers
v0x557cddbbe940_0 .net "a_or_s", 0 0, L_0x557cdde55f60;  alias, 1 drivers
v0x557cddbbe9e0_0 .net "add_1", 1 0, L_0x557cdde577c0;  1 drivers
v0x557cddbbeaa0_0 .net "b", 1 0, L_0x557cdde52f70;  alias, 1 drivers
v0x557cddbbeb60_0 .net "cout", 0 0, L_0x557cdde571a0;  alias, 1 drivers
v0x557cddbbec00_0 .net "diff_is_negative", 0 0, L_0x557cdde57390;  1 drivers
v0x557cddbbeca0_0 .net "dummy_cout", 0 0, L_0x557cdde58940;  1 drivers
v0x557cddbbed40_0 .net "input_b", 1 0, L_0x557cdde55e30;  1 drivers
v0x557cddbbee10_0 .net "inverted_out", 1 0, L_0x557cdde57670;  1 drivers
v0x557cddbbeee0_0 .net "n_out", 1 0, L_0x557cdde58c00;  1 drivers
v0x557cddbbf0b0_0 .net "negated_out", 1 0, L_0x557cdde58800;  1 drivers
v0x557cddbbf1a0_0 .net "out", 1 0, L_0x557cdde58c70;  alias, 1 drivers
v0x557cddbbf260_0 .net "p_out", 1 0, L_0x557cdde575b0;  1 drivers
v0x557cddbbf340_0 .net "t_out", 1 0, L_0x557cdde57010;  1 drivers
L_0x557cdde56070 .concat [ 1 1 0 0], L_0x557cdde55f60, L_0x557cdde55f60;
L_0x557cdde57400 .concat [ 1 1 0 0], L_0x557cdde57390, L_0x557cdde57390;
L_0x557cdde577c0 .concat8 [ 1 1 0 0], L_0x7f5061446bd0, L_0x7f5061446b88;
L_0x557cdde58a30 .part L_0x557cdde577c0, 1, 1;
L_0x557cdde58ad0 .concat [ 1 1 0 0], L_0x557cdde57390, L_0x557cdde57390;
S_0x557cddbb7390 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddbb70a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbb7560 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbba4e0_0 .net "S", 1 0, L_0x557cdde57010;  alias, 1 drivers
v0x557cddbba5c0_0 .net "a", 1 0, L_0x557cdde55bd0;  alias, 1 drivers
v0x557cddbba680_0 .net "b", 1 0, L_0x557cdde55e30;  alias, 1 drivers
v0x557cddbba750_0 .net "carin", 1 0, L_0x557cdde570b0;  1 drivers
v0x557cddbba830_0 .net "cin", 0 0, L_0x557cdde55f60;  alias, 1 drivers
v0x557cddbba970_0 .net "cout", 0 0, L_0x557cdde571a0;  alias, 1 drivers
L_0x557cdde56600 .part L_0x557cdde55bd0, 1, 1;
L_0x557cdde56730 .part L_0x557cdde55e30, 1, 1;
L_0x557cdde56860 .part L_0x557cdde570b0, 0, 1;
L_0x557cdde56db0 .part L_0x557cdde55bd0, 0, 1;
L_0x557cdde56e50 .part L_0x557cdde55e30, 0, 1;
L_0x557cdde57010 .concat8 [ 1 1 0 0], L_0x557cdde56a70, L_0x557cdde56380;
L_0x557cdde570b0 .concat8 [ 1 1 0 0], L_0x557cdde56d40, L_0x557cdde56590;
L_0x557cdde571a0 .part L_0x557cdde570b0, 1, 1;
S_0x557cddbb76e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbb7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde56d40 .functor OR 1, L_0x557cdde56a00, L_0x557cdde56cd0, C4<0>, C4<0>;
v0x557cddbb8600_0 .net "S", 0 0, L_0x557cdde56a70;  1 drivers
v0x557cddbb86c0_0 .net "a", 0 0, L_0x557cdde56db0;  1 drivers
v0x557cddbb8790_0 .net "b", 0 0, L_0x557cdde56e50;  1 drivers
v0x557cddbb8890_0 .net "c_1", 0 0, L_0x557cdde56a00;  1 drivers
v0x557cddbb8960_0 .net "c_2", 0 0, L_0x557cdde56cd0;  1 drivers
v0x557cddbb8a50_0 .net "cin", 0 0, L_0x557cdde55f60;  alias, 1 drivers
v0x557cddbb8b20_0 .net "cout", 0 0, L_0x557cdde56d40;  1 drivers
v0x557cddbb8bc0_0 .net "h_1_out", 0 0, L_0x557cdde56990;  1 drivers
S_0x557cddbb7980 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbb76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde56990 .functor XOR 1, L_0x557cdde56db0, L_0x557cdde56e50, C4<0>, C4<0>;
L_0x557cdde56a00 .functor AND 1, L_0x557cdde56db0, L_0x557cdde56e50, C4<1>, C4<1>;
v0x557cddbb7c10_0 .net "S", 0 0, L_0x557cdde56990;  alias, 1 drivers
v0x557cddbb7cf0_0 .net "a", 0 0, L_0x557cdde56db0;  alias, 1 drivers
v0x557cddbb7db0_0 .net "b", 0 0, L_0x557cdde56e50;  alias, 1 drivers
v0x557cddbb7e80_0 .net "cout", 0 0, L_0x557cdde56a00;  alias, 1 drivers
S_0x557cddbb7ff0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbb76e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde56a70 .functor XOR 1, L_0x557cdde56990, L_0x557cdde55f60, C4<0>, C4<0>;
L_0x557cdde56cd0 .functor AND 1, L_0x557cdde56990, L_0x557cdde55f60, C4<1>, C4<1>;
v0x557cddbb8250_0 .net "S", 0 0, L_0x557cdde56a70;  alias, 1 drivers
v0x557cddbb8310_0 .net "a", 0 0, L_0x557cdde56990;  alias, 1 drivers
v0x557cddbb8400_0 .net "b", 0 0, L_0x557cdde55f60;  alias, 1 drivers
v0x557cddbb84d0_0 .net "cout", 0 0, L_0x557cdde56cd0;  alias, 1 drivers
S_0x557cddbb8cb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbb7390;
 .timescale 0 0;
P_0x557cddbb8ea0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbb8f60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbb8cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde56590 .functor OR 1, L_0x557cdde562c0, L_0x557cdde564d0, C4<0>, C4<0>;
v0x557cddbb9e30_0 .net "S", 0 0, L_0x557cdde56380;  1 drivers
v0x557cddbb9ef0_0 .net "a", 0 0, L_0x557cdde56600;  1 drivers
v0x557cddbb9fc0_0 .net "b", 0 0, L_0x557cdde56730;  1 drivers
v0x557cddbba0c0_0 .net "c_1", 0 0, L_0x557cdde562c0;  1 drivers
v0x557cddbba190_0 .net "c_2", 0 0, L_0x557cdde564d0;  1 drivers
v0x557cddbba280_0 .net "cin", 0 0, L_0x557cdde56860;  1 drivers
v0x557cddbba350_0 .net "cout", 0 0, L_0x557cdde56590;  1 drivers
v0x557cddbba3f0_0 .net "h_1_out", 0 0, L_0x557cdde561b0;  1 drivers
S_0x557cddbb91b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbb8f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde561b0 .functor XOR 1, L_0x557cdde56600, L_0x557cdde56730, C4<0>, C4<0>;
L_0x557cdde562c0 .functor AND 1, L_0x557cdde56600, L_0x557cdde56730, C4<1>, C4<1>;
v0x557cddbb9440_0 .net "S", 0 0, L_0x557cdde561b0;  alias, 1 drivers
v0x557cddbb9520_0 .net "a", 0 0, L_0x557cdde56600;  alias, 1 drivers
v0x557cddbb95e0_0 .net "b", 0 0, L_0x557cdde56730;  alias, 1 drivers
v0x557cddbb96b0_0 .net "cout", 0 0, L_0x557cdde562c0;  alias, 1 drivers
S_0x557cddbb9820 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbb8f60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde56380 .functor XOR 1, L_0x557cdde561b0, L_0x557cdde56860, C4<0>, C4<0>;
L_0x557cdde564d0 .functor AND 1, L_0x557cdde561b0, L_0x557cdde56860, C4<1>, C4<1>;
v0x557cddbb9a80_0 .net "S", 0 0, L_0x557cdde56380;  alias, 1 drivers
v0x557cddbb9b40_0 .net "a", 0 0, L_0x557cdde561b0;  alias, 1 drivers
v0x557cddbb9c30_0 .net "b", 0 0, L_0x557cdde56860;  alias, 1 drivers
v0x557cddbb9d00_0 .net "cout", 0 0, L_0x557cdde564d0;  alias, 1 drivers
S_0x557cddbbaad0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddbb70a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbbacc0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbbdbc0_0 .net "S", 1 0, L_0x557cdde58800;  alias, 1 drivers
v0x557cddbbdca0_0 .net "a", 1 0, L_0x557cdde57670;  alias, 1 drivers
v0x557cddbbdd80_0 .net "b", 1 0, L_0x557cdde577c0;  alias, 1 drivers
v0x557cddbbde40_0 .net "carin", 1 0, L_0x557cdde588a0;  1 drivers
v0x557cddbbdf20_0 .net "cin", 0 0, L_0x557cdde58a30;  1 drivers
v0x557cddbbe060_0 .net "cout", 0 0, L_0x557cdde58940;  alias, 1 drivers
L_0x557cdde57d50 .part L_0x557cdde57670, 1, 1;
L_0x557cdde57e80 .part L_0x557cdde577c0, 1, 1;
L_0x557cdde57fb0 .part L_0x557cdde588a0, 0, 1;
L_0x557cdde58480 .part L_0x557cdde57670, 0, 1;
L_0x557cdde58640 .part L_0x557cdde577c0, 0, 1;
L_0x557cdde58800 .concat8 [ 1 1 0 0], L_0x557cdde581c0, L_0x557cdde57ad0;
L_0x557cdde588a0 .concat8 [ 1 1 0 0], L_0x557cdde58410, L_0x557cdde57ce0;
L_0x557cdde58940 .part L_0x557cdde588a0, 1, 1;
S_0x557cddbbade0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbbaad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde58410 .functor OR 1, L_0x557cdde58150, L_0x557cdde58310, C4<0>, C4<0>;
v0x557cddbbbce0_0 .net "S", 0 0, L_0x557cdde581c0;  1 drivers
v0x557cddbbbda0_0 .net "a", 0 0, L_0x557cdde58480;  1 drivers
v0x557cddbbbe70_0 .net "b", 0 0, L_0x557cdde58640;  1 drivers
v0x557cddbbbf70_0 .net "c_1", 0 0, L_0x557cdde58150;  1 drivers
v0x557cddbbc040_0 .net "c_2", 0 0, L_0x557cdde58310;  1 drivers
v0x557cddbbc130_0 .net "cin", 0 0, L_0x557cdde58a30;  alias, 1 drivers
v0x557cddbbc200_0 .net "cout", 0 0, L_0x557cdde58410;  1 drivers
v0x557cddbbc2a0_0 .net "h_1_out", 0 0, L_0x557cdde580e0;  1 drivers
S_0x557cddbbb060 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbbade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde580e0 .functor XOR 1, L_0x557cdde58480, L_0x557cdde58640, C4<0>, C4<0>;
L_0x557cdde58150 .functor AND 1, L_0x557cdde58480, L_0x557cdde58640, C4<1>, C4<1>;
v0x557cddbbb2f0_0 .net "S", 0 0, L_0x557cdde580e0;  alias, 1 drivers
v0x557cddbbb3d0_0 .net "a", 0 0, L_0x557cdde58480;  alias, 1 drivers
v0x557cddbbb490_0 .net "b", 0 0, L_0x557cdde58640;  alias, 1 drivers
v0x557cddbbb560_0 .net "cout", 0 0, L_0x557cdde58150;  alias, 1 drivers
S_0x557cddbbb6d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbbade0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde581c0 .functor XOR 1, L_0x557cdde580e0, L_0x557cdde58a30, C4<0>, C4<0>;
L_0x557cdde58310 .functor AND 1, L_0x557cdde580e0, L_0x557cdde58a30, C4<1>, C4<1>;
v0x557cddbbb930_0 .net "S", 0 0, L_0x557cdde581c0;  alias, 1 drivers
v0x557cddbbb9f0_0 .net "a", 0 0, L_0x557cdde580e0;  alias, 1 drivers
v0x557cddbbbae0_0 .net "b", 0 0, L_0x557cdde58a30;  alias, 1 drivers
v0x557cddbbbbb0_0 .net "cout", 0 0, L_0x557cdde58310;  alias, 1 drivers
S_0x557cddbbc390 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbbaad0;
 .timescale 0 0;
P_0x557cddbbc580 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbbc640 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbbc390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde57ce0 .functor OR 1, L_0x557cdde57a10, L_0x557cdde57c20, C4<0>, C4<0>;
v0x557cddbbd510_0 .net "S", 0 0, L_0x557cdde57ad0;  1 drivers
v0x557cddbbd5d0_0 .net "a", 0 0, L_0x557cdde57d50;  1 drivers
v0x557cddbbd6a0_0 .net "b", 0 0, L_0x557cdde57e80;  1 drivers
v0x557cddbbd7a0_0 .net "c_1", 0 0, L_0x557cdde57a10;  1 drivers
v0x557cddbbd870_0 .net "c_2", 0 0, L_0x557cdde57c20;  1 drivers
v0x557cddbbd960_0 .net "cin", 0 0, L_0x557cdde57fb0;  1 drivers
v0x557cddbbda30_0 .net "cout", 0 0, L_0x557cdde57ce0;  1 drivers
v0x557cddbbdad0_0 .net "h_1_out", 0 0, L_0x557cdde57900;  1 drivers
S_0x557cddbbc890 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbbc640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde57900 .functor XOR 1, L_0x557cdde57d50, L_0x557cdde57e80, C4<0>, C4<0>;
L_0x557cdde57a10 .functor AND 1, L_0x557cdde57d50, L_0x557cdde57e80, C4<1>, C4<1>;
v0x557cddbbcb20_0 .net "S", 0 0, L_0x557cdde57900;  alias, 1 drivers
v0x557cddbbcc00_0 .net "a", 0 0, L_0x557cdde57d50;  alias, 1 drivers
v0x557cddbbccc0_0 .net "b", 0 0, L_0x557cdde57e80;  alias, 1 drivers
v0x557cddbbcd90_0 .net "cout", 0 0, L_0x557cdde57a10;  alias, 1 drivers
S_0x557cddbbcf00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbbc640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde57ad0 .functor XOR 1, L_0x557cdde57900, L_0x557cdde57fb0, C4<0>, C4<0>;
L_0x557cdde57c20 .functor AND 1, L_0x557cdde57900, L_0x557cdde57fb0, C4<1>, C4<1>;
v0x557cddbbd160_0 .net "S", 0 0, L_0x557cdde57ad0;  alias, 1 drivers
v0x557cddbbd220_0 .net "a", 0 0, L_0x557cdde57900;  alias, 1 drivers
v0x557cddbbd310_0 .net "b", 0 0, L_0x557cdde57fb0;  alias, 1 drivers
v0x557cddbbd3e0_0 .net "cout", 0 0, L_0x557cdde57c20;  alias, 1 drivers
S_0x557cddbbf4e0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddbae9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbbf660 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddbc5630_0 .net "S", 3 0, L_0x557cdde5b0e0;  alias, 1 drivers
v0x557cddbc5740_0 .net "a", 3 0, L_0x557cdde58e90;  alias, 1 drivers
v0x557cddbc5820_0 .net "b", 3 0, L_0x557cdde59270;  alias, 1 drivers
v0x557cddbc58e0_0 .net "carin", 3 0, L_0x557cdde5b180;  1 drivers
L_0x7f5061446ca8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbc59c0_0 .net "cin", 0 0, L_0x7f5061446ca8;  1 drivers
v0x557cddbc5b00_0 .net "cout", 0 0, L_0x557cdde5b2b0;  alias, 1 drivers
L_0x557cdde59850 .part L_0x557cdde58e90, 1, 1;
L_0x557cdde59980 .part L_0x557cdde59270, 1, 1;
L_0x557cdde59ab0 .part L_0x557cdde5b180, 0, 1;
L_0x557cdde59f40 .part L_0x557cdde58e90, 2, 1;
L_0x557cdde5a100 .part L_0x557cdde59270, 2, 1;
L_0x557cdde5a2c0 .part L_0x557cdde5b180, 1, 1;
L_0x557cdde5a700 .part L_0x557cdde58e90, 3, 1;
L_0x557cdde5a830 .part L_0x557cdde59270, 3, 1;
L_0x557cdde5a9b0 .part L_0x557cdde5b180, 2, 1;
L_0x557cdde5ae80 .part L_0x557cdde58e90, 0, 1;
L_0x557cdde5afb0 .part L_0x557cdde59270, 0, 1;
L_0x557cdde5b0e0 .concat8 [ 1 1 1 1], L_0x557cdde5abc0, L_0x557cdde595d0, L_0x557cdde59cc0, L_0x557cdde5a4d0;
L_0x557cdde5b180 .concat8 [ 1 1 1 1], L_0x557cdde5ae10, L_0x557cdde597e0, L_0x557cdde59ed0, L_0x557cdde5a690;
L_0x557cdde5b2b0 .part L_0x557cdde5b180, 3, 1;
S_0x557cddbbf7e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbbf4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5ae10 .functor OR 1, L_0x557cdde5ab50, L_0x557cdde5ad10, C4<0>, C4<0>;
v0x557cddbc06e0_0 .net "S", 0 0, L_0x557cdde5abc0;  1 drivers
v0x557cddbc07a0_0 .net "a", 0 0, L_0x557cdde5ae80;  1 drivers
v0x557cddbc0870_0 .net "b", 0 0, L_0x557cdde5afb0;  1 drivers
v0x557cddbc0970_0 .net "c_1", 0 0, L_0x557cdde5ab50;  1 drivers
v0x557cddbc0a40_0 .net "c_2", 0 0, L_0x557cdde5ad10;  1 drivers
v0x557cddbc0b30_0 .net "cin", 0 0, L_0x7f5061446ca8;  alias, 1 drivers
v0x557cddbc0c00_0 .net "cout", 0 0, L_0x557cdde5ae10;  1 drivers
v0x557cddbc0ca0_0 .net "h_1_out", 0 0, L_0x557cdde5aae0;  1 drivers
S_0x557cddbbfa60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbbf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5aae0 .functor XOR 1, L_0x557cdde5ae80, L_0x557cdde5afb0, C4<0>, C4<0>;
L_0x557cdde5ab50 .functor AND 1, L_0x557cdde5ae80, L_0x557cdde5afb0, C4<1>, C4<1>;
v0x557cddbbfcf0_0 .net "S", 0 0, L_0x557cdde5aae0;  alias, 1 drivers
v0x557cddbbfdd0_0 .net "a", 0 0, L_0x557cdde5ae80;  alias, 1 drivers
v0x557cddbbfe90_0 .net "b", 0 0, L_0x557cdde5afb0;  alias, 1 drivers
v0x557cddbbff60_0 .net "cout", 0 0, L_0x557cdde5ab50;  alias, 1 drivers
S_0x557cddbc00d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbbf7e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5abc0 .functor XOR 1, L_0x557cdde5aae0, L_0x7f5061446ca8, C4<0>, C4<0>;
L_0x557cdde5ad10 .functor AND 1, L_0x557cdde5aae0, L_0x7f5061446ca8, C4<1>, C4<1>;
v0x557cddbc0330_0 .net "S", 0 0, L_0x557cdde5abc0;  alias, 1 drivers
v0x557cddbc03f0_0 .net "a", 0 0, L_0x557cdde5aae0;  alias, 1 drivers
v0x557cddbc04e0_0 .net "b", 0 0, L_0x7f5061446ca8;  alias, 1 drivers
v0x557cddbc05b0_0 .net "cout", 0 0, L_0x557cdde5ad10;  alias, 1 drivers
S_0x557cddbc0d90 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbbf4e0;
 .timescale 0 0;
P_0x557cddbc0f80 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbc1040 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbc0d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde597e0 .functor OR 1, L_0x557cdde59510, L_0x557cdde59720, C4<0>, C4<0>;
v0x557cddbc1f10_0 .net "S", 0 0, L_0x557cdde595d0;  1 drivers
v0x557cddbc1fd0_0 .net "a", 0 0, L_0x557cdde59850;  1 drivers
v0x557cddbc20a0_0 .net "b", 0 0, L_0x557cdde59980;  1 drivers
v0x557cddbc21a0_0 .net "c_1", 0 0, L_0x557cdde59510;  1 drivers
v0x557cddbc2270_0 .net "c_2", 0 0, L_0x557cdde59720;  1 drivers
v0x557cddbc2360_0 .net "cin", 0 0, L_0x557cdde59ab0;  1 drivers
v0x557cddbc2430_0 .net "cout", 0 0, L_0x557cdde597e0;  1 drivers
v0x557cddbc24d0_0 .net "h_1_out", 0 0, L_0x557cdde59400;  1 drivers
S_0x557cddbc1290 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbc1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde59400 .functor XOR 1, L_0x557cdde59850, L_0x557cdde59980, C4<0>, C4<0>;
L_0x557cdde59510 .functor AND 1, L_0x557cdde59850, L_0x557cdde59980, C4<1>, C4<1>;
v0x557cddbc1520_0 .net "S", 0 0, L_0x557cdde59400;  alias, 1 drivers
v0x557cddbc1600_0 .net "a", 0 0, L_0x557cdde59850;  alias, 1 drivers
v0x557cddbc16c0_0 .net "b", 0 0, L_0x557cdde59980;  alias, 1 drivers
v0x557cddbc1790_0 .net "cout", 0 0, L_0x557cdde59510;  alias, 1 drivers
S_0x557cddbc1900 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbc1040;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde595d0 .functor XOR 1, L_0x557cdde59400, L_0x557cdde59ab0, C4<0>, C4<0>;
L_0x557cdde59720 .functor AND 1, L_0x557cdde59400, L_0x557cdde59ab0, C4<1>, C4<1>;
v0x557cddbc1b60_0 .net "S", 0 0, L_0x557cdde595d0;  alias, 1 drivers
v0x557cddbc1c20_0 .net "a", 0 0, L_0x557cdde59400;  alias, 1 drivers
v0x557cddbc1d10_0 .net "b", 0 0, L_0x557cdde59ab0;  alias, 1 drivers
v0x557cddbc1de0_0 .net "cout", 0 0, L_0x557cdde59720;  alias, 1 drivers
S_0x557cddbc25c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddbbf4e0;
 .timescale 0 0;
P_0x557cddbc2790 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddbc2850 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbc25c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde59ed0 .functor OR 1, L_0x557cdde59c50, L_0x557cdde59e10, C4<0>, C4<0>;
v0x557cddbc3750_0 .net "S", 0 0, L_0x557cdde59cc0;  1 drivers
v0x557cddbc3810_0 .net "a", 0 0, L_0x557cdde59f40;  1 drivers
v0x557cddbc38e0_0 .net "b", 0 0, L_0x557cdde5a100;  1 drivers
v0x557cddbc39e0_0 .net "c_1", 0 0, L_0x557cdde59c50;  1 drivers
v0x557cddbc3ab0_0 .net "c_2", 0 0, L_0x557cdde59e10;  1 drivers
v0x557cddbc3ba0_0 .net "cin", 0 0, L_0x557cdde5a2c0;  1 drivers
v0x557cddbc3c70_0 .net "cout", 0 0, L_0x557cdde59ed0;  1 drivers
v0x557cddbc3d10_0 .net "h_1_out", 0 0, L_0x557cdde59be0;  1 drivers
S_0x557cddbc2ad0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbc2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde59be0 .functor XOR 1, L_0x557cdde59f40, L_0x557cdde5a100, C4<0>, C4<0>;
L_0x557cdde59c50 .functor AND 1, L_0x557cdde59f40, L_0x557cdde5a100, C4<1>, C4<1>;
v0x557cddbc2d60_0 .net "S", 0 0, L_0x557cdde59be0;  alias, 1 drivers
v0x557cddbc2e40_0 .net "a", 0 0, L_0x557cdde59f40;  alias, 1 drivers
v0x557cddbc2f00_0 .net "b", 0 0, L_0x557cdde5a100;  alias, 1 drivers
v0x557cddbc2fd0_0 .net "cout", 0 0, L_0x557cdde59c50;  alias, 1 drivers
S_0x557cddbc3140 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbc2850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde59cc0 .functor XOR 1, L_0x557cdde59be0, L_0x557cdde5a2c0, C4<0>, C4<0>;
L_0x557cdde59e10 .functor AND 1, L_0x557cdde59be0, L_0x557cdde5a2c0, C4<1>, C4<1>;
v0x557cddbc33a0_0 .net "S", 0 0, L_0x557cdde59cc0;  alias, 1 drivers
v0x557cddbc3460_0 .net "a", 0 0, L_0x557cdde59be0;  alias, 1 drivers
v0x557cddbc3550_0 .net "b", 0 0, L_0x557cdde5a2c0;  alias, 1 drivers
v0x557cddbc3620_0 .net "cout", 0 0, L_0x557cdde59e10;  alias, 1 drivers
S_0x557cddbc3e00 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddbbf4e0;
 .timescale 0 0;
P_0x557cddbc3fd0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddbc40b0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbc3e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5a690 .functor OR 1, L_0x557cdde5a460, L_0x557cdde5a5d0, C4<0>, C4<0>;
v0x557cddbc4f80_0 .net "S", 0 0, L_0x557cdde5a4d0;  1 drivers
v0x557cddbc5040_0 .net "a", 0 0, L_0x557cdde5a700;  1 drivers
v0x557cddbc5110_0 .net "b", 0 0, L_0x557cdde5a830;  1 drivers
v0x557cddbc5210_0 .net "c_1", 0 0, L_0x557cdde5a460;  1 drivers
v0x557cddbc52e0_0 .net "c_2", 0 0, L_0x557cdde5a5d0;  1 drivers
v0x557cddbc53d0_0 .net "cin", 0 0, L_0x557cdde5a9b0;  1 drivers
v0x557cddbc54a0_0 .net "cout", 0 0, L_0x557cdde5a690;  1 drivers
v0x557cddbc5540_0 .net "h_1_out", 0 0, L_0x557cdde5a3f0;  1 drivers
S_0x557cddbc4300 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbc40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5a3f0 .functor XOR 1, L_0x557cdde5a700, L_0x557cdde5a830, C4<0>, C4<0>;
L_0x557cdde5a460 .functor AND 1, L_0x557cdde5a700, L_0x557cdde5a830, C4<1>, C4<1>;
v0x557cddbc4590_0 .net "S", 0 0, L_0x557cdde5a3f0;  alias, 1 drivers
v0x557cddbc4670_0 .net "a", 0 0, L_0x557cdde5a700;  alias, 1 drivers
v0x557cddbc4730_0 .net "b", 0 0, L_0x557cdde5a830;  alias, 1 drivers
v0x557cddbc4800_0 .net "cout", 0 0, L_0x557cdde5a460;  alias, 1 drivers
S_0x557cddbc4970 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbc40b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5a4d0 .functor XOR 1, L_0x557cdde5a3f0, L_0x557cdde5a9b0, C4<0>, C4<0>;
L_0x557cdde5a5d0 .functor AND 1, L_0x557cdde5a3f0, L_0x557cdde5a9b0, C4<1>, C4<1>;
v0x557cddbc4bd0_0 .net "S", 0 0, L_0x557cdde5a4d0;  alias, 1 drivers
v0x557cddbc4c90_0 .net "a", 0 0, L_0x557cdde5a3f0;  alias, 1 drivers
v0x557cddbc4d80_0 .net "b", 0 0, L_0x557cdde5a9b0;  alias, 1 drivers
v0x557cddbc4e50_0 .net "cout", 0 0, L_0x557cdde5a5d0;  alias, 1 drivers
S_0x557cddbc8080 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde5b490 .functor BUFZ 2, L_0x557cdde51690, C4<00>, C4<00>, C4<00>;
L_0x557cdde5b640 .functor BUFZ 2, L_0x557cdde51d80, C4<00>, C4<00>, C4<00>;
L_0x557cdde5b6b0 .functor AND 1, L_0x557cdde5b3f0, L_0x557cdde5b5a0, C4<1>, C4<1>;
L_0x557cdde5b7c0 .functor AND 1, L_0x557cdde5b350, L_0x557cdde5b500, C4<1>, C4<1>;
L_0x557cdde5b8d0 .functor NOT 1, L_0x557cdde5b350, C4<0>, C4<0>, C4<0>;
L_0x557cdde5b940 .functor AND 1, L_0x557cdde5b8d0, L_0x557cdde5b3f0, C4<1>, C4<1>;
L_0x557cdde5b9b0 .functor NOT 1, L_0x557cdde5b500, C4<0>, C4<0>, C4<0>;
L_0x557cdde5ba20 .functor AND 1, L_0x557cdde5b9b0, L_0x557cdde5b5a0, C4<1>, C4<1>;
L_0x557cdde5ba90 .functor XOR 1, L_0x557cdde5b350, L_0x557cdde5b3f0, C4<0>, C4<0>;
L_0x557cdde5bc20 .functor XOR 1, L_0x557cdde5b500, L_0x557cdde5b5a0, C4<0>, C4<0>;
L_0x557cdde5bdb0 .functor AND 1, L_0x557cdde5ba90, L_0x557cdde5bc20, C4<1>, C4<1>;
L_0x557cdde5e4f0 .functor NOT 1, L_0x557cdde5b940, C4<0>, C4<0>, C4<0>;
L_0x557cdde5e5d0 .functor NOT 1, L_0x557cdde5ba20, C4<0>, C4<0>, C4<0>;
L_0x557cdde5e640 .functor XOR 1, L_0x557cdde5e4f0, L_0x557cdde5e5d0, C4<0>, C4<0>;
L_0x557cdde61490 .functor BUFZ 2, L_0x557cdde5b720, C4<00>, C4<00>, C4<00>;
L_0x557cdde61690 .functor BUFZ 2, L_0x557cdde5b830, C4<00>, C4<00>, C4<00>;
L_0x557cdde61870 .functor BUFZ 2, L_0x557cdde612e0, C4<00>, C4<00>, C4<00>;
v0x557cddbdf280_0 .net "X", 1 0, L_0x557cdde51690;  alias, 1 drivers
v0x557cddbdf3b0_0 .net "Xe", 0 0, L_0x557cdde5b3f0;  1 drivers
v0x557cddbdf470_0 .net "Xn", 0 0, L_0x557cdde5b350;  1 drivers
v0x557cddbdf510_0 .net "Y", 1 0, L_0x557cdde51d80;  alias, 1 drivers
v0x557cddbdf620_0 .net "Ye", 0 0, L_0x557cdde5b5a0;  1 drivers
v0x557cddbdf730_0 .net "Yn", 0 0, L_0x557cdde5b500;  1 drivers
v0x557cddbdf7f0_0 .net "Z", 3 0, L_0x557cdde637a0;  alias, 1 drivers
v0x557cddbdf900_0 .net *"_s12", 0 0, L_0x557cdde5b6b0;  1 drivers
L_0x7f5061446cf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbdf9e0_0 .net/2s *"_s17", 0 0, L_0x7f5061446cf0;  1 drivers
v0x557cddbdfac0_0 .net *"_s21", 0 0, L_0x557cdde5b7c0;  1 drivers
L_0x7f5061446d38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbdfba0_0 .net/2s *"_s26", 0 0, L_0x7f5061446d38;  1 drivers
v0x557cddbdfc80_0 .net *"_s30", 0 0, L_0x557cdde5b8d0;  1 drivers
v0x557cddbdfd60_0 .net *"_s34", 0 0, L_0x557cdde5b9b0;  1 drivers
v0x557cddbdfe40_0 .net *"_s4", 1 0, L_0x557cdde5b490;  1 drivers
v0x557cddbdff20_0 .net *"_s46", 0 0, L_0x557cdde5bdb0;  1 drivers
L_0x7f5061446e10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbe0000_0 .net/2s *"_s51", 0 0, L_0x7f5061446e10;  1 drivers
v0x557cddbe00e0_0 .net *"_s53", 0 0, L_0x557cdde5e4f0;  1 drivers
v0x557cddbe02d0_0 .net *"_s55", 0 0, L_0x557cdde5e5d0;  1 drivers
v0x557cddbe03b0_0 .net *"_s62", 1 0, L_0x557cdde61490;  1 drivers
v0x557cddbe0490_0 .net *"_s67", 1 0, L_0x557cdde61690;  1 drivers
L_0x7f5061446f78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbe0570_0 .net/2s *"_s70", 0 0, L_0x7f5061446f78;  1 drivers
v0x557cddbe0650_0 .net *"_s75", 1 0, L_0x557cdde61870;  1 drivers
L_0x7f5061446fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbe0730_0 .net/2s *"_s79", 0 0, L_0x7f5061446fc0;  1 drivers
v0x557cddbe0810_0 .net *"_s9", 1 0, L_0x557cdde5b640;  1 drivers
L_0x7f5061446dc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbe08f0_0 .net "add", 0 0, L_0x7f5061446dc8;  1 drivers
v0x557cddbe0990_0 .net "big_z0_z2", 3 0, L_0x557cdde61500;  1 drivers
v0x557cddbe0a50_0 .net "big_z1", 3 0, L_0x557cdde618e0;  1 drivers
v0x557cddbe0af0_0 .net "cout_z1", 0 0, L_0x557cdde5f810;  1 drivers
v0x557cddbe0b90_0 .net "cout_z1_1", 0 0, L_0x557cdde5cd00;  1 drivers
v0x557cddbe0c30_0 .net "dummy_cout", 0 0, L_0x557cdde63a70;  1 drivers
v0x557cddbe0cd0_0 .net "signX", 0 0, L_0x557cdde5b940;  1 drivers
v0x557cddbe0d70_0 .net "signY", 0 0, L_0x557cdde5ba20;  1 drivers
v0x557cddbe0e10_0 .net "sign_z3", 0 0, L_0x557cdde5e640;  1 drivers
L_0x7f5061446d80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbe1150_0 .net "sub", 0 0, L_0x7f5061446d80;  1 drivers
v0x557cddbe1210_0 .net "z0", 1 0, L_0x557cdde5b720;  1 drivers
v0x557cddbe12d0_0 .net "z1", 1 0, L_0x557cdde612e0;  1 drivers
v0x557cddbe1390_0 .net "z1_1", 1 0, L_0x557cdde5e3f0;  1 drivers
v0x557cddbe1430_0 .net "z2", 1 0, L_0x557cdde5b830;  1 drivers
v0x557cddbe14f0_0 .net "z3", 1 0, L_0x557cdde5be20;  1 drivers
v0x557cddbe1590_0 .net "z3_1", 0 0, L_0x557cdde5ba90;  1 drivers
v0x557cddbe1630_0 .net "z3_2", 0 0, L_0x557cdde5bc20;  1 drivers
L_0x557cdde5b350 .part L_0x557cdde5b490, 1, 1;
L_0x557cdde5b3f0 .part L_0x557cdde5b490, 0, 1;
L_0x557cdde5b500 .part L_0x557cdde5b640, 1, 1;
L_0x557cdde5b5a0 .part L_0x557cdde5b640, 0, 1;
L_0x557cdde5b720 .concat8 [ 1 1 0 0], L_0x557cdde5b6b0, L_0x7f5061446cf0;
L_0x557cdde5b830 .concat8 [ 1 1 0 0], L_0x557cdde5b7c0, L_0x7f5061446d38;
L_0x557cdde5be20 .concat8 [ 1 1 0 0], L_0x557cdde5bdb0, L_0x7f5061446e10;
L_0x557cdde61500 .concat8 [ 2 2 0 0], L_0x557cdde61490, L_0x557cdde61690;
L_0x557cdde618e0 .concat8 [ 1 2 1 0], L_0x7f5061446f78, L_0x557cdde61870, L_0x7f5061446fc0;
S_0x557cddbc82a0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddbc8080;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbc8490 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde5bec0 .functor XOR 2, L_0x7f5061449918, L_0x557cdde5b830, C4<00>, C4<00>;
L_0x557cdde5cda0 .functor NOT 1, L_0x557cdde5cd00, C4<0>, C4<0>, C4<0>;
L_0x557cdde5cea0 .functor AND 1, L_0x7f5061446dc8, L_0x557cdde5cda0, C4<1>, C4<1>;
L_0x557cdde5d0c0 .functor NOT 2, L_0x557cdde5d020, C4<00>, C4<00>, C4<00>;
L_0x557cdde5d130 .functor AND 2, L_0x557cdde5cbc0, L_0x557cdde5d0c0, C4<11>, C4<11>;
L_0x557cdde5d1a0 .functor NOT 2, L_0x557cdde5cbc0, C4<00>, C4<00>, C4<00>;
L_0x557cdde5e380 .functor AND 2, L_0x557cdde5dfd0, L_0x557cdde5e250, C4<11>, C4<11>;
L_0x557cdde5e3f0 .functor OR 2, L_0x557cdde5d130, L_0x557cdde5e380, C4<00>, C4<00>;
v0x557cddbcf500_0 .net *"_s0", 1 0, L_0x7f5061449918;  1 drivers
v0x557cddbcf600_0 .net *"_s10", 1 0, L_0x557cdde5d0c0;  1 drivers
L_0x7f5061446e58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbcf6e0_0 .net/2s *"_s18", 0 0, L_0x7f5061446e58;  1 drivers
L_0x7f5061446ea0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbcf7a0_0 .net/2s *"_s23", 0 0, L_0x7f5061446ea0;  1 drivers
v0x557cddbcf880_0 .net *"_s27", 1 0, L_0x557cdde5e250;  1 drivers
v0x557cddbcf9b0_0 .net *"_s4", 0 0, L_0x557cdde5cda0;  1 drivers
v0x557cddbcfa90_0 .net *"_s8", 1 0, L_0x557cdde5d020;  1 drivers
v0x557cddbcfb70_0 .net "a", 1 0, L_0x557cdde5b720;  alias, 1 drivers
v0x557cddbcfc30_0 .net "a_or_s", 0 0, L_0x7f5061446dc8;  alias, 1 drivers
v0x557cddbcfcd0_0 .net "add_1", 1 0, L_0x557cdde5d210;  1 drivers
v0x557cddbcfd70_0 .net "b", 1 0, L_0x557cdde5b830;  alias, 1 drivers
v0x557cddbcfe30_0 .net "cout", 0 0, L_0x557cdde5cd00;  alias, 1 drivers
v0x557cddbcff00_0 .net "diff_is_negative", 0 0, L_0x557cdde5cea0;  1 drivers
v0x557cddbcffa0_0 .net "dummy_cout", 0 0, L_0x557cdde5e110;  1 drivers
v0x557cddbd0070_0 .net "input_b", 1 0, L_0x557cdde5bec0;  1 drivers
v0x557cddbd0140_0 .net "inverted_out", 1 0, L_0x557cdde5d1a0;  1 drivers
v0x557cddbd0210_0 .net "n_out", 1 0, L_0x557cdde5e380;  1 drivers
v0x557cddbd02d0_0 .net "negated_out", 1 0, L_0x557cdde5dfd0;  1 drivers
v0x557cddbd03c0_0 .net "out", 1 0, L_0x557cdde5e3f0;  alias, 1 drivers
v0x557cddbd0480_0 .net "p_out", 1 0, L_0x557cdde5d130;  1 drivers
v0x557cddbd0560_0 .net "t_out", 1 0, L_0x557cdde5cbc0;  1 drivers
L_0x557cdde5d020 .concat [ 1 1 0 0], L_0x557cdde5cea0, L_0x557cdde5cea0;
L_0x557cdde5d210 .concat8 [ 1 1 0 0], L_0x7f5061446ea0, L_0x7f5061446e58;
L_0x557cdde5e1b0 .part L_0x557cdde5d210, 1, 1;
L_0x557cdde5e250 .concat [ 1 1 0 0], L_0x557cdde5cea0, L_0x557cdde5cea0;
S_0x557cddbc86a0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddbc82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbc8890 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbcb810_0 .net "S", 1 0, L_0x557cdde5cbc0;  alias, 1 drivers
v0x557cddbcb8f0_0 .net "a", 1 0, L_0x557cdde5b720;  alias, 1 drivers
v0x557cddbcb9d0_0 .net "b", 1 0, L_0x557cdde5bec0;  alias, 1 drivers
v0x557cddbcba90_0 .net "carin", 1 0, L_0x557cdde5cc60;  1 drivers
v0x557cddbcbb70_0 .net "cin", 0 0, L_0x7f5061446dc8;  alias, 1 drivers
v0x557cddbcbcb0_0 .net "cout", 0 0, L_0x557cdde5cd00;  alias, 1 drivers
L_0x557cdde5c1f0 .part L_0x557cdde5b720, 1, 1;
L_0x557cdde5c3b0 .part L_0x557cdde5bec0, 1, 1;
L_0x557cdde5c4e0 .part L_0x557cdde5cc60, 0, 1;
L_0x557cdde5c8d0 .part L_0x557cdde5b720, 0, 1;
L_0x557cdde5ca00 .part L_0x557cdde5bec0, 0, 1;
L_0x557cdde5cbc0 .concat8 [ 1 1 0 0], L_0x557cdde5c6f0, L_0x557cdde5c010;
L_0x557cdde5cc60 .concat8 [ 1 1 0 0], L_0x557cdde5c860, L_0x557cdde5c180;
L_0x557cdde5cd00 .part L_0x557cdde5cc60, 1, 1;
S_0x557cddbc8a10 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbc86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5c860 .functor OR 1, L_0x557cdde5c680, L_0x557cdde5c7f0, C4<0>, C4<0>;
v0x557cddbc9930_0 .net "S", 0 0, L_0x557cdde5c6f0;  1 drivers
v0x557cddbc99f0_0 .net "a", 0 0, L_0x557cdde5c8d0;  1 drivers
v0x557cddbc9ac0_0 .net "b", 0 0, L_0x557cdde5ca00;  1 drivers
v0x557cddbc9bc0_0 .net "c_1", 0 0, L_0x557cdde5c680;  1 drivers
v0x557cddbc9c90_0 .net "c_2", 0 0, L_0x557cdde5c7f0;  1 drivers
v0x557cddbc9d80_0 .net "cin", 0 0, L_0x7f5061446dc8;  alias, 1 drivers
v0x557cddbc9e50_0 .net "cout", 0 0, L_0x557cdde5c860;  1 drivers
v0x557cddbc9ef0_0 .net "h_1_out", 0 0, L_0x557cdde5c610;  1 drivers
S_0x557cddbc8cb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbc8a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5c610 .functor XOR 1, L_0x557cdde5c8d0, L_0x557cdde5ca00, C4<0>, C4<0>;
L_0x557cdde5c680 .functor AND 1, L_0x557cdde5c8d0, L_0x557cdde5ca00, C4<1>, C4<1>;
v0x557cddbc8f40_0 .net "S", 0 0, L_0x557cdde5c610;  alias, 1 drivers
v0x557cddbc9020_0 .net "a", 0 0, L_0x557cdde5c8d0;  alias, 1 drivers
v0x557cddbc90e0_0 .net "b", 0 0, L_0x557cdde5ca00;  alias, 1 drivers
v0x557cddbc91b0_0 .net "cout", 0 0, L_0x557cdde5c680;  alias, 1 drivers
S_0x557cddbc9320 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbc8a10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5c6f0 .functor XOR 1, L_0x557cdde5c610, L_0x7f5061446dc8, C4<0>, C4<0>;
L_0x557cdde5c7f0 .functor AND 1, L_0x557cdde5c610, L_0x7f5061446dc8, C4<1>, C4<1>;
v0x557cddbc9580_0 .net "S", 0 0, L_0x557cdde5c6f0;  alias, 1 drivers
v0x557cddbc9640_0 .net "a", 0 0, L_0x557cdde5c610;  alias, 1 drivers
v0x557cddbc9730_0 .net "b", 0 0, L_0x7f5061446dc8;  alias, 1 drivers
v0x557cddbc9800_0 .net "cout", 0 0, L_0x557cdde5c7f0;  alias, 1 drivers
S_0x557cddbc9fe0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbc86a0;
 .timescale 0 0;
P_0x557cddbca1d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbca290 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbc9fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5c180 .functor OR 1, L_0x557cdde5bfa0, L_0x557cdde5c110, C4<0>, C4<0>;
v0x557cddbcb160_0 .net "S", 0 0, L_0x557cdde5c010;  1 drivers
v0x557cddbcb220_0 .net "a", 0 0, L_0x557cdde5c1f0;  1 drivers
v0x557cddbcb2f0_0 .net "b", 0 0, L_0x557cdde5c3b0;  1 drivers
v0x557cddbcb3f0_0 .net "c_1", 0 0, L_0x557cdde5bfa0;  1 drivers
v0x557cddbcb4c0_0 .net "c_2", 0 0, L_0x557cdde5c110;  1 drivers
v0x557cddbcb5b0_0 .net "cin", 0 0, L_0x557cdde5c4e0;  1 drivers
v0x557cddbcb680_0 .net "cout", 0 0, L_0x557cdde5c180;  1 drivers
v0x557cddbcb720_0 .net "h_1_out", 0 0, L_0x557cdde5bf30;  1 drivers
S_0x557cddbca4e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbca290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5bf30 .functor XOR 1, L_0x557cdde5c1f0, L_0x557cdde5c3b0, C4<0>, C4<0>;
L_0x557cdde5bfa0 .functor AND 1, L_0x557cdde5c1f0, L_0x557cdde5c3b0, C4<1>, C4<1>;
v0x557cddbca770_0 .net "S", 0 0, L_0x557cdde5bf30;  alias, 1 drivers
v0x557cddbca850_0 .net "a", 0 0, L_0x557cdde5c1f0;  alias, 1 drivers
v0x557cddbca910_0 .net "b", 0 0, L_0x557cdde5c3b0;  alias, 1 drivers
v0x557cddbca9e0_0 .net "cout", 0 0, L_0x557cdde5bfa0;  alias, 1 drivers
S_0x557cddbcab50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbca290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5c010 .functor XOR 1, L_0x557cdde5bf30, L_0x557cdde5c4e0, C4<0>, C4<0>;
L_0x557cdde5c110 .functor AND 1, L_0x557cdde5bf30, L_0x557cdde5c4e0, C4<1>, C4<1>;
v0x557cddbcadb0_0 .net "S", 0 0, L_0x557cdde5c010;  alias, 1 drivers
v0x557cddbcae70_0 .net "a", 0 0, L_0x557cdde5bf30;  alias, 1 drivers
v0x557cddbcaf60_0 .net "b", 0 0, L_0x557cdde5c4e0;  alias, 1 drivers
v0x557cddbcb030_0 .net "cout", 0 0, L_0x557cdde5c110;  alias, 1 drivers
S_0x557cddbcbe10 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddbc82a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbcc000 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbcef00_0 .net "S", 1 0, L_0x557cdde5dfd0;  alias, 1 drivers
v0x557cddbcefe0_0 .net "a", 1 0, L_0x557cdde5d1a0;  alias, 1 drivers
v0x557cddbcf0c0_0 .net "b", 1 0, L_0x557cdde5d210;  alias, 1 drivers
v0x557cddbcf180_0 .net "carin", 1 0, L_0x557cdde5e070;  1 drivers
v0x557cddbcf260_0 .net "cin", 0 0, L_0x557cdde5e1b0;  1 drivers
v0x557cddbcf3a0_0 .net "cout", 0 0, L_0x557cdde5e110;  alias, 1 drivers
L_0x557cdde5d570 .part L_0x557cdde5d1a0, 1, 1;
L_0x557cdde5d6a0 .part L_0x557cdde5d210, 1, 1;
L_0x557cdde5d7d0 .part L_0x557cdde5e070, 0, 1;
L_0x557cdde5dc50 .part L_0x557cdde5d1a0, 0, 1;
L_0x557cdde5de10 .part L_0x557cdde5d210, 0, 1;
L_0x557cdde5dfd0 .concat8 [ 1 1 0 0], L_0x557cdde5d9e0, L_0x557cdde5d390;
L_0x557cdde5e070 .concat8 [ 1 1 0 0], L_0x557cdde5dbe0, L_0x557cdde5d500;
L_0x557cdde5e110 .part L_0x557cdde5e070, 1, 1;
S_0x557cddbcc120 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbcbe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5dbe0 .functor OR 1, L_0x557cdde5d970, L_0x557cdde5dae0, C4<0>, C4<0>;
v0x557cddbcd020_0 .net "S", 0 0, L_0x557cdde5d9e0;  1 drivers
v0x557cddbcd0e0_0 .net "a", 0 0, L_0x557cdde5dc50;  1 drivers
v0x557cddbcd1b0_0 .net "b", 0 0, L_0x557cdde5de10;  1 drivers
v0x557cddbcd2b0_0 .net "c_1", 0 0, L_0x557cdde5d970;  1 drivers
v0x557cddbcd380_0 .net "c_2", 0 0, L_0x557cdde5dae0;  1 drivers
v0x557cddbcd470_0 .net "cin", 0 0, L_0x557cdde5e1b0;  alias, 1 drivers
v0x557cddbcd540_0 .net "cout", 0 0, L_0x557cdde5dbe0;  1 drivers
v0x557cddbcd5e0_0 .net "h_1_out", 0 0, L_0x557cdde5d900;  1 drivers
S_0x557cddbcc3a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbcc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5d900 .functor XOR 1, L_0x557cdde5dc50, L_0x557cdde5de10, C4<0>, C4<0>;
L_0x557cdde5d970 .functor AND 1, L_0x557cdde5dc50, L_0x557cdde5de10, C4<1>, C4<1>;
v0x557cddbcc630_0 .net "S", 0 0, L_0x557cdde5d900;  alias, 1 drivers
v0x557cddbcc710_0 .net "a", 0 0, L_0x557cdde5dc50;  alias, 1 drivers
v0x557cddbcc7d0_0 .net "b", 0 0, L_0x557cdde5de10;  alias, 1 drivers
v0x557cddbcc8a0_0 .net "cout", 0 0, L_0x557cdde5d970;  alias, 1 drivers
S_0x557cddbcca10 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbcc120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5d9e0 .functor XOR 1, L_0x557cdde5d900, L_0x557cdde5e1b0, C4<0>, C4<0>;
L_0x557cdde5dae0 .functor AND 1, L_0x557cdde5d900, L_0x557cdde5e1b0, C4<1>, C4<1>;
v0x557cddbccc70_0 .net "S", 0 0, L_0x557cdde5d9e0;  alias, 1 drivers
v0x557cddbccd30_0 .net "a", 0 0, L_0x557cdde5d900;  alias, 1 drivers
v0x557cddbcce20_0 .net "b", 0 0, L_0x557cdde5e1b0;  alias, 1 drivers
v0x557cddbccef0_0 .net "cout", 0 0, L_0x557cdde5dae0;  alias, 1 drivers
S_0x557cddbcd6d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbcbe10;
 .timescale 0 0;
P_0x557cddbcd8c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbcd980 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbcd6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5d500 .functor OR 1, L_0x557cdde5d320, L_0x557cdde5d490, C4<0>, C4<0>;
v0x557cddbce850_0 .net "S", 0 0, L_0x557cdde5d390;  1 drivers
v0x557cddbce910_0 .net "a", 0 0, L_0x557cdde5d570;  1 drivers
v0x557cddbce9e0_0 .net "b", 0 0, L_0x557cdde5d6a0;  1 drivers
v0x557cddbceae0_0 .net "c_1", 0 0, L_0x557cdde5d320;  1 drivers
v0x557cddbcebb0_0 .net "c_2", 0 0, L_0x557cdde5d490;  1 drivers
v0x557cddbceca0_0 .net "cin", 0 0, L_0x557cdde5d7d0;  1 drivers
v0x557cddbced70_0 .net "cout", 0 0, L_0x557cdde5d500;  1 drivers
v0x557cddbcee10_0 .net "h_1_out", 0 0, L_0x557cdde5d2b0;  1 drivers
S_0x557cddbcdbd0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbcd980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5d2b0 .functor XOR 1, L_0x557cdde5d570, L_0x557cdde5d6a0, C4<0>, C4<0>;
L_0x557cdde5d320 .functor AND 1, L_0x557cdde5d570, L_0x557cdde5d6a0, C4<1>, C4<1>;
v0x557cddbcde60_0 .net "S", 0 0, L_0x557cdde5d2b0;  alias, 1 drivers
v0x557cddbcdf40_0 .net "a", 0 0, L_0x557cdde5d570;  alias, 1 drivers
v0x557cddbce000_0 .net "b", 0 0, L_0x557cdde5d6a0;  alias, 1 drivers
v0x557cddbce0d0_0 .net "cout", 0 0, L_0x557cdde5d320;  alias, 1 drivers
S_0x557cddbce240 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbcd980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5d390 .functor XOR 1, L_0x557cdde5d2b0, L_0x557cdde5d7d0, C4<0>, C4<0>;
L_0x557cdde5d490 .functor AND 1, L_0x557cdde5d2b0, L_0x557cdde5d7d0, C4<1>, C4<1>;
v0x557cddbce4a0_0 .net "S", 0 0, L_0x557cdde5d390;  alias, 1 drivers
v0x557cddbce560_0 .net "a", 0 0, L_0x557cdde5d2b0;  alias, 1 drivers
v0x557cddbce650_0 .net "b", 0 0, L_0x557cdde5d7d0;  alias, 1 drivers
v0x557cddbce720_0 .net "cout", 0 0, L_0x557cdde5d490;  alias, 1 drivers
S_0x557cddbd0700 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddbc8080;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbd08a0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde5e560 .functor XOR 2, L_0x557cdde5e730, L_0x557cdde5be20, C4<00>, C4<00>;
L_0x557cdde5f900 .functor NOT 1, L_0x557cdde5f810, C4<0>, C4<0>, C4<0>;
L_0x557cdde5fa00 .functor AND 1, L_0x557cdde5e640, L_0x557cdde5f900, C4<1>, C4<1>;
L_0x557cdde5fb60 .functor NOT 2, L_0x557cdde5fa70, C4<00>, C4<00>, C4<00>;
L_0x557cdde5fc20 .functor AND 2, L_0x557cdde5f630, L_0x557cdde5fb60, C4<11>, C4<11>;
L_0x557cdde5fce0 .functor NOT 2, L_0x557cdde5f630, C4<00>, C4<00>, C4<00>;
L_0x557cdde61270 .functor AND 2, L_0x557cdde60e70, L_0x557cdde61140, C4<11>, C4<11>;
L_0x557cdde612e0 .functor OR 2, L_0x557cdde5fc20, L_0x557cdde61270, C4<00>, C4<00>;
v0x557cddbd7820_0 .net *"_s0", 1 0, L_0x557cdde5e730;  1 drivers
v0x557cddbd7920_0 .net *"_s10", 1 0, L_0x557cdde5fb60;  1 drivers
L_0x7f5061446ee8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbd7a00_0 .net/2s *"_s18", 0 0, L_0x7f5061446ee8;  1 drivers
L_0x7f5061446f30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbd7ac0_0 .net/2s *"_s23", 0 0, L_0x7f5061446f30;  1 drivers
v0x557cddbd7ba0_0 .net *"_s27", 1 0, L_0x557cdde61140;  1 drivers
v0x557cddbd7cd0_0 .net *"_s4", 0 0, L_0x557cdde5f900;  1 drivers
v0x557cddbd7db0_0 .net *"_s8", 1 0, L_0x557cdde5fa70;  1 drivers
v0x557cddbd7e90_0 .net "a", 1 0, L_0x557cdde5e3f0;  alias, 1 drivers
v0x557cddbd7fa0_0 .net "a_or_s", 0 0, L_0x557cdde5e640;  alias, 1 drivers
v0x557cddbd8040_0 .net "add_1", 1 0, L_0x557cdde5fe30;  1 drivers
v0x557cddbd8100_0 .net "b", 1 0, L_0x557cdde5be20;  alias, 1 drivers
v0x557cddbd81c0_0 .net "cout", 0 0, L_0x557cdde5f810;  alias, 1 drivers
v0x557cddbd8260_0 .net "diff_is_negative", 0 0, L_0x557cdde5fa00;  1 drivers
v0x557cddbd8300_0 .net "dummy_cout", 0 0, L_0x557cdde60fb0;  1 drivers
v0x557cddbd83a0_0 .net "input_b", 1 0, L_0x557cdde5e560;  1 drivers
v0x557cddbd8470_0 .net "inverted_out", 1 0, L_0x557cdde5fce0;  1 drivers
v0x557cddbd8540_0 .net "n_out", 1 0, L_0x557cdde61270;  1 drivers
v0x557cddbd8710_0 .net "negated_out", 1 0, L_0x557cdde60e70;  1 drivers
v0x557cddbd8800_0 .net "out", 1 0, L_0x557cdde612e0;  alias, 1 drivers
v0x557cddbd88c0_0 .net "p_out", 1 0, L_0x557cdde5fc20;  1 drivers
v0x557cddbd89a0_0 .net "t_out", 1 0, L_0x557cdde5f630;  1 drivers
L_0x557cdde5e730 .concat [ 1 1 0 0], L_0x557cdde5e640, L_0x557cdde5e640;
L_0x557cdde5fa70 .concat [ 1 1 0 0], L_0x557cdde5fa00, L_0x557cdde5fa00;
L_0x557cdde5fe30 .concat8 [ 1 1 0 0], L_0x7f5061446f30, L_0x7f5061446ee8;
L_0x557cdde610a0 .part L_0x557cdde5fe30, 1, 1;
L_0x557cdde61140 .concat [ 1 1 0 0], L_0x557cdde5fa00, L_0x557cdde5fa00;
S_0x557cddbd09f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddbd0700;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbd0bc0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbd3b40_0 .net "S", 1 0, L_0x557cdde5f630;  alias, 1 drivers
v0x557cddbd3c20_0 .net "a", 1 0, L_0x557cdde5e3f0;  alias, 1 drivers
v0x557cddbd3ce0_0 .net "b", 1 0, L_0x557cdde5e560;  alias, 1 drivers
v0x557cddbd3db0_0 .net "carin", 1 0, L_0x557cdde5f6d0;  1 drivers
v0x557cddbd3e90_0 .net "cin", 0 0, L_0x557cdde5e640;  alias, 1 drivers
v0x557cddbd3fd0_0 .net "cout", 0 0, L_0x557cdde5f810;  alias, 1 drivers
L_0x557cdde5eb80 .part L_0x557cdde5e3f0, 1, 1;
L_0x557cdde5ecb0 .part L_0x557cdde5e560, 1, 1;
L_0x557cdde5ede0 .part L_0x557cdde5f6d0, 0, 1;
L_0x557cdde5f3d0 .part L_0x557cdde5e3f0, 0, 1;
L_0x557cdde5f470 .part L_0x557cdde5e560, 0, 1;
L_0x557cdde5f630 .concat8 [ 1 1 0 0], L_0x557cdde5f090, L_0x557cdde5e900;
L_0x557cdde5f6d0 .concat8 [ 1 1 0 0], L_0x557cdde5f360, L_0x557cdde5eb10;
L_0x557cdde5f810 .part L_0x557cdde5f6d0, 1, 1;
S_0x557cddbd0d40 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbd09f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5f360 .functor OR 1, L_0x557cdde5efd0, L_0x557cdde5f2f0, C4<0>, C4<0>;
v0x557cddbd1c60_0 .net "S", 0 0, L_0x557cdde5f090;  1 drivers
v0x557cddbd1d20_0 .net "a", 0 0, L_0x557cdde5f3d0;  1 drivers
v0x557cddbd1df0_0 .net "b", 0 0, L_0x557cdde5f470;  1 drivers
v0x557cddbd1ef0_0 .net "c_1", 0 0, L_0x557cdde5efd0;  1 drivers
v0x557cddbd1fc0_0 .net "c_2", 0 0, L_0x557cdde5f2f0;  1 drivers
v0x557cddbd20b0_0 .net "cin", 0 0, L_0x557cdde5e640;  alias, 1 drivers
v0x557cddbd2180_0 .net "cout", 0 0, L_0x557cdde5f360;  1 drivers
v0x557cddbd2220_0 .net "h_1_out", 0 0, L_0x557cdde5ef10;  1 drivers
S_0x557cddbd0fe0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbd0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5ef10 .functor XOR 1, L_0x557cdde5f3d0, L_0x557cdde5f470, C4<0>, C4<0>;
L_0x557cdde5efd0 .functor AND 1, L_0x557cdde5f3d0, L_0x557cdde5f470, C4<1>, C4<1>;
v0x557cddbd1270_0 .net "S", 0 0, L_0x557cdde5ef10;  alias, 1 drivers
v0x557cddbd1350_0 .net "a", 0 0, L_0x557cdde5f3d0;  alias, 1 drivers
v0x557cddbd1410_0 .net "b", 0 0, L_0x557cdde5f470;  alias, 1 drivers
v0x557cddbd14e0_0 .net "cout", 0 0, L_0x557cdde5efd0;  alias, 1 drivers
S_0x557cddbd1650 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbd0d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5f090 .functor XOR 1, L_0x557cdde5ef10, L_0x557cdde5e640, C4<0>, C4<0>;
L_0x557cdde5f2f0 .functor AND 1, L_0x557cdde5ef10, L_0x557cdde5e640, C4<1>, C4<1>;
v0x557cddbd18b0_0 .net "S", 0 0, L_0x557cdde5f090;  alias, 1 drivers
v0x557cddbd1970_0 .net "a", 0 0, L_0x557cdde5ef10;  alias, 1 drivers
v0x557cddbd1a60_0 .net "b", 0 0, L_0x557cdde5e640;  alias, 1 drivers
v0x557cddbd1b30_0 .net "cout", 0 0, L_0x557cdde5f2f0;  alias, 1 drivers
S_0x557cddbd2310 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbd09f0;
 .timescale 0 0;
P_0x557cddbd2500 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbd25c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbd2310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde5eb10 .functor OR 1, L_0x557cdde5e840, L_0x557cdde5ea50, C4<0>, C4<0>;
v0x557cddbd3490_0 .net "S", 0 0, L_0x557cdde5e900;  1 drivers
v0x557cddbd3550_0 .net "a", 0 0, L_0x557cdde5eb80;  1 drivers
v0x557cddbd3620_0 .net "b", 0 0, L_0x557cdde5ecb0;  1 drivers
v0x557cddbd3720_0 .net "c_1", 0 0, L_0x557cdde5e840;  1 drivers
v0x557cddbd37f0_0 .net "c_2", 0 0, L_0x557cdde5ea50;  1 drivers
v0x557cddbd38e0_0 .net "cin", 0 0, L_0x557cdde5ede0;  1 drivers
v0x557cddbd39b0_0 .net "cout", 0 0, L_0x557cdde5eb10;  1 drivers
v0x557cddbd3a50_0 .net "h_1_out", 0 0, L_0x557cdde5e7d0;  1 drivers
S_0x557cddbd2810 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbd25c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5e7d0 .functor XOR 1, L_0x557cdde5eb80, L_0x557cdde5ecb0, C4<0>, C4<0>;
L_0x557cdde5e840 .functor AND 1, L_0x557cdde5eb80, L_0x557cdde5ecb0, C4<1>, C4<1>;
v0x557cddbd2aa0_0 .net "S", 0 0, L_0x557cdde5e7d0;  alias, 1 drivers
v0x557cddbd2b80_0 .net "a", 0 0, L_0x557cdde5eb80;  alias, 1 drivers
v0x557cddbd2c40_0 .net "b", 0 0, L_0x557cdde5ecb0;  alias, 1 drivers
v0x557cddbd2d10_0 .net "cout", 0 0, L_0x557cdde5e840;  alias, 1 drivers
S_0x557cddbd2e80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbd25c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5e900 .functor XOR 1, L_0x557cdde5e7d0, L_0x557cdde5ede0, C4<0>, C4<0>;
L_0x557cdde5ea50 .functor AND 1, L_0x557cdde5e7d0, L_0x557cdde5ede0, C4<1>, C4<1>;
v0x557cddbd30e0_0 .net "S", 0 0, L_0x557cdde5e900;  alias, 1 drivers
v0x557cddbd31a0_0 .net "a", 0 0, L_0x557cdde5e7d0;  alias, 1 drivers
v0x557cddbd3290_0 .net "b", 0 0, L_0x557cdde5ede0;  alias, 1 drivers
v0x557cddbd3360_0 .net "cout", 0 0, L_0x557cdde5ea50;  alias, 1 drivers
S_0x557cddbd4130 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddbd0700;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbd4320 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbd7220_0 .net "S", 1 0, L_0x557cdde60e70;  alias, 1 drivers
v0x557cddbd7300_0 .net "a", 1 0, L_0x557cdde5fce0;  alias, 1 drivers
v0x557cddbd73e0_0 .net "b", 1 0, L_0x557cdde5fe30;  alias, 1 drivers
v0x557cddbd74a0_0 .net "carin", 1 0, L_0x557cdde60f10;  1 drivers
v0x557cddbd7580_0 .net "cin", 0 0, L_0x557cdde610a0;  1 drivers
v0x557cddbd76c0_0 .net "cout", 0 0, L_0x557cdde60fb0;  alias, 1 drivers
L_0x557cdde603c0 .part L_0x557cdde5fce0, 1, 1;
L_0x557cdde604f0 .part L_0x557cdde5fe30, 1, 1;
L_0x557cdde60620 .part L_0x557cdde60f10, 0, 1;
L_0x557cdde60af0 .part L_0x557cdde5fce0, 0, 1;
L_0x557cdde60cb0 .part L_0x557cdde5fe30, 0, 1;
L_0x557cdde60e70 .concat8 [ 1 1 0 0], L_0x557cdde60830, L_0x557cdde60140;
L_0x557cdde60f10 .concat8 [ 1 1 0 0], L_0x557cdde60a80, L_0x557cdde60350;
L_0x557cdde60fb0 .part L_0x557cdde60f10, 1, 1;
S_0x557cddbd4440 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbd4130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde60a80 .functor OR 1, L_0x557cdde607c0, L_0x557cdde60980, C4<0>, C4<0>;
v0x557cddbd5340_0 .net "S", 0 0, L_0x557cdde60830;  1 drivers
v0x557cddbd5400_0 .net "a", 0 0, L_0x557cdde60af0;  1 drivers
v0x557cddbd54d0_0 .net "b", 0 0, L_0x557cdde60cb0;  1 drivers
v0x557cddbd55d0_0 .net "c_1", 0 0, L_0x557cdde607c0;  1 drivers
v0x557cddbd56a0_0 .net "c_2", 0 0, L_0x557cdde60980;  1 drivers
v0x557cddbd5790_0 .net "cin", 0 0, L_0x557cdde610a0;  alias, 1 drivers
v0x557cddbd5860_0 .net "cout", 0 0, L_0x557cdde60a80;  1 drivers
v0x557cddbd5900_0 .net "h_1_out", 0 0, L_0x557cdde60750;  1 drivers
S_0x557cddbd46c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbd4440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde60750 .functor XOR 1, L_0x557cdde60af0, L_0x557cdde60cb0, C4<0>, C4<0>;
L_0x557cdde607c0 .functor AND 1, L_0x557cdde60af0, L_0x557cdde60cb0, C4<1>, C4<1>;
v0x557cddbd4950_0 .net "S", 0 0, L_0x557cdde60750;  alias, 1 drivers
v0x557cddbd4a30_0 .net "a", 0 0, L_0x557cdde60af0;  alias, 1 drivers
v0x557cddbd4af0_0 .net "b", 0 0, L_0x557cdde60cb0;  alias, 1 drivers
v0x557cddbd4bc0_0 .net "cout", 0 0, L_0x557cdde607c0;  alias, 1 drivers
S_0x557cddbd4d30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbd4440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde60830 .functor XOR 1, L_0x557cdde60750, L_0x557cdde610a0, C4<0>, C4<0>;
L_0x557cdde60980 .functor AND 1, L_0x557cdde60750, L_0x557cdde610a0, C4<1>, C4<1>;
v0x557cddbd4f90_0 .net "S", 0 0, L_0x557cdde60830;  alias, 1 drivers
v0x557cddbd5050_0 .net "a", 0 0, L_0x557cdde60750;  alias, 1 drivers
v0x557cddbd5140_0 .net "b", 0 0, L_0x557cdde610a0;  alias, 1 drivers
v0x557cddbd5210_0 .net "cout", 0 0, L_0x557cdde60980;  alias, 1 drivers
S_0x557cddbd59f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbd4130;
 .timescale 0 0;
P_0x557cddbd5be0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbd5ca0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbd59f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde60350 .functor OR 1, L_0x557cdde60080, L_0x557cdde60290, C4<0>, C4<0>;
v0x557cddbd6b70_0 .net "S", 0 0, L_0x557cdde60140;  1 drivers
v0x557cddbd6c30_0 .net "a", 0 0, L_0x557cdde603c0;  1 drivers
v0x557cddbd6d00_0 .net "b", 0 0, L_0x557cdde604f0;  1 drivers
v0x557cddbd6e00_0 .net "c_1", 0 0, L_0x557cdde60080;  1 drivers
v0x557cddbd6ed0_0 .net "c_2", 0 0, L_0x557cdde60290;  1 drivers
v0x557cddbd6fc0_0 .net "cin", 0 0, L_0x557cdde60620;  1 drivers
v0x557cddbd7090_0 .net "cout", 0 0, L_0x557cdde60350;  1 drivers
v0x557cddbd7130_0 .net "h_1_out", 0 0, L_0x557cdde5ff70;  1 drivers
S_0x557cddbd5ef0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbd5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde5ff70 .functor XOR 1, L_0x557cdde603c0, L_0x557cdde604f0, C4<0>, C4<0>;
L_0x557cdde60080 .functor AND 1, L_0x557cdde603c0, L_0x557cdde604f0, C4<1>, C4<1>;
v0x557cddbd6180_0 .net "S", 0 0, L_0x557cdde5ff70;  alias, 1 drivers
v0x557cddbd6260_0 .net "a", 0 0, L_0x557cdde603c0;  alias, 1 drivers
v0x557cddbd6320_0 .net "b", 0 0, L_0x557cdde604f0;  alias, 1 drivers
v0x557cddbd63f0_0 .net "cout", 0 0, L_0x557cdde60080;  alias, 1 drivers
S_0x557cddbd6560 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbd5ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde60140 .functor XOR 1, L_0x557cdde5ff70, L_0x557cdde60620, C4<0>, C4<0>;
L_0x557cdde60290 .functor AND 1, L_0x557cdde5ff70, L_0x557cdde60620, C4<1>, C4<1>;
v0x557cddbd67c0_0 .net "S", 0 0, L_0x557cdde60140;  alias, 1 drivers
v0x557cddbd6880_0 .net "a", 0 0, L_0x557cdde5ff70;  alias, 1 drivers
v0x557cddbd6970_0 .net "b", 0 0, L_0x557cdde60620;  alias, 1 drivers
v0x557cddbd6a40_0 .net "cout", 0 0, L_0x557cdde60290;  alias, 1 drivers
S_0x557cddbd8b40 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddbc8080;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbd8cc0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddbdec90_0 .net "S", 3 0, L_0x557cdde637a0;  alias, 1 drivers
v0x557cddbded50_0 .net "a", 3 0, L_0x557cdde61500;  alias, 1 drivers
v0x557cddbdee10_0 .net "b", 3 0, L_0x557cdde618e0;  alias, 1 drivers
v0x557cddbdef00_0 .net "carin", 3 0, L_0x557cdde63940;  1 drivers
L_0x7f5061447008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbdefe0_0 .net "cin", 0 0, L_0x7f5061447008;  1 drivers
v0x557cddbdf120_0 .net "cout", 0 0, L_0x557cdde63a70;  alias, 1 drivers
L_0x557cdde61f10 .part L_0x557cdde61500, 1, 1;
L_0x557cdde62040 .part L_0x557cdde618e0, 1, 1;
L_0x557cdde62170 .part L_0x557cdde63940, 0, 1;
L_0x557cdde62600 .part L_0x557cdde61500, 2, 1;
L_0x557cdde627c0 .part L_0x557cdde618e0, 2, 1;
L_0x557cdde62980 .part L_0x557cdde63940, 1, 1;
L_0x557cdde62dc0 .part L_0x557cdde61500, 3, 1;
L_0x557cdde62ef0 .part L_0x557cdde618e0, 3, 1;
L_0x557cdde63070 .part L_0x557cdde63940, 2, 1;
L_0x557cdde63540 .part L_0x557cdde61500, 0, 1;
L_0x557cdde63670 .part L_0x557cdde618e0, 0, 1;
L_0x557cdde637a0 .concat8 [ 1 1 1 1], L_0x557cdde63280, L_0x557cdde61c90, L_0x557cdde62380, L_0x557cdde62b90;
L_0x557cdde63940 .concat8 [ 1 1 1 1], L_0x557cdde634d0, L_0x557cdde61ea0, L_0x557cdde62590, L_0x557cdde62d50;
L_0x557cdde63a70 .part L_0x557cdde63940, 3, 1;
S_0x557cddbd8e40 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbd8b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde634d0 .functor OR 1, L_0x557cdde63210, L_0x557cdde633d0, C4<0>, C4<0>;
v0x557cddbd9d40_0 .net "S", 0 0, L_0x557cdde63280;  1 drivers
v0x557cddbd9e00_0 .net "a", 0 0, L_0x557cdde63540;  1 drivers
v0x557cddbd9ed0_0 .net "b", 0 0, L_0x557cdde63670;  1 drivers
v0x557cddbd9fd0_0 .net "c_1", 0 0, L_0x557cdde63210;  1 drivers
v0x557cddbda0a0_0 .net "c_2", 0 0, L_0x557cdde633d0;  1 drivers
v0x557cddbda190_0 .net "cin", 0 0, L_0x7f5061447008;  alias, 1 drivers
v0x557cddbda260_0 .net "cout", 0 0, L_0x557cdde634d0;  1 drivers
v0x557cddbda300_0 .net "h_1_out", 0 0, L_0x557cdde631a0;  1 drivers
S_0x557cddbd90c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbd8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde631a0 .functor XOR 1, L_0x557cdde63540, L_0x557cdde63670, C4<0>, C4<0>;
L_0x557cdde63210 .functor AND 1, L_0x557cdde63540, L_0x557cdde63670, C4<1>, C4<1>;
v0x557cddbd9350_0 .net "S", 0 0, L_0x557cdde631a0;  alias, 1 drivers
v0x557cddbd9430_0 .net "a", 0 0, L_0x557cdde63540;  alias, 1 drivers
v0x557cddbd94f0_0 .net "b", 0 0, L_0x557cdde63670;  alias, 1 drivers
v0x557cddbd95c0_0 .net "cout", 0 0, L_0x557cdde63210;  alias, 1 drivers
S_0x557cddbd9730 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbd8e40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde63280 .functor XOR 1, L_0x557cdde631a0, L_0x7f5061447008, C4<0>, C4<0>;
L_0x557cdde633d0 .functor AND 1, L_0x557cdde631a0, L_0x7f5061447008, C4<1>, C4<1>;
v0x557cddbd9990_0 .net "S", 0 0, L_0x557cdde63280;  alias, 1 drivers
v0x557cddbd9a50_0 .net "a", 0 0, L_0x557cdde631a0;  alias, 1 drivers
v0x557cddbd9b40_0 .net "b", 0 0, L_0x7f5061447008;  alias, 1 drivers
v0x557cddbd9c10_0 .net "cout", 0 0, L_0x557cdde633d0;  alias, 1 drivers
S_0x557cddbda3f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbd8b40;
 .timescale 0 0;
P_0x557cddbda5e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbda6a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbda3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde61ea0 .functor OR 1, L_0x557cdde61bd0, L_0x557cdde61de0, C4<0>, C4<0>;
v0x557cddbdb570_0 .net "S", 0 0, L_0x557cdde61c90;  1 drivers
v0x557cddbdb630_0 .net "a", 0 0, L_0x557cdde61f10;  1 drivers
v0x557cddbdb700_0 .net "b", 0 0, L_0x557cdde62040;  1 drivers
v0x557cddbdb800_0 .net "c_1", 0 0, L_0x557cdde61bd0;  1 drivers
v0x557cddbdb8d0_0 .net "c_2", 0 0, L_0x557cdde61de0;  1 drivers
v0x557cddbdb9c0_0 .net "cin", 0 0, L_0x557cdde62170;  1 drivers
v0x557cddbdba90_0 .net "cout", 0 0, L_0x557cdde61ea0;  1 drivers
v0x557cddbdbb30_0 .net "h_1_out", 0 0, L_0x557cdde61ac0;  1 drivers
S_0x557cddbda8f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbda6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde61ac0 .functor XOR 1, L_0x557cdde61f10, L_0x557cdde62040, C4<0>, C4<0>;
L_0x557cdde61bd0 .functor AND 1, L_0x557cdde61f10, L_0x557cdde62040, C4<1>, C4<1>;
v0x557cddbdab80_0 .net "S", 0 0, L_0x557cdde61ac0;  alias, 1 drivers
v0x557cddbdac60_0 .net "a", 0 0, L_0x557cdde61f10;  alias, 1 drivers
v0x557cddbdad20_0 .net "b", 0 0, L_0x557cdde62040;  alias, 1 drivers
v0x557cddbdadf0_0 .net "cout", 0 0, L_0x557cdde61bd0;  alias, 1 drivers
S_0x557cddbdaf60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbda6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde61c90 .functor XOR 1, L_0x557cdde61ac0, L_0x557cdde62170, C4<0>, C4<0>;
L_0x557cdde61de0 .functor AND 1, L_0x557cdde61ac0, L_0x557cdde62170, C4<1>, C4<1>;
v0x557cddbdb1c0_0 .net "S", 0 0, L_0x557cdde61c90;  alias, 1 drivers
v0x557cddbdb280_0 .net "a", 0 0, L_0x557cdde61ac0;  alias, 1 drivers
v0x557cddbdb370_0 .net "b", 0 0, L_0x557cdde62170;  alias, 1 drivers
v0x557cddbdb440_0 .net "cout", 0 0, L_0x557cdde61de0;  alias, 1 drivers
S_0x557cddbdbc20 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddbd8b40;
 .timescale 0 0;
P_0x557cddbdbdf0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddbdbeb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbdbc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde62590 .functor OR 1, L_0x557cdde62310, L_0x557cdde624d0, C4<0>, C4<0>;
v0x557cddbdcdb0_0 .net "S", 0 0, L_0x557cdde62380;  1 drivers
v0x557cddbdce70_0 .net "a", 0 0, L_0x557cdde62600;  1 drivers
v0x557cddbdcf40_0 .net "b", 0 0, L_0x557cdde627c0;  1 drivers
v0x557cddbdd040_0 .net "c_1", 0 0, L_0x557cdde62310;  1 drivers
v0x557cddbdd110_0 .net "c_2", 0 0, L_0x557cdde624d0;  1 drivers
v0x557cddbdd200_0 .net "cin", 0 0, L_0x557cdde62980;  1 drivers
v0x557cddbdd2d0_0 .net "cout", 0 0, L_0x557cdde62590;  1 drivers
v0x557cddbdd370_0 .net "h_1_out", 0 0, L_0x557cdde622a0;  1 drivers
S_0x557cddbdc130 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbdbeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde622a0 .functor XOR 1, L_0x557cdde62600, L_0x557cdde627c0, C4<0>, C4<0>;
L_0x557cdde62310 .functor AND 1, L_0x557cdde62600, L_0x557cdde627c0, C4<1>, C4<1>;
v0x557cddbdc3c0_0 .net "S", 0 0, L_0x557cdde622a0;  alias, 1 drivers
v0x557cddbdc4a0_0 .net "a", 0 0, L_0x557cdde62600;  alias, 1 drivers
v0x557cddbdc560_0 .net "b", 0 0, L_0x557cdde627c0;  alias, 1 drivers
v0x557cddbdc630_0 .net "cout", 0 0, L_0x557cdde62310;  alias, 1 drivers
S_0x557cddbdc7a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbdbeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde62380 .functor XOR 1, L_0x557cdde622a0, L_0x557cdde62980, C4<0>, C4<0>;
L_0x557cdde624d0 .functor AND 1, L_0x557cdde622a0, L_0x557cdde62980, C4<1>, C4<1>;
v0x557cddbdca00_0 .net "S", 0 0, L_0x557cdde62380;  alias, 1 drivers
v0x557cddbdcac0_0 .net "a", 0 0, L_0x557cdde622a0;  alias, 1 drivers
v0x557cddbdcbb0_0 .net "b", 0 0, L_0x557cdde62980;  alias, 1 drivers
v0x557cddbdcc80_0 .net "cout", 0 0, L_0x557cdde624d0;  alias, 1 drivers
S_0x557cddbdd460 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddbd8b40;
 .timescale 0 0;
P_0x557cddbdd630 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddbdd710 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbdd460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde62d50 .functor OR 1, L_0x557cdde62b20, L_0x557cdde62c90, C4<0>, C4<0>;
v0x557cddbde5e0_0 .net "S", 0 0, L_0x557cdde62b90;  1 drivers
v0x557cddbde6a0_0 .net "a", 0 0, L_0x557cdde62dc0;  1 drivers
v0x557cddbde770_0 .net "b", 0 0, L_0x557cdde62ef0;  1 drivers
v0x557cddbde870_0 .net "c_1", 0 0, L_0x557cdde62b20;  1 drivers
v0x557cddbde940_0 .net "c_2", 0 0, L_0x557cdde62c90;  1 drivers
v0x557cddbdea30_0 .net "cin", 0 0, L_0x557cdde63070;  1 drivers
v0x557cddbdeb00_0 .net "cout", 0 0, L_0x557cdde62d50;  1 drivers
v0x557cddbdeba0_0 .net "h_1_out", 0 0, L_0x557cdde62ab0;  1 drivers
S_0x557cddbdd960 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbdd710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde62ab0 .functor XOR 1, L_0x557cdde62dc0, L_0x557cdde62ef0, C4<0>, C4<0>;
L_0x557cdde62b20 .functor AND 1, L_0x557cdde62dc0, L_0x557cdde62ef0, C4<1>, C4<1>;
v0x557cddbddbf0_0 .net "S", 0 0, L_0x557cdde62ab0;  alias, 1 drivers
v0x557cddbddcd0_0 .net "a", 0 0, L_0x557cdde62dc0;  alias, 1 drivers
v0x557cddbddd90_0 .net "b", 0 0, L_0x557cdde62ef0;  alias, 1 drivers
v0x557cddbdde60_0 .net "cout", 0 0, L_0x557cdde62b20;  alias, 1 drivers
S_0x557cddbddfd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbdd710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde62b90 .functor XOR 1, L_0x557cdde62ab0, L_0x557cdde63070, C4<0>, C4<0>;
L_0x557cdde62c90 .functor AND 1, L_0x557cdde62ab0, L_0x557cdde63070, C4<1>, C4<1>;
v0x557cddbde230_0 .net "S", 0 0, L_0x557cdde62b90;  alias, 1 drivers
v0x557cddbde2f0_0 .net "a", 0 0, L_0x557cdde62ab0;  alias, 1 drivers
v0x557cddbde3e0_0 .net "b", 0 0, L_0x557cdde63070;  alias, 1 drivers
v0x557cddbde4b0_0 .net "cout", 0 0, L_0x557cdde62c90;  alias, 1 drivers
S_0x557cddbe1770 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cddb74d70;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde694a0 .functor BUFZ 2, L_0x557cdde66550, C4<00>, C4<00>, C4<00>;
L_0x557cdde696e0 .functor BUFZ 2, L_0x557cdde691b0, C4<00>, C4<00>, C4<00>;
L_0x557cdde697e0 .functor AND 1, L_0x557cdde693b0, L_0x557cdde69640, C4<1>, C4<1>;
L_0x557cdde699e0 .functor AND 1, L_0x557cdde69310, L_0x557cdde695a0, C4<1>, C4<1>;
L_0x557cdde69c80 .functor NOT 1, L_0x557cdde69310, C4<0>, C4<0>, C4<0>;
L_0x557cdde69cf0 .functor AND 1, L_0x557cdde69c80, L_0x557cdde693b0, C4<1>, C4<1>;
L_0x557cdde69db0 .functor NOT 1, L_0x557cdde695a0, C4<0>, C4<0>, C4<0>;
L_0x557cdde69e20 .functor AND 1, L_0x557cdde69db0, L_0x557cdde69640, C4<1>, C4<1>;
L_0x557cdde69f30 .functor XOR 1, L_0x557cdde69310, L_0x557cdde693b0, C4<0>, C4<0>;
L_0x557cdde6a0c0 .functor XOR 1, L_0x557cdde695a0, L_0x557cdde69640, C4<0>, C4<0>;
L_0x557cdde6a250 .functor AND 1, L_0x557cdde69f30, L_0x557cdde6a0c0, C4<1>, C4<1>;
L_0x557cdde6d0c0 .functor NOT 1, L_0x557cdde69cf0, C4<0>, C4<0>, C4<0>;
L_0x557cdde6d1f0 .functor NOT 1, L_0x557cdde69e20, C4<0>, C4<0>, C4<0>;
L_0x557cdde6d2b0 .functor XOR 1, L_0x557cdde6d0c0, L_0x557cdde6d1f0, C4<0>, C4<0>;
L_0x557cdde701f0 .functor BUFZ 2, L_0x557cdde698a0, C4<00>, C4<00>, C4<00>;
L_0x557cdde703f0 .functor BUFZ 2, L_0x557cdde69af0, C4<00>, C4<00>, C4<00>;
L_0x557cdde705d0 .functor BUFZ 2, L_0x557cdde70040, C4<00>, C4<00>, C4<00>;
v0x557cddbf8910_0 .net "X", 1 0, L_0x557cdde66550;  alias, 1 drivers
v0x557cddbf89f0_0 .net "Xe", 0 0, L_0x557cdde693b0;  1 drivers
v0x557cddbf8a90_0 .net "Xn", 0 0, L_0x557cdde69310;  1 drivers
v0x557cddbf8b30_0 .net "Y", 1 0, L_0x557cdde691b0;  alias, 1 drivers
v0x557cddbf8c20_0 .net "Ye", 0 0, L_0x557cdde69640;  1 drivers
v0x557cddbf8d10_0 .net "Yn", 0 0, L_0x557cdde695a0;  1 drivers
v0x557cddbf8dd0_0 .net "Z", 3 0, L_0x557cdde724b0;  alias, 1 drivers
v0x557cddbf8ee0_0 .net *"_s12", 0 0, L_0x557cdde697e0;  1 drivers
L_0x7f5061447200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf8fc0_0 .net/2s *"_s17", 0 0, L_0x7f5061447200;  1 drivers
v0x557cddbf90a0_0 .net *"_s21", 0 0, L_0x557cdde699e0;  1 drivers
L_0x7f5061447248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf9180_0 .net/2s *"_s26", 0 0, L_0x7f5061447248;  1 drivers
v0x557cddbf9260_0 .net *"_s30", 0 0, L_0x557cdde69c80;  1 drivers
v0x557cddbf9340_0 .net *"_s34", 0 0, L_0x557cdde69db0;  1 drivers
v0x557cddbf9420_0 .net *"_s4", 1 0, L_0x557cdde694a0;  1 drivers
v0x557cddbf9500_0 .net *"_s46", 0 0, L_0x557cdde6a250;  1 drivers
L_0x7f5061447320 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf95e0_0 .net/2s *"_s51", 0 0, L_0x7f5061447320;  1 drivers
v0x557cddbf96c0_0 .net *"_s53", 0 0, L_0x557cdde6d0c0;  1 drivers
v0x557cddbf98b0_0 .net *"_s55", 0 0, L_0x557cdde6d1f0;  1 drivers
v0x557cddbf9990_0 .net *"_s62", 1 0, L_0x557cdde701f0;  1 drivers
v0x557cddbf9a70_0 .net *"_s67", 1 0, L_0x557cdde703f0;  1 drivers
L_0x7f5061447488 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf9b50_0 .net/2s *"_s70", 0 0, L_0x7f5061447488;  1 drivers
v0x557cddbf9c30_0 .net *"_s75", 1 0, L_0x557cdde705d0;  1 drivers
L_0x7f50614474d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf9d10_0 .net/2s *"_s79", 0 0, L_0x7f50614474d0;  1 drivers
v0x557cddbf9df0_0 .net *"_s9", 1 0, L_0x557cdde696e0;  1 drivers
L_0x7f50614472d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf9ed0_0 .net "add", 0 0, L_0x7f50614472d8;  1 drivers
v0x557cddbf9f70_0 .net "big_z0_z2", 3 0, L_0x557cdde70260;  1 drivers
v0x557cddbfa030_0 .net "big_z1", 3 0, L_0x557cdde70640;  1 drivers
v0x557cddbfa0d0_0 .net "cout_z1", 0 0, L_0x557cdde6e570;  1 drivers
v0x557cddbfa170_0 .net "cout_z1_1", 0 0, L_0x557cdde6b3d0;  1 drivers
v0x557cddbfa210_0 .net "dummy_cout", 0 0, L_0x557cdde72780;  1 drivers
v0x557cddbfa2b0_0 .net "signX", 0 0, L_0x557cdde69cf0;  1 drivers
v0x557cddbfa350_0 .net "signY", 0 0, L_0x557cdde69e20;  1 drivers
v0x557cddbfa3f0_0 .net "sign_z3", 0 0, L_0x557cdde6d2b0;  1 drivers
L_0x7f5061447290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbfa730_0 .net "sub", 0 0, L_0x7f5061447290;  1 drivers
v0x557cddbfa7f0_0 .net "z0", 1 0, L_0x557cdde698a0;  1 drivers
v0x557cddbfa8b0_0 .net "z1", 1 0, L_0x557cdde70040;  1 drivers
v0x557cddbfa970_0 .net "z1_1", 1 0, L_0x557cdde6cf20;  1 drivers
v0x557cddbfaa10_0 .net "z2", 1 0, L_0x557cdde69af0;  1 drivers
v0x557cddbfaad0_0 .net "z3", 1 0, L_0x557cdde6a2c0;  1 drivers
v0x557cddbfaba0_0 .net "z3_1", 0 0, L_0x557cdde69f30;  1 drivers
v0x557cddbfac40_0 .net "z3_2", 0 0, L_0x557cdde6a0c0;  1 drivers
L_0x557cdde69310 .part L_0x557cdde694a0, 1, 1;
L_0x557cdde693b0 .part L_0x557cdde694a0, 0, 1;
L_0x557cdde695a0 .part L_0x557cdde696e0, 1, 1;
L_0x557cdde69640 .part L_0x557cdde696e0, 0, 1;
L_0x557cdde698a0 .concat8 [ 1 1 0 0], L_0x557cdde697e0, L_0x7f5061447200;
L_0x557cdde69af0 .concat8 [ 1 1 0 0], L_0x557cdde699e0, L_0x7f5061447248;
L_0x557cdde6a2c0 .concat8 [ 1 1 0 0], L_0x557cdde6a250, L_0x7f5061447320;
L_0x557cdde70260 .concat8 [ 2 2 0 0], L_0x557cdde701f0, L_0x557cdde703f0;
L_0x557cdde70640 .concat8 [ 1 2 1 0], L_0x7f5061447488, L_0x557cdde705d0, L_0x7f50614474d0;
S_0x557cddbe1990 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddbe1770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbe1b80 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f50614499f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde6a360 .functor XOR 2, L_0x7f50614499f0, L_0x557cdde69af0, C4<00>, C4<00>;
L_0x557cdde6b4c0 .functor NOT 1, L_0x557cdde6b3d0, C4<0>, C4<0>, C4<0>;
L_0x557cdde6b5c0 .functor AND 1, L_0x7f50614472d8, L_0x557cdde6b4c0, C4<1>, C4<1>;
L_0x557cdde6b830 .functor NOT 2, L_0x557cdde6b740, C4<00>, C4<00>, C4<00>;
L_0x557cdde6b8f0 .functor AND 2, L_0x557cdde6b240, L_0x557cdde6b830, C4<11>, C4<11>;
L_0x557cdde6b9b0 .functor NOT 2, L_0x557cdde6b240, C4<00>, C4<00>, C4<00>;
L_0x557cdde6ceb0 .functor AND 2, L_0x557cdde6cab0, L_0x557cdde6cd80, C4<11>, C4<11>;
L_0x557cdde6cf20 .functor OR 2, L_0x557cdde6b8f0, L_0x557cdde6ceb0, C4<00>, C4<00>;
v0x557cddbe8b90_0 .net *"_s0", 1 0, L_0x7f50614499f0;  1 drivers
v0x557cddbe8c90_0 .net *"_s10", 1 0, L_0x557cdde6b830;  1 drivers
L_0x7f5061447368 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbe8d70_0 .net/2s *"_s18", 0 0, L_0x7f5061447368;  1 drivers
L_0x7f50614473b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbe8e30_0 .net/2s *"_s23", 0 0, L_0x7f50614473b0;  1 drivers
v0x557cddbe8f10_0 .net *"_s27", 1 0, L_0x557cdde6cd80;  1 drivers
v0x557cddbe9040_0 .net *"_s4", 0 0, L_0x557cdde6b4c0;  1 drivers
v0x557cddbe9120_0 .net *"_s8", 1 0, L_0x557cdde6b740;  1 drivers
v0x557cddbe9200_0 .net "a", 1 0, L_0x557cdde698a0;  alias, 1 drivers
v0x557cddbe92c0_0 .net "a_or_s", 0 0, L_0x7f50614472d8;  alias, 1 drivers
v0x557cddbe9360_0 .net "add_1", 1 0, L_0x557cdde6ba70;  1 drivers
v0x557cddbe9400_0 .net "b", 1 0, L_0x557cdde69af0;  alias, 1 drivers
v0x557cddbe94c0_0 .net "cout", 0 0, L_0x557cdde6b3d0;  alias, 1 drivers
v0x557cddbe9590_0 .net "diff_is_negative", 0 0, L_0x557cdde6b5c0;  1 drivers
v0x557cddbe9630_0 .net "dummy_cout", 0 0, L_0x557cdde6cbf0;  1 drivers
v0x557cddbe9700_0 .net "input_b", 1 0, L_0x557cdde6a360;  1 drivers
v0x557cddbe97d0_0 .net "inverted_out", 1 0, L_0x557cdde6b9b0;  1 drivers
v0x557cddbe98a0_0 .net "n_out", 1 0, L_0x557cdde6ceb0;  1 drivers
v0x557cddbe9960_0 .net "negated_out", 1 0, L_0x557cdde6cab0;  1 drivers
v0x557cddbe9a50_0 .net "out", 1 0, L_0x557cdde6cf20;  alias, 1 drivers
v0x557cddbe9b10_0 .net "p_out", 1 0, L_0x557cdde6b8f0;  1 drivers
v0x557cddbe9bf0_0 .net "t_out", 1 0, L_0x557cdde6b240;  1 drivers
L_0x557cdde6b740 .concat [ 1 1 0 0], L_0x557cdde6b5c0, L_0x557cdde6b5c0;
L_0x557cdde6ba70 .concat8 [ 1 1 0 0], L_0x7f50614473b0, L_0x7f5061447368;
L_0x557cdde6cce0 .part L_0x557cdde6ba70, 1, 1;
L_0x557cdde6cd80 .concat [ 1 1 0 0], L_0x557cdde6b5c0, L_0x557cdde6b5c0;
S_0x557cddbe1d30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddbe1990;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbe1f20 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbe4ea0_0 .net "S", 1 0, L_0x557cdde6b240;  alias, 1 drivers
v0x557cddbe4f80_0 .net "a", 1 0, L_0x557cdde698a0;  alias, 1 drivers
v0x557cddbe5060_0 .net "b", 1 0, L_0x557cdde6a360;  alias, 1 drivers
v0x557cddbe5120_0 .net "carin", 1 0, L_0x557cdde6b2e0;  1 drivers
v0x557cddbe5200_0 .net "cin", 0 0, L_0x7f50614472d8;  alias, 1 drivers
v0x557cddbe5340_0 .net "cout", 0 0, L_0x557cdde6b3d0;  alias, 1 drivers
L_0x557cdde6a870 .part L_0x557cdde698a0, 1, 1;
L_0x557cdde6aa30 .part L_0x557cdde6a360, 1, 1;
L_0x557cdde6ab60 .part L_0x557cdde6b2e0, 0, 1;
L_0x557cdde6af50 .part L_0x557cdde698a0, 0, 1;
L_0x557cdde6b080 .part L_0x557cdde6a360, 0, 1;
L_0x557cdde6b240 .concat8 [ 1 1 0 0], L_0x557cdde6ad70, L_0x557cdde6a5f0;
L_0x557cdde6b2e0 .concat8 [ 1 1 0 0], L_0x557cdde6aee0, L_0x557cdde6a800;
L_0x557cdde6b3d0 .part L_0x557cdde6b2e0, 1, 1;
S_0x557cddbe20a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbe1d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6aee0 .functor OR 1, L_0x557cdde6ad00, L_0x557cdde6ae70, C4<0>, C4<0>;
v0x557cddbe2fc0_0 .net "S", 0 0, L_0x557cdde6ad70;  1 drivers
v0x557cddbe3080_0 .net "a", 0 0, L_0x557cdde6af50;  1 drivers
v0x557cddbe3150_0 .net "b", 0 0, L_0x557cdde6b080;  1 drivers
v0x557cddbe3250_0 .net "c_1", 0 0, L_0x557cdde6ad00;  1 drivers
v0x557cddbe3320_0 .net "c_2", 0 0, L_0x557cdde6ae70;  1 drivers
v0x557cddbe3410_0 .net "cin", 0 0, L_0x7f50614472d8;  alias, 1 drivers
v0x557cddbe34e0_0 .net "cout", 0 0, L_0x557cdde6aee0;  1 drivers
v0x557cddbe3580_0 .net "h_1_out", 0 0, L_0x557cdde6ac90;  1 drivers
S_0x557cddbe2340 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbe20a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6ac90 .functor XOR 1, L_0x557cdde6af50, L_0x557cdde6b080, C4<0>, C4<0>;
L_0x557cdde6ad00 .functor AND 1, L_0x557cdde6af50, L_0x557cdde6b080, C4<1>, C4<1>;
v0x557cddbe25d0_0 .net "S", 0 0, L_0x557cdde6ac90;  alias, 1 drivers
v0x557cddbe26b0_0 .net "a", 0 0, L_0x557cdde6af50;  alias, 1 drivers
v0x557cddbe2770_0 .net "b", 0 0, L_0x557cdde6b080;  alias, 1 drivers
v0x557cddbe2840_0 .net "cout", 0 0, L_0x557cdde6ad00;  alias, 1 drivers
S_0x557cddbe29b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbe20a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6ad70 .functor XOR 1, L_0x557cdde6ac90, L_0x7f50614472d8, C4<0>, C4<0>;
L_0x557cdde6ae70 .functor AND 1, L_0x557cdde6ac90, L_0x7f50614472d8, C4<1>, C4<1>;
v0x557cddbe2c10_0 .net "S", 0 0, L_0x557cdde6ad70;  alias, 1 drivers
v0x557cddbe2cd0_0 .net "a", 0 0, L_0x557cdde6ac90;  alias, 1 drivers
v0x557cddbe2dc0_0 .net "b", 0 0, L_0x7f50614472d8;  alias, 1 drivers
v0x557cddbe2e90_0 .net "cout", 0 0, L_0x557cdde6ae70;  alias, 1 drivers
S_0x557cddbe3670 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbe1d30;
 .timescale 0 0;
P_0x557cddbe3860 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbe3920 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbe3670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6a800 .functor OR 1, L_0x557cdde6a530, L_0x557cdde6a740, C4<0>, C4<0>;
v0x557cddbe47f0_0 .net "S", 0 0, L_0x557cdde6a5f0;  1 drivers
v0x557cddbe48b0_0 .net "a", 0 0, L_0x557cdde6a870;  1 drivers
v0x557cddbe4980_0 .net "b", 0 0, L_0x557cdde6aa30;  1 drivers
v0x557cddbe4a80_0 .net "c_1", 0 0, L_0x557cdde6a530;  1 drivers
v0x557cddbe4b50_0 .net "c_2", 0 0, L_0x557cdde6a740;  1 drivers
v0x557cddbe4c40_0 .net "cin", 0 0, L_0x557cdde6ab60;  1 drivers
v0x557cddbe4d10_0 .net "cout", 0 0, L_0x557cdde6a800;  1 drivers
v0x557cddbe4db0_0 .net "h_1_out", 0 0, L_0x557cdde6a420;  1 drivers
S_0x557cddbe3b70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbe3920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6a420 .functor XOR 1, L_0x557cdde6a870, L_0x557cdde6aa30, C4<0>, C4<0>;
L_0x557cdde6a530 .functor AND 1, L_0x557cdde6a870, L_0x557cdde6aa30, C4<1>, C4<1>;
v0x557cddbe3e00_0 .net "S", 0 0, L_0x557cdde6a420;  alias, 1 drivers
v0x557cddbe3ee0_0 .net "a", 0 0, L_0x557cdde6a870;  alias, 1 drivers
v0x557cddbe3fa0_0 .net "b", 0 0, L_0x557cdde6aa30;  alias, 1 drivers
v0x557cddbe4070_0 .net "cout", 0 0, L_0x557cdde6a530;  alias, 1 drivers
S_0x557cddbe41e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbe3920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6a5f0 .functor XOR 1, L_0x557cdde6a420, L_0x557cdde6ab60, C4<0>, C4<0>;
L_0x557cdde6a740 .functor AND 1, L_0x557cdde6a420, L_0x557cdde6ab60, C4<1>, C4<1>;
v0x557cddbe4440_0 .net "S", 0 0, L_0x557cdde6a5f0;  alias, 1 drivers
v0x557cddbe4500_0 .net "a", 0 0, L_0x557cdde6a420;  alias, 1 drivers
v0x557cddbe45f0_0 .net "b", 0 0, L_0x557cdde6ab60;  alias, 1 drivers
v0x557cddbe46c0_0 .net "cout", 0 0, L_0x557cdde6a740;  alias, 1 drivers
S_0x557cddbe54a0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddbe1990;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbe5690 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbe8590_0 .net "S", 1 0, L_0x557cdde6cab0;  alias, 1 drivers
v0x557cddbe8670_0 .net "a", 1 0, L_0x557cdde6b9b0;  alias, 1 drivers
v0x557cddbe8750_0 .net "b", 1 0, L_0x557cdde6ba70;  alias, 1 drivers
v0x557cddbe8810_0 .net "carin", 1 0, L_0x557cdde6cb50;  1 drivers
v0x557cddbe88f0_0 .net "cin", 0 0, L_0x557cdde6cce0;  1 drivers
v0x557cddbe8a30_0 .net "cout", 0 0, L_0x557cdde6cbf0;  alias, 1 drivers
L_0x557cdde6c000 .part L_0x557cdde6b9b0, 1, 1;
L_0x557cdde6c130 .part L_0x557cdde6ba70, 1, 1;
L_0x557cdde6c260 .part L_0x557cdde6cb50, 0, 1;
L_0x557cdde6c730 .part L_0x557cdde6b9b0, 0, 1;
L_0x557cdde6c8f0 .part L_0x557cdde6ba70, 0, 1;
L_0x557cdde6cab0 .concat8 [ 1 1 0 0], L_0x557cdde6c470, L_0x557cdde6bd80;
L_0x557cdde6cb50 .concat8 [ 1 1 0 0], L_0x557cdde6c6c0, L_0x557cdde6bf90;
L_0x557cdde6cbf0 .part L_0x557cdde6cb50, 1, 1;
S_0x557cddbe57b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbe54a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6c6c0 .functor OR 1, L_0x557cdde6c400, L_0x557cdde6c5c0, C4<0>, C4<0>;
v0x557cddbe66b0_0 .net "S", 0 0, L_0x557cdde6c470;  1 drivers
v0x557cddbe6770_0 .net "a", 0 0, L_0x557cdde6c730;  1 drivers
v0x557cddbe6840_0 .net "b", 0 0, L_0x557cdde6c8f0;  1 drivers
v0x557cddbe6940_0 .net "c_1", 0 0, L_0x557cdde6c400;  1 drivers
v0x557cddbe6a10_0 .net "c_2", 0 0, L_0x557cdde6c5c0;  1 drivers
v0x557cddbe6b00_0 .net "cin", 0 0, L_0x557cdde6cce0;  alias, 1 drivers
v0x557cddbe6bd0_0 .net "cout", 0 0, L_0x557cdde6c6c0;  1 drivers
v0x557cddbe6c70_0 .net "h_1_out", 0 0, L_0x557cdde6c390;  1 drivers
S_0x557cddbe5a30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbe57b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6c390 .functor XOR 1, L_0x557cdde6c730, L_0x557cdde6c8f0, C4<0>, C4<0>;
L_0x557cdde6c400 .functor AND 1, L_0x557cdde6c730, L_0x557cdde6c8f0, C4<1>, C4<1>;
v0x557cddbe5cc0_0 .net "S", 0 0, L_0x557cdde6c390;  alias, 1 drivers
v0x557cddbe5da0_0 .net "a", 0 0, L_0x557cdde6c730;  alias, 1 drivers
v0x557cddbe5e60_0 .net "b", 0 0, L_0x557cdde6c8f0;  alias, 1 drivers
v0x557cddbe5f30_0 .net "cout", 0 0, L_0x557cdde6c400;  alias, 1 drivers
S_0x557cddbe60a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbe57b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6c470 .functor XOR 1, L_0x557cdde6c390, L_0x557cdde6cce0, C4<0>, C4<0>;
L_0x557cdde6c5c0 .functor AND 1, L_0x557cdde6c390, L_0x557cdde6cce0, C4<1>, C4<1>;
v0x557cddbe6300_0 .net "S", 0 0, L_0x557cdde6c470;  alias, 1 drivers
v0x557cddbe63c0_0 .net "a", 0 0, L_0x557cdde6c390;  alias, 1 drivers
v0x557cddbe64b0_0 .net "b", 0 0, L_0x557cdde6cce0;  alias, 1 drivers
v0x557cddbe6580_0 .net "cout", 0 0, L_0x557cdde6c5c0;  alias, 1 drivers
S_0x557cddbe6d60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbe54a0;
 .timescale 0 0;
P_0x557cddbe6f50 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbe7010 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbe6d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6bf90 .functor OR 1, L_0x557cdde6bcc0, L_0x557cdde6bed0, C4<0>, C4<0>;
v0x557cddbe7ee0_0 .net "S", 0 0, L_0x557cdde6bd80;  1 drivers
v0x557cddbe7fa0_0 .net "a", 0 0, L_0x557cdde6c000;  1 drivers
v0x557cddbe8070_0 .net "b", 0 0, L_0x557cdde6c130;  1 drivers
v0x557cddbe8170_0 .net "c_1", 0 0, L_0x557cdde6bcc0;  1 drivers
v0x557cddbe8240_0 .net "c_2", 0 0, L_0x557cdde6bed0;  1 drivers
v0x557cddbe8330_0 .net "cin", 0 0, L_0x557cdde6c260;  1 drivers
v0x557cddbe8400_0 .net "cout", 0 0, L_0x557cdde6bf90;  1 drivers
v0x557cddbe84a0_0 .net "h_1_out", 0 0, L_0x557cdde6bbb0;  1 drivers
S_0x557cddbe7260 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbe7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6bbb0 .functor XOR 1, L_0x557cdde6c000, L_0x557cdde6c130, C4<0>, C4<0>;
L_0x557cdde6bcc0 .functor AND 1, L_0x557cdde6c000, L_0x557cdde6c130, C4<1>, C4<1>;
v0x557cddbe74f0_0 .net "S", 0 0, L_0x557cdde6bbb0;  alias, 1 drivers
v0x557cddbe75d0_0 .net "a", 0 0, L_0x557cdde6c000;  alias, 1 drivers
v0x557cddbe7690_0 .net "b", 0 0, L_0x557cdde6c130;  alias, 1 drivers
v0x557cddbe7760_0 .net "cout", 0 0, L_0x557cdde6bcc0;  alias, 1 drivers
S_0x557cddbe78d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbe7010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6bd80 .functor XOR 1, L_0x557cdde6bbb0, L_0x557cdde6c260, C4<0>, C4<0>;
L_0x557cdde6bed0 .functor AND 1, L_0x557cdde6bbb0, L_0x557cdde6c260, C4<1>, C4<1>;
v0x557cddbe7b30_0 .net "S", 0 0, L_0x557cdde6bd80;  alias, 1 drivers
v0x557cddbe7bf0_0 .net "a", 0 0, L_0x557cdde6bbb0;  alias, 1 drivers
v0x557cddbe7ce0_0 .net "b", 0 0, L_0x557cdde6c260;  alias, 1 drivers
v0x557cddbe7db0_0 .net "cout", 0 0, L_0x557cdde6bed0;  alias, 1 drivers
S_0x557cddbe9d90 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddbe1770;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbe9f30 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde6d180 .functor XOR 2, L_0x557cdde6d440, L_0x557cdde6a2c0, C4<00>, C4<00>;
L_0x557cdde6e660 .functor NOT 1, L_0x557cdde6e570, C4<0>, C4<0>, C4<0>;
L_0x557cdde6e760 .functor AND 1, L_0x557cdde6d2b0, L_0x557cdde6e660, C4<1>, C4<1>;
L_0x557cdde6e8c0 .functor NOT 2, L_0x557cdde6e7d0, C4<00>, C4<00>, C4<00>;
L_0x557cdde6e980 .functor AND 2, L_0x557cdde6e3e0, L_0x557cdde6e8c0, C4<11>, C4<11>;
L_0x557cdde6ea40 .functor NOT 2, L_0x557cdde6e3e0, C4<00>, C4<00>, C4<00>;
L_0x557cdde6ffd0 .functor AND 2, L_0x557cdde6fbd0, L_0x557cdde6fea0, C4<11>, C4<11>;
L_0x557cdde70040 .functor OR 2, L_0x557cdde6e980, L_0x557cdde6ffd0, C4<00>, C4<00>;
v0x557cddbf0eb0_0 .net *"_s0", 1 0, L_0x557cdde6d440;  1 drivers
v0x557cddbf0fb0_0 .net *"_s10", 1 0, L_0x557cdde6e8c0;  1 drivers
L_0x7f50614473f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf1090_0 .net/2s *"_s18", 0 0, L_0x7f50614473f8;  1 drivers
L_0x7f5061447440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddbf1150_0 .net/2s *"_s23", 0 0, L_0x7f5061447440;  1 drivers
v0x557cddbf1230_0 .net *"_s27", 1 0, L_0x557cdde6fea0;  1 drivers
v0x557cddbf1360_0 .net *"_s4", 0 0, L_0x557cdde6e660;  1 drivers
v0x557cddbf1440_0 .net *"_s8", 1 0, L_0x557cdde6e7d0;  1 drivers
v0x557cddbf1520_0 .net "a", 1 0, L_0x557cdde6cf20;  alias, 1 drivers
v0x557cddbf1630_0 .net "a_or_s", 0 0, L_0x557cdde6d2b0;  alias, 1 drivers
v0x557cddbf16d0_0 .net "add_1", 1 0, L_0x557cdde6eb90;  1 drivers
v0x557cddbf1790_0 .net "b", 1 0, L_0x557cdde6a2c0;  alias, 1 drivers
v0x557cddbf1850_0 .net "cout", 0 0, L_0x557cdde6e570;  alias, 1 drivers
v0x557cddbf18f0_0 .net "diff_is_negative", 0 0, L_0x557cdde6e760;  1 drivers
v0x557cddbf1990_0 .net "dummy_cout", 0 0, L_0x557cdde6fd10;  1 drivers
v0x557cddbf1a30_0 .net "input_b", 1 0, L_0x557cdde6d180;  1 drivers
v0x557cddbf1b00_0 .net "inverted_out", 1 0, L_0x557cdde6ea40;  1 drivers
v0x557cddbf1bd0_0 .net "n_out", 1 0, L_0x557cdde6ffd0;  1 drivers
v0x557cddbf1da0_0 .net "negated_out", 1 0, L_0x557cdde6fbd0;  1 drivers
v0x557cddbf1e90_0 .net "out", 1 0, L_0x557cdde70040;  alias, 1 drivers
v0x557cddbf1f50_0 .net "p_out", 1 0, L_0x557cdde6e980;  1 drivers
v0x557cddbf2030_0 .net "t_out", 1 0, L_0x557cdde6e3e0;  1 drivers
L_0x557cdde6d440 .concat [ 1 1 0 0], L_0x557cdde6d2b0, L_0x557cdde6d2b0;
L_0x557cdde6e7d0 .concat [ 1 1 0 0], L_0x557cdde6e760, L_0x557cdde6e760;
L_0x557cdde6eb90 .concat8 [ 1 1 0 0], L_0x7f5061447440, L_0x7f50614473f8;
L_0x557cdde6fe00 .part L_0x557cdde6eb90, 1, 1;
L_0x557cdde6fea0 .concat [ 1 1 0 0], L_0x557cdde6e760, L_0x557cdde6e760;
S_0x557cddbea080 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddbe9d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbea250 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbed1d0_0 .net "S", 1 0, L_0x557cdde6e3e0;  alias, 1 drivers
v0x557cddbed2b0_0 .net "a", 1 0, L_0x557cdde6cf20;  alias, 1 drivers
v0x557cddbed370_0 .net "b", 1 0, L_0x557cdde6d180;  alias, 1 drivers
v0x557cddbed440_0 .net "carin", 1 0, L_0x557cdde6e480;  1 drivers
v0x557cddbed520_0 .net "cin", 0 0, L_0x557cdde6d2b0;  alias, 1 drivers
v0x557cddbed660_0 .net "cout", 0 0, L_0x557cdde6e570;  alias, 1 drivers
L_0x557cdde6d9d0 .part L_0x557cdde6cf20, 1, 1;
L_0x557cdde6db00 .part L_0x557cdde6d180, 1, 1;
L_0x557cdde6dc30 .part L_0x557cdde6e480, 0, 1;
L_0x557cdde6e180 .part L_0x557cdde6cf20, 0, 1;
L_0x557cdde6e220 .part L_0x557cdde6d180, 0, 1;
L_0x557cdde6e3e0 .concat8 [ 1 1 0 0], L_0x557cdde6de40, L_0x557cdde6d750;
L_0x557cdde6e480 .concat8 [ 1 1 0 0], L_0x557cdde6e110, L_0x557cdde6d960;
L_0x557cdde6e570 .part L_0x557cdde6e480, 1, 1;
S_0x557cddbea3d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbea080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6e110 .functor OR 1, L_0x557cdde6ddd0, L_0x557cdde6e0a0, C4<0>, C4<0>;
v0x557cddbeb2f0_0 .net "S", 0 0, L_0x557cdde6de40;  1 drivers
v0x557cddbeb3b0_0 .net "a", 0 0, L_0x557cdde6e180;  1 drivers
v0x557cddbeb480_0 .net "b", 0 0, L_0x557cdde6e220;  1 drivers
v0x557cddbeb580_0 .net "c_1", 0 0, L_0x557cdde6ddd0;  1 drivers
v0x557cddbeb650_0 .net "c_2", 0 0, L_0x557cdde6e0a0;  1 drivers
v0x557cddbeb740_0 .net "cin", 0 0, L_0x557cdde6d2b0;  alias, 1 drivers
v0x557cddbeb810_0 .net "cout", 0 0, L_0x557cdde6e110;  1 drivers
v0x557cddbeb8b0_0 .net "h_1_out", 0 0, L_0x557cdde6dd60;  1 drivers
S_0x557cddbea670 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbea3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6dd60 .functor XOR 1, L_0x557cdde6e180, L_0x557cdde6e220, C4<0>, C4<0>;
L_0x557cdde6ddd0 .functor AND 1, L_0x557cdde6e180, L_0x557cdde6e220, C4<1>, C4<1>;
v0x557cddbea900_0 .net "S", 0 0, L_0x557cdde6dd60;  alias, 1 drivers
v0x557cddbea9e0_0 .net "a", 0 0, L_0x557cdde6e180;  alias, 1 drivers
v0x557cddbeaaa0_0 .net "b", 0 0, L_0x557cdde6e220;  alias, 1 drivers
v0x557cddbeab70_0 .net "cout", 0 0, L_0x557cdde6ddd0;  alias, 1 drivers
S_0x557cddbeace0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbea3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6de40 .functor XOR 1, L_0x557cdde6dd60, L_0x557cdde6d2b0, C4<0>, C4<0>;
L_0x557cdde6e0a0 .functor AND 1, L_0x557cdde6dd60, L_0x557cdde6d2b0, C4<1>, C4<1>;
v0x557cddbeaf40_0 .net "S", 0 0, L_0x557cdde6de40;  alias, 1 drivers
v0x557cddbeb000_0 .net "a", 0 0, L_0x557cdde6dd60;  alias, 1 drivers
v0x557cddbeb0f0_0 .net "b", 0 0, L_0x557cdde6d2b0;  alias, 1 drivers
v0x557cddbeb1c0_0 .net "cout", 0 0, L_0x557cdde6e0a0;  alias, 1 drivers
S_0x557cddbeb9a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbea080;
 .timescale 0 0;
P_0x557cddbebb90 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbebc50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbeb9a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6d960 .functor OR 1, L_0x557cdde6d690, L_0x557cdde6d8a0, C4<0>, C4<0>;
v0x557cddbecb20_0 .net "S", 0 0, L_0x557cdde6d750;  1 drivers
v0x557cddbecbe0_0 .net "a", 0 0, L_0x557cdde6d9d0;  1 drivers
v0x557cddbeccb0_0 .net "b", 0 0, L_0x557cdde6db00;  1 drivers
v0x557cddbecdb0_0 .net "c_1", 0 0, L_0x557cdde6d690;  1 drivers
v0x557cddbece80_0 .net "c_2", 0 0, L_0x557cdde6d8a0;  1 drivers
v0x557cddbecf70_0 .net "cin", 0 0, L_0x557cdde6dc30;  1 drivers
v0x557cddbed040_0 .net "cout", 0 0, L_0x557cdde6d960;  1 drivers
v0x557cddbed0e0_0 .net "h_1_out", 0 0, L_0x557cdde6d580;  1 drivers
S_0x557cddbebea0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbebc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6d580 .functor XOR 1, L_0x557cdde6d9d0, L_0x557cdde6db00, C4<0>, C4<0>;
L_0x557cdde6d690 .functor AND 1, L_0x557cdde6d9d0, L_0x557cdde6db00, C4<1>, C4<1>;
v0x557cddbec130_0 .net "S", 0 0, L_0x557cdde6d580;  alias, 1 drivers
v0x557cddbec210_0 .net "a", 0 0, L_0x557cdde6d9d0;  alias, 1 drivers
v0x557cddbec2d0_0 .net "b", 0 0, L_0x557cdde6db00;  alias, 1 drivers
v0x557cddbec3a0_0 .net "cout", 0 0, L_0x557cdde6d690;  alias, 1 drivers
S_0x557cddbec510 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbebc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6d750 .functor XOR 1, L_0x557cdde6d580, L_0x557cdde6dc30, C4<0>, C4<0>;
L_0x557cdde6d8a0 .functor AND 1, L_0x557cdde6d580, L_0x557cdde6dc30, C4<1>, C4<1>;
v0x557cddbec770_0 .net "S", 0 0, L_0x557cdde6d750;  alias, 1 drivers
v0x557cddbec830_0 .net "a", 0 0, L_0x557cdde6d580;  alias, 1 drivers
v0x557cddbec920_0 .net "b", 0 0, L_0x557cdde6dc30;  alias, 1 drivers
v0x557cddbec9f0_0 .net "cout", 0 0, L_0x557cdde6d8a0;  alias, 1 drivers
S_0x557cddbed7c0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddbe9d90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbed9b0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddbf08b0_0 .net "S", 1 0, L_0x557cdde6fbd0;  alias, 1 drivers
v0x557cddbf0990_0 .net "a", 1 0, L_0x557cdde6ea40;  alias, 1 drivers
v0x557cddbf0a70_0 .net "b", 1 0, L_0x557cdde6eb90;  alias, 1 drivers
v0x557cddbf0b30_0 .net "carin", 1 0, L_0x557cdde6fc70;  1 drivers
v0x557cddbf0c10_0 .net "cin", 0 0, L_0x557cdde6fe00;  1 drivers
v0x557cddbf0d50_0 .net "cout", 0 0, L_0x557cdde6fd10;  alias, 1 drivers
L_0x557cdde6f120 .part L_0x557cdde6ea40, 1, 1;
L_0x557cdde6f250 .part L_0x557cdde6eb90, 1, 1;
L_0x557cdde6f380 .part L_0x557cdde6fc70, 0, 1;
L_0x557cdde6f850 .part L_0x557cdde6ea40, 0, 1;
L_0x557cdde6fa10 .part L_0x557cdde6eb90, 0, 1;
L_0x557cdde6fbd0 .concat8 [ 1 1 0 0], L_0x557cdde6f590, L_0x557cdde6eea0;
L_0x557cdde6fc70 .concat8 [ 1 1 0 0], L_0x557cdde6f7e0, L_0x557cdde6f0b0;
L_0x557cdde6fd10 .part L_0x557cdde6fc70, 1, 1;
S_0x557cddbedad0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbed7c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6f7e0 .functor OR 1, L_0x557cdde6f520, L_0x557cdde6f6e0, C4<0>, C4<0>;
v0x557cddbee9d0_0 .net "S", 0 0, L_0x557cdde6f590;  1 drivers
v0x557cddbeea90_0 .net "a", 0 0, L_0x557cdde6f850;  1 drivers
v0x557cddbeeb60_0 .net "b", 0 0, L_0x557cdde6fa10;  1 drivers
v0x557cddbeec60_0 .net "c_1", 0 0, L_0x557cdde6f520;  1 drivers
v0x557cddbeed30_0 .net "c_2", 0 0, L_0x557cdde6f6e0;  1 drivers
v0x557cddbeee20_0 .net "cin", 0 0, L_0x557cdde6fe00;  alias, 1 drivers
v0x557cddbeeef0_0 .net "cout", 0 0, L_0x557cdde6f7e0;  1 drivers
v0x557cddbeef90_0 .net "h_1_out", 0 0, L_0x557cdde6f4b0;  1 drivers
S_0x557cddbedd50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbedad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6f4b0 .functor XOR 1, L_0x557cdde6f850, L_0x557cdde6fa10, C4<0>, C4<0>;
L_0x557cdde6f520 .functor AND 1, L_0x557cdde6f850, L_0x557cdde6fa10, C4<1>, C4<1>;
v0x557cddbedfe0_0 .net "S", 0 0, L_0x557cdde6f4b0;  alias, 1 drivers
v0x557cddbee0c0_0 .net "a", 0 0, L_0x557cdde6f850;  alias, 1 drivers
v0x557cddbee180_0 .net "b", 0 0, L_0x557cdde6fa10;  alias, 1 drivers
v0x557cddbee250_0 .net "cout", 0 0, L_0x557cdde6f520;  alias, 1 drivers
S_0x557cddbee3c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbedad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6f590 .functor XOR 1, L_0x557cdde6f4b0, L_0x557cdde6fe00, C4<0>, C4<0>;
L_0x557cdde6f6e0 .functor AND 1, L_0x557cdde6f4b0, L_0x557cdde6fe00, C4<1>, C4<1>;
v0x557cddbee620_0 .net "S", 0 0, L_0x557cdde6f590;  alias, 1 drivers
v0x557cddbee6e0_0 .net "a", 0 0, L_0x557cdde6f4b0;  alias, 1 drivers
v0x557cddbee7d0_0 .net "b", 0 0, L_0x557cdde6fe00;  alias, 1 drivers
v0x557cddbee8a0_0 .net "cout", 0 0, L_0x557cdde6f6e0;  alias, 1 drivers
S_0x557cddbef080 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbed7c0;
 .timescale 0 0;
P_0x557cddbef270 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbef330 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbef080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde6f0b0 .functor OR 1, L_0x557cdde6ede0, L_0x557cdde6eff0, C4<0>, C4<0>;
v0x557cddbf0200_0 .net "S", 0 0, L_0x557cdde6eea0;  1 drivers
v0x557cddbf02c0_0 .net "a", 0 0, L_0x557cdde6f120;  1 drivers
v0x557cddbf0390_0 .net "b", 0 0, L_0x557cdde6f250;  1 drivers
v0x557cddbf0490_0 .net "c_1", 0 0, L_0x557cdde6ede0;  1 drivers
v0x557cddbf0560_0 .net "c_2", 0 0, L_0x557cdde6eff0;  1 drivers
v0x557cddbf0650_0 .net "cin", 0 0, L_0x557cdde6f380;  1 drivers
v0x557cddbf0720_0 .net "cout", 0 0, L_0x557cdde6f0b0;  1 drivers
v0x557cddbf07c0_0 .net "h_1_out", 0 0, L_0x557cdde6ecd0;  1 drivers
S_0x557cddbef580 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbef330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6ecd0 .functor XOR 1, L_0x557cdde6f120, L_0x557cdde6f250, C4<0>, C4<0>;
L_0x557cdde6ede0 .functor AND 1, L_0x557cdde6f120, L_0x557cdde6f250, C4<1>, C4<1>;
v0x557cddbef810_0 .net "S", 0 0, L_0x557cdde6ecd0;  alias, 1 drivers
v0x557cddbef8f0_0 .net "a", 0 0, L_0x557cdde6f120;  alias, 1 drivers
v0x557cddbef9b0_0 .net "b", 0 0, L_0x557cdde6f250;  alias, 1 drivers
v0x557cddbefa80_0 .net "cout", 0 0, L_0x557cdde6ede0;  alias, 1 drivers
S_0x557cddbefbf0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbef330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde6eea0 .functor XOR 1, L_0x557cdde6ecd0, L_0x557cdde6f380, C4<0>, C4<0>;
L_0x557cdde6eff0 .functor AND 1, L_0x557cdde6ecd0, L_0x557cdde6f380, C4<1>, C4<1>;
v0x557cddbefe50_0 .net "S", 0 0, L_0x557cdde6eea0;  alias, 1 drivers
v0x557cddbeff10_0 .net "a", 0 0, L_0x557cdde6ecd0;  alias, 1 drivers
v0x557cddbf0000_0 .net "b", 0 0, L_0x557cdde6f380;  alias, 1 drivers
v0x557cddbf00d0_0 .net "cout", 0 0, L_0x557cdde6eff0;  alias, 1 drivers
S_0x557cddbf21d0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddbe1770;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbf2350 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddbf8320_0 .net "S", 3 0, L_0x557cdde724b0;  alias, 1 drivers
v0x557cddbf83e0_0 .net "a", 3 0, L_0x557cdde70260;  alias, 1 drivers
v0x557cddbf84a0_0 .net "b", 3 0, L_0x557cdde70640;  alias, 1 drivers
v0x557cddbf8590_0 .net "carin", 3 0, L_0x557cdde72650;  1 drivers
L_0x7f5061447518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddbf8670_0 .net "cin", 0 0, L_0x7f5061447518;  1 drivers
v0x557cddbf87b0_0 .net "cout", 0 0, L_0x557cdde72780;  alias, 1 drivers
L_0x557cdde70c20 .part L_0x557cdde70260, 1, 1;
L_0x557cdde70d50 .part L_0x557cdde70640, 1, 1;
L_0x557cdde70e80 .part L_0x557cdde72650, 0, 1;
L_0x557cdde71310 .part L_0x557cdde70260, 2, 1;
L_0x557cdde714d0 .part L_0x557cdde70640, 2, 1;
L_0x557cdde71690 .part L_0x557cdde72650, 1, 1;
L_0x557cdde71ad0 .part L_0x557cdde70260, 3, 1;
L_0x557cdde71c00 .part L_0x557cdde70640, 3, 1;
L_0x557cdde71d80 .part L_0x557cdde72650, 2, 1;
L_0x557cdde72250 .part L_0x557cdde70260, 0, 1;
L_0x557cdde72380 .part L_0x557cdde70640, 0, 1;
L_0x557cdde724b0 .concat8 [ 1 1 1 1], L_0x557cdde71f90, L_0x557cdde709a0, L_0x557cdde71090, L_0x557cdde718a0;
L_0x557cdde72650 .concat8 [ 1 1 1 1], L_0x557cdde721e0, L_0x557cdde70bb0, L_0x557cdde712a0, L_0x557cdde71a60;
L_0x557cdde72780 .part L_0x557cdde72650, 3, 1;
S_0x557cddbf24d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbf21d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde721e0 .functor OR 1, L_0x557cdde71f20, L_0x557cdde720e0, C4<0>, C4<0>;
v0x557cddbf33d0_0 .net "S", 0 0, L_0x557cdde71f90;  1 drivers
v0x557cddbf3490_0 .net "a", 0 0, L_0x557cdde72250;  1 drivers
v0x557cddbf3560_0 .net "b", 0 0, L_0x557cdde72380;  1 drivers
v0x557cddbf3660_0 .net "c_1", 0 0, L_0x557cdde71f20;  1 drivers
v0x557cddbf3730_0 .net "c_2", 0 0, L_0x557cdde720e0;  1 drivers
v0x557cddbf3820_0 .net "cin", 0 0, L_0x7f5061447518;  alias, 1 drivers
v0x557cddbf38f0_0 .net "cout", 0 0, L_0x557cdde721e0;  1 drivers
v0x557cddbf3990_0 .net "h_1_out", 0 0, L_0x557cdde71eb0;  1 drivers
S_0x557cddbf2750 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbf24d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde71eb0 .functor XOR 1, L_0x557cdde72250, L_0x557cdde72380, C4<0>, C4<0>;
L_0x557cdde71f20 .functor AND 1, L_0x557cdde72250, L_0x557cdde72380, C4<1>, C4<1>;
v0x557cddbf29e0_0 .net "S", 0 0, L_0x557cdde71eb0;  alias, 1 drivers
v0x557cddbf2ac0_0 .net "a", 0 0, L_0x557cdde72250;  alias, 1 drivers
v0x557cddbf2b80_0 .net "b", 0 0, L_0x557cdde72380;  alias, 1 drivers
v0x557cddbf2c50_0 .net "cout", 0 0, L_0x557cdde71f20;  alias, 1 drivers
S_0x557cddbf2dc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbf24d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde71f90 .functor XOR 1, L_0x557cdde71eb0, L_0x7f5061447518, C4<0>, C4<0>;
L_0x557cdde720e0 .functor AND 1, L_0x557cdde71eb0, L_0x7f5061447518, C4<1>, C4<1>;
v0x557cddbf3020_0 .net "S", 0 0, L_0x557cdde71f90;  alias, 1 drivers
v0x557cddbf30e0_0 .net "a", 0 0, L_0x557cdde71eb0;  alias, 1 drivers
v0x557cddbf31d0_0 .net "b", 0 0, L_0x7f5061447518;  alias, 1 drivers
v0x557cddbf32a0_0 .net "cout", 0 0, L_0x557cdde720e0;  alias, 1 drivers
S_0x557cddbf3a80 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbf21d0;
 .timescale 0 0;
P_0x557cddbf3c70 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbf3d30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbf3a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde70bb0 .functor OR 1, L_0x557cdde708e0, L_0x557cdde70af0, C4<0>, C4<0>;
v0x557cddbf4c00_0 .net "S", 0 0, L_0x557cdde709a0;  1 drivers
v0x557cddbf4cc0_0 .net "a", 0 0, L_0x557cdde70c20;  1 drivers
v0x557cddbf4d90_0 .net "b", 0 0, L_0x557cdde70d50;  1 drivers
v0x557cddbf4e90_0 .net "c_1", 0 0, L_0x557cdde708e0;  1 drivers
v0x557cddbf4f60_0 .net "c_2", 0 0, L_0x557cdde70af0;  1 drivers
v0x557cddbf5050_0 .net "cin", 0 0, L_0x557cdde70e80;  1 drivers
v0x557cddbf5120_0 .net "cout", 0 0, L_0x557cdde70bb0;  1 drivers
v0x557cddbf51c0_0 .net "h_1_out", 0 0, L_0x557cdde707d0;  1 drivers
S_0x557cddbf3f80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbf3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde707d0 .functor XOR 1, L_0x557cdde70c20, L_0x557cdde70d50, C4<0>, C4<0>;
L_0x557cdde708e0 .functor AND 1, L_0x557cdde70c20, L_0x557cdde70d50, C4<1>, C4<1>;
v0x557cddbf4210_0 .net "S", 0 0, L_0x557cdde707d0;  alias, 1 drivers
v0x557cddbf42f0_0 .net "a", 0 0, L_0x557cdde70c20;  alias, 1 drivers
v0x557cddbf43b0_0 .net "b", 0 0, L_0x557cdde70d50;  alias, 1 drivers
v0x557cddbf4480_0 .net "cout", 0 0, L_0x557cdde708e0;  alias, 1 drivers
S_0x557cddbf45f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbf3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde709a0 .functor XOR 1, L_0x557cdde707d0, L_0x557cdde70e80, C4<0>, C4<0>;
L_0x557cdde70af0 .functor AND 1, L_0x557cdde707d0, L_0x557cdde70e80, C4<1>, C4<1>;
v0x557cddbf4850_0 .net "S", 0 0, L_0x557cdde709a0;  alias, 1 drivers
v0x557cddbf4910_0 .net "a", 0 0, L_0x557cdde707d0;  alias, 1 drivers
v0x557cddbf4a00_0 .net "b", 0 0, L_0x557cdde70e80;  alias, 1 drivers
v0x557cddbf4ad0_0 .net "cout", 0 0, L_0x557cdde70af0;  alias, 1 drivers
S_0x557cddbf52b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddbf21d0;
 .timescale 0 0;
P_0x557cddbf5480 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddbf5540 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbf52b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde712a0 .functor OR 1, L_0x557cdde71020, L_0x557cdde711e0, C4<0>, C4<0>;
v0x557cddbf6440_0 .net "S", 0 0, L_0x557cdde71090;  1 drivers
v0x557cddbf6500_0 .net "a", 0 0, L_0x557cdde71310;  1 drivers
v0x557cddbf65d0_0 .net "b", 0 0, L_0x557cdde714d0;  1 drivers
v0x557cddbf66d0_0 .net "c_1", 0 0, L_0x557cdde71020;  1 drivers
v0x557cddbf67a0_0 .net "c_2", 0 0, L_0x557cdde711e0;  1 drivers
v0x557cddbf6890_0 .net "cin", 0 0, L_0x557cdde71690;  1 drivers
v0x557cddbf6960_0 .net "cout", 0 0, L_0x557cdde712a0;  1 drivers
v0x557cddbf6a00_0 .net "h_1_out", 0 0, L_0x557cdde70fb0;  1 drivers
S_0x557cddbf57c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbf5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde70fb0 .functor XOR 1, L_0x557cdde71310, L_0x557cdde714d0, C4<0>, C4<0>;
L_0x557cdde71020 .functor AND 1, L_0x557cdde71310, L_0x557cdde714d0, C4<1>, C4<1>;
v0x557cddbf5a50_0 .net "S", 0 0, L_0x557cdde70fb0;  alias, 1 drivers
v0x557cddbf5b30_0 .net "a", 0 0, L_0x557cdde71310;  alias, 1 drivers
v0x557cddbf5bf0_0 .net "b", 0 0, L_0x557cdde714d0;  alias, 1 drivers
v0x557cddbf5cc0_0 .net "cout", 0 0, L_0x557cdde71020;  alias, 1 drivers
S_0x557cddbf5e30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbf5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde71090 .functor XOR 1, L_0x557cdde70fb0, L_0x557cdde71690, C4<0>, C4<0>;
L_0x557cdde711e0 .functor AND 1, L_0x557cdde70fb0, L_0x557cdde71690, C4<1>, C4<1>;
v0x557cddbf6090_0 .net "S", 0 0, L_0x557cdde71090;  alias, 1 drivers
v0x557cddbf6150_0 .net "a", 0 0, L_0x557cdde70fb0;  alias, 1 drivers
v0x557cddbf6240_0 .net "b", 0 0, L_0x557cdde71690;  alias, 1 drivers
v0x557cddbf6310_0 .net "cout", 0 0, L_0x557cdde711e0;  alias, 1 drivers
S_0x557cddbf6af0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddbf21d0;
 .timescale 0 0;
P_0x557cddbf6cc0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddbf6da0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbf6af0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde71a60 .functor OR 1, L_0x557cdde71830, L_0x557cdde719a0, C4<0>, C4<0>;
v0x557cddbf7c70_0 .net "S", 0 0, L_0x557cdde718a0;  1 drivers
v0x557cddbf7d30_0 .net "a", 0 0, L_0x557cdde71ad0;  1 drivers
v0x557cddbf7e00_0 .net "b", 0 0, L_0x557cdde71c00;  1 drivers
v0x557cddbf7f00_0 .net "c_1", 0 0, L_0x557cdde71830;  1 drivers
v0x557cddbf7fd0_0 .net "c_2", 0 0, L_0x557cdde719a0;  1 drivers
v0x557cddbf80c0_0 .net "cin", 0 0, L_0x557cdde71d80;  1 drivers
v0x557cddbf8190_0 .net "cout", 0 0, L_0x557cdde71a60;  1 drivers
v0x557cddbf8230_0 .net "h_1_out", 0 0, L_0x557cdde717c0;  1 drivers
S_0x557cddbf6ff0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbf6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde717c0 .functor XOR 1, L_0x557cdde71ad0, L_0x557cdde71c00, C4<0>, C4<0>;
L_0x557cdde71830 .functor AND 1, L_0x557cdde71ad0, L_0x557cdde71c00, C4<1>, C4<1>;
v0x557cddbf7280_0 .net "S", 0 0, L_0x557cdde717c0;  alias, 1 drivers
v0x557cddbf7360_0 .net "a", 0 0, L_0x557cdde71ad0;  alias, 1 drivers
v0x557cddbf7420_0 .net "b", 0 0, L_0x557cdde71c00;  alias, 1 drivers
v0x557cddbf74f0_0 .net "cout", 0 0, L_0x557cdde71830;  alias, 1 drivers
S_0x557cddbf7660 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbf6da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde718a0 .functor XOR 1, L_0x557cdde717c0, L_0x557cdde71d80, C4<0>, C4<0>;
L_0x557cdde719a0 .functor AND 1, L_0x557cdde717c0, L_0x557cdde71d80, C4<1>, C4<1>;
v0x557cddbf78c0_0 .net "S", 0 0, L_0x557cdde718a0;  alias, 1 drivers
v0x557cddbf7980_0 .net "a", 0 0, L_0x557cdde717c0;  alias, 1 drivers
v0x557cddbf7a70_0 .net "b", 0 0, L_0x557cdde71d80;  alias, 1 drivers
v0x557cddbf7b40_0 .net "cout", 0 0, L_0x557cdde719a0;  alias, 1 drivers
S_0x557cddbfcd00 .scope module, "dut3" "karatsuba_4" 3 198, 3 132 0, S_0x557cdda62d30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "X"
    .port_info 1 /INPUT 4 "Y"
    .port_info 2 /OUTPUT 8 "Z"
L_0x557cdde89930 .functor BUFZ 4, L_0x557cdde84b50, C4<0000>, C4<0000>, C4<0000>;
L_0x557cdde89c00 .functor BUFZ 4, L_0x557cdde89690, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddeaff20 .functor NOT 1, L_0x557cdde9e0e0, C4<0>, C4<0>, C4<0>;
L_0x557cddeaff90 .functor NOT 1, L_0x557cddea0570, C4<0>, C4<0>, C4<0>;
L_0x557cddeb0000 .functor XOR 1, L_0x557cddeaff20, L_0x557cddeaff90, C4<0>, C4<0>;
L_0x557cddeb5540 .functor BUFZ 4, L_0x557cdde93200, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddeb56f0 .functor BUFZ 4, L_0x557cdde9d030, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddeb57b0 .functor BUFZ 4, L_0x557cddeb5390, C4<0000>, C4<0000>, C4<0000>;
v0x557cddca2c80_0 .net "X", 3 0, L_0x557cdde84b50;  alias, 1 drivers
v0x557cddca2d70_0 .net "Xe", 1 0, L_0x557cdde89890;  1 drivers
v0x557cddca2e60_0 .net "Xn", 1 0, L_0x557cdde897f0;  1 drivers
v0x557cddca2f00_0 .net "Y", 3 0, L_0x557cdde89690;  alias, 1 drivers
v0x557cddca2ff0_0 .net "Ye", 1 0, L_0x557cdde89b60;  1 drivers
v0x557cddca3130_0 .net "Yn", 1 0, L_0x557cdde89a30;  1 drivers
v0x557cddca31f0_0 .net "Z", 7 0, L_0x557cddeb9b40;  alias, 1 drivers
v0x557cddca3300_0 .net *"_s14", 0 0, L_0x557cddeaff20;  1 drivers
v0x557cddca33e0_0 .net *"_s16", 0 0, L_0x557cddeaff90;  1 drivers
v0x557cddca3550_0 .net *"_s23", 3 0, L_0x557cddeb5540;  1 drivers
v0x557cddca3630_0 .net *"_s28", 3 0, L_0x557cddeb56f0;  1 drivers
L_0x7f50614485f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cddca3710_0 .net/2s *"_s31", 1 0, L_0x7f50614485f8;  1 drivers
v0x557cddca37f0_0 .net *"_s36", 3 0, L_0x557cddeb57b0;  1 drivers
v0x557cddca38d0_0 .net *"_s4", 3 0, L_0x557cdde89930;  1 drivers
L_0x7f5061448640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x557cddca39b0_0 .net/2s *"_s40", 1 0, L_0x7f5061448640;  1 drivers
v0x557cddca3a90_0 .net *"_s9", 3 0, L_0x557cdde89c00;  1 drivers
L_0x7f5061448130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca3b70_0 .net "add", 0 0, L_0x7f5061448130;  1 drivers
v0x557cddca3c10_0 .net "big_z0_z2", 7 0, L_0x557cddeb55b0;  1 drivers
v0x557cddca3cd0_0 .net "big_z1", 7 0, L_0x557cddeb5870;  1 drivers
v0x557cddca3d70_0 .net "cout_z1", 0 0, L_0x557cddeb25c0;  1 drivers
v0x557cddca3e10_0 .net "cout_z1_1", 0 0, L_0x557cddead300;  1 drivers
v0x557cddca3eb0_0 .net "dummy_cout", 0 0, L_0x557cddeba030;  1 drivers
v0x557cddca3f50_0 .net "signX", 0 0, L_0x557cdde9e0e0;  1 drivers
v0x557cddca4040_0 .net "signY", 0 0, L_0x557cddea0570;  1 drivers
v0x557cddca4130_0 .net "sign_z3", 0 0, L_0x557cddeb0000;  1 drivers
L_0x7f5061447fc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddca4260_0 .net "sub", 0 0, L_0x7f5061447fc8;  1 drivers
v0x557cddca4410_0 .net "z0", 3 0, L_0x557cdde93200;  1 drivers
v0x557cddca44b0_0 .net "z1", 3 0, L_0x557cddeb5390;  1 drivers
v0x557cddca4550_0 .net "z1_1", 3 0, L_0x557cddeafe10;  1 drivers
v0x557cddca45f0_0 .net "z2", 3 0, L_0x557cdde9d030;  1 drivers
v0x557cddca46b0_0 .net "z3", 3 0, L_0x557cddeab070;  1 drivers
v0x557cddca4770_0 .net "z3_1", 1 0, L_0x557cdde9f750;  1 drivers
v0x557cddca4830_0 .net "z3_2", 1 0, L_0x557cddea1d70;  1 drivers
L_0x557cdde897f0 .part L_0x557cdde89930, 2, 2;
L_0x557cdde89890 .part L_0x557cdde89930, 0, 2;
L_0x557cdde89a30 .part L_0x557cdde89c00, 2, 2;
L_0x557cdde89b60 .part L_0x557cdde89c00, 0, 2;
L_0x557cddeb55b0 .concat8 [ 4 4 0 0], L_0x557cddeb5540, L_0x557cddeb56f0;
L_0x557cddeb5870 .concat8 [ 2 4 2 0], L_0x7f50614485f8, L_0x557cddeb57b0, L_0x7f5061448640;
S_0x557cddbfcf20 .scope module, "A_1" "adder_subtractor_Nbit" 3 155, 3 48 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbfd110 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x7f5061449c78 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
L_0x557cddeab1a0 .functor XOR 4, L_0x7f5061449c78, L_0x557cdde9d030, C4<0000>, C4<0000>;
L_0x557cddead110 .functor NOT 1, L_0x557cddead300, C4<0>, C4<0>, C4<0>;
L_0x557cddead4b0 .functor AND 1, L_0x7f5061448130, L_0x557cddead110, C4<1>, C4<1>;
L_0x557cddead720 .functor NOT 4, L_0x557cddead630, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddead790 .functor AND 4, L_0x557cddead070, L_0x557cddead720, C4<1111>, C4<1111>;
L_0x557cddead850 .functor NOT 4, L_0x557cddead070, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddeaf860 .functor AND 4, L_0x557cddeaf7c0, L_0x557cddeafc10, C4<1111>, C4<1111>;
L_0x557cddeafe10 .functor OR 4, L_0x557cddead790, L_0x557cddeaf860, C4<0000>, C4<0000>;
v0x557cddc0a110_0 .net *"_s0", 3 0, L_0x7f5061449c78;  1 drivers
v0x557cddc0a210_0 .net *"_s10", 3 0, L_0x557cddead720;  1 drivers
L_0x7f50614484d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddc0a2f0_0 .net/2s *"_s18", 2 0, L_0x7f50614484d8;  1 drivers
L_0x7f5061448520 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc0a3b0_0 .net/2s *"_s23", 0 0, L_0x7f5061448520;  1 drivers
v0x557cddc0a490_0 .net *"_s27", 3 0, L_0x557cddeafc10;  1 drivers
v0x557cddc0a5c0_0 .net *"_s4", 0 0, L_0x557cddead110;  1 drivers
v0x557cddc0a6a0_0 .net *"_s8", 3 0, L_0x557cddead630;  1 drivers
v0x557cddc0a780_0 .net "a", 3 0, L_0x557cdde93200;  alias, 1 drivers
v0x557cddc0a840_0 .net "a_or_s", 0 0, L_0x7f5061448130;  alias, 1 drivers
v0x557cddc0a8e0_0 .net "add_1", 3 0, L_0x557cddead9a0;  1 drivers
v0x557cddc0a980_0 .net "b", 3 0, L_0x557cdde9d030;  alias, 1 drivers
v0x557cddc0aa40_0 .net "cout", 0 0, L_0x557cddead300;  alias, 1 drivers
v0x557cddc0ab10_0 .net "diff_is_negative", 0 0, L_0x557cddead4b0;  1 drivers
v0x557cddc0abb0_0 .net "dummy_cout", 0 0, L_0x557cddeafa00;  1 drivers
v0x557cddc0ac80_0 .net "input_b", 3 0, L_0x557cddeab1a0;  1 drivers
v0x557cddc0ad50_0 .net "inverted_out", 3 0, L_0x557cddead850;  1 drivers
v0x557cddc0ae20_0 .net "n_out", 3 0, L_0x557cddeaf860;  1 drivers
v0x557cddc0aee0_0 .net "negated_out", 3 0, L_0x557cddeaf7c0;  1 drivers
v0x557cddc0afd0_0 .net "out", 3 0, L_0x557cddeafe10;  alias, 1 drivers
v0x557cddc0b090_0 .net "p_out", 3 0, L_0x557cddead790;  1 drivers
v0x557cddc0b170_0 .net "t_out", 3 0, L_0x557cddead070;  1 drivers
L_0x557cddead630 .concat [ 1 1 1 1], L_0x557cddead4b0, L_0x557cddead4b0, L_0x557cddead4b0, L_0x557cddead4b0;
L_0x557cddead9a0 .concat8 [ 1 3 0 0], L_0x7f5061448520, L_0x7f50614484d8;
L_0x557cddeafb70 .part L_0x557cddead9a0, 3, 1;
L_0x557cddeafc10 .concat [ 1 1 1 1], L_0x557cddead4b0, L_0x557cddead4b0, L_0x557cddead4b0, L_0x557cddead4b0;
S_0x557cddbfd2c0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddbfcf20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddbfd4b0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddc033b0_0 .net "S", 3 0, L_0x557cddead070;  alias, 1 drivers
v0x557cddc03490_0 .net "a", 3 0, L_0x557cdde93200;  alias, 1 drivers
v0x557cddc03570_0 .net "b", 3 0, L_0x557cddeab1a0;  alias, 1 drivers
v0x557cddc03630_0 .net "carin", 3 0, L_0x557cddead180;  1 drivers
v0x557cddc03710_0 .net "cin", 0 0, L_0x7f5061448130;  alias, 1 drivers
v0x557cddc03850_0 .net "cout", 0 0, L_0x557cddead300;  alias, 1 drivers
L_0x557cddeab830 .part L_0x557cdde93200, 1, 1;
L_0x557cddeab960 .part L_0x557cddeab1a0, 1, 1;
L_0x557cddeaba90 .part L_0x557cddead180, 0, 1;
L_0x557cddeabf20 .part L_0x557cdde93200, 2, 1;
L_0x557cddeac050 .part L_0x557cddeab1a0, 2, 1;
L_0x557cddeac210 .part L_0x557cddead180, 1, 1;
L_0x557cddeac6a0 .part L_0x557cdde93200, 3, 1;
L_0x557cddeac8e0 .part L_0x557cddeab1a0, 3, 1;
L_0x557cddeac9d0 .part L_0x557cddead180, 2, 1;
L_0x557cddeace10 .part L_0x557cdde93200, 0, 1;
L_0x557cddeacf40 .part L_0x557cddeab1a0, 0, 1;
L_0x557cddead070 .concat8 [ 1 1 1 1], L_0x557cddeacbe0, L_0x557cddeab5b0, L_0x557cddeabca0, L_0x557cddeac420;
L_0x557cddead180 .concat8 [ 1 1 1 1], L_0x557cddeacda0, L_0x557cddeab7c0, L_0x557cddeabeb0, L_0x557cddeac630;
L_0x557cddead300 .part L_0x557cddead180, 3, 1;
S_0x557cddbfd5d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddbfd2c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeacda0 .functor OR 1, L_0x557cddeacb70, L_0x557cddeacd30, C4<0>, C4<0>;
v0x557cddbfe460_0 .net "S", 0 0, L_0x557cddeacbe0;  1 drivers
v0x557cddbfe520_0 .net "a", 0 0, L_0x557cddeace10;  1 drivers
v0x557cddbfe5f0_0 .net "b", 0 0, L_0x557cddeacf40;  1 drivers
v0x557cddbfe6f0_0 .net "c_1", 0 0, L_0x557cddeacb70;  1 drivers
v0x557cddbfe7c0_0 .net "c_2", 0 0, L_0x557cddeacd30;  1 drivers
v0x557cddbfe8b0_0 .net "cin", 0 0, L_0x7f5061448130;  alias, 1 drivers
v0x557cddbfe980_0 .net "cout", 0 0, L_0x557cddeacda0;  1 drivers
v0x557cddbfea20_0 .net "h_1_out", 0 0, L_0x557cddeacb00;  1 drivers
S_0x557cddbfd840 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbfd5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeacb00 .functor XOR 1, L_0x557cddeace10, L_0x557cddeacf40, C4<0>, C4<0>;
L_0x557cddeacb70 .functor AND 1, L_0x557cddeace10, L_0x557cddeacf40, C4<1>, C4<1>;
v0x557cddbfdaa0_0 .net "S", 0 0, L_0x557cddeacb00;  alias, 1 drivers
v0x557cddbfdb80_0 .net "a", 0 0, L_0x557cddeace10;  alias, 1 drivers
v0x557cddbfdc40_0 .net "b", 0 0, L_0x557cddeacf40;  alias, 1 drivers
v0x557cddbfdce0_0 .net "cout", 0 0, L_0x557cddeacb70;  alias, 1 drivers
S_0x557cddbfde50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbfd5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeacbe0 .functor XOR 1, L_0x557cddeacb00, L_0x7f5061448130, C4<0>, C4<0>;
L_0x557cddeacd30 .functor AND 1, L_0x557cddeacb00, L_0x7f5061448130, C4<1>, C4<1>;
v0x557cddbfe0b0_0 .net "S", 0 0, L_0x557cddeacbe0;  alias, 1 drivers
v0x557cddbfe170_0 .net "a", 0 0, L_0x557cddeacb00;  alias, 1 drivers
v0x557cddbfe260_0 .net "b", 0 0, L_0x7f5061448130;  alias, 1 drivers
v0x557cddbfe330_0 .net "cout", 0 0, L_0x557cddeacd30;  alias, 1 drivers
S_0x557cddbfeb10 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddbfd2c0;
 .timescale 0 0;
P_0x557cddbfed00 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddbfedc0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddbfeb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeab7c0 .functor OR 1, L_0x557cddeab4f0, L_0x557cddeab700, C4<0>, C4<0>;
v0x557cddbffc90_0 .net "S", 0 0, L_0x557cddeab5b0;  1 drivers
v0x557cddbffd50_0 .net "a", 0 0, L_0x557cddeab830;  1 drivers
v0x557cddbffe20_0 .net "b", 0 0, L_0x557cddeab960;  1 drivers
v0x557cddbfff20_0 .net "c_1", 0 0, L_0x557cddeab4f0;  1 drivers
v0x557cddbffff0_0 .net "c_2", 0 0, L_0x557cddeab700;  1 drivers
v0x557cddc000e0_0 .net "cin", 0 0, L_0x557cddeaba90;  1 drivers
v0x557cddc001b0_0 .net "cout", 0 0, L_0x557cddeab7c0;  1 drivers
v0x557cddc00250_0 .net "h_1_out", 0 0, L_0x557cddeab3e0;  1 drivers
S_0x557cddbff010 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddbfedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeab3e0 .functor XOR 1, L_0x557cddeab830, L_0x557cddeab960, C4<0>, C4<0>;
L_0x557cddeab4f0 .functor AND 1, L_0x557cddeab830, L_0x557cddeab960, C4<1>, C4<1>;
v0x557cddbff2a0_0 .net "S", 0 0, L_0x557cddeab3e0;  alias, 1 drivers
v0x557cddbff380_0 .net "a", 0 0, L_0x557cddeab830;  alias, 1 drivers
v0x557cddbff440_0 .net "b", 0 0, L_0x557cddeab960;  alias, 1 drivers
v0x557cddbff510_0 .net "cout", 0 0, L_0x557cddeab4f0;  alias, 1 drivers
S_0x557cddbff680 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddbfedc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeab5b0 .functor XOR 1, L_0x557cddeab3e0, L_0x557cddeaba90, C4<0>, C4<0>;
L_0x557cddeab700 .functor AND 1, L_0x557cddeab3e0, L_0x557cddeaba90, C4<1>, C4<1>;
v0x557cddbff8e0_0 .net "S", 0 0, L_0x557cddeab5b0;  alias, 1 drivers
v0x557cddbff9a0_0 .net "a", 0 0, L_0x557cddeab3e0;  alias, 1 drivers
v0x557cddbffa90_0 .net "b", 0 0, L_0x557cddeaba90;  alias, 1 drivers
v0x557cddbffb60_0 .net "cout", 0 0, L_0x557cddeab700;  alias, 1 drivers
S_0x557cddc00340 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddbfd2c0;
 .timescale 0 0;
P_0x557cddc00510 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc005d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc00340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeabeb0 .functor OR 1, L_0x557cddeabc30, L_0x557cddeabdf0, C4<0>, C4<0>;
v0x557cddc014d0_0 .net "S", 0 0, L_0x557cddeabca0;  1 drivers
v0x557cddc01590_0 .net "a", 0 0, L_0x557cddeabf20;  1 drivers
v0x557cddc01660_0 .net "b", 0 0, L_0x557cddeac050;  1 drivers
v0x557cddc01760_0 .net "c_1", 0 0, L_0x557cddeabc30;  1 drivers
v0x557cddc01830_0 .net "c_2", 0 0, L_0x557cddeabdf0;  1 drivers
v0x557cddc01920_0 .net "cin", 0 0, L_0x557cddeac210;  1 drivers
v0x557cddc019f0_0 .net "cout", 0 0, L_0x557cddeabeb0;  1 drivers
v0x557cddc01a90_0 .net "h_1_out", 0 0, L_0x557cddeabbc0;  1 drivers
S_0x557cddc00850 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc005d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeabbc0 .functor XOR 1, L_0x557cddeabf20, L_0x557cddeac050, C4<0>, C4<0>;
L_0x557cddeabc30 .functor AND 1, L_0x557cddeabf20, L_0x557cddeac050, C4<1>, C4<1>;
v0x557cddc00ae0_0 .net "S", 0 0, L_0x557cddeabbc0;  alias, 1 drivers
v0x557cddc00bc0_0 .net "a", 0 0, L_0x557cddeabf20;  alias, 1 drivers
v0x557cddc00c80_0 .net "b", 0 0, L_0x557cddeac050;  alias, 1 drivers
v0x557cddc00d50_0 .net "cout", 0 0, L_0x557cddeabc30;  alias, 1 drivers
S_0x557cddc00ec0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc005d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeabca0 .functor XOR 1, L_0x557cddeabbc0, L_0x557cddeac210, C4<0>, C4<0>;
L_0x557cddeabdf0 .functor AND 1, L_0x557cddeabbc0, L_0x557cddeac210, C4<1>, C4<1>;
v0x557cddc01120_0 .net "S", 0 0, L_0x557cddeabca0;  alias, 1 drivers
v0x557cddc011e0_0 .net "a", 0 0, L_0x557cddeabbc0;  alias, 1 drivers
v0x557cddc012d0_0 .net "b", 0 0, L_0x557cddeac210;  alias, 1 drivers
v0x557cddc013a0_0 .net "cout", 0 0, L_0x557cddeabdf0;  alias, 1 drivers
S_0x557cddc01b80 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddbfd2c0;
 .timescale 0 0;
P_0x557cddc01d50 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc01e30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc01b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeac630 .functor OR 1, L_0x557cddeac3b0, L_0x557cddeac570, C4<0>, C4<0>;
v0x557cddc02d00_0 .net "S", 0 0, L_0x557cddeac420;  1 drivers
v0x557cddc02dc0_0 .net "a", 0 0, L_0x557cddeac6a0;  1 drivers
v0x557cddc02e90_0 .net "b", 0 0, L_0x557cddeac8e0;  1 drivers
v0x557cddc02f90_0 .net "c_1", 0 0, L_0x557cddeac3b0;  1 drivers
v0x557cddc03060_0 .net "c_2", 0 0, L_0x557cddeac570;  1 drivers
v0x557cddc03150_0 .net "cin", 0 0, L_0x557cddeac9d0;  1 drivers
v0x557cddc03220_0 .net "cout", 0 0, L_0x557cddeac630;  1 drivers
v0x557cddc032c0_0 .net "h_1_out", 0 0, L_0x557cddeac340;  1 drivers
S_0x557cddc02080 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc01e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeac340 .functor XOR 1, L_0x557cddeac6a0, L_0x557cddeac8e0, C4<0>, C4<0>;
L_0x557cddeac3b0 .functor AND 1, L_0x557cddeac6a0, L_0x557cddeac8e0, C4<1>, C4<1>;
v0x557cddc02310_0 .net "S", 0 0, L_0x557cddeac340;  alias, 1 drivers
v0x557cddc023f0_0 .net "a", 0 0, L_0x557cddeac6a0;  alias, 1 drivers
v0x557cddc024b0_0 .net "b", 0 0, L_0x557cddeac8e0;  alias, 1 drivers
v0x557cddc02580_0 .net "cout", 0 0, L_0x557cddeac3b0;  alias, 1 drivers
S_0x557cddc026f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc01e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeac420 .functor XOR 1, L_0x557cddeac340, L_0x557cddeac9d0, C4<0>, C4<0>;
L_0x557cddeac570 .functor AND 1, L_0x557cddeac340, L_0x557cddeac9d0, C4<1>, C4<1>;
v0x557cddc02950_0 .net "S", 0 0, L_0x557cddeac420;  alias, 1 drivers
v0x557cddc02a10_0 .net "a", 0 0, L_0x557cddeac340;  alias, 1 drivers
v0x557cddc02b00_0 .net "b", 0 0, L_0x557cddeac9d0;  alias, 1 drivers
v0x557cddc02bd0_0 .net "cout", 0 0, L_0x557cddeac570;  alias, 1 drivers
S_0x557cddc039b0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddbfcf20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc03ba0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddc09b10_0 .net "S", 3 0, L_0x557cddeaf7c0;  alias, 1 drivers
v0x557cddc09bf0_0 .net "a", 3 0, L_0x557cddead850;  alias, 1 drivers
v0x557cddc09cd0_0 .net "b", 3 0, L_0x557cddead9a0;  alias, 1 drivers
v0x557cddc09d90_0 .net "carin", 3 0, L_0x557cddeaf8d0;  1 drivers
v0x557cddc09e70_0 .net "cin", 0 0, L_0x557cddeafb70;  1 drivers
v0x557cddc09fb0_0 .net "cout", 0 0, L_0x557cddeafa00;  alias, 1 drivers
L_0x557cddeadf30 .part L_0x557cddead850, 1, 1;
L_0x557cddeae060 .part L_0x557cddead9a0, 1, 1;
L_0x557cddeae190 .part L_0x557cddeaf8d0, 0, 1;
L_0x557cddeae620 .part L_0x557cddead850, 2, 1;
L_0x557cddeae7e0 .part L_0x557cddead9a0, 2, 1;
L_0x557cddeae9a0 .part L_0x557cddeaf8d0, 1, 1;
L_0x557cddeaede0 .part L_0x557cddead850, 3, 1;
L_0x557cddeaef10 .part L_0x557cddead9a0, 3, 1;
L_0x557cddeaf090 .part L_0x557cddeaf8d0, 2, 1;
L_0x557cddeaf560 .part L_0x557cddead850, 0, 1;
L_0x557cddeaf690 .part L_0x557cddead9a0, 0, 1;
L_0x557cddeaf7c0 .concat8 [ 1 1 1 1], L_0x557cddeaf2a0, L_0x557cddeadcb0, L_0x557cddeae3a0, L_0x557cddeaebb0;
L_0x557cddeaf8d0 .concat8 [ 1 1 1 1], L_0x557cddeaf4f0, L_0x557cddeadec0, L_0x557cddeae5b0, L_0x557cddeaed70;
L_0x557cddeafa00 .part L_0x557cddeaf8d0, 3, 1;
S_0x557cddc03cc0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc039b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeaf4f0 .functor OR 1, L_0x557cddeaf230, L_0x557cddeaf3f0, C4<0>, C4<0>;
v0x557cddc04bc0_0 .net "S", 0 0, L_0x557cddeaf2a0;  1 drivers
v0x557cddc04c80_0 .net "a", 0 0, L_0x557cddeaf560;  1 drivers
v0x557cddc04d50_0 .net "b", 0 0, L_0x557cddeaf690;  1 drivers
v0x557cddc04e50_0 .net "c_1", 0 0, L_0x557cddeaf230;  1 drivers
v0x557cddc04f20_0 .net "c_2", 0 0, L_0x557cddeaf3f0;  1 drivers
v0x557cddc05010_0 .net "cin", 0 0, L_0x557cddeafb70;  alias, 1 drivers
v0x557cddc050e0_0 .net "cout", 0 0, L_0x557cddeaf4f0;  1 drivers
v0x557cddc05180_0 .net "h_1_out", 0 0, L_0x557cddeaf1c0;  1 drivers
S_0x557cddc03f40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc03cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaf1c0 .functor XOR 1, L_0x557cddeaf560, L_0x557cddeaf690, C4<0>, C4<0>;
L_0x557cddeaf230 .functor AND 1, L_0x557cddeaf560, L_0x557cddeaf690, C4<1>, C4<1>;
v0x557cddc041d0_0 .net "S", 0 0, L_0x557cddeaf1c0;  alias, 1 drivers
v0x557cddc042b0_0 .net "a", 0 0, L_0x557cddeaf560;  alias, 1 drivers
v0x557cddc04370_0 .net "b", 0 0, L_0x557cddeaf690;  alias, 1 drivers
v0x557cddc04440_0 .net "cout", 0 0, L_0x557cddeaf230;  alias, 1 drivers
S_0x557cddc045b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc03cc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaf2a0 .functor XOR 1, L_0x557cddeaf1c0, L_0x557cddeafb70, C4<0>, C4<0>;
L_0x557cddeaf3f0 .functor AND 1, L_0x557cddeaf1c0, L_0x557cddeafb70, C4<1>, C4<1>;
v0x557cddc04810_0 .net "S", 0 0, L_0x557cddeaf2a0;  alias, 1 drivers
v0x557cddc048d0_0 .net "a", 0 0, L_0x557cddeaf1c0;  alias, 1 drivers
v0x557cddc049c0_0 .net "b", 0 0, L_0x557cddeafb70;  alias, 1 drivers
v0x557cddc04a90_0 .net "cout", 0 0, L_0x557cddeaf3f0;  alias, 1 drivers
S_0x557cddc05270 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc039b0;
 .timescale 0 0;
P_0x557cddc05460 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc05520 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc05270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeadec0 .functor OR 1, L_0x557cddeadbf0, L_0x557cddeade00, C4<0>, C4<0>;
v0x557cddc063f0_0 .net "S", 0 0, L_0x557cddeadcb0;  1 drivers
v0x557cddc064b0_0 .net "a", 0 0, L_0x557cddeadf30;  1 drivers
v0x557cddc06580_0 .net "b", 0 0, L_0x557cddeae060;  1 drivers
v0x557cddc06680_0 .net "c_1", 0 0, L_0x557cddeadbf0;  1 drivers
v0x557cddc06750_0 .net "c_2", 0 0, L_0x557cddeade00;  1 drivers
v0x557cddc06840_0 .net "cin", 0 0, L_0x557cddeae190;  1 drivers
v0x557cddc06910_0 .net "cout", 0 0, L_0x557cddeadec0;  1 drivers
v0x557cddc069b0_0 .net "h_1_out", 0 0, L_0x557cddeadae0;  1 drivers
S_0x557cddc05770 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc05520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeadae0 .functor XOR 1, L_0x557cddeadf30, L_0x557cddeae060, C4<0>, C4<0>;
L_0x557cddeadbf0 .functor AND 1, L_0x557cddeadf30, L_0x557cddeae060, C4<1>, C4<1>;
v0x557cddc05a00_0 .net "S", 0 0, L_0x557cddeadae0;  alias, 1 drivers
v0x557cddc05ae0_0 .net "a", 0 0, L_0x557cddeadf30;  alias, 1 drivers
v0x557cddc05ba0_0 .net "b", 0 0, L_0x557cddeae060;  alias, 1 drivers
v0x557cddc05c70_0 .net "cout", 0 0, L_0x557cddeadbf0;  alias, 1 drivers
S_0x557cddc05de0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc05520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeadcb0 .functor XOR 1, L_0x557cddeadae0, L_0x557cddeae190, C4<0>, C4<0>;
L_0x557cddeade00 .functor AND 1, L_0x557cddeadae0, L_0x557cddeae190, C4<1>, C4<1>;
v0x557cddc06040_0 .net "S", 0 0, L_0x557cddeadcb0;  alias, 1 drivers
v0x557cddc06100_0 .net "a", 0 0, L_0x557cddeadae0;  alias, 1 drivers
v0x557cddc061f0_0 .net "b", 0 0, L_0x557cddeae190;  alias, 1 drivers
v0x557cddc062c0_0 .net "cout", 0 0, L_0x557cddeade00;  alias, 1 drivers
S_0x557cddc06aa0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddc039b0;
 .timescale 0 0;
P_0x557cddc06c70 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc06d30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc06aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeae5b0 .functor OR 1, L_0x557cddeae330, L_0x557cddeae4f0, C4<0>, C4<0>;
v0x557cddc07c30_0 .net "S", 0 0, L_0x557cddeae3a0;  1 drivers
v0x557cddc07cf0_0 .net "a", 0 0, L_0x557cddeae620;  1 drivers
v0x557cddc07dc0_0 .net "b", 0 0, L_0x557cddeae7e0;  1 drivers
v0x557cddc07ec0_0 .net "c_1", 0 0, L_0x557cddeae330;  1 drivers
v0x557cddc07f90_0 .net "c_2", 0 0, L_0x557cddeae4f0;  1 drivers
v0x557cddc08080_0 .net "cin", 0 0, L_0x557cddeae9a0;  1 drivers
v0x557cddc08150_0 .net "cout", 0 0, L_0x557cddeae5b0;  1 drivers
v0x557cddc081f0_0 .net "h_1_out", 0 0, L_0x557cddeae2c0;  1 drivers
S_0x557cddc06fb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc06d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeae2c0 .functor XOR 1, L_0x557cddeae620, L_0x557cddeae7e0, C4<0>, C4<0>;
L_0x557cddeae330 .functor AND 1, L_0x557cddeae620, L_0x557cddeae7e0, C4<1>, C4<1>;
v0x557cddc07240_0 .net "S", 0 0, L_0x557cddeae2c0;  alias, 1 drivers
v0x557cddc07320_0 .net "a", 0 0, L_0x557cddeae620;  alias, 1 drivers
v0x557cddc073e0_0 .net "b", 0 0, L_0x557cddeae7e0;  alias, 1 drivers
v0x557cddc074b0_0 .net "cout", 0 0, L_0x557cddeae330;  alias, 1 drivers
S_0x557cddc07620 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc06d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeae3a0 .functor XOR 1, L_0x557cddeae2c0, L_0x557cddeae9a0, C4<0>, C4<0>;
L_0x557cddeae4f0 .functor AND 1, L_0x557cddeae2c0, L_0x557cddeae9a0, C4<1>, C4<1>;
v0x557cddc07880_0 .net "S", 0 0, L_0x557cddeae3a0;  alias, 1 drivers
v0x557cddc07940_0 .net "a", 0 0, L_0x557cddeae2c0;  alias, 1 drivers
v0x557cddc07a30_0 .net "b", 0 0, L_0x557cddeae9a0;  alias, 1 drivers
v0x557cddc07b00_0 .net "cout", 0 0, L_0x557cddeae4f0;  alias, 1 drivers
S_0x557cddc082e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddc039b0;
 .timescale 0 0;
P_0x557cddc084b0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc08590 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc082e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeaed70 .functor OR 1, L_0x557cddeaeb40, L_0x557cddeaecb0, C4<0>, C4<0>;
v0x557cddc09460_0 .net "S", 0 0, L_0x557cddeaebb0;  1 drivers
v0x557cddc09520_0 .net "a", 0 0, L_0x557cddeaede0;  1 drivers
v0x557cddc095f0_0 .net "b", 0 0, L_0x557cddeaef10;  1 drivers
v0x557cddc096f0_0 .net "c_1", 0 0, L_0x557cddeaeb40;  1 drivers
v0x557cddc097c0_0 .net "c_2", 0 0, L_0x557cddeaecb0;  1 drivers
v0x557cddc098b0_0 .net "cin", 0 0, L_0x557cddeaf090;  1 drivers
v0x557cddc09980_0 .net "cout", 0 0, L_0x557cddeaed70;  1 drivers
v0x557cddc09a20_0 .net "h_1_out", 0 0, L_0x557cddeaead0;  1 drivers
S_0x557cddc087e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc08590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaead0 .functor XOR 1, L_0x557cddeaede0, L_0x557cddeaef10, C4<0>, C4<0>;
L_0x557cddeaeb40 .functor AND 1, L_0x557cddeaede0, L_0x557cddeaef10, C4<1>, C4<1>;
v0x557cddc08a70_0 .net "S", 0 0, L_0x557cddeaead0;  alias, 1 drivers
v0x557cddc08b50_0 .net "a", 0 0, L_0x557cddeaede0;  alias, 1 drivers
v0x557cddc08c10_0 .net "b", 0 0, L_0x557cddeaef10;  alias, 1 drivers
v0x557cddc08ce0_0 .net "cout", 0 0, L_0x557cddeaeb40;  alias, 1 drivers
S_0x557cddc08e50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc08590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaebb0 .functor XOR 1, L_0x557cddeaead0, L_0x557cddeaf090, C4<0>, C4<0>;
L_0x557cddeaecb0 .functor AND 1, L_0x557cddeaead0, L_0x557cddeaf090, C4<1>, C4<1>;
v0x557cddc090b0_0 .net "S", 0 0, L_0x557cddeaebb0;  alias, 1 drivers
v0x557cddc09170_0 .net "a", 0 0, L_0x557cddeaead0;  alias, 1 drivers
v0x557cddc09260_0 .net "b", 0 0, L_0x557cddeaf090;  alias, 1 drivers
v0x557cddc09330_0 .net "cout", 0 0, L_0x557cddeaecb0;  alias, 1 drivers
S_0x557cddc0b310 .scope module, "A_2" "adder_subtractor_Nbit" 3 160, 3 48 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 4 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc0b4b0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000100>;
L_0x557cddeb02c0 .functor XOR 4, L_0x557cddeb0110, L_0x557cddeab070, C4<0000>, C4<0000>;
L_0x557cddeb23d0 .functor NOT 1, L_0x557cddeb25c0, C4<0>, C4<0>, C4<0>;
L_0x557cddeb2790 .functor AND 1, L_0x557cddeb0000, L_0x557cddeb23d0, C4<1>, C4<1>;
L_0x557cddeb2980 .functor NOT 4, L_0x557cddeb2800, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddeb29f0 .functor AND 4, L_0x557cddeb2330, L_0x557cddeb2980, C4<1111>, C4<1111>;
L_0x557cddeb2ab0 .functor NOT 4, L_0x557cddeb2330, C4<0000>, C4<0000>, C4<0000>;
L_0x557cddeb4de0 .functor AND 4, L_0x557cddeb4d40, L_0x557cddeb5190, C4<1111>, C4<1111>;
L_0x557cddeb5390 .functor OR 4, L_0x557cddeb29f0, L_0x557cddeb4de0, C4<0000>, C4<0000>;
v0x557cddc18510_0 .net *"_s0", 3 0, L_0x557cddeb0110;  1 drivers
v0x557cddc18610_0 .net *"_s10", 3 0, L_0x557cddeb2980;  1 drivers
L_0x7f5061448568 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x557cddc186f0_0 .net/2s *"_s18", 2 0, L_0x7f5061448568;  1 drivers
L_0x7f50614485b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc187b0_0 .net/2s *"_s23", 0 0, L_0x7f50614485b0;  1 drivers
v0x557cddc18890_0 .net *"_s27", 3 0, L_0x557cddeb5190;  1 drivers
v0x557cddc189c0_0 .net *"_s4", 0 0, L_0x557cddeb23d0;  1 drivers
v0x557cddc18aa0_0 .net *"_s8", 3 0, L_0x557cddeb2800;  1 drivers
v0x557cddc18b80_0 .net "a", 3 0, L_0x557cddeafe10;  alias, 1 drivers
v0x557cddc18c90_0 .net "a_or_s", 0 0, L_0x557cddeb0000;  alias, 1 drivers
v0x557cddc18d30_0 .net "add_1", 3 0, L_0x557cddeb2c00;  1 drivers
v0x557cddc18df0_0 .net "b", 3 0, L_0x557cddeab070;  alias, 1 drivers
v0x557cddc18eb0_0 .net "cout", 0 0, L_0x557cddeb25c0;  alias, 1 drivers
v0x557cddc18f50_0 .net "diff_is_negative", 0 0, L_0x557cddeb2790;  1 drivers
v0x557cddc18ff0_0 .net "dummy_cout", 0 0, L_0x557cddeb4f80;  1 drivers
v0x557cddc19090_0 .net "input_b", 3 0, L_0x557cddeb02c0;  1 drivers
v0x557cddc19160_0 .net "inverted_out", 3 0, L_0x557cddeb2ab0;  1 drivers
v0x557cddc19230_0 .net "n_out", 3 0, L_0x557cddeb4de0;  1 drivers
v0x557cddc19400_0 .net "negated_out", 3 0, L_0x557cddeb4d40;  1 drivers
v0x557cddc194f0_0 .net "out", 3 0, L_0x557cddeb5390;  alias, 1 drivers
v0x557cddc195b0_0 .net "p_out", 3 0, L_0x557cddeb29f0;  1 drivers
v0x557cddc19690_0 .net "t_out", 3 0, L_0x557cddeb2330;  1 drivers
L_0x557cddeb0110 .concat [ 1 1 1 1], L_0x557cddeb0000, L_0x557cddeb0000, L_0x557cddeb0000, L_0x557cddeb0000;
L_0x557cddeb2800 .concat [ 1 1 1 1], L_0x557cddeb2790, L_0x557cddeb2790, L_0x557cddeb2790, L_0x557cddeb2790;
L_0x557cddeb2c00 .concat8 [ 1 3 0 0], L_0x7f50614485b0, L_0x7f5061448568;
L_0x557cddeb50f0 .part L_0x557cddeb2c00, 3, 1;
L_0x557cddeb5190 .concat [ 1 1 1 1], L_0x557cddeb2790, L_0x557cddeb2790, L_0x557cddeb2790, L_0x557cddeb2790;
S_0x557cddc0b600 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc0b310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc0b7d0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddc117c0_0 .net "S", 3 0, L_0x557cddeb2330;  alias, 1 drivers
v0x557cddc118a0_0 .net "a", 3 0, L_0x557cddeafe10;  alias, 1 drivers
v0x557cddc11960_0 .net "b", 3 0, L_0x557cddeb02c0;  alias, 1 drivers
v0x557cddc11a30_0 .net "carin", 3 0, L_0x557cddeb2440;  1 drivers
v0x557cddc11b10_0 .net "cin", 0 0, L_0x557cddeb0000;  alias, 1 drivers
v0x557cddc11c50_0 .net "cout", 0 0, L_0x557cddeb25c0;  alias, 1 drivers
L_0x557cddeb0870 .part L_0x557cddeafe10, 1, 1;
L_0x557cddeb09c0 .part L_0x557cddeb02c0, 1, 1;
L_0x557cddeb0af0 .part L_0x557cddeb2440, 0, 1;
L_0x557cddeb1040 .part L_0x557cddeafe10, 2, 1;
L_0x557cddeb1170 .part L_0x557cddeb02c0, 2, 1;
L_0x557cddeb1330 .part L_0x557cddeb2440, 1, 1;
L_0x557cddeb1880 .part L_0x557cddeafe10, 3, 1;
L_0x557cddeb19b0 .part L_0x557cddeb02c0, 3, 1;
L_0x557cddeb1b30 .part L_0x557cddeb2440, 2, 1;
L_0x557cddeb2050 .part L_0x557cddeafe10, 0, 1;
L_0x557cddeb2290 .part L_0x557cddeb02c0, 0, 1;
L_0x557cddeb2330 .concat8 [ 1 1 1 1], L_0x557cddeb1da0, L_0x557cddeb0600, L_0x557cddeb0d40, L_0x557cddeb1580;
L_0x557cddeb2440 .concat8 [ 1 1 1 1], L_0x557cddeb1fc0, L_0x557cddeb07e0, L_0x557cddeb0fb0, L_0x557cddeb17f0;
L_0x557cddeb25c0 .part L_0x557cddeb2440, 3, 1;
S_0x557cddc0b950 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc0b600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb1fc0 .functor OR 1, L_0x557cddeb1d10, L_0x557cddeb1f30, C4<0>, C4<0>;
v0x557cddc0c870_0 .net "S", 0 0, L_0x557cddeb1da0;  1 drivers
v0x557cddc0c930_0 .net "a", 0 0, L_0x557cddeb2050;  1 drivers
v0x557cddc0ca00_0 .net "b", 0 0, L_0x557cddeb2290;  1 drivers
v0x557cddc0cb00_0 .net "c_1", 0 0, L_0x557cddeb1d10;  1 drivers
v0x557cddc0cbd0_0 .net "c_2", 0 0, L_0x557cddeb1f30;  1 drivers
v0x557cddc0ccc0_0 .net "cin", 0 0, L_0x557cddeb0000;  alias, 1 drivers
v0x557cddc0cd90_0 .net "cout", 0 0, L_0x557cddeb1fc0;  1 drivers
v0x557cddc0ce30_0 .net "h_1_out", 0 0, L_0x557cddeb1c60;  1 drivers
S_0x557cddc0bbf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc0b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb1c60 .functor XOR 1, L_0x557cddeb2050, L_0x557cddeb2290, C4<0>, C4<0>;
L_0x557cddeb1d10 .functor AND 1, L_0x557cddeb2050, L_0x557cddeb2290, C4<1>, C4<1>;
v0x557cddc0be80_0 .net "S", 0 0, L_0x557cddeb1c60;  alias, 1 drivers
v0x557cddc0bf60_0 .net "a", 0 0, L_0x557cddeb2050;  alias, 1 drivers
v0x557cddc0c020_0 .net "b", 0 0, L_0x557cddeb2290;  alias, 1 drivers
v0x557cddc0c0f0_0 .net "cout", 0 0, L_0x557cddeb1d10;  alias, 1 drivers
S_0x557cddc0c260 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc0b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb1da0 .functor XOR 1, L_0x557cddeb1c60, L_0x557cddeb0000, C4<0>, C4<0>;
L_0x557cddeb1f30 .functor AND 1, L_0x557cddeb1c60, L_0x557cddeb0000, C4<1>, C4<1>;
v0x557cddc0c4c0_0 .net "S", 0 0, L_0x557cddeb1da0;  alias, 1 drivers
v0x557cddc0c580_0 .net "a", 0 0, L_0x557cddeb1c60;  alias, 1 drivers
v0x557cddc0c670_0 .net "b", 0 0, L_0x557cddeb0000;  alias, 1 drivers
v0x557cddc0c740_0 .net "cout", 0 0, L_0x557cddeb1f30;  alias, 1 drivers
S_0x557cddc0cf20 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc0b600;
 .timescale 0 0;
P_0x557cddc0d110 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc0d1d0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc0cf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb07e0 .functor OR 1, L_0x557cddeb0520, L_0x557cddeb0700, C4<0>, C4<0>;
v0x557cddc0e0a0_0 .net "S", 0 0, L_0x557cddeb0600;  1 drivers
v0x557cddc0e160_0 .net "a", 0 0, L_0x557cddeb0870;  1 drivers
v0x557cddc0e230_0 .net "b", 0 0, L_0x557cddeb09c0;  1 drivers
v0x557cddc0e330_0 .net "c_1", 0 0, L_0x557cddeb0520;  1 drivers
v0x557cddc0e400_0 .net "c_2", 0 0, L_0x557cddeb0700;  1 drivers
v0x557cddc0e4f0_0 .net "cin", 0 0, L_0x557cddeb0af0;  1 drivers
v0x557cddc0e5c0_0 .net "cout", 0 0, L_0x557cddeb07e0;  1 drivers
v0x557cddc0e660_0 .net "h_1_out", 0 0, L_0x557cddeb03d0;  1 drivers
S_0x557cddc0d420 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc0d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb03d0 .functor XOR 1, L_0x557cddeb0870, L_0x557cddeb09c0, C4<0>, C4<0>;
L_0x557cddeb0520 .functor AND 1, L_0x557cddeb0870, L_0x557cddeb09c0, C4<1>, C4<1>;
v0x557cddc0d6b0_0 .net "S", 0 0, L_0x557cddeb03d0;  alias, 1 drivers
v0x557cddc0d790_0 .net "a", 0 0, L_0x557cddeb0870;  alias, 1 drivers
v0x557cddc0d850_0 .net "b", 0 0, L_0x557cddeb09c0;  alias, 1 drivers
v0x557cddc0d920_0 .net "cout", 0 0, L_0x557cddeb0520;  alias, 1 drivers
S_0x557cddc0da90 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc0d1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb0600 .functor XOR 1, L_0x557cddeb03d0, L_0x557cddeb0af0, C4<0>, C4<0>;
L_0x557cddeb0700 .functor AND 1, L_0x557cddeb03d0, L_0x557cddeb0af0, C4<1>, C4<1>;
v0x557cddc0dcf0_0 .net "S", 0 0, L_0x557cddeb0600;  alias, 1 drivers
v0x557cddc0ddb0_0 .net "a", 0 0, L_0x557cddeb03d0;  alias, 1 drivers
v0x557cddc0dea0_0 .net "b", 0 0, L_0x557cddeb0af0;  alias, 1 drivers
v0x557cddc0df70_0 .net "cout", 0 0, L_0x557cddeb0700;  alias, 1 drivers
S_0x557cddc0e750 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddc0b600;
 .timescale 0 0;
P_0x557cddc0e920 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc0e9e0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc0e750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb0fb0 .functor OR 1, L_0x557cddeb0cb0, L_0x557cddeb0ed0, C4<0>, C4<0>;
v0x557cddc0f8e0_0 .net "S", 0 0, L_0x557cddeb0d40;  1 drivers
v0x557cddc0f9a0_0 .net "a", 0 0, L_0x557cddeb1040;  1 drivers
v0x557cddc0fa70_0 .net "b", 0 0, L_0x557cddeb1170;  1 drivers
v0x557cddc0fb70_0 .net "c_1", 0 0, L_0x557cddeb0cb0;  1 drivers
v0x557cddc0fc40_0 .net "c_2", 0 0, L_0x557cddeb0ed0;  1 drivers
v0x557cddc0fd30_0 .net "cin", 0 0, L_0x557cddeb1330;  1 drivers
v0x557cddc0fe00_0 .net "cout", 0 0, L_0x557cddeb0fb0;  1 drivers
v0x557cddc0fea0_0 .net "h_1_out", 0 0, L_0x557cddeb0c20;  1 drivers
S_0x557cddc0ec60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc0e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb0c20 .functor XOR 1, L_0x557cddeb1040, L_0x557cddeb1170, C4<0>, C4<0>;
L_0x557cddeb0cb0 .functor AND 1, L_0x557cddeb1040, L_0x557cddeb1170, C4<1>, C4<1>;
v0x557cddc0eef0_0 .net "S", 0 0, L_0x557cddeb0c20;  alias, 1 drivers
v0x557cddc0efd0_0 .net "a", 0 0, L_0x557cddeb1040;  alias, 1 drivers
v0x557cddc0f090_0 .net "b", 0 0, L_0x557cddeb1170;  alias, 1 drivers
v0x557cddc0f160_0 .net "cout", 0 0, L_0x557cddeb0cb0;  alias, 1 drivers
S_0x557cddc0f2d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc0e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb0d40 .functor XOR 1, L_0x557cddeb0c20, L_0x557cddeb1330, C4<0>, C4<0>;
L_0x557cddeb0ed0 .functor AND 1, L_0x557cddeb0c20, L_0x557cddeb1330, C4<1>, C4<1>;
v0x557cddc0f530_0 .net "S", 0 0, L_0x557cddeb0d40;  alias, 1 drivers
v0x557cddc0f5f0_0 .net "a", 0 0, L_0x557cddeb0c20;  alias, 1 drivers
v0x557cddc0f6e0_0 .net "b", 0 0, L_0x557cddeb1330;  alias, 1 drivers
v0x557cddc0f7b0_0 .net "cout", 0 0, L_0x557cddeb0ed0;  alias, 1 drivers
S_0x557cddc0ff90 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddc0b600;
 .timescale 0 0;
P_0x557cddc10160 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc10240 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc0ff90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb17f0 .functor OR 1, L_0x557cddeb14f0, L_0x557cddeb1710, C4<0>, C4<0>;
v0x557cddc11110_0 .net "S", 0 0, L_0x557cddeb1580;  1 drivers
v0x557cddc111d0_0 .net "a", 0 0, L_0x557cddeb1880;  1 drivers
v0x557cddc112a0_0 .net "b", 0 0, L_0x557cddeb19b0;  1 drivers
v0x557cddc113a0_0 .net "c_1", 0 0, L_0x557cddeb14f0;  1 drivers
v0x557cddc11470_0 .net "c_2", 0 0, L_0x557cddeb1710;  1 drivers
v0x557cddc11560_0 .net "cin", 0 0, L_0x557cddeb1b30;  1 drivers
v0x557cddc11630_0 .net "cout", 0 0, L_0x557cddeb17f0;  1 drivers
v0x557cddc116d0_0 .net "h_1_out", 0 0, L_0x557cddeb1460;  1 drivers
S_0x557cddc10490 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc10240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb1460 .functor XOR 1, L_0x557cddeb1880, L_0x557cddeb19b0, C4<0>, C4<0>;
L_0x557cddeb14f0 .functor AND 1, L_0x557cddeb1880, L_0x557cddeb19b0, C4<1>, C4<1>;
v0x557cddc10720_0 .net "S", 0 0, L_0x557cddeb1460;  alias, 1 drivers
v0x557cddc10800_0 .net "a", 0 0, L_0x557cddeb1880;  alias, 1 drivers
v0x557cddc108c0_0 .net "b", 0 0, L_0x557cddeb19b0;  alias, 1 drivers
v0x557cddc10990_0 .net "cout", 0 0, L_0x557cddeb14f0;  alias, 1 drivers
S_0x557cddc10b00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc10240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb1580 .functor XOR 1, L_0x557cddeb1460, L_0x557cddeb1b30, C4<0>, C4<0>;
L_0x557cddeb1710 .functor AND 1, L_0x557cddeb1460, L_0x557cddeb1b30, C4<1>, C4<1>;
v0x557cddc10d60_0 .net "S", 0 0, L_0x557cddeb1580;  alias, 1 drivers
v0x557cddc10e20_0 .net "a", 0 0, L_0x557cddeb1460;  alias, 1 drivers
v0x557cddc10f10_0 .net "b", 0 0, L_0x557cddeb1b30;  alias, 1 drivers
v0x557cddc10fe0_0 .net "cout", 0 0, L_0x557cddeb1710;  alias, 1 drivers
S_0x557cddc11db0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc0b310;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc11fa0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddc17f10_0 .net "S", 3 0, L_0x557cddeb4d40;  alias, 1 drivers
v0x557cddc17ff0_0 .net "a", 3 0, L_0x557cddeb2ab0;  alias, 1 drivers
v0x557cddc180d0_0 .net "b", 3 0, L_0x557cddeb2c00;  alias, 1 drivers
v0x557cddc18190_0 .net "carin", 3 0, L_0x557cddeb4e50;  1 drivers
v0x557cddc18270_0 .net "cin", 0 0, L_0x557cddeb50f0;  1 drivers
v0x557cddc183b0_0 .net "cout", 0 0, L_0x557cddeb4f80;  alias, 1 drivers
L_0x557cddeb3230 .part L_0x557cddeb2ab0, 1, 1;
L_0x557cddeb3380 .part L_0x557cddeb2c00, 1, 1;
L_0x557cddeb34b0 .part L_0x557cddeb4e50, 0, 1;
L_0x557cddeb3a00 .part L_0x557cddeb2ab0, 2, 1;
L_0x557cddeb3bc0 .part L_0x557cddeb2c00, 2, 1;
L_0x557cddeb3d80 .part L_0x557cddeb4e50, 1, 1;
L_0x557cddeb4280 .part L_0x557cddeb2ab0, 3, 1;
L_0x557cddeb43b0 .part L_0x557cddeb2c00, 3, 1;
L_0x557cddeb4530 .part L_0x557cddeb4e50, 2, 1;
L_0x557cddeb4ae0 .part L_0x557cddeb2ab0, 0, 1;
L_0x557cddeb4c10 .part L_0x557cddeb2c00, 0, 1;
L_0x557cddeb4d40 .concat8 [ 1 1 1 1], L_0x557cddeb47a0, L_0x557cddeb2f30, L_0x557cddeb3700, L_0x557cddeb3fd0;
L_0x557cddeb4e50 .concat8 [ 1 1 1 1], L_0x557cddeb4a50, L_0x557cddeb31a0, L_0x557cddeb3970, L_0x557cddeb41f0;
L_0x557cddeb4f80 .part L_0x557cddeb4e50, 3, 1;
S_0x557cddc120c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc11db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb4a50 .functor OR 1, L_0x557cddeb4710, L_0x557cddeb4930, C4<0>, C4<0>;
v0x557cddc12fc0_0 .net "S", 0 0, L_0x557cddeb47a0;  1 drivers
v0x557cddc13080_0 .net "a", 0 0, L_0x557cddeb4ae0;  1 drivers
v0x557cddc13150_0 .net "b", 0 0, L_0x557cddeb4c10;  1 drivers
v0x557cddc13250_0 .net "c_1", 0 0, L_0x557cddeb4710;  1 drivers
v0x557cddc13320_0 .net "c_2", 0 0, L_0x557cddeb4930;  1 drivers
v0x557cddc13410_0 .net "cin", 0 0, L_0x557cddeb50f0;  alias, 1 drivers
v0x557cddc134e0_0 .net "cout", 0 0, L_0x557cddeb4a50;  1 drivers
v0x557cddc13580_0 .net "h_1_out", 0 0, L_0x557cddeb4660;  1 drivers
S_0x557cddc12340 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc120c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb4660 .functor XOR 1, L_0x557cddeb4ae0, L_0x557cddeb4c10, C4<0>, C4<0>;
L_0x557cddeb4710 .functor AND 1, L_0x557cddeb4ae0, L_0x557cddeb4c10, C4<1>, C4<1>;
v0x557cddc125d0_0 .net "S", 0 0, L_0x557cddeb4660;  alias, 1 drivers
v0x557cddc126b0_0 .net "a", 0 0, L_0x557cddeb4ae0;  alias, 1 drivers
v0x557cddc12770_0 .net "b", 0 0, L_0x557cddeb4c10;  alias, 1 drivers
v0x557cddc12840_0 .net "cout", 0 0, L_0x557cddeb4710;  alias, 1 drivers
S_0x557cddc129b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc120c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb47a0 .functor XOR 1, L_0x557cddeb4660, L_0x557cddeb50f0, C4<0>, C4<0>;
L_0x557cddeb4930 .functor AND 1, L_0x557cddeb4660, L_0x557cddeb50f0, C4<1>, C4<1>;
v0x557cddc12c10_0 .net "S", 0 0, L_0x557cddeb47a0;  alias, 1 drivers
v0x557cddc12cd0_0 .net "a", 0 0, L_0x557cddeb4660;  alias, 1 drivers
v0x557cddc12dc0_0 .net "b", 0 0, L_0x557cddeb50f0;  alias, 1 drivers
v0x557cddc12e90_0 .net "cout", 0 0, L_0x557cddeb4930;  alias, 1 drivers
S_0x557cddc13670 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc11db0;
 .timescale 0 0;
P_0x557cddc13860 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc13920 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc13670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb31a0 .functor OR 1, L_0x557cddeb2e50, L_0x557cddeb30c0, C4<0>, C4<0>;
v0x557cddc147f0_0 .net "S", 0 0, L_0x557cddeb2f30;  1 drivers
v0x557cddc148b0_0 .net "a", 0 0, L_0x557cddeb3230;  1 drivers
v0x557cddc14980_0 .net "b", 0 0, L_0x557cddeb3380;  1 drivers
v0x557cddc14a80_0 .net "c_1", 0 0, L_0x557cddeb2e50;  1 drivers
v0x557cddc14b50_0 .net "c_2", 0 0, L_0x557cddeb30c0;  1 drivers
v0x557cddc14c40_0 .net "cin", 0 0, L_0x557cddeb34b0;  1 drivers
v0x557cddc14d10_0 .net "cout", 0 0, L_0x557cddeb31a0;  1 drivers
v0x557cddc14db0_0 .net "h_1_out", 0 0, L_0x557cddeb2d40;  1 drivers
S_0x557cddc13b70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc13920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb2d40 .functor XOR 1, L_0x557cddeb3230, L_0x557cddeb3380, C4<0>, C4<0>;
L_0x557cddeb2e50 .functor AND 1, L_0x557cddeb3230, L_0x557cddeb3380, C4<1>, C4<1>;
v0x557cddc13e00_0 .net "S", 0 0, L_0x557cddeb2d40;  alias, 1 drivers
v0x557cddc13ee0_0 .net "a", 0 0, L_0x557cddeb3230;  alias, 1 drivers
v0x557cddc13fa0_0 .net "b", 0 0, L_0x557cddeb3380;  alias, 1 drivers
v0x557cddc14070_0 .net "cout", 0 0, L_0x557cddeb2e50;  alias, 1 drivers
S_0x557cddc141e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc13920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb2f30 .functor XOR 1, L_0x557cddeb2d40, L_0x557cddeb34b0, C4<0>, C4<0>;
L_0x557cddeb30c0 .functor AND 1, L_0x557cddeb2d40, L_0x557cddeb34b0, C4<1>, C4<1>;
v0x557cddc14440_0 .net "S", 0 0, L_0x557cddeb2f30;  alias, 1 drivers
v0x557cddc14500_0 .net "a", 0 0, L_0x557cddeb2d40;  alias, 1 drivers
v0x557cddc145f0_0 .net "b", 0 0, L_0x557cddeb34b0;  alias, 1 drivers
v0x557cddc146c0_0 .net "cout", 0 0, L_0x557cddeb30c0;  alias, 1 drivers
S_0x557cddc14ea0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddc11db0;
 .timescale 0 0;
P_0x557cddc15070 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc15130 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc14ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb3970 .functor OR 1, L_0x557cddeb3670, L_0x557cddeb3890, C4<0>, C4<0>;
v0x557cddc16030_0 .net "S", 0 0, L_0x557cddeb3700;  1 drivers
v0x557cddc160f0_0 .net "a", 0 0, L_0x557cddeb3a00;  1 drivers
v0x557cddc161c0_0 .net "b", 0 0, L_0x557cddeb3bc0;  1 drivers
v0x557cddc162c0_0 .net "c_1", 0 0, L_0x557cddeb3670;  1 drivers
v0x557cddc16390_0 .net "c_2", 0 0, L_0x557cddeb3890;  1 drivers
v0x557cddc16480_0 .net "cin", 0 0, L_0x557cddeb3d80;  1 drivers
v0x557cddc16550_0 .net "cout", 0 0, L_0x557cddeb3970;  1 drivers
v0x557cddc165f0_0 .net "h_1_out", 0 0, L_0x557cddeb35e0;  1 drivers
S_0x557cddc153b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc15130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb35e0 .functor XOR 1, L_0x557cddeb3a00, L_0x557cddeb3bc0, C4<0>, C4<0>;
L_0x557cddeb3670 .functor AND 1, L_0x557cddeb3a00, L_0x557cddeb3bc0, C4<1>, C4<1>;
v0x557cddc15640_0 .net "S", 0 0, L_0x557cddeb35e0;  alias, 1 drivers
v0x557cddc15720_0 .net "a", 0 0, L_0x557cddeb3a00;  alias, 1 drivers
v0x557cddc157e0_0 .net "b", 0 0, L_0x557cddeb3bc0;  alias, 1 drivers
v0x557cddc158b0_0 .net "cout", 0 0, L_0x557cddeb3670;  alias, 1 drivers
S_0x557cddc15a20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc15130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb3700 .functor XOR 1, L_0x557cddeb35e0, L_0x557cddeb3d80, C4<0>, C4<0>;
L_0x557cddeb3890 .functor AND 1, L_0x557cddeb35e0, L_0x557cddeb3d80, C4<1>, C4<1>;
v0x557cddc15c80_0 .net "S", 0 0, L_0x557cddeb3700;  alias, 1 drivers
v0x557cddc15d40_0 .net "a", 0 0, L_0x557cddeb35e0;  alias, 1 drivers
v0x557cddc15e30_0 .net "b", 0 0, L_0x557cddeb3d80;  alias, 1 drivers
v0x557cddc15f00_0 .net "cout", 0 0, L_0x557cddeb3890;  alias, 1 drivers
S_0x557cddc166e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddc11db0;
 .timescale 0 0;
P_0x557cddc168b0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc16990 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc166e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb41f0 .functor OR 1, L_0x557cddeb3f40, L_0x557cddeb4110, C4<0>, C4<0>;
v0x557cddc17860_0 .net "S", 0 0, L_0x557cddeb3fd0;  1 drivers
v0x557cddc17920_0 .net "a", 0 0, L_0x557cddeb4280;  1 drivers
v0x557cddc179f0_0 .net "b", 0 0, L_0x557cddeb43b0;  1 drivers
v0x557cddc17af0_0 .net "c_1", 0 0, L_0x557cddeb3f40;  1 drivers
v0x557cddc17bc0_0 .net "c_2", 0 0, L_0x557cddeb4110;  1 drivers
v0x557cddc17cb0_0 .net "cin", 0 0, L_0x557cddeb4530;  1 drivers
v0x557cddc17d80_0 .net "cout", 0 0, L_0x557cddeb41f0;  1 drivers
v0x557cddc17e20_0 .net "h_1_out", 0 0, L_0x557cddeb3eb0;  1 drivers
S_0x557cddc16be0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc16990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb3eb0 .functor XOR 1, L_0x557cddeb4280, L_0x557cddeb43b0, C4<0>, C4<0>;
L_0x557cddeb3f40 .functor AND 1, L_0x557cddeb4280, L_0x557cddeb43b0, C4<1>, C4<1>;
v0x557cddc16e70_0 .net "S", 0 0, L_0x557cddeb3eb0;  alias, 1 drivers
v0x557cddc16f50_0 .net "a", 0 0, L_0x557cddeb4280;  alias, 1 drivers
v0x557cddc17010_0 .net "b", 0 0, L_0x557cddeb43b0;  alias, 1 drivers
v0x557cddc170e0_0 .net "cout", 0 0, L_0x557cddeb3f40;  alias, 1 drivers
S_0x557cddc17250 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc16990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb3fd0 .functor XOR 1, L_0x557cddeb3eb0, L_0x557cddeb4530, C4<0>, C4<0>;
L_0x557cddeb4110 .functor AND 1, L_0x557cddeb3eb0, L_0x557cddeb4530, C4<1>, C4<1>;
v0x557cddc174b0_0 .net "S", 0 0, L_0x557cddeb3fd0;  alias, 1 drivers
v0x557cddc17570_0 .net "a", 0 0, L_0x557cddeb3eb0;  alias, 1 drivers
v0x557cddc17660_0 .net "b", 0 0, L_0x557cddeb4530;  alias, 1 drivers
v0x557cddc17730_0 .net "cout", 0 0, L_0x557cddeb4110;  alias, 1 drivers
S_0x557cddc19830 .scope module, "S_1" "adder_subtractor_Nbit" 3 148, 3 48 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc199b0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449ba0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cdde9d330 .functor XOR 2, L_0x7f5061449ba0, L_0x557cdde89890, C4<00>, C4<00>;
L_0x557cdde9e180 .functor NOT 1, L_0x557cdde9e0e0, C4<0>, C4<0>, C4<0>;
L_0x557cdde9e280 .functor AND 1, L_0x7f5061447fc8, L_0x557cdde9e180, C4<1>, C4<1>;
L_0x557cdde9e390 .functor NOT 2, L_0x557cdde9e2f0, C4<00>, C4<00>, C4<00>;
L_0x557cdde9e400 .functor AND 2, L_0x557cdde9dfa0, L_0x557cdde9e390, C4<11>, C4<11>;
L_0x557cdde9e470 .functor NOT 2, L_0x557cdde9dfa0, C4<00>, C4<00>, C4<00>;
L_0x557cdde9f6e0 .functor AND 2, L_0x557cdde9f330, L_0x557cdde9f5b0, C4<11>, C4<11>;
L_0x557cdde9f750 .functor OR 2, L_0x557cdde9e400, L_0x557cdde9f6e0, C4<00>, C4<00>;
v0x557cddc20970_0 .net *"_s0", 1 0, L_0x7f5061449ba0;  1 drivers
v0x557cddc20a70_0 .net *"_s10", 1 0, L_0x557cdde9e390;  1 drivers
L_0x7f5061448010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc20b50_0 .net/2s *"_s18", 0 0, L_0x7f5061448010;  1 drivers
L_0x7f5061448058 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc20c10_0 .net/2s *"_s23", 0 0, L_0x7f5061448058;  1 drivers
v0x557cddc20cf0_0 .net *"_s27", 1 0, L_0x557cdde9f5b0;  1 drivers
v0x557cddc20e20_0 .net *"_s4", 0 0, L_0x557cdde9e180;  1 drivers
v0x557cddc20f00_0 .net *"_s8", 1 0, L_0x557cdde9e2f0;  1 drivers
v0x557cddc20fe0_0 .net "a", 1 0, L_0x557cdde897f0;  alias, 1 drivers
v0x557cddc210a0_0 .net "a_or_s", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc21140_0 .net "add_1", 1 0, L_0x557cdde9e570;  1 drivers
v0x557cddc211e0_0 .net "b", 1 0, L_0x557cdde89890;  alias, 1 drivers
v0x557cddc212a0_0 .net "cout", 0 0, L_0x557cdde9e0e0;  alias, 1 drivers
v0x557cddc21370_0 .net "diff_is_negative", 0 0, L_0x557cdde9e280;  1 drivers
v0x557cddc21410_0 .net "dummy_cout", 0 0, L_0x557cdde9f470;  1 drivers
v0x557cddc214e0_0 .net "input_b", 1 0, L_0x557cdde9d330;  1 drivers
v0x557cddc215b0_0 .net "inverted_out", 1 0, L_0x557cdde9e470;  1 drivers
v0x557cddc21680_0 .net "n_out", 1 0, L_0x557cdde9f6e0;  1 drivers
v0x557cddc21850_0 .net "negated_out", 1 0, L_0x557cdde9f330;  1 drivers
v0x557cddc21940_0 .net "out", 1 0, L_0x557cdde9f750;  alias, 1 drivers
v0x557cddc21a00_0 .net "p_out", 1 0, L_0x557cdde9e400;  1 drivers
v0x557cddc21ae0_0 .net "t_out", 1 0, L_0x557cdde9dfa0;  1 drivers
L_0x557cdde9e2f0 .concat [ 1 1 0 0], L_0x557cdde9e280, L_0x557cdde9e280;
L_0x557cdde9e570 .concat8 [ 1 1 0 0], L_0x7f5061448058, L_0x7f5061448010;
L_0x557cdde9f510 .part L_0x557cdde9e570, 1, 1;
L_0x557cdde9f5b0 .concat [ 1 1 0 0], L_0x557cdde9e280, L_0x557cdde9e280;
S_0x557cddc19b30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc19830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc19d00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc1cc80_0 .net "S", 1 0, L_0x557cdde9dfa0;  alias, 1 drivers
v0x557cddc1cd60_0 .net "a", 1 0, L_0x557cdde897f0;  alias, 1 drivers
v0x557cddc1ce40_0 .net "b", 1 0, L_0x557cdde9d330;  alias, 1 drivers
v0x557cddc1cf00_0 .net "carin", 1 0, L_0x557cdde9e040;  1 drivers
v0x557cddc1cfe0_0 .net "cin", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc1d120_0 .net "cout", 0 0, L_0x557cdde9e0e0;  alias, 1 drivers
L_0x557cdde9d660 .part L_0x557cdde897f0, 1, 1;
L_0x557cdde9d790 .part L_0x557cdde9d330, 1, 1;
L_0x557cdde9d8c0 .part L_0x557cdde9e040, 0, 1;
L_0x557cdde9dcb0 .part L_0x557cdde897f0, 0, 1;
L_0x557cdde9dde0 .part L_0x557cdde9d330, 0, 1;
L_0x557cdde9dfa0 .concat8 [ 1 1 0 0], L_0x557cdde9dad0, L_0x557cdde9d480;
L_0x557cdde9e040 .concat8 [ 1 1 0 0], L_0x557cdde9dc40, L_0x557cdde9d5f0;
L_0x557cdde9e0e0 .part L_0x557cdde9e040, 1, 1;
S_0x557cddc19e80 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc19b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9dc40 .functor OR 1, L_0x557cdde9da60, L_0x557cdde9dbd0, C4<0>, C4<0>;
v0x557cddc1ada0_0 .net "S", 0 0, L_0x557cdde9dad0;  1 drivers
v0x557cddc1ae60_0 .net "a", 0 0, L_0x557cdde9dcb0;  1 drivers
v0x557cddc1af30_0 .net "b", 0 0, L_0x557cdde9dde0;  1 drivers
v0x557cddc1b030_0 .net "c_1", 0 0, L_0x557cdde9da60;  1 drivers
v0x557cddc1b100_0 .net "c_2", 0 0, L_0x557cdde9dbd0;  1 drivers
v0x557cddc1b1f0_0 .net "cin", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc1b2c0_0 .net "cout", 0 0, L_0x557cdde9dc40;  1 drivers
v0x557cddc1b360_0 .net "h_1_out", 0 0, L_0x557cdde9d9f0;  1 drivers
S_0x557cddc1a120 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc19e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9d9f0 .functor XOR 1, L_0x557cdde9dcb0, L_0x557cdde9dde0, C4<0>, C4<0>;
L_0x557cdde9da60 .functor AND 1, L_0x557cdde9dcb0, L_0x557cdde9dde0, C4<1>, C4<1>;
v0x557cddc1a3b0_0 .net "S", 0 0, L_0x557cdde9d9f0;  alias, 1 drivers
v0x557cddc1a490_0 .net "a", 0 0, L_0x557cdde9dcb0;  alias, 1 drivers
v0x557cddc1a550_0 .net "b", 0 0, L_0x557cdde9dde0;  alias, 1 drivers
v0x557cddc1a620_0 .net "cout", 0 0, L_0x557cdde9da60;  alias, 1 drivers
S_0x557cddc1a790 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc19e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9dad0 .functor XOR 1, L_0x557cdde9d9f0, L_0x7f5061447fc8, C4<0>, C4<0>;
L_0x557cdde9dbd0 .functor AND 1, L_0x557cdde9d9f0, L_0x7f5061447fc8, C4<1>, C4<1>;
v0x557cddc1a9f0_0 .net "S", 0 0, L_0x557cdde9dad0;  alias, 1 drivers
v0x557cddc1aab0_0 .net "a", 0 0, L_0x557cdde9d9f0;  alias, 1 drivers
v0x557cddc1aba0_0 .net "b", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc1ac70_0 .net "cout", 0 0, L_0x557cdde9dbd0;  alias, 1 drivers
S_0x557cddc1b450 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc19b30;
 .timescale 0 0;
P_0x557cddc1b640 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc1b700 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc1b450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9d5f0 .functor OR 1, L_0x557cdde9d410, L_0x557cdde9d580, C4<0>, C4<0>;
v0x557cddc1c5d0_0 .net "S", 0 0, L_0x557cdde9d480;  1 drivers
v0x557cddc1c690_0 .net "a", 0 0, L_0x557cdde9d660;  1 drivers
v0x557cddc1c760_0 .net "b", 0 0, L_0x557cdde9d790;  1 drivers
v0x557cddc1c860_0 .net "c_1", 0 0, L_0x557cdde9d410;  1 drivers
v0x557cddc1c930_0 .net "c_2", 0 0, L_0x557cdde9d580;  1 drivers
v0x557cddc1ca20_0 .net "cin", 0 0, L_0x557cdde9d8c0;  1 drivers
v0x557cddc1caf0_0 .net "cout", 0 0, L_0x557cdde9d5f0;  1 drivers
v0x557cddc1cb90_0 .net "h_1_out", 0 0, L_0x557cdde9d3a0;  1 drivers
S_0x557cddc1b950 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc1b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9d3a0 .functor XOR 1, L_0x557cdde9d660, L_0x557cdde9d790, C4<0>, C4<0>;
L_0x557cdde9d410 .functor AND 1, L_0x557cdde9d660, L_0x557cdde9d790, C4<1>, C4<1>;
v0x557cddc1bbe0_0 .net "S", 0 0, L_0x557cdde9d3a0;  alias, 1 drivers
v0x557cddc1bcc0_0 .net "a", 0 0, L_0x557cdde9d660;  alias, 1 drivers
v0x557cddc1bd80_0 .net "b", 0 0, L_0x557cdde9d790;  alias, 1 drivers
v0x557cddc1be50_0 .net "cout", 0 0, L_0x557cdde9d410;  alias, 1 drivers
S_0x557cddc1bfc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc1b700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9d480 .functor XOR 1, L_0x557cdde9d3a0, L_0x557cdde9d8c0, C4<0>, C4<0>;
L_0x557cdde9d580 .functor AND 1, L_0x557cdde9d3a0, L_0x557cdde9d8c0, C4<1>, C4<1>;
v0x557cddc1c220_0 .net "S", 0 0, L_0x557cdde9d480;  alias, 1 drivers
v0x557cddc1c2e0_0 .net "a", 0 0, L_0x557cdde9d3a0;  alias, 1 drivers
v0x557cddc1c3d0_0 .net "b", 0 0, L_0x557cdde9d8c0;  alias, 1 drivers
v0x557cddc1c4a0_0 .net "cout", 0 0, L_0x557cdde9d580;  alias, 1 drivers
S_0x557cddc1d280 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc19830;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc1d470 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc20370_0 .net "S", 1 0, L_0x557cdde9f330;  alias, 1 drivers
v0x557cddc20450_0 .net "a", 1 0, L_0x557cdde9e470;  alias, 1 drivers
v0x557cddc20530_0 .net "b", 1 0, L_0x557cdde9e570;  alias, 1 drivers
v0x557cddc205f0_0 .net "carin", 1 0, L_0x557cdde9f3d0;  1 drivers
v0x557cddc206d0_0 .net "cin", 0 0, L_0x557cdde9f510;  1 drivers
v0x557cddc20810_0 .net "cout", 0 0, L_0x557cdde9f470;  alias, 1 drivers
L_0x557cdde9e8d0 .part L_0x557cdde9e470, 1, 1;
L_0x557cdde9ea00 .part L_0x557cdde9e570, 1, 1;
L_0x557cdde9eb30 .part L_0x557cdde9f3d0, 0, 1;
L_0x557cdde9efb0 .part L_0x557cdde9e470, 0, 1;
L_0x557cdde9f170 .part L_0x557cdde9e570, 0, 1;
L_0x557cdde9f330 .concat8 [ 1 1 0 0], L_0x557cdde9ed40, L_0x557cdde9e6f0;
L_0x557cdde9f3d0 .concat8 [ 1 1 0 0], L_0x557cdde9ef40, L_0x557cdde9e860;
L_0x557cdde9f470 .part L_0x557cdde9f3d0, 1, 1;
S_0x557cddc1d590 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc1d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9ef40 .functor OR 1, L_0x557cdde9ecd0, L_0x557cdde9ee40, C4<0>, C4<0>;
v0x557cddc1e490_0 .net "S", 0 0, L_0x557cdde9ed40;  1 drivers
v0x557cddc1e550_0 .net "a", 0 0, L_0x557cdde9efb0;  1 drivers
v0x557cddc1e620_0 .net "b", 0 0, L_0x557cdde9f170;  1 drivers
v0x557cddc1e720_0 .net "c_1", 0 0, L_0x557cdde9ecd0;  1 drivers
v0x557cddc1e7f0_0 .net "c_2", 0 0, L_0x557cdde9ee40;  1 drivers
v0x557cddc1e8e0_0 .net "cin", 0 0, L_0x557cdde9f510;  alias, 1 drivers
v0x557cddc1e9b0_0 .net "cout", 0 0, L_0x557cdde9ef40;  1 drivers
v0x557cddc1ea50_0 .net "h_1_out", 0 0, L_0x557cdde9ec60;  1 drivers
S_0x557cddc1d810 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc1d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9ec60 .functor XOR 1, L_0x557cdde9efb0, L_0x557cdde9f170, C4<0>, C4<0>;
L_0x557cdde9ecd0 .functor AND 1, L_0x557cdde9efb0, L_0x557cdde9f170, C4<1>, C4<1>;
v0x557cddc1daa0_0 .net "S", 0 0, L_0x557cdde9ec60;  alias, 1 drivers
v0x557cddc1db80_0 .net "a", 0 0, L_0x557cdde9efb0;  alias, 1 drivers
v0x557cddc1dc40_0 .net "b", 0 0, L_0x557cdde9f170;  alias, 1 drivers
v0x557cddc1dd10_0 .net "cout", 0 0, L_0x557cdde9ecd0;  alias, 1 drivers
S_0x557cddc1de80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc1d590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9ed40 .functor XOR 1, L_0x557cdde9ec60, L_0x557cdde9f510, C4<0>, C4<0>;
L_0x557cdde9ee40 .functor AND 1, L_0x557cdde9ec60, L_0x557cdde9f510, C4<1>, C4<1>;
v0x557cddc1e0e0_0 .net "S", 0 0, L_0x557cdde9ed40;  alias, 1 drivers
v0x557cddc1e1a0_0 .net "a", 0 0, L_0x557cdde9ec60;  alias, 1 drivers
v0x557cddc1e290_0 .net "b", 0 0, L_0x557cdde9f510;  alias, 1 drivers
v0x557cddc1e360_0 .net "cout", 0 0, L_0x557cdde9ee40;  alias, 1 drivers
S_0x557cddc1eb40 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc1d280;
 .timescale 0 0;
P_0x557cddc1ed30 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc1edf0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc1eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9e860 .functor OR 1, L_0x557cdde9e680, L_0x557cdde9e7f0, C4<0>, C4<0>;
v0x557cddc1fcc0_0 .net "S", 0 0, L_0x557cdde9e6f0;  1 drivers
v0x557cddc1fd80_0 .net "a", 0 0, L_0x557cdde9e8d0;  1 drivers
v0x557cddc1fe50_0 .net "b", 0 0, L_0x557cdde9ea00;  1 drivers
v0x557cddc1ff50_0 .net "c_1", 0 0, L_0x557cdde9e680;  1 drivers
v0x557cddc20020_0 .net "c_2", 0 0, L_0x557cdde9e7f0;  1 drivers
v0x557cddc20110_0 .net "cin", 0 0, L_0x557cdde9eb30;  1 drivers
v0x557cddc201e0_0 .net "cout", 0 0, L_0x557cdde9e860;  1 drivers
v0x557cddc20280_0 .net "h_1_out", 0 0, L_0x557cdde9e610;  1 drivers
S_0x557cddc1f040 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc1edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9e610 .functor XOR 1, L_0x557cdde9e8d0, L_0x557cdde9ea00, C4<0>, C4<0>;
L_0x557cdde9e680 .functor AND 1, L_0x557cdde9e8d0, L_0x557cdde9ea00, C4<1>, C4<1>;
v0x557cddc1f2d0_0 .net "S", 0 0, L_0x557cdde9e610;  alias, 1 drivers
v0x557cddc1f3b0_0 .net "a", 0 0, L_0x557cdde9e8d0;  alias, 1 drivers
v0x557cddc1f470_0 .net "b", 0 0, L_0x557cdde9ea00;  alias, 1 drivers
v0x557cddc1f540_0 .net "cout", 0 0, L_0x557cdde9e680;  alias, 1 drivers
S_0x557cddc1f6b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc1edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9e6f0 .functor XOR 1, L_0x557cdde9e610, L_0x557cdde9eb30, C4<0>, C4<0>;
L_0x557cdde9e7f0 .functor AND 1, L_0x557cdde9e610, L_0x557cdde9eb30, C4<1>, C4<1>;
v0x557cddc1f910_0 .net "S", 0 0, L_0x557cdde9e6f0;  alias, 1 drivers
v0x557cddc1f9d0_0 .net "a", 0 0, L_0x557cdde9e610;  alias, 1 drivers
v0x557cddc1fac0_0 .net "b", 0 0, L_0x557cdde9eb30;  alias, 1 drivers
v0x557cddc1fb90_0 .net "cout", 0 0, L_0x557cdde9e7f0;  alias, 1 drivers
S_0x557cddc21c80 .scope module, "S_2" "adder_subtractor_Nbit" 3 149, 3 48 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc21e00 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449be8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
L_0x557cdde9f7c0 .functor XOR 2, L_0x7f5061449be8, L_0x557cdde89b60, C4<00>, C4<00>;
L_0x557cddea0610 .functor NOT 1, L_0x557cddea0570, C4<0>, C4<0>, C4<0>;
L_0x557cddea0710 .functor AND 1, L_0x7f5061447fc8, L_0x557cddea0610, C4<1>, C4<1>;
L_0x557cddea0820 .functor NOT 2, L_0x557cddea0780, C4<00>, C4<00>, C4<00>;
L_0x557cddea0890 .functor AND 2, L_0x557cddea0430, L_0x557cddea0820, C4<11>, C4<11>;
L_0x557cddea0900 .functor NOT 2, L_0x557cddea0430, C4<00>, C4<00>, C4<00>;
L_0x557cddea1cb0 .functor AND 2, L_0x557cddea1810, L_0x557cddea1b80, C4<11>, C4<11>;
L_0x557cddea1d70 .functor OR 2, L_0x557cddea0890, L_0x557cddea1cb0, C4<00>, C4<00>;
v0x557cddc28da0_0 .net *"_s0", 1 0, L_0x7f5061449be8;  1 drivers
v0x557cddc28ea0_0 .net *"_s10", 1 0, L_0x557cddea0820;  1 drivers
L_0x7f50614480a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc28f80_0 .net/2s *"_s18", 0 0, L_0x7f50614480a0;  1 drivers
L_0x7f50614480e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc29040_0 .net/2s *"_s23", 0 0, L_0x7f50614480e8;  1 drivers
v0x557cddc29120_0 .net *"_s27", 1 0, L_0x557cddea1b80;  1 drivers
v0x557cddc29250_0 .net *"_s4", 0 0, L_0x557cddea0610;  1 drivers
v0x557cddc29330_0 .net *"_s8", 1 0, L_0x557cddea0780;  1 drivers
v0x557cddc29410_0 .net "a", 1 0, L_0x557cdde89a30;  alias, 1 drivers
v0x557cddc294d0_0 .net "a_or_s", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc29570_0 .net "add_1", 1 0, L_0x557cddea0a00;  1 drivers
v0x557cddc29610_0 .net "b", 1 0, L_0x557cdde89b60;  alias, 1 drivers
v0x557cddc296d0_0 .net "cout", 0 0, L_0x557cddea0570;  alias, 1 drivers
v0x557cddc297a0_0 .net "diff_is_negative", 0 0, L_0x557cddea0710;  1 drivers
v0x557cddc29840_0 .net "dummy_cout", 0 0, L_0x557cddea19a0;  1 drivers
v0x557cddc29910_0 .net "input_b", 1 0, L_0x557cdde9f7c0;  1 drivers
v0x557cddc299e0_0 .net "inverted_out", 1 0, L_0x557cddea0900;  1 drivers
v0x557cddc29ab0_0 .net "n_out", 1 0, L_0x557cddea1cb0;  1 drivers
v0x557cddc29c80_0 .net "negated_out", 1 0, L_0x557cddea1810;  1 drivers
v0x557cddc29d70_0 .net "out", 1 0, L_0x557cddea1d70;  alias, 1 drivers
v0x557cddc29e30_0 .net "p_out", 1 0, L_0x557cddea0890;  1 drivers
v0x557cddc29f10_0 .net "t_out", 1 0, L_0x557cddea0430;  1 drivers
L_0x557cddea0780 .concat [ 1 1 0 0], L_0x557cddea0710, L_0x557cddea0710;
L_0x557cddea0a00 .concat8 [ 1 1 0 0], L_0x7f50614480e8, L_0x7f50614480a0;
L_0x557cddea1ae0 .part L_0x557cddea0a00, 1, 1;
L_0x557cddea1b80 .concat [ 1 1 0 0], L_0x557cddea0710, L_0x557cddea0710;
S_0x557cddc21f50 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc22140 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc25040_0 .net "S", 1 0, L_0x557cddea0430;  alias, 1 drivers
v0x557cddc25120_0 .net "a", 1 0, L_0x557cdde89a30;  alias, 1 drivers
v0x557cddc25200_0 .net "b", 1 0, L_0x557cdde9f7c0;  alias, 1 drivers
v0x557cddc252c0_0 .net "carin", 1 0, L_0x557cddea04d0;  1 drivers
v0x557cddc253a0_0 .net "cin", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc25490_0 .net "cout", 0 0, L_0x557cddea0570;  alias, 1 drivers
L_0x557cdde9faf0 .part L_0x557cdde89a30, 1, 1;
L_0x557cdde9fc20 .part L_0x557cdde9f7c0, 1, 1;
L_0x557cdde9fd50 .part L_0x557cddea04d0, 0, 1;
L_0x557cddea0140 .part L_0x557cdde89a30, 0, 1;
L_0x557cddea0270 .part L_0x557cdde9f7c0, 0, 1;
L_0x557cddea0430 .concat8 [ 1 1 0 0], L_0x557cdde9ff60, L_0x557cdde9f910;
L_0x557cddea04d0 .concat8 [ 1 1 0 0], L_0x557cddea00d0, L_0x557cdde9fa80;
L_0x557cddea0570 .part L_0x557cddea04d0, 1, 1;
S_0x557cddc222c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc21f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea00d0 .functor OR 1, L_0x557cdde9fef0, L_0x557cddea0060, C4<0>, C4<0>;
v0x557cddc231c0_0 .net "S", 0 0, L_0x557cdde9ff60;  1 drivers
v0x557cddc23280_0 .net "a", 0 0, L_0x557cddea0140;  1 drivers
v0x557cddc23350_0 .net "b", 0 0, L_0x557cddea0270;  1 drivers
v0x557cddc23450_0 .net "c_1", 0 0, L_0x557cdde9fef0;  1 drivers
v0x557cddc23520_0 .net "c_2", 0 0, L_0x557cddea0060;  1 drivers
v0x557cddc235c0_0 .net "cin", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc23660_0 .net "cout", 0 0, L_0x557cddea00d0;  1 drivers
v0x557cddc23700_0 .net "h_1_out", 0 0, L_0x557cdde9fe80;  1 drivers
S_0x557cddc22560 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc222c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9fe80 .functor XOR 1, L_0x557cddea0140, L_0x557cddea0270, C4<0>, C4<0>;
L_0x557cdde9fef0 .functor AND 1, L_0x557cddea0140, L_0x557cddea0270, C4<1>, C4<1>;
v0x557cddc227f0_0 .net "S", 0 0, L_0x557cdde9fe80;  alias, 1 drivers
v0x557cddc228d0_0 .net "a", 0 0, L_0x557cddea0140;  alias, 1 drivers
v0x557cddc22990_0 .net "b", 0 0, L_0x557cddea0270;  alias, 1 drivers
v0x557cddc22a60_0 .net "cout", 0 0, L_0x557cdde9fef0;  alias, 1 drivers
S_0x557cddc22bd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc222c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9ff60 .functor XOR 1, L_0x557cdde9fe80, L_0x7f5061447fc8, C4<0>, C4<0>;
L_0x557cddea0060 .functor AND 1, L_0x557cdde9fe80, L_0x7f5061447fc8, C4<1>, C4<1>;
v0x557cddc22e30_0 .net "S", 0 0, L_0x557cdde9ff60;  alias, 1 drivers
v0x557cddc22ef0_0 .net "a", 0 0, L_0x557cdde9fe80;  alias, 1 drivers
v0x557cddc22fe0_0 .net "b", 0 0, L_0x7f5061447fc8;  alias, 1 drivers
v0x557cddc230b0_0 .net "cout", 0 0, L_0x557cddea0060;  alias, 1 drivers
S_0x557cddc237f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc21f50;
 .timescale 0 0;
P_0x557cddc23a00 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc23ac0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc237f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9fa80 .functor OR 1, L_0x557cdde9f8a0, L_0x557cdde9fa10, C4<0>, C4<0>;
v0x557cddc24990_0 .net "S", 0 0, L_0x557cdde9f910;  1 drivers
v0x557cddc24a50_0 .net "a", 0 0, L_0x557cdde9faf0;  1 drivers
v0x557cddc24b20_0 .net "b", 0 0, L_0x557cdde9fc20;  1 drivers
v0x557cddc24c20_0 .net "c_1", 0 0, L_0x557cdde9f8a0;  1 drivers
v0x557cddc24cf0_0 .net "c_2", 0 0, L_0x557cdde9fa10;  1 drivers
v0x557cddc24de0_0 .net "cin", 0 0, L_0x557cdde9fd50;  1 drivers
v0x557cddc24eb0_0 .net "cout", 0 0, L_0x557cdde9fa80;  1 drivers
v0x557cddc24f50_0 .net "h_1_out", 0 0, L_0x557cdde9f830;  1 drivers
S_0x557cddc23d10 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc23ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9f830 .functor XOR 1, L_0x557cdde9faf0, L_0x557cdde9fc20, C4<0>, C4<0>;
L_0x557cdde9f8a0 .functor AND 1, L_0x557cdde9faf0, L_0x557cdde9fc20, C4<1>, C4<1>;
v0x557cddc23fa0_0 .net "S", 0 0, L_0x557cdde9f830;  alias, 1 drivers
v0x557cddc24080_0 .net "a", 0 0, L_0x557cdde9faf0;  alias, 1 drivers
v0x557cddc24140_0 .net "b", 0 0, L_0x557cdde9fc20;  alias, 1 drivers
v0x557cddc24210_0 .net "cout", 0 0, L_0x557cdde9f8a0;  alias, 1 drivers
S_0x557cddc24380 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc23ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9f910 .functor XOR 1, L_0x557cdde9f830, L_0x557cdde9fd50, C4<0>, C4<0>;
L_0x557cdde9fa10 .functor AND 1, L_0x557cdde9f830, L_0x557cdde9fd50, C4<1>, C4<1>;
v0x557cddc245e0_0 .net "S", 0 0, L_0x557cdde9f910;  alias, 1 drivers
v0x557cddc246a0_0 .net "a", 0 0, L_0x557cdde9f830;  alias, 1 drivers
v0x557cddc24790_0 .net "b", 0 0, L_0x557cdde9fd50;  alias, 1 drivers
v0x557cddc24860_0 .net "cout", 0 0, L_0x557cdde9fa10;  alias, 1 drivers
S_0x557cddc255f0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc21c80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc257e0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc287a0_0 .net "S", 1 0, L_0x557cddea1810;  alias, 1 drivers
v0x557cddc28880_0 .net "a", 1 0, L_0x557cddea0900;  alias, 1 drivers
v0x557cddc28960_0 .net "b", 1 0, L_0x557cddea0a00;  alias, 1 drivers
v0x557cddc28a20_0 .net "carin", 1 0, L_0x557cddea18b0;  1 drivers
v0x557cddc28b00_0 .net "cin", 0 0, L_0x557cddea1ae0;  1 drivers
v0x557cddc28c40_0 .net "cout", 0 0, L_0x557cddea19a0;  alias, 1 drivers
L_0x557cddea0d60 .part L_0x557cddea0900, 1, 1;
L_0x557cddea0e90 .part L_0x557cddea0a00, 1, 1;
L_0x557cddea0fc0 .part L_0x557cddea18b0, 0, 1;
L_0x557cddea1490 .part L_0x557cddea0900, 0, 1;
L_0x557cddea1650 .part L_0x557cddea0a00, 0, 1;
L_0x557cddea1810 .concat8 [ 1 1 0 0], L_0x557cddea11d0, L_0x557cddea0b80;
L_0x557cddea18b0 .concat8 [ 1 1 0 0], L_0x557cddea1420, L_0x557cddea0cf0;
L_0x557cddea19a0 .part L_0x557cddea18b0, 1, 1;
S_0x557cddc259c0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc255f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea1420 .functor OR 1, L_0x557cddea1160, L_0x557cddea1320, C4<0>, C4<0>;
v0x557cddc268c0_0 .net "S", 0 0, L_0x557cddea11d0;  1 drivers
v0x557cddc26980_0 .net "a", 0 0, L_0x557cddea1490;  1 drivers
v0x557cddc26a50_0 .net "b", 0 0, L_0x557cddea1650;  1 drivers
v0x557cddc26b50_0 .net "c_1", 0 0, L_0x557cddea1160;  1 drivers
v0x557cddc26c20_0 .net "c_2", 0 0, L_0x557cddea1320;  1 drivers
v0x557cddc26d10_0 .net "cin", 0 0, L_0x557cddea1ae0;  alias, 1 drivers
v0x557cddc26de0_0 .net "cout", 0 0, L_0x557cddea1420;  1 drivers
v0x557cddc26e80_0 .net "h_1_out", 0 0, L_0x557cddea10f0;  1 drivers
S_0x557cddc25c40 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc259c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea10f0 .functor XOR 1, L_0x557cddea1490, L_0x557cddea1650, C4<0>, C4<0>;
L_0x557cddea1160 .functor AND 1, L_0x557cddea1490, L_0x557cddea1650, C4<1>, C4<1>;
v0x557cddc25ed0_0 .net "S", 0 0, L_0x557cddea10f0;  alias, 1 drivers
v0x557cddc25fb0_0 .net "a", 0 0, L_0x557cddea1490;  alias, 1 drivers
v0x557cddc26070_0 .net "b", 0 0, L_0x557cddea1650;  alias, 1 drivers
v0x557cddc26140_0 .net "cout", 0 0, L_0x557cddea1160;  alias, 1 drivers
S_0x557cddc262b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc259c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea11d0 .functor XOR 1, L_0x557cddea10f0, L_0x557cddea1ae0, C4<0>, C4<0>;
L_0x557cddea1320 .functor AND 1, L_0x557cddea10f0, L_0x557cddea1ae0, C4<1>, C4<1>;
v0x557cddc26510_0 .net "S", 0 0, L_0x557cddea11d0;  alias, 1 drivers
v0x557cddc265d0_0 .net "a", 0 0, L_0x557cddea10f0;  alias, 1 drivers
v0x557cddc266c0_0 .net "b", 0 0, L_0x557cddea1ae0;  alias, 1 drivers
v0x557cddc26790_0 .net "cout", 0 0, L_0x557cddea1320;  alias, 1 drivers
S_0x557cddc26f70 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc255f0;
 .timescale 0 0;
P_0x557cddc27160 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc27220 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc26f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea0cf0 .functor OR 1, L_0x557cddea0b10, L_0x557cddea0c80, C4<0>, C4<0>;
v0x557cddc280f0_0 .net "S", 0 0, L_0x557cddea0b80;  1 drivers
v0x557cddc281b0_0 .net "a", 0 0, L_0x557cddea0d60;  1 drivers
v0x557cddc28280_0 .net "b", 0 0, L_0x557cddea0e90;  1 drivers
v0x557cddc28380_0 .net "c_1", 0 0, L_0x557cddea0b10;  1 drivers
v0x557cddc28450_0 .net "c_2", 0 0, L_0x557cddea0c80;  1 drivers
v0x557cddc28540_0 .net "cin", 0 0, L_0x557cddea0fc0;  1 drivers
v0x557cddc28610_0 .net "cout", 0 0, L_0x557cddea0cf0;  1 drivers
v0x557cddc286b0_0 .net "h_1_out", 0 0, L_0x557cddea0aa0;  1 drivers
S_0x557cddc27470 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc27220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea0aa0 .functor XOR 1, L_0x557cddea0d60, L_0x557cddea0e90, C4<0>, C4<0>;
L_0x557cddea0b10 .functor AND 1, L_0x557cddea0d60, L_0x557cddea0e90, C4<1>, C4<1>;
v0x557cddc27700_0 .net "S", 0 0, L_0x557cddea0aa0;  alias, 1 drivers
v0x557cddc277e0_0 .net "a", 0 0, L_0x557cddea0d60;  alias, 1 drivers
v0x557cddc278a0_0 .net "b", 0 0, L_0x557cddea0e90;  alias, 1 drivers
v0x557cddc27970_0 .net "cout", 0 0, L_0x557cddea0b10;  alias, 1 drivers
S_0x557cddc27ae0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc27220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea0b80 .functor XOR 1, L_0x557cddea0aa0, L_0x557cddea0fc0, C4<0>, C4<0>;
L_0x557cddea0c80 .functor AND 1, L_0x557cddea0aa0, L_0x557cddea0fc0, C4<1>, C4<1>;
v0x557cddc27d40_0 .net "S", 0 0, L_0x557cddea0b80;  alias, 1 drivers
v0x557cddc27e00_0 .net "a", 0 0, L_0x557cddea0aa0;  alias, 1 drivers
v0x557cddc27ef0_0 .net "b", 0 0, L_0x557cddea0fc0;  alias, 1 drivers
v0x557cddc27fc0_0 .net "cout", 0 0, L_0x557cddea0c80;  alias, 1 drivers
S_0x557cddc2a0b0 .scope module, "dut" "rca_Nbit" 3 172, 3 26 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 8 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc2a280 .param/l "N" 0 3 26, +C4<00000000000000000000000000001000>;
v0x557cddc362f0_0 .net "S", 7 0, L_0x557cddeb9b40;  alias, 1 drivers
v0x557cddc363b0_0 .net "a", 7 0, L_0x557cddeb55b0;  alias, 1 drivers
v0x557cddc36470_0 .net "b", 7 0, L_0x557cddeb5870;  alias, 1 drivers
v0x557cddc36560_0 .net "carin", 7 0, L_0x557cddeb99f0;  1 drivers
L_0x7f5061448688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc36640_0 .net "cin", 0 0, L_0x7f5061448688;  1 drivers
v0x557cddc36780_0 .net "cout", 0 0, L_0x557cddeba030;  alias, 1 drivers
L_0x557cddeb5eb0 .part L_0x557cddeb55b0, 1, 1;
L_0x557cddeb6000 .part L_0x557cddeb5870, 1, 1;
L_0x557cddeb6130 .part L_0x557cddeb99f0, 0, 1;
L_0x557cddeb6680 .part L_0x557cddeb55b0, 2, 1;
L_0x557cddeb6840 .part L_0x557cddeb5870, 2, 1;
L_0x557cddeb6a00 .part L_0x557cddeb99f0, 1, 1;
L_0x557cddeb6f00 .part L_0x557cddeb55b0, 3, 1;
L_0x557cddeb7030 .part L_0x557cddeb5870, 3, 1;
L_0x557cddeb71b0 .part L_0x557cddeb99f0, 2, 1;
L_0x557cddeb7720 .part L_0x557cddeb55b0, 4, 1;
L_0x557cddeb7850 .part L_0x557cddeb5870, 4, 1;
L_0x557cddeb7980 .part L_0x557cddeb99f0, 3, 1;
L_0x557cddeb7f50 .part L_0x557cddeb55b0, 5, 1;
L_0x557cddeb8080 .part L_0x557cddeb5870, 5, 1;
L_0x557cddeb8230 .part L_0x557cddeb99f0, 4, 1;
L_0x557cddeb8730 .part L_0x557cddeb55b0, 6, 1;
L_0x557cddeb8a00 .part L_0x557cddeb5870, 6, 1;
L_0x557cddeb8bb0 .part L_0x557cddeb99f0, 5, 1;
L_0x557cddeb90a0 .part L_0x557cddeb55b0, 7, 1;
L_0x557cddeb91d0 .part L_0x557cddeb5870, 7, 1;
L_0x557cddeb8c50 .part L_0x557cddeb99f0, 6, 1;
L_0x557cddeb98c0 .part L_0x557cddeb55b0, 0, 1;
L_0x557cddeb9300 .part L_0x557cddeb5870, 0, 1;
LS_0x557cddeb9b40_0_0 .concat8 [ 1 1 1 1], L_0x557cddeb9580, L_0x557cddeb5c40, L_0x557cddeb6380, L_0x557cddeb6c50;
LS_0x557cddeb9b40_0_4 .concat8 [ 1 1 1 1], L_0x557cddeb7420, L_0x557cddeb7cf0, L_0x557cddeb8430, L_0x557cddeb8e30;
L_0x557cddeb9b40 .concat8 [ 4 4 0 0], LS_0x557cddeb9b40_0_0, LS_0x557cddeb9b40_0_4;
LS_0x557cddeb99f0_0_0 .concat8 [ 1 1 1 1], L_0x557cddeb9830, L_0x557cddeb5e20, L_0x557cddeb65f0, L_0x557cddeb6e70;
LS_0x557cddeb99f0_0_4 .concat8 [ 1 1 1 1], L_0x557cddeb7690, L_0x557cddeb7ec0, L_0x557cddeb86a0, L_0x557cddeb9010;
L_0x557cddeb99f0 .concat8 [ 4 4 0 0], LS_0x557cddeb99f0_0_0, LS_0x557cddeb99f0_0_4;
L_0x557cddeba030 .part L_0x557cddeb99f0, 7, 1;
S_0x557cddc2a3a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc2a0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb9830 .functor OR 1, L_0x557cddeb94f0, L_0x557cddeb9710, C4<0>, C4<0>;
v0x557cddc2b2c0_0 .net "S", 0 0, L_0x557cddeb9580;  1 drivers
v0x557cddc2b380_0 .net "a", 0 0, L_0x557cddeb98c0;  1 drivers
v0x557cddc2b450_0 .net "b", 0 0, L_0x557cddeb9300;  1 drivers
v0x557cddc2b550_0 .net "c_1", 0 0, L_0x557cddeb94f0;  1 drivers
v0x557cddc2b620_0 .net "c_2", 0 0, L_0x557cddeb9710;  1 drivers
v0x557cddc2b710_0 .net "cin", 0 0, L_0x7f5061448688;  alias, 1 drivers
v0x557cddc2b7e0_0 .net "cout", 0 0, L_0x557cddeb9830;  1 drivers
v0x557cddc2b880_0 .net "h_1_out", 0 0, L_0x557cddeb9440;  1 drivers
S_0x557cddc2a640 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc2a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb9440 .functor XOR 1, L_0x557cddeb98c0, L_0x557cddeb9300, C4<0>, C4<0>;
L_0x557cddeb94f0 .functor AND 1, L_0x557cddeb98c0, L_0x557cddeb9300, C4<1>, C4<1>;
v0x557cddc2a8d0_0 .net "S", 0 0, L_0x557cddeb9440;  alias, 1 drivers
v0x557cddc2a9b0_0 .net "a", 0 0, L_0x557cddeb98c0;  alias, 1 drivers
v0x557cddc2aa70_0 .net "b", 0 0, L_0x557cddeb9300;  alias, 1 drivers
v0x557cddc2ab40_0 .net "cout", 0 0, L_0x557cddeb94f0;  alias, 1 drivers
S_0x557cddc2acb0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc2a3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb9580 .functor XOR 1, L_0x557cddeb9440, L_0x7f5061448688, C4<0>, C4<0>;
L_0x557cddeb9710 .functor AND 1, L_0x557cddeb9440, L_0x7f5061448688, C4<1>, C4<1>;
v0x557cddc2af10_0 .net "S", 0 0, L_0x557cddeb9580;  alias, 1 drivers
v0x557cddc2afd0_0 .net "a", 0 0, L_0x557cddeb9440;  alias, 1 drivers
v0x557cddc2b0c0_0 .net "b", 0 0, L_0x7f5061448688;  alias, 1 drivers
v0x557cddc2b190_0 .net "cout", 0 0, L_0x557cddeb9710;  alias, 1 drivers
S_0x557cddc2b970 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc2a0b0;
 .timescale 0 0;
P_0x557cddc2bb60 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc2bc20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc2b970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb5e20 .functor OR 1, L_0x557cddeb5b60, L_0x557cddeb5d40, C4<0>, C4<0>;
v0x557cddc2caf0_0 .net "S", 0 0, L_0x557cddeb5c40;  1 drivers
v0x557cddc2cbb0_0 .net "a", 0 0, L_0x557cddeb5eb0;  1 drivers
v0x557cddc2cc80_0 .net "b", 0 0, L_0x557cddeb6000;  1 drivers
v0x557cddc2cd80_0 .net "c_1", 0 0, L_0x557cddeb5b60;  1 drivers
v0x557cddc2ce50_0 .net "c_2", 0 0, L_0x557cddeb5d40;  1 drivers
v0x557cddc2cf40_0 .net "cin", 0 0, L_0x557cddeb6130;  1 drivers
v0x557cddc2d010_0 .net "cout", 0 0, L_0x557cddeb5e20;  1 drivers
v0x557cddc2d0b0_0 .net "h_1_out", 0 0, L_0x557cddeb5a50;  1 drivers
S_0x557cddc2be70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc2bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb5a50 .functor XOR 1, L_0x557cddeb5eb0, L_0x557cddeb6000, C4<0>, C4<0>;
L_0x557cddeb5b60 .functor AND 1, L_0x557cddeb5eb0, L_0x557cddeb6000, C4<1>, C4<1>;
v0x557cddc2c100_0 .net "S", 0 0, L_0x557cddeb5a50;  alias, 1 drivers
v0x557cddc2c1e0_0 .net "a", 0 0, L_0x557cddeb5eb0;  alias, 1 drivers
v0x557cddc2c2a0_0 .net "b", 0 0, L_0x557cddeb6000;  alias, 1 drivers
v0x557cddc2c370_0 .net "cout", 0 0, L_0x557cddeb5b60;  alias, 1 drivers
S_0x557cddc2c4e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc2bc20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb5c40 .functor XOR 1, L_0x557cddeb5a50, L_0x557cddeb6130, C4<0>, C4<0>;
L_0x557cddeb5d40 .functor AND 1, L_0x557cddeb5a50, L_0x557cddeb6130, C4<1>, C4<1>;
v0x557cddc2c740_0 .net "S", 0 0, L_0x557cddeb5c40;  alias, 1 drivers
v0x557cddc2c800_0 .net "a", 0 0, L_0x557cddeb5a50;  alias, 1 drivers
v0x557cddc2c8f0_0 .net "b", 0 0, L_0x557cddeb6130;  alias, 1 drivers
v0x557cddc2c9c0_0 .net "cout", 0 0, L_0x557cddeb5d40;  alias, 1 drivers
S_0x557cddc2d1a0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddc2a0b0;
 .timescale 0 0;
P_0x557cddc2d370 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc2d430 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc2d1a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb65f0 .functor OR 1, L_0x557cddeb62f0, L_0x557cddeb6510, C4<0>, C4<0>;
v0x557cddc2e330_0 .net "S", 0 0, L_0x557cddeb6380;  1 drivers
v0x557cddc2e3f0_0 .net "a", 0 0, L_0x557cddeb6680;  1 drivers
v0x557cddc2e4c0_0 .net "b", 0 0, L_0x557cddeb6840;  1 drivers
v0x557cddc2e5c0_0 .net "c_1", 0 0, L_0x557cddeb62f0;  1 drivers
v0x557cddc2e690_0 .net "c_2", 0 0, L_0x557cddeb6510;  1 drivers
v0x557cddc2e780_0 .net "cin", 0 0, L_0x557cddeb6a00;  1 drivers
v0x557cddc2e850_0 .net "cout", 0 0, L_0x557cddeb65f0;  1 drivers
v0x557cddc2e8f0_0 .net "h_1_out", 0 0, L_0x557cddeb6260;  1 drivers
S_0x557cddc2d6b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc2d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb6260 .functor XOR 1, L_0x557cddeb6680, L_0x557cddeb6840, C4<0>, C4<0>;
L_0x557cddeb62f0 .functor AND 1, L_0x557cddeb6680, L_0x557cddeb6840, C4<1>, C4<1>;
v0x557cddc2d940_0 .net "S", 0 0, L_0x557cddeb6260;  alias, 1 drivers
v0x557cddc2da20_0 .net "a", 0 0, L_0x557cddeb6680;  alias, 1 drivers
v0x557cddc2dae0_0 .net "b", 0 0, L_0x557cddeb6840;  alias, 1 drivers
v0x557cddc2dbb0_0 .net "cout", 0 0, L_0x557cddeb62f0;  alias, 1 drivers
S_0x557cddc2dd20 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc2d430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb6380 .functor XOR 1, L_0x557cddeb6260, L_0x557cddeb6a00, C4<0>, C4<0>;
L_0x557cddeb6510 .functor AND 1, L_0x557cddeb6260, L_0x557cddeb6a00, C4<1>, C4<1>;
v0x557cddc2df80_0 .net "S", 0 0, L_0x557cddeb6380;  alias, 1 drivers
v0x557cddc2e040_0 .net "a", 0 0, L_0x557cddeb6260;  alias, 1 drivers
v0x557cddc2e130_0 .net "b", 0 0, L_0x557cddeb6a00;  alias, 1 drivers
v0x557cddc2e200_0 .net "cout", 0 0, L_0x557cddeb6510;  alias, 1 drivers
S_0x557cddc2e9e0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddc2a0b0;
 .timescale 0 0;
P_0x557cddc2ebb0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc2ec90 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc2e9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb6e70 .functor OR 1, L_0x557cddeb6bc0, L_0x557cddeb6d90, C4<0>, C4<0>;
v0x557cddc2fb60_0 .net "S", 0 0, L_0x557cddeb6c50;  1 drivers
v0x557cddc2fc20_0 .net "a", 0 0, L_0x557cddeb6f00;  1 drivers
v0x557cddc2fcf0_0 .net "b", 0 0, L_0x557cddeb7030;  1 drivers
v0x557cddc2fdf0_0 .net "c_1", 0 0, L_0x557cddeb6bc0;  1 drivers
v0x557cddc2fec0_0 .net "c_2", 0 0, L_0x557cddeb6d90;  1 drivers
v0x557cddc2ffb0_0 .net "cin", 0 0, L_0x557cddeb71b0;  1 drivers
v0x557cddc30080_0 .net "cout", 0 0, L_0x557cddeb6e70;  1 drivers
v0x557cddc30120_0 .net "h_1_out", 0 0, L_0x557cddeb6b30;  1 drivers
S_0x557cddc2eee0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc2ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb6b30 .functor XOR 1, L_0x557cddeb6f00, L_0x557cddeb7030, C4<0>, C4<0>;
L_0x557cddeb6bc0 .functor AND 1, L_0x557cddeb6f00, L_0x557cddeb7030, C4<1>, C4<1>;
v0x557cddc2f170_0 .net "S", 0 0, L_0x557cddeb6b30;  alias, 1 drivers
v0x557cddc2f250_0 .net "a", 0 0, L_0x557cddeb6f00;  alias, 1 drivers
v0x557cddc2f310_0 .net "b", 0 0, L_0x557cddeb7030;  alias, 1 drivers
v0x557cddc2f3e0_0 .net "cout", 0 0, L_0x557cddeb6bc0;  alias, 1 drivers
S_0x557cddc2f550 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc2ec90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb6c50 .functor XOR 1, L_0x557cddeb6b30, L_0x557cddeb71b0, C4<0>, C4<0>;
L_0x557cddeb6d90 .functor AND 1, L_0x557cddeb6b30, L_0x557cddeb71b0, C4<1>, C4<1>;
v0x557cddc2f7b0_0 .net "S", 0 0, L_0x557cddeb6c50;  alias, 1 drivers
v0x557cddc2f870_0 .net "a", 0 0, L_0x557cddeb6b30;  alias, 1 drivers
v0x557cddc2f960_0 .net "b", 0 0, L_0x557cddeb71b0;  alias, 1 drivers
v0x557cddc2fa30_0 .net "cout", 0 0, L_0x557cddeb6d90;  alias, 1 drivers
S_0x557cddc30210 .scope generate, "genblk1[4]" "genblk1[4]" 3 39, 3 39 0, S_0x557cddc2a0b0;
 .timescale 0 0;
P_0x557cddc30430 .param/l "i" 0 3 39, +C4<0100>;
S_0x557cddc30510 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc30210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb7690 .functor OR 1, L_0x557cddeb7390, L_0x557cddeb75b0, C4<0>, C4<0>;
v0x557cddc313b0_0 .net "S", 0 0, L_0x557cddeb7420;  1 drivers
v0x557cddc31470_0 .net "a", 0 0, L_0x557cddeb7720;  1 drivers
v0x557cddc31540_0 .net "b", 0 0, L_0x557cddeb7850;  1 drivers
v0x557cddc31640_0 .net "c_1", 0 0, L_0x557cddeb7390;  1 drivers
v0x557cddc31710_0 .net "c_2", 0 0, L_0x557cddeb75b0;  1 drivers
v0x557cddc31800_0 .net "cin", 0 0, L_0x557cddeb7980;  1 drivers
v0x557cddc318d0_0 .net "cout", 0 0, L_0x557cddeb7690;  1 drivers
v0x557cddc31970_0 .net "h_1_out", 0 0, L_0x557cddeb72e0;  1 drivers
S_0x557cddc30760 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb72e0 .functor XOR 1, L_0x557cddeb7720, L_0x557cddeb7850, C4<0>, C4<0>;
L_0x557cddeb7390 .functor AND 1, L_0x557cddeb7720, L_0x557cddeb7850, C4<1>, C4<1>;
v0x557cddc309c0_0 .net "S", 0 0, L_0x557cddeb72e0;  alias, 1 drivers
v0x557cddc30aa0_0 .net "a", 0 0, L_0x557cddeb7720;  alias, 1 drivers
v0x557cddc30b60_0 .net "b", 0 0, L_0x557cddeb7850;  alias, 1 drivers
v0x557cddc30c30_0 .net "cout", 0 0, L_0x557cddeb7390;  alias, 1 drivers
S_0x557cddc30da0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc30510;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb7420 .functor XOR 1, L_0x557cddeb72e0, L_0x557cddeb7980, C4<0>, C4<0>;
L_0x557cddeb75b0 .functor AND 1, L_0x557cddeb72e0, L_0x557cddeb7980, C4<1>, C4<1>;
v0x557cddc31000_0 .net "S", 0 0, L_0x557cddeb7420;  alias, 1 drivers
v0x557cddc310c0_0 .net "a", 0 0, L_0x557cddeb72e0;  alias, 1 drivers
v0x557cddc311b0_0 .net "b", 0 0, L_0x557cddeb7980;  alias, 1 drivers
v0x557cddc31280_0 .net "cout", 0 0, L_0x557cddeb75b0;  alias, 1 drivers
S_0x557cddc31a60 .scope generate, "genblk1[5]" "genblk1[5]" 3 39, 3 39 0, S_0x557cddc2a0b0;
 .timescale 0 0;
P_0x557cddc31c30 .param/l "i" 0 3 39, +C4<0101>;
S_0x557cddc31d10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc31a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb7ec0 .functor OR 1, L_0x557cddeb7c60, L_0x557cddeb7e30, C4<0>, C4<0>;
v0x557cddc32be0_0 .net "S", 0 0, L_0x557cddeb7cf0;  1 drivers
v0x557cddc32ca0_0 .net "a", 0 0, L_0x557cddeb7f50;  1 drivers
v0x557cddc32d70_0 .net "b", 0 0, L_0x557cddeb8080;  1 drivers
v0x557cddc32e70_0 .net "c_1", 0 0, L_0x557cddeb7c60;  1 drivers
v0x557cddc32f40_0 .net "c_2", 0 0, L_0x557cddeb7e30;  1 drivers
v0x557cddc33030_0 .net "cin", 0 0, L_0x557cddeb8230;  1 drivers
v0x557cddc33100_0 .net "cout", 0 0, L_0x557cddeb7ec0;  1 drivers
v0x557cddc331a0_0 .net "h_1_out", 0 0, L_0x557cddeb7bb0;  1 drivers
S_0x557cddc31f60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc31d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb7bb0 .functor XOR 1, L_0x557cddeb7f50, L_0x557cddeb8080, C4<0>, C4<0>;
L_0x557cddeb7c60 .functor AND 1, L_0x557cddeb7f50, L_0x557cddeb8080, C4<1>, C4<1>;
v0x557cddc321f0_0 .net "S", 0 0, L_0x557cddeb7bb0;  alias, 1 drivers
v0x557cddc322d0_0 .net "a", 0 0, L_0x557cddeb7f50;  alias, 1 drivers
v0x557cddc32390_0 .net "b", 0 0, L_0x557cddeb8080;  alias, 1 drivers
v0x557cddc32460_0 .net "cout", 0 0, L_0x557cddeb7c60;  alias, 1 drivers
S_0x557cddc325d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc31d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb7cf0 .functor XOR 1, L_0x557cddeb7bb0, L_0x557cddeb8230, C4<0>, C4<0>;
L_0x557cddeb7e30 .functor AND 1, L_0x557cddeb7bb0, L_0x557cddeb8230, C4<1>, C4<1>;
v0x557cddc32830_0 .net "S", 0 0, L_0x557cddeb7cf0;  alias, 1 drivers
v0x557cddc328f0_0 .net "a", 0 0, L_0x557cddeb7bb0;  alias, 1 drivers
v0x557cddc329e0_0 .net "b", 0 0, L_0x557cddeb8230;  alias, 1 drivers
v0x557cddc32ab0_0 .net "cout", 0 0, L_0x557cddeb7e30;  alias, 1 drivers
S_0x557cddc33290 .scope generate, "genblk1[6]" "genblk1[6]" 3 39, 3 39 0, S_0x557cddc2a0b0;
 .timescale 0 0;
P_0x557cddc33460 .param/l "i" 0 3 39, +C4<0110>;
S_0x557cddc33540 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc33290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb86a0 .functor OR 1, L_0x557cddeb83a0, L_0x557cddeb85c0, C4<0>, C4<0>;
v0x557cddc34410_0 .net "S", 0 0, L_0x557cddeb8430;  1 drivers
v0x557cddc344d0_0 .net "a", 0 0, L_0x557cddeb8730;  1 drivers
v0x557cddc345a0_0 .net "b", 0 0, L_0x557cddeb8a00;  1 drivers
v0x557cddc346a0_0 .net "c_1", 0 0, L_0x557cddeb83a0;  1 drivers
v0x557cddc34770_0 .net "c_2", 0 0, L_0x557cddeb85c0;  1 drivers
v0x557cddc34860_0 .net "cin", 0 0, L_0x557cddeb8bb0;  1 drivers
v0x557cddc34930_0 .net "cout", 0 0, L_0x557cddeb86a0;  1 drivers
v0x557cddc349d0_0 .net "h_1_out", 0 0, L_0x557cddeb7b40;  1 drivers
S_0x557cddc33790 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc33540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb7b40 .functor XOR 1, L_0x557cddeb8730, L_0x557cddeb8a00, C4<0>, C4<0>;
L_0x557cddeb83a0 .functor AND 1, L_0x557cddeb8730, L_0x557cddeb8a00, C4<1>, C4<1>;
v0x557cddc33a20_0 .net "S", 0 0, L_0x557cddeb7b40;  alias, 1 drivers
v0x557cddc33b00_0 .net "a", 0 0, L_0x557cddeb8730;  alias, 1 drivers
v0x557cddc33bc0_0 .net "b", 0 0, L_0x557cddeb8a00;  alias, 1 drivers
v0x557cddc33c90_0 .net "cout", 0 0, L_0x557cddeb83a0;  alias, 1 drivers
S_0x557cddc33e00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc33540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb8430 .functor XOR 1, L_0x557cddeb7b40, L_0x557cddeb8bb0, C4<0>, C4<0>;
L_0x557cddeb85c0 .functor AND 1, L_0x557cddeb7b40, L_0x557cddeb8bb0, C4<1>, C4<1>;
v0x557cddc34060_0 .net "S", 0 0, L_0x557cddeb8430;  alias, 1 drivers
v0x557cddc34120_0 .net "a", 0 0, L_0x557cddeb7b40;  alias, 1 drivers
v0x557cddc34210_0 .net "b", 0 0, L_0x557cddeb8bb0;  alias, 1 drivers
v0x557cddc342e0_0 .net "cout", 0 0, L_0x557cddeb85c0;  alias, 1 drivers
S_0x557cddc34ac0 .scope generate, "genblk1[7]" "genblk1[7]" 3 39, 3 39 0, S_0x557cddc2a0b0;
 .timescale 0 0;
P_0x557cddc34c90 .param/l "i" 0 3 39, +C4<0111>;
S_0x557cddc34d70 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc34ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeb9010 .functor OR 1, L_0x557cddeb8da0, L_0x557cddeb8f30, C4<0>, C4<0>;
v0x557cddc35c40_0 .net "S", 0 0, L_0x557cddeb8e30;  1 drivers
v0x557cddc35d00_0 .net "a", 0 0, L_0x557cddeb90a0;  1 drivers
v0x557cddc35dd0_0 .net "b", 0 0, L_0x557cddeb91d0;  1 drivers
v0x557cddc35ed0_0 .net "c_1", 0 0, L_0x557cddeb8da0;  1 drivers
v0x557cddc35fa0_0 .net "c_2", 0 0, L_0x557cddeb8f30;  1 drivers
v0x557cddc36090_0 .net "cin", 0 0, L_0x557cddeb8c50;  1 drivers
v0x557cddc36160_0 .net "cout", 0 0, L_0x557cddeb9010;  1 drivers
v0x557cddc36200_0 .net "h_1_out", 0 0, L_0x557cddeb8cf0;  1 drivers
S_0x557cddc34fc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc34d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb8cf0 .functor XOR 1, L_0x557cddeb90a0, L_0x557cddeb91d0, C4<0>, C4<0>;
L_0x557cddeb8da0 .functor AND 1, L_0x557cddeb90a0, L_0x557cddeb91d0, C4<1>, C4<1>;
v0x557cddc35250_0 .net "S", 0 0, L_0x557cddeb8cf0;  alias, 1 drivers
v0x557cddc35330_0 .net "a", 0 0, L_0x557cddeb90a0;  alias, 1 drivers
v0x557cddc353f0_0 .net "b", 0 0, L_0x557cddeb91d0;  alias, 1 drivers
v0x557cddc354c0_0 .net "cout", 0 0, L_0x557cddeb8da0;  alias, 1 drivers
S_0x557cddc35630 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc34d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeb8e30 .functor XOR 1, L_0x557cddeb8cf0, L_0x557cddeb8c50, C4<0>, C4<0>;
L_0x557cddeb8f30 .functor AND 1, L_0x557cddeb8cf0, L_0x557cddeb8c50, C4<1>, C4<1>;
v0x557cddc35890_0 .net "S", 0 0, L_0x557cddeb8e30;  alias, 1 drivers
v0x557cddc35950_0 .net "a", 0 0, L_0x557cddeb8cf0;  alias, 1 drivers
v0x557cddc35a40_0 .net "b", 0 0, L_0x557cddeb8c50;  alias, 1 drivers
v0x557cddc35b10_0 .net "cout", 0 0, L_0x557cddeb8f30;  alias, 1 drivers
S_0x557cddc368e0 .scope module, "dut1" "karatsuba_2" 3 142, 3 83 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde89e40 .functor BUFZ 2, L_0x557cdde89890, C4<00>, C4<00>, C4<00>;
L_0x557cdde8a080 .functor BUFZ 2, L_0x557cdde89b60, C4<00>, C4<00>, C4<00>;
L_0x557cdde8a180 .functor AND 1, L_0x557cdde89da0, L_0x557cdde89fe0, C4<1>, C4<1>;
L_0x557cdde8a330 .functor AND 1, L_0x557cdde89d00, L_0x557cdde89f40, C4<1>, C4<1>;
L_0x557cdde8a5d0 .functor NOT 1, L_0x557cdde89d00, C4<0>, C4<0>, C4<0>;
L_0x557cdde8a640 .functor AND 1, L_0x557cdde8a5d0, L_0x557cdde89da0, C4<1>, C4<1>;
L_0x557cdde8a700 .functor NOT 1, L_0x557cdde89f40, C4<0>, C4<0>, C4<0>;
L_0x557cdde8a770 .functor AND 1, L_0x557cdde8a700, L_0x557cdde89fe0, C4<1>, C4<1>;
L_0x557cdde8a880 .functor XOR 1, L_0x557cdde89d00, L_0x557cdde89da0, C4<0>, C4<0>;
L_0x557cdde8aa10 .functor XOR 1, L_0x557cdde89f40, L_0x557cdde89fe0, C4<0>, C4<0>;
L_0x557cdde8aba0 .functor AND 1, L_0x557cdde8a880, L_0x557cdde8aa10, C4<1>, C4<1>;
L_0x557cdde8da50 .functor NOT 1, L_0x557cdde8a640, C4<0>, C4<0>, C4<0>;
L_0x557cdde8db80 .functor NOT 1, L_0x557cdde8a770, C4<0>, C4<0>, C4<0>;
L_0x557cdde8dc40 .functor XOR 1, L_0x557cdde8da50, L_0x557cdde8db80, C4<0>, C4<0>;
L_0x557cdde90c00 .functor BUFZ 2, L_0x557cdde8a1f0, C4<00>, C4<00>, C4<00>;
L_0x557cdde90e20 .functor BUFZ 2, L_0x557cdde8a440, C4<00>, C4<00>, C4<00>;
L_0x557cdde91000 .functor BUFZ 2, L_0x557cdde90a50, C4<00>, C4<00>, C4<00>;
v0x557cddc4db60_0 .net "X", 1 0, L_0x557cdde89890;  alias, 1 drivers
v0x557cddc4dc40_0 .net "Xe", 0 0, L_0x557cdde89da0;  1 drivers
v0x557cddc4dce0_0 .net "Xn", 0 0, L_0x557cdde89d00;  1 drivers
v0x557cddc4dd80_0 .net "Y", 1 0, L_0x557cdde89b60;  alias, 1 drivers
v0x557cddc4de40_0 .net "Ye", 0 0, L_0x557cdde89fe0;  1 drivers
v0x557cddc4df30_0 .net "Yn", 0 0, L_0x557cdde89f40;  1 drivers
v0x557cddc4dff0_0 .net "Z", 3 0, L_0x557cdde93200;  alias, 1 drivers
v0x557cddc4e0b0_0 .net *"_s12", 0 0, L_0x557cdde8a180;  1 drivers
L_0x7f5061447908 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc4e190_0 .net/2s *"_s17", 0 0, L_0x7f5061447908;  1 drivers
v0x557cddc4e270_0 .net *"_s21", 0 0, L_0x557cdde8a330;  1 drivers
L_0x7f5061447950 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc4e350_0 .net/2s *"_s26", 0 0, L_0x7f5061447950;  1 drivers
v0x557cddc4e430_0 .net *"_s30", 0 0, L_0x557cdde8a5d0;  1 drivers
v0x557cddc4e510_0 .net *"_s34", 0 0, L_0x557cdde8a700;  1 drivers
v0x557cddc4e5f0_0 .net *"_s4", 1 0, L_0x557cdde89e40;  1 drivers
v0x557cddc4e6d0_0 .net *"_s46", 0 0, L_0x557cdde8aba0;  1 drivers
L_0x7f5061447a28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc4e7b0_0 .net/2s *"_s51", 0 0, L_0x7f5061447a28;  1 drivers
v0x557cddc4e890_0 .net *"_s53", 0 0, L_0x557cdde8da50;  1 drivers
v0x557cddc4ea80_0 .net *"_s55", 0 0, L_0x557cdde8db80;  1 drivers
v0x557cddc4eb60_0 .net *"_s62", 1 0, L_0x557cdde90c00;  1 drivers
v0x557cddc4ec40_0 .net *"_s67", 1 0, L_0x557cdde90e20;  1 drivers
L_0x7f5061447b90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc4ed20_0 .net/2s *"_s70", 0 0, L_0x7f5061447b90;  1 drivers
v0x557cddc4ee00_0 .net *"_s75", 1 0, L_0x557cdde91000;  1 drivers
L_0x7f5061447bd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc4eee0_0 .net/2s *"_s79", 0 0, L_0x7f5061447bd8;  1 drivers
v0x557cddc4efc0_0 .net *"_s9", 1 0, L_0x557cdde8a080;  1 drivers
L_0x7f50614479e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc4f0a0_0 .net "add", 0 0, L_0x7f50614479e0;  1 drivers
v0x557cddc4f140_0 .net "big_z0_z2", 3 0, L_0x557cdde90c90;  1 drivers
v0x557cddc4f200_0 .net "big_z1", 3 0, L_0x557cdde91070;  1 drivers
v0x557cddc4f2d0_0 .net "cout_z1", 0 0, L_0x557cdde8ef00;  1 drivers
v0x557cddc4f370_0 .net "cout_z1_1", 0 0, L_0x557cdde8bd20;  1 drivers
v0x557cddc4f410_0 .net "dummy_cout", 0 0, L_0x557cdde93440;  1 drivers
v0x557cddc4f4b0_0 .net "signX", 0 0, L_0x557cdde8a640;  1 drivers
v0x557cddc4f550_0 .net "signY", 0 0, L_0x557cdde8a770;  1 drivers
v0x557cddc4f5f0_0 .net "sign_z3", 0 0, L_0x557cdde8dc40;  1 drivers
L_0x7f5061447998 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc4f930_0 .net "sub", 0 0, L_0x7f5061447998;  1 drivers
v0x557cddc4f9f0_0 .net "z0", 1 0, L_0x557cdde8a1f0;  1 drivers
v0x557cddc4fab0_0 .net "z1", 1 0, L_0x557cdde90a50;  1 drivers
v0x557cddc4fb70_0 .net "z1_1", 1 0, L_0x557cdde8d8b0;  1 drivers
v0x557cddc4fc10_0 .net "z2", 1 0, L_0x557cdde8a440;  1 drivers
v0x557cddc4fcd0_0 .net "z3", 1 0, L_0x557cdde8ac10;  1 drivers
v0x557cddc4fda0_0 .net "z3_1", 0 0, L_0x557cdde8a880;  1 drivers
v0x557cddc4fe40_0 .net "z3_2", 0 0, L_0x557cdde8aa10;  1 drivers
L_0x557cdde89d00 .part L_0x557cdde89e40, 1, 1;
L_0x557cdde89da0 .part L_0x557cdde89e40, 0, 1;
L_0x557cdde89f40 .part L_0x557cdde8a080, 1, 1;
L_0x557cdde89fe0 .part L_0x557cdde8a080, 0, 1;
L_0x557cdde8a1f0 .concat8 [ 1 1 0 0], L_0x557cdde8a180, L_0x7f5061447908;
L_0x557cdde8a440 .concat8 [ 1 1 0 0], L_0x557cdde8a330, L_0x7f5061447950;
L_0x557cdde8ac10 .concat8 [ 1 1 0 0], L_0x557cdde8aba0, L_0x7f5061447a28;
L_0x557cdde90c90 .concat8 [ 2 2 0 0], L_0x557cdde90c00, L_0x557cdde90e20;
L_0x557cdde91070 .concat8 [ 1 2 1 0], L_0x7f5061447b90, L_0x557cdde91000, L_0x7f5061447bd8;
S_0x557cddc36b20 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddc368e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc36d10 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde8acb0 .functor XOR 2, L_0x7f5061449b10, L_0x557cdde8a440, C4<00>, C4<00>;
L_0x557cdde8be10 .functor NOT 1, L_0x557cdde8bd20, C4<0>, C4<0>, C4<0>;
L_0x557cdde8bf10 .functor AND 1, L_0x7f50614479e0, L_0x557cdde8be10, C4<1>, C4<1>;
L_0x557cdde8c180 .functor NOT 2, L_0x557cdde8c090, C4<00>, C4<00>, C4<00>;
L_0x557cdde8c240 .functor AND 2, L_0x557cdde8bb90, L_0x557cdde8c180, C4<11>, C4<11>;
L_0x557cdde8c300 .functor NOT 2, L_0x557cdde8bb90, C4<00>, C4<00>, C4<00>;
L_0x557cdde8d840 .functor AND 2, L_0x557cdde8d400, L_0x557cdde8d710, C4<11>, C4<11>;
L_0x557cdde8d8b0 .functor OR 2, L_0x557cdde8c240, L_0x557cdde8d840, C4<00>, C4<00>;
v0x557cddc3dc90_0 .net *"_s0", 1 0, L_0x7f5061449b10;  1 drivers
v0x557cddc3dd90_0 .net *"_s10", 1 0, L_0x557cdde8c180;  1 drivers
L_0x7f5061447a70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc3de70_0 .net/2s *"_s18", 0 0, L_0x7f5061447a70;  1 drivers
L_0x7f5061447ab8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc3df30_0 .net/2s *"_s23", 0 0, L_0x7f5061447ab8;  1 drivers
v0x557cddc3e010_0 .net *"_s27", 1 0, L_0x557cdde8d710;  1 drivers
v0x557cddc3e140_0 .net *"_s4", 0 0, L_0x557cdde8be10;  1 drivers
v0x557cddc3e220_0 .net *"_s8", 1 0, L_0x557cdde8c090;  1 drivers
v0x557cddc3e300_0 .net "a", 1 0, L_0x557cdde8a1f0;  alias, 1 drivers
v0x557cddc3e3c0_0 .net "a_or_s", 0 0, L_0x7f50614479e0;  alias, 1 drivers
v0x557cddc3e460_0 .net "add_1", 1 0, L_0x557cdde8c3c0;  1 drivers
v0x557cddc3e500_0 .net "b", 1 0, L_0x557cdde8a440;  alias, 1 drivers
v0x557cddc3e5c0_0 .net "cout", 0 0, L_0x557cdde8bd20;  alias, 1 drivers
v0x557cddc3e690_0 .net "diff_is_negative", 0 0, L_0x557cdde8bf10;  1 drivers
v0x557cddc3e730_0 .net "dummy_cout", 0 0, L_0x557cdde8d580;  1 drivers
v0x557cddc3e800_0 .net "input_b", 1 0, L_0x557cdde8acb0;  1 drivers
v0x557cddc3e8d0_0 .net "inverted_out", 1 0, L_0x557cdde8c300;  1 drivers
v0x557cddc3e9a0_0 .net "n_out", 1 0, L_0x557cdde8d840;  1 drivers
v0x557cddc3eb70_0 .net "negated_out", 1 0, L_0x557cdde8d400;  1 drivers
v0x557cddc3ec60_0 .net "out", 1 0, L_0x557cdde8d8b0;  alias, 1 drivers
v0x557cddc3ed20_0 .net "p_out", 1 0, L_0x557cdde8c240;  1 drivers
v0x557cddc3ee00_0 .net "t_out", 1 0, L_0x557cdde8bb90;  1 drivers
L_0x557cdde8c090 .concat [ 1 1 0 0], L_0x557cdde8bf10, L_0x557cdde8bf10;
L_0x557cdde8c3c0 .concat8 [ 1 1 0 0], L_0x7f5061447ab8, L_0x7f5061447a70;
L_0x557cdde8d670 .part L_0x557cdde8c3c0, 1, 1;
L_0x557cdde8d710 .concat [ 1 1 0 0], L_0x557cdde8bf10, L_0x557cdde8bf10;
S_0x557cddc36e30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc36b20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc37020 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc39fa0_0 .net "S", 1 0, L_0x557cdde8bb90;  alias, 1 drivers
v0x557cddc3a080_0 .net "a", 1 0, L_0x557cdde8a1f0;  alias, 1 drivers
v0x557cddc3a160_0 .net "b", 1 0, L_0x557cdde8acb0;  alias, 1 drivers
v0x557cddc3a220_0 .net "carin", 1 0, L_0x557cdde8bc30;  1 drivers
v0x557cddc3a300_0 .net "cin", 0 0, L_0x7f50614479e0;  alias, 1 drivers
v0x557cddc3a440_0 .net "cout", 0 0, L_0x557cdde8bd20;  alias, 1 drivers
L_0x557cdde8b1c0 .part L_0x557cdde8a1f0, 1, 1;
L_0x557cdde8b380 .part L_0x557cdde8acb0, 1, 1;
L_0x557cdde8b4b0 .part L_0x557cdde8bc30, 0, 1;
L_0x557cdde8b8a0 .part L_0x557cdde8a1f0, 0, 1;
L_0x557cdde8b9d0 .part L_0x557cdde8acb0, 0, 1;
L_0x557cdde8bb90 .concat8 [ 1 1 0 0], L_0x557cdde8b6c0, L_0x557cdde8af40;
L_0x557cdde8bc30 .concat8 [ 1 1 0 0], L_0x557cdde8b830, L_0x557cdde8b150;
L_0x557cdde8bd20 .part L_0x557cdde8bc30, 1, 1;
S_0x557cddc371a0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc36e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde8b830 .functor OR 1, L_0x557cdde8b650, L_0x557cdde8b7c0, C4<0>, C4<0>;
v0x557cddc380c0_0 .net "S", 0 0, L_0x557cdde8b6c0;  1 drivers
v0x557cddc38180_0 .net "a", 0 0, L_0x557cdde8b8a0;  1 drivers
v0x557cddc38250_0 .net "b", 0 0, L_0x557cdde8b9d0;  1 drivers
v0x557cddc38350_0 .net "c_1", 0 0, L_0x557cdde8b650;  1 drivers
v0x557cddc38420_0 .net "c_2", 0 0, L_0x557cdde8b7c0;  1 drivers
v0x557cddc38510_0 .net "cin", 0 0, L_0x7f50614479e0;  alias, 1 drivers
v0x557cddc385e0_0 .net "cout", 0 0, L_0x557cdde8b830;  1 drivers
v0x557cddc38680_0 .net "h_1_out", 0 0, L_0x557cdde8b5e0;  1 drivers
S_0x557cddc37440 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc371a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8b5e0 .functor XOR 1, L_0x557cdde8b8a0, L_0x557cdde8b9d0, C4<0>, C4<0>;
L_0x557cdde8b650 .functor AND 1, L_0x557cdde8b8a0, L_0x557cdde8b9d0, C4<1>, C4<1>;
v0x557cddc376d0_0 .net "S", 0 0, L_0x557cdde8b5e0;  alias, 1 drivers
v0x557cddc377b0_0 .net "a", 0 0, L_0x557cdde8b8a0;  alias, 1 drivers
v0x557cddc37870_0 .net "b", 0 0, L_0x557cdde8b9d0;  alias, 1 drivers
v0x557cddc37940_0 .net "cout", 0 0, L_0x557cdde8b650;  alias, 1 drivers
S_0x557cddc37ab0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc371a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8b6c0 .functor XOR 1, L_0x557cdde8b5e0, L_0x7f50614479e0, C4<0>, C4<0>;
L_0x557cdde8b7c0 .functor AND 1, L_0x557cdde8b5e0, L_0x7f50614479e0, C4<1>, C4<1>;
v0x557cddc37d10_0 .net "S", 0 0, L_0x557cdde8b6c0;  alias, 1 drivers
v0x557cddc37dd0_0 .net "a", 0 0, L_0x557cdde8b5e0;  alias, 1 drivers
v0x557cddc37ec0_0 .net "b", 0 0, L_0x7f50614479e0;  alias, 1 drivers
v0x557cddc37f90_0 .net "cout", 0 0, L_0x557cdde8b7c0;  alias, 1 drivers
S_0x557cddc38770 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc36e30;
 .timescale 0 0;
P_0x557cddc38960 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc38a20 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc38770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde8b150 .functor OR 1, L_0x557cdde8ae80, L_0x557cdde8b090, C4<0>, C4<0>;
v0x557cddc398f0_0 .net "S", 0 0, L_0x557cdde8af40;  1 drivers
v0x557cddc399b0_0 .net "a", 0 0, L_0x557cdde8b1c0;  1 drivers
v0x557cddc39a80_0 .net "b", 0 0, L_0x557cdde8b380;  1 drivers
v0x557cddc39b80_0 .net "c_1", 0 0, L_0x557cdde8ae80;  1 drivers
v0x557cddc39c50_0 .net "c_2", 0 0, L_0x557cdde8b090;  1 drivers
v0x557cddc39d40_0 .net "cin", 0 0, L_0x557cdde8b4b0;  1 drivers
v0x557cddc39e10_0 .net "cout", 0 0, L_0x557cdde8b150;  1 drivers
v0x557cddc39eb0_0 .net "h_1_out", 0 0, L_0x557cdde8ad70;  1 drivers
S_0x557cddc38c70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc38a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8ad70 .functor XOR 1, L_0x557cdde8b1c0, L_0x557cdde8b380, C4<0>, C4<0>;
L_0x557cdde8ae80 .functor AND 1, L_0x557cdde8b1c0, L_0x557cdde8b380, C4<1>, C4<1>;
v0x557cddc38f00_0 .net "S", 0 0, L_0x557cdde8ad70;  alias, 1 drivers
v0x557cddc38fe0_0 .net "a", 0 0, L_0x557cdde8b1c0;  alias, 1 drivers
v0x557cddc390a0_0 .net "b", 0 0, L_0x557cdde8b380;  alias, 1 drivers
v0x557cddc39170_0 .net "cout", 0 0, L_0x557cdde8ae80;  alias, 1 drivers
S_0x557cddc392e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc38a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8af40 .functor XOR 1, L_0x557cdde8ad70, L_0x557cdde8b4b0, C4<0>, C4<0>;
L_0x557cdde8b090 .functor AND 1, L_0x557cdde8ad70, L_0x557cdde8b4b0, C4<1>, C4<1>;
v0x557cddc39540_0 .net "S", 0 0, L_0x557cdde8af40;  alias, 1 drivers
v0x557cddc39600_0 .net "a", 0 0, L_0x557cdde8ad70;  alias, 1 drivers
v0x557cddc396f0_0 .net "b", 0 0, L_0x557cdde8b4b0;  alias, 1 drivers
v0x557cddc397c0_0 .net "cout", 0 0, L_0x557cdde8b090;  alias, 1 drivers
S_0x557cddc3a5a0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc36b20;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc3a790 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc3d690_0 .net "S", 1 0, L_0x557cdde8d400;  alias, 1 drivers
v0x557cddc3d770_0 .net "a", 1 0, L_0x557cdde8c300;  alias, 1 drivers
v0x557cddc3d850_0 .net "b", 1 0, L_0x557cdde8c3c0;  alias, 1 drivers
v0x557cddc3d910_0 .net "carin", 1 0, L_0x557cdde8d4e0;  1 drivers
v0x557cddc3d9f0_0 .net "cin", 0 0, L_0x557cdde8d670;  1 drivers
v0x557cddc3db30_0 .net "cout", 0 0, L_0x557cdde8d580;  alias, 1 drivers
L_0x557cdde8c950 .part L_0x557cdde8c300, 1, 1;
L_0x557cdde8ca80 .part L_0x557cdde8c3c0, 1, 1;
L_0x557cdde8cbb0 .part L_0x557cdde8d4e0, 0, 1;
L_0x557cdde8d080 .part L_0x557cdde8c300, 0, 1;
L_0x557cdde8d240 .part L_0x557cdde8c3c0, 0, 1;
L_0x557cdde8d400 .concat8 [ 1 1 0 0], L_0x557cdde8cdc0, L_0x557cdde8c6d0;
L_0x557cdde8d4e0 .concat8 [ 1 1 0 0], L_0x557cdde8d010, L_0x557cdde8c8e0;
L_0x557cdde8d580 .part L_0x557cdde8d4e0, 1, 1;
S_0x557cddc3a8b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc3a5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde8d010 .functor OR 1, L_0x557cdde8cd50, L_0x557cdde8cf10, C4<0>, C4<0>;
v0x557cddc3b7b0_0 .net "S", 0 0, L_0x557cdde8cdc0;  1 drivers
v0x557cddc3b870_0 .net "a", 0 0, L_0x557cdde8d080;  1 drivers
v0x557cddc3b940_0 .net "b", 0 0, L_0x557cdde8d240;  1 drivers
v0x557cddc3ba40_0 .net "c_1", 0 0, L_0x557cdde8cd50;  1 drivers
v0x557cddc3bb10_0 .net "c_2", 0 0, L_0x557cdde8cf10;  1 drivers
v0x557cddc3bc00_0 .net "cin", 0 0, L_0x557cdde8d670;  alias, 1 drivers
v0x557cddc3bcd0_0 .net "cout", 0 0, L_0x557cdde8d010;  1 drivers
v0x557cddc3bd70_0 .net "h_1_out", 0 0, L_0x557cdde8cce0;  1 drivers
S_0x557cddc3ab30 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc3a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8cce0 .functor XOR 1, L_0x557cdde8d080, L_0x557cdde8d240, C4<0>, C4<0>;
L_0x557cdde8cd50 .functor AND 1, L_0x557cdde8d080, L_0x557cdde8d240, C4<1>, C4<1>;
v0x557cddc3adc0_0 .net "S", 0 0, L_0x557cdde8cce0;  alias, 1 drivers
v0x557cddc3aea0_0 .net "a", 0 0, L_0x557cdde8d080;  alias, 1 drivers
v0x557cddc3af60_0 .net "b", 0 0, L_0x557cdde8d240;  alias, 1 drivers
v0x557cddc3b030_0 .net "cout", 0 0, L_0x557cdde8cd50;  alias, 1 drivers
S_0x557cddc3b1a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc3a8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8cdc0 .functor XOR 1, L_0x557cdde8cce0, L_0x557cdde8d670, C4<0>, C4<0>;
L_0x557cdde8cf10 .functor AND 1, L_0x557cdde8cce0, L_0x557cdde8d670, C4<1>, C4<1>;
v0x557cddc3b400_0 .net "S", 0 0, L_0x557cdde8cdc0;  alias, 1 drivers
v0x557cddc3b4c0_0 .net "a", 0 0, L_0x557cdde8cce0;  alias, 1 drivers
v0x557cddc3b5b0_0 .net "b", 0 0, L_0x557cdde8d670;  alias, 1 drivers
v0x557cddc3b680_0 .net "cout", 0 0, L_0x557cdde8cf10;  alias, 1 drivers
S_0x557cddc3be60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc3a5a0;
 .timescale 0 0;
P_0x557cddc3c050 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc3c110 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc3be60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde8c8e0 .functor OR 1, L_0x557cdde8c610, L_0x557cdde8c820, C4<0>, C4<0>;
v0x557cddc3cfe0_0 .net "S", 0 0, L_0x557cdde8c6d0;  1 drivers
v0x557cddc3d0a0_0 .net "a", 0 0, L_0x557cdde8c950;  1 drivers
v0x557cddc3d170_0 .net "b", 0 0, L_0x557cdde8ca80;  1 drivers
v0x557cddc3d270_0 .net "c_1", 0 0, L_0x557cdde8c610;  1 drivers
v0x557cddc3d340_0 .net "c_2", 0 0, L_0x557cdde8c820;  1 drivers
v0x557cddc3d430_0 .net "cin", 0 0, L_0x557cdde8cbb0;  1 drivers
v0x557cddc3d500_0 .net "cout", 0 0, L_0x557cdde8c8e0;  1 drivers
v0x557cddc3d5a0_0 .net "h_1_out", 0 0, L_0x557cdde8c500;  1 drivers
S_0x557cddc3c360 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc3c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8c500 .functor XOR 1, L_0x557cdde8c950, L_0x557cdde8ca80, C4<0>, C4<0>;
L_0x557cdde8c610 .functor AND 1, L_0x557cdde8c950, L_0x557cdde8ca80, C4<1>, C4<1>;
v0x557cddc3c5f0_0 .net "S", 0 0, L_0x557cdde8c500;  alias, 1 drivers
v0x557cddc3c6d0_0 .net "a", 0 0, L_0x557cdde8c950;  alias, 1 drivers
v0x557cddc3c790_0 .net "b", 0 0, L_0x557cdde8ca80;  alias, 1 drivers
v0x557cddc3c860_0 .net "cout", 0 0, L_0x557cdde8c610;  alias, 1 drivers
S_0x557cddc3c9d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc3c110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8c6d0 .functor XOR 1, L_0x557cdde8c500, L_0x557cdde8cbb0, C4<0>, C4<0>;
L_0x557cdde8c820 .functor AND 1, L_0x557cdde8c500, L_0x557cdde8cbb0, C4<1>, C4<1>;
v0x557cddc3cc30_0 .net "S", 0 0, L_0x557cdde8c6d0;  alias, 1 drivers
v0x557cddc3ccf0_0 .net "a", 0 0, L_0x557cdde8c500;  alias, 1 drivers
v0x557cddc3cde0_0 .net "b", 0 0, L_0x557cdde8cbb0;  alias, 1 drivers
v0x557cddc3ceb0_0 .net "cout", 0 0, L_0x557cdde8c820;  alias, 1 drivers
S_0x557cddc3efa0 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddc368e0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc3f140 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde8db10 .functor XOR 2, L_0x557cdde8ddd0, L_0x557cdde8ac10, C4<00>, C4<00>;
L_0x557cdde8eff0 .functor NOT 1, L_0x557cdde8ef00, C4<0>, C4<0>, C4<0>;
L_0x557cdde8f0f0 .functor AND 1, L_0x557cdde8dc40, L_0x557cdde8eff0, C4<1>, C4<1>;
L_0x557cdde8f250 .functor NOT 2, L_0x557cdde8f160, C4<00>, C4<00>, C4<00>;
L_0x557cdde8f310 .functor AND 2, L_0x557cdde8ed70, L_0x557cdde8f250, C4<11>, C4<11>;
L_0x557cdde8f3d0 .functor NOT 2, L_0x557cdde8ed70, C4<00>, C4<00>, C4<00>;
L_0x557cdde909e0 .functor AND 2, L_0x557cdde905a0, L_0x557cdde908b0, C4<11>, C4<11>;
L_0x557cdde90a50 .functor OR 2, L_0x557cdde8f310, L_0x557cdde909e0, C4<00>, C4<00>;
v0x557cddc460c0_0 .net *"_s0", 1 0, L_0x557cdde8ddd0;  1 drivers
v0x557cddc461c0_0 .net *"_s10", 1 0, L_0x557cdde8f250;  1 drivers
L_0x7f5061447b00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc462a0_0 .net/2s *"_s18", 0 0, L_0x7f5061447b00;  1 drivers
L_0x7f5061447b48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc46360_0 .net/2s *"_s23", 0 0, L_0x7f5061447b48;  1 drivers
v0x557cddc46440_0 .net *"_s27", 1 0, L_0x557cdde908b0;  1 drivers
v0x557cddc46570_0 .net *"_s4", 0 0, L_0x557cdde8eff0;  1 drivers
v0x557cddc46650_0 .net *"_s8", 1 0, L_0x557cdde8f160;  1 drivers
v0x557cddc46730_0 .net "a", 1 0, L_0x557cdde8d8b0;  alias, 1 drivers
v0x557cddc46840_0 .net "a_or_s", 0 0, L_0x557cdde8dc40;  alias, 1 drivers
v0x557cddc468e0_0 .net "add_1", 1 0, L_0x557cdde8f520;  1 drivers
v0x557cddc469a0_0 .net "b", 1 0, L_0x557cdde8ac10;  alias, 1 drivers
v0x557cddc46a60_0 .net "cout", 0 0, L_0x557cdde8ef00;  alias, 1 drivers
v0x557cddc46b00_0 .net "diff_is_negative", 0 0, L_0x557cdde8f0f0;  1 drivers
v0x557cddc46ba0_0 .net "dummy_cout", 0 0, L_0x557cdde90720;  1 drivers
v0x557cddc46c40_0 .net "input_b", 1 0, L_0x557cdde8db10;  1 drivers
v0x557cddc46d10_0 .net "inverted_out", 1 0, L_0x557cdde8f3d0;  1 drivers
v0x557cddc46de0_0 .net "n_out", 1 0, L_0x557cdde909e0;  1 drivers
v0x557cddc46fb0_0 .net "negated_out", 1 0, L_0x557cdde905a0;  1 drivers
v0x557cddc470a0_0 .net "out", 1 0, L_0x557cdde90a50;  alias, 1 drivers
v0x557cddc47160_0 .net "p_out", 1 0, L_0x557cdde8f310;  1 drivers
v0x557cddc47240_0 .net "t_out", 1 0, L_0x557cdde8ed70;  1 drivers
L_0x557cdde8ddd0 .concat [ 1 1 0 0], L_0x557cdde8dc40, L_0x557cdde8dc40;
L_0x557cdde8f160 .concat [ 1 1 0 0], L_0x557cdde8f0f0, L_0x557cdde8f0f0;
L_0x557cdde8f520 .concat8 [ 1 1 0 0], L_0x7f5061447b48, L_0x7f5061447b00;
L_0x557cdde90810 .part L_0x557cdde8f520, 1, 1;
L_0x557cdde908b0 .concat [ 1 1 0 0], L_0x557cdde8f0f0, L_0x557cdde8f0f0;
S_0x557cddc3f290 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc3efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc3f460 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc423e0_0 .net "S", 1 0, L_0x557cdde8ed70;  alias, 1 drivers
v0x557cddc424c0_0 .net "a", 1 0, L_0x557cdde8d8b0;  alias, 1 drivers
v0x557cddc42580_0 .net "b", 1 0, L_0x557cdde8db10;  alias, 1 drivers
v0x557cddc42650_0 .net "carin", 1 0, L_0x557cdde8ee10;  1 drivers
v0x557cddc42730_0 .net "cin", 0 0, L_0x557cdde8dc40;  alias, 1 drivers
v0x557cddc42870_0 .net "cout", 0 0, L_0x557cdde8ef00;  alias, 1 drivers
L_0x557cdde8e360 .part L_0x557cdde8d8b0, 1, 1;
L_0x557cdde8e490 .part L_0x557cdde8db10, 1, 1;
L_0x557cdde8e5c0 .part L_0x557cdde8ee10, 0, 1;
L_0x557cdde8eb10 .part L_0x557cdde8d8b0, 0, 1;
L_0x557cdde8ebb0 .part L_0x557cdde8db10, 0, 1;
L_0x557cdde8ed70 .concat8 [ 1 1 0 0], L_0x557cdde8e7d0, L_0x557cdde8e0e0;
L_0x557cdde8ee10 .concat8 [ 1 1 0 0], L_0x557cdde8eaa0, L_0x557cdde8e2f0;
L_0x557cdde8ef00 .part L_0x557cdde8ee10, 1, 1;
S_0x557cddc3f5e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc3f290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde8eaa0 .functor OR 1, L_0x557cdde8e760, L_0x557cdde8ea30, C4<0>, C4<0>;
v0x557cddc40500_0 .net "S", 0 0, L_0x557cdde8e7d0;  1 drivers
v0x557cddc405c0_0 .net "a", 0 0, L_0x557cdde8eb10;  1 drivers
v0x557cddc40690_0 .net "b", 0 0, L_0x557cdde8ebb0;  1 drivers
v0x557cddc40790_0 .net "c_1", 0 0, L_0x557cdde8e760;  1 drivers
v0x557cddc40860_0 .net "c_2", 0 0, L_0x557cdde8ea30;  1 drivers
v0x557cddc40950_0 .net "cin", 0 0, L_0x557cdde8dc40;  alias, 1 drivers
v0x557cddc40a20_0 .net "cout", 0 0, L_0x557cdde8eaa0;  1 drivers
v0x557cddc40ac0_0 .net "h_1_out", 0 0, L_0x557cdde8e6f0;  1 drivers
S_0x557cddc3f880 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc3f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8e6f0 .functor XOR 1, L_0x557cdde8eb10, L_0x557cdde8ebb0, C4<0>, C4<0>;
L_0x557cdde8e760 .functor AND 1, L_0x557cdde8eb10, L_0x557cdde8ebb0, C4<1>, C4<1>;
v0x557cddc3fb10_0 .net "S", 0 0, L_0x557cdde8e6f0;  alias, 1 drivers
v0x557cddc3fbf0_0 .net "a", 0 0, L_0x557cdde8eb10;  alias, 1 drivers
v0x557cddc3fcb0_0 .net "b", 0 0, L_0x557cdde8ebb0;  alias, 1 drivers
v0x557cddc3fd80_0 .net "cout", 0 0, L_0x557cdde8e760;  alias, 1 drivers
S_0x557cddc3fef0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc3f5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8e7d0 .functor XOR 1, L_0x557cdde8e6f0, L_0x557cdde8dc40, C4<0>, C4<0>;
L_0x557cdde8ea30 .functor AND 1, L_0x557cdde8e6f0, L_0x557cdde8dc40, C4<1>, C4<1>;
v0x557cddc40150_0 .net "S", 0 0, L_0x557cdde8e7d0;  alias, 1 drivers
v0x557cddc40210_0 .net "a", 0 0, L_0x557cdde8e6f0;  alias, 1 drivers
v0x557cddc40300_0 .net "b", 0 0, L_0x557cdde8dc40;  alias, 1 drivers
v0x557cddc403d0_0 .net "cout", 0 0, L_0x557cdde8ea30;  alias, 1 drivers
S_0x557cddc40bb0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc3f290;
 .timescale 0 0;
P_0x557cddc40da0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc40e60 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc40bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde8e2f0 .functor OR 1, L_0x557cdde8e020, L_0x557cdde8e230, C4<0>, C4<0>;
v0x557cddc41d30_0 .net "S", 0 0, L_0x557cdde8e0e0;  1 drivers
v0x557cddc41df0_0 .net "a", 0 0, L_0x557cdde8e360;  1 drivers
v0x557cddc41ec0_0 .net "b", 0 0, L_0x557cdde8e490;  1 drivers
v0x557cddc41fc0_0 .net "c_1", 0 0, L_0x557cdde8e020;  1 drivers
v0x557cddc42090_0 .net "c_2", 0 0, L_0x557cdde8e230;  1 drivers
v0x557cddc42180_0 .net "cin", 0 0, L_0x557cdde8e5c0;  1 drivers
v0x557cddc42250_0 .net "cout", 0 0, L_0x557cdde8e2f0;  1 drivers
v0x557cddc422f0_0 .net "h_1_out", 0 0, L_0x557cdde8df10;  1 drivers
S_0x557cddc410b0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc40e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8df10 .functor XOR 1, L_0x557cdde8e360, L_0x557cdde8e490, C4<0>, C4<0>;
L_0x557cdde8e020 .functor AND 1, L_0x557cdde8e360, L_0x557cdde8e490, C4<1>, C4<1>;
v0x557cddc41340_0 .net "S", 0 0, L_0x557cdde8df10;  alias, 1 drivers
v0x557cddc41420_0 .net "a", 0 0, L_0x557cdde8e360;  alias, 1 drivers
v0x557cddc414e0_0 .net "b", 0 0, L_0x557cdde8e490;  alias, 1 drivers
v0x557cddc415b0_0 .net "cout", 0 0, L_0x557cdde8e020;  alias, 1 drivers
S_0x557cddc41720 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc40e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8e0e0 .functor XOR 1, L_0x557cdde8df10, L_0x557cdde8e5c0, C4<0>, C4<0>;
L_0x557cdde8e230 .functor AND 1, L_0x557cdde8df10, L_0x557cdde8e5c0, C4<1>, C4<1>;
v0x557cddc41980_0 .net "S", 0 0, L_0x557cdde8e0e0;  alias, 1 drivers
v0x557cddc41a40_0 .net "a", 0 0, L_0x557cdde8df10;  alias, 1 drivers
v0x557cddc41b30_0 .net "b", 0 0, L_0x557cdde8e5c0;  alias, 1 drivers
v0x557cddc41c00_0 .net "cout", 0 0, L_0x557cdde8e230;  alias, 1 drivers
S_0x557cddc429d0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc3efa0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc42bc0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc45ac0_0 .net "S", 1 0, L_0x557cdde905a0;  alias, 1 drivers
v0x557cddc45ba0_0 .net "a", 1 0, L_0x557cdde8f3d0;  alias, 1 drivers
v0x557cddc45c80_0 .net "b", 1 0, L_0x557cdde8f520;  alias, 1 drivers
v0x557cddc45d40_0 .net "carin", 1 0, L_0x557cdde90660;  1 drivers
v0x557cddc45e20_0 .net "cin", 0 0, L_0x557cdde90810;  1 drivers
v0x557cddc45f60_0 .net "cout", 0 0, L_0x557cdde90720;  alias, 1 drivers
L_0x557cdde8fab0 .part L_0x557cdde8f3d0, 1, 1;
L_0x557cdde8fbe0 .part L_0x557cdde8f520, 1, 1;
L_0x557cdde8fd10 .part L_0x557cdde90660, 0, 1;
L_0x557cdde90220 .part L_0x557cdde8f3d0, 0, 1;
L_0x557cdde903e0 .part L_0x557cdde8f520, 0, 1;
L_0x557cdde905a0 .concat8 [ 1 1 0 0], L_0x557cdde8ff20, L_0x557cdde8f830;
L_0x557cdde90660 .concat8 [ 1 1 0 0], L_0x557cdde90190, L_0x557cdde8fa40;
L_0x557cdde90720 .part L_0x557cdde90660, 1, 1;
S_0x557cddc42ce0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc429d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde90190 .functor OR 1, L_0x557cdde8feb0, L_0x557cdde90070, C4<0>, C4<0>;
v0x557cddc43be0_0 .net "S", 0 0, L_0x557cdde8ff20;  1 drivers
v0x557cddc43ca0_0 .net "a", 0 0, L_0x557cdde90220;  1 drivers
v0x557cddc43d70_0 .net "b", 0 0, L_0x557cdde903e0;  1 drivers
v0x557cddc43e70_0 .net "c_1", 0 0, L_0x557cdde8feb0;  1 drivers
v0x557cddc43f40_0 .net "c_2", 0 0, L_0x557cdde90070;  1 drivers
v0x557cddc44030_0 .net "cin", 0 0, L_0x557cdde90810;  alias, 1 drivers
v0x557cddc44100_0 .net "cout", 0 0, L_0x557cdde90190;  1 drivers
v0x557cddc441a0_0 .net "h_1_out", 0 0, L_0x557cdde8fe40;  1 drivers
S_0x557cddc42f60 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc42ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8fe40 .functor XOR 1, L_0x557cdde90220, L_0x557cdde903e0, C4<0>, C4<0>;
L_0x557cdde8feb0 .functor AND 1, L_0x557cdde90220, L_0x557cdde903e0, C4<1>, C4<1>;
v0x557cddc431f0_0 .net "S", 0 0, L_0x557cdde8fe40;  alias, 1 drivers
v0x557cddc432d0_0 .net "a", 0 0, L_0x557cdde90220;  alias, 1 drivers
v0x557cddc43390_0 .net "b", 0 0, L_0x557cdde903e0;  alias, 1 drivers
v0x557cddc43460_0 .net "cout", 0 0, L_0x557cdde8feb0;  alias, 1 drivers
S_0x557cddc435d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc42ce0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8ff20 .functor XOR 1, L_0x557cdde8fe40, L_0x557cdde90810, C4<0>, C4<0>;
L_0x557cdde90070 .functor AND 1, L_0x557cdde8fe40, L_0x557cdde90810, C4<1>, C4<1>;
v0x557cddc43830_0 .net "S", 0 0, L_0x557cdde8ff20;  alias, 1 drivers
v0x557cddc438f0_0 .net "a", 0 0, L_0x557cdde8fe40;  alias, 1 drivers
v0x557cddc439e0_0 .net "b", 0 0, L_0x557cdde90810;  alias, 1 drivers
v0x557cddc43ab0_0 .net "cout", 0 0, L_0x557cdde90070;  alias, 1 drivers
S_0x557cddc44290 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc429d0;
 .timescale 0 0;
P_0x557cddc44480 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc44540 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc44290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde8fa40 .functor OR 1, L_0x557cdde8f770, L_0x557cdde8f980, C4<0>, C4<0>;
v0x557cddc45410_0 .net "S", 0 0, L_0x557cdde8f830;  1 drivers
v0x557cddc454d0_0 .net "a", 0 0, L_0x557cdde8fab0;  1 drivers
v0x557cddc455a0_0 .net "b", 0 0, L_0x557cdde8fbe0;  1 drivers
v0x557cddc456a0_0 .net "c_1", 0 0, L_0x557cdde8f770;  1 drivers
v0x557cddc45770_0 .net "c_2", 0 0, L_0x557cdde8f980;  1 drivers
v0x557cddc45860_0 .net "cin", 0 0, L_0x557cdde8fd10;  1 drivers
v0x557cddc45930_0 .net "cout", 0 0, L_0x557cdde8fa40;  1 drivers
v0x557cddc459d0_0 .net "h_1_out", 0 0, L_0x557cdde8f660;  1 drivers
S_0x557cddc44790 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc44540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8f660 .functor XOR 1, L_0x557cdde8fab0, L_0x557cdde8fbe0, C4<0>, C4<0>;
L_0x557cdde8f770 .functor AND 1, L_0x557cdde8fab0, L_0x557cdde8fbe0, C4<1>, C4<1>;
v0x557cddc44a20_0 .net "S", 0 0, L_0x557cdde8f660;  alias, 1 drivers
v0x557cddc44b00_0 .net "a", 0 0, L_0x557cdde8fab0;  alias, 1 drivers
v0x557cddc44bc0_0 .net "b", 0 0, L_0x557cdde8fbe0;  alias, 1 drivers
v0x557cddc44c90_0 .net "cout", 0 0, L_0x557cdde8f770;  alias, 1 drivers
S_0x557cddc44e00 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc44540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde8f830 .functor XOR 1, L_0x557cdde8f660, L_0x557cdde8fd10, C4<0>, C4<0>;
L_0x557cdde8f980 .functor AND 1, L_0x557cdde8f660, L_0x557cdde8fd10, C4<1>, C4<1>;
v0x557cddc45060_0 .net "S", 0 0, L_0x557cdde8f830;  alias, 1 drivers
v0x557cddc45120_0 .net "a", 0 0, L_0x557cdde8f660;  alias, 1 drivers
v0x557cddc45210_0 .net "b", 0 0, L_0x557cdde8fd10;  alias, 1 drivers
v0x557cddc452e0_0 .net "cout", 0 0, L_0x557cdde8f980;  alias, 1 drivers
S_0x557cddc473e0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddc368e0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc47560 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddc4d530_0 .net "S", 3 0, L_0x557cdde93200;  alias, 1 drivers
v0x557cddc4d640_0 .net "a", 3 0, L_0x557cdde90c90;  alias, 1 drivers
v0x557cddc4d720_0 .net "b", 3 0, L_0x557cdde91070;  alias, 1 drivers
v0x557cddc4d7e0_0 .net "carin", 3 0, L_0x557cdde93310;  1 drivers
L_0x7f5061447c20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc4d8c0_0 .net "cin", 0 0, L_0x7f5061447c20;  1 drivers
v0x557cddc4da00_0 .net "cout", 0 0, L_0x557cdde93440;  alias, 1 drivers
L_0x557cdde916f0 .part L_0x557cdde90c90, 1, 1;
L_0x557cdde91840 .part L_0x557cdde91070, 1, 1;
L_0x557cdde91970 .part L_0x557cdde93310, 0, 1;
L_0x557cdde91ec0 .part L_0x557cdde90c90, 2, 1;
L_0x557cdde92080 .part L_0x557cdde91070, 2, 1;
L_0x557cdde92240 .part L_0x557cdde93310, 1, 1;
L_0x557cdde92740 .part L_0x557cdde90c90, 3, 1;
L_0x557cdde92870 .part L_0x557cdde91070, 3, 1;
L_0x557cdde929f0 .part L_0x557cdde93310, 2, 1;
L_0x557cdde92fa0 .part L_0x557cdde90c90, 0, 1;
L_0x557cdde930d0 .part L_0x557cdde91070, 0, 1;
L_0x557cdde93200 .concat8 [ 1 1 1 1], L_0x557cdde92c60, L_0x557cdde913f0, L_0x557cdde91bc0, L_0x557cdde92490;
L_0x557cdde93310 .concat8 [ 1 1 1 1], L_0x557cdde92f10, L_0x557cdde91660, L_0x557cdde91e30, L_0x557cdde926b0;
L_0x557cdde93440 .part L_0x557cdde93310, 3, 1;
S_0x557cddc476e0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc473e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde92f10 .functor OR 1, L_0x557cdde92bd0, L_0x557cdde92df0, C4<0>, C4<0>;
v0x557cddc485e0_0 .net "S", 0 0, L_0x557cdde92c60;  1 drivers
v0x557cddc486a0_0 .net "a", 0 0, L_0x557cdde92fa0;  1 drivers
v0x557cddc48770_0 .net "b", 0 0, L_0x557cdde930d0;  1 drivers
v0x557cddc48870_0 .net "c_1", 0 0, L_0x557cdde92bd0;  1 drivers
v0x557cddc48940_0 .net "c_2", 0 0, L_0x557cdde92df0;  1 drivers
v0x557cddc48a30_0 .net "cin", 0 0, L_0x7f5061447c20;  alias, 1 drivers
v0x557cddc48b00_0 .net "cout", 0 0, L_0x557cdde92f10;  1 drivers
v0x557cddc48ba0_0 .net "h_1_out", 0 0, L_0x557cdde92b20;  1 drivers
S_0x557cddc47960 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc476e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde92b20 .functor XOR 1, L_0x557cdde92fa0, L_0x557cdde930d0, C4<0>, C4<0>;
L_0x557cdde92bd0 .functor AND 1, L_0x557cdde92fa0, L_0x557cdde930d0, C4<1>, C4<1>;
v0x557cddc47bf0_0 .net "S", 0 0, L_0x557cdde92b20;  alias, 1 drivers
v0x557cddc47cd0_0 .net "a", 0 0, L_0x557cdde92fa0;  alias, 1 drivers
v0x557cddc47d90_0 .net "b", 0 0, L_0x557cdde930d0;  alias, 1 drivers
v0x557cddc47e60_0 .net "cout", 0 0, L_0x557cdde92bd0;  alias, 1 drivers
S_0x557cddc47fd0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc476e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde92c60 .functor XOR 1, L_0x557cdde92b20, L_0x7f5061447c20, C4<0>, C4<0>;
L_0x557cdde92df0 .functor AND 1, L_0x557cdde92b20, L_0x7f5061447c20, C4<1>, C4<1>;
v0x557cddc48230_0 .net "S", 0 0, L_0x557cdde92c60;  alias, 1 drivers
v0x557cddc482f0_0 .net "a", 0 0, L_0x557cdde92b20;  alias, 1 drivers
v0x557cddc483e0_0 .net "b", 0 0, L_0x7f5061447c20;  alias, 1 drivers
v0x557cddc484b0_0 .net "cout", 0 0, L_0x557cdde92df0;  alias, 1 drivers
S_0x557cddc48c90 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc473e0;
 .timescale 0 0;
P_0x557cddc48e80 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc48f40 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc48c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde91660 .functor OR 1, L_0x557cdde91310, L_0x557cdde91580, C4<0>, C4<0>;
v0x557cddc49e10_0 .net "S", 0 0, L_0x557cdde913f0;  1 drivers
v0x557cddc49ed0_0 .net "a", 0 0, L_0x557cdde916f0;  1 drivers
v0x557cddc49fa0_0 .net "b", 0 0, L_0x557cdde91840;  1 drivers
v0x557cddc4a0a0_0 .net "c_1", 0 0, L_0x557cdde91310;  1 drivers
v0x557cddc4a170_0 .net "c_2", 0 0, L_0x557cdde91580;  1 drivers
v0x557cddc4a260_0 .net "cin", 0 0, L_0x557cdde91970;  1 drivers
v0x557cddc4a330_0 .net "cout", 0 0, L_0x557cdde91660;  1 drivers
v0x557cddc4a3d0_0 .net "h_1_out", 0 0, L_0x557cdde91200;  1 drivers
S_0x557cddc49190 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc48f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde91200 .functor XOR 1, L_0x557cdde916f0, L_0x557cdde91840, C4<0>, C4<0>;
L_0x557cdde91310 .functor AND 1, L_0x557cdde916f0, L_0x557cdde91840, C4<1>, C4<1>;
v0x557cddc49420_0 .net "S", 0 0, L_0x557cdde91200;  alias, 1 drivers
v0x557cddc49500_0 .net "a", 0 0, L_0x557cdde916f0;  alias, 1 drivers
v0x557cddc495c0_0 .net "b", 0 0, L_0x557cdde91840;  alias, 1 drivers
v0x557cddc49690_0 .net "cout", 0 0, L_0x557cdde91310;  alias, 1 drivers
S_0x557cddc49800 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc48f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde913f0 .functor XOR 1, L_0x557cdde91200, L_0x557cdde91970, C4<0>, C4<0>;
L_0x557cdde91580 .functor AND 1, L_0x557cdde91200, L_0x557cdde91970, C4<1>, C4<1>;
v0x557cddc49a60_0 .net "S", 0 0, L_0x557cdde913f0;  alias, 1 drivers
v0x557cddc49b20_0 .net "a", 0 0, L_0x557cdde91200;  alias, 1 drivers
v0x557cddc49c10_0 .net "b", 0 0, L_0x557cdde91970;  alias, 1 drivers
v0x557cddc49ce0_0 .net "cout", 0 0, L_0x557cdde91580;  alias, 1 drivers
S_0x557cddc4a4c0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddc473e0;
 .timescale 0 0;
P_0x557cddc4a690 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc4a750 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc4a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde91e30 .functor OR 1, L_0x557cdde91b30, L_0x557cdde91d50, C4<0>, C4<0>;
v0x557cddc4b650_0 .net "S", 0 0, L_0x557cdde91bc0;  1 drivers
v0x557cddc4b710_0 .net "a", 0 0, L_0x557cdde91ec0;  1 drivers
v0x557cddc4b7e0_0 .net "b", 0 0, L_0x557cdde92080;  1 drivers
v0x557cddc4b8e0_0 .net "c_1", 0 0, L_0x557cdde91b30;  1 drivers
v0x557cddc4b9b0_0 .net "c_2", 0 0, L_0x557cdde91d50;  1 drivers
v0x557cddc4baa0_0 .net "cin", 0 0, L_0x557cdde92240;  1 drivers
v0x557cddc4bb70_0 .net "cout", 0 0, L_0x557cdde91e30;  1 drivers
v0x557cddc4bc10_0 .net "h_1_out", 0 0, L_0x557cdde91aa0;  1 drivers
S_0x557cddc4a9d0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc4a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde91aa0 .functor XOR 1, L_0x557cdde91ec0, L_0x557cdde92080, C4<0>, C4<0>;
L_0x557cdde91b30 .functor AND 1, L_0x557cdde91ec0, L_0x557cdde92080, C4<1>, C4<1>;
v0x557cddc4ac60_0 .net "S", 0 0, L_0x557cdde91aa0;  alias, 1 drivers
v0x557cddc4ad40_0 .net "a", 0 0, L_0x557cdde91ec0;  alias, 1 drivers
v0x557cddc4ae00_0 .net "b", 0 0, L_0x557cdde92080;  alias, 1 drivers
v0x557cddc4aed0_0 .net "cout", 0 0, L_0x557cdde91b30;  alias, 1 drivers
S_0x557cddc4b040 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc4a750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde91bc0 .functor XOR 1, L_0x557cdde91aa0, L_0x557cdde92240, C4<0>, C4<0>;
L_0x557cdde91d50 .functor AND 1, L_0x557cdde91aa0, L_0x557cdde92240, C4<1>, C4<1>;
v0x557cddc4b2a0_0 .net "S", 0 0, L_0x557cdde91bc0;  alias, 1 drivers
v0x557cddc4b360_0 .net "a", 0 0, L_0x557cdde91aa0;  alias, 1 drivers
v0x557cddc4b450_0 .net "b", 0 0, L_0x557cdde92240;  alias, 1 drivers
v0x557cddc4b520_0 .net "cout", 0 0, L_0x557cdde91d50;  alias, 1 drivers
S_0x557cddc4bd00 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddc473e0;
 .timescale 0 0;
P_0x557cddc4bed0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc4bfb0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc4bd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde926b0 .functor OR 1, L_0x557cdde92400, L_0x557cdde925d0, C4<0>, C4<0>;
v0x557cddc4ce80_0 .net "S", 0 0, L_0x557cdde92490;  1 drivers
v0x557cddc4cf40_0 .net "a", 0 0, L_0x557cdde92740;  1 drivers
v0x557cddc4d010_0 .net "b", 0 0, L_0x557cdde92870;  1 drivers
v0x557cddc4d110_0 .net "c_1", 0 0, L_0x557cdde92400;  1 drivers
v0x557cddc4d1e0_0 .net "c_2", 0 0, L_0x557cdde925d0;  1 drivers
v0x557cddc4d2d0_0 .net "cin", 0 0, L_0x557cdde929f0;  1 drivers
v0x557cddc4d3a0_0 .net "cout", 0 0, L_0x557cdde926b0;  1 drivers
v0x557cddc4d440_0 .net "h_1_out", 0 0, L_0x557cdde92370;  1 drivers
S_0x557cddc4c200 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc4bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde92370 .functor XOR 1, L_0x557cdde92740, L_0x557cdde92870, C4<0>, C4<0>;
L_0x557cdde92400 .functor AND 1, L_0x557cdde92740, L_0x557cdde92870, C4<1>, C4<1>;
v0x557cddc4c490_0 .net "S", 0 0, L_0x557cdde92370;  alias, 1 drivers
v0x557cddc4c570_0 .net "a", 0 0, L_0x557cdde92740;  alias, 1 drivers
v0x557cddc4c630_0 .net "b", 0 0, L_0x557cdde92870;  alias, 1 drivers
v0x557cddc4c700_0 .net "cout", 0 0, L_0x557cdde92400;  alias, 1 drivers
S_0x557cddc4c870 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc4bfb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde92490 .functor XOR 1, L_0x557cdde92370, L_0x557cdde929f0, C4<0>, C4<0>;
L_0x557cdde925d0 .functor AND 1, L_0x557cdde92370, L_0x557cdde929f0, C4<1>, C4<1>;
v0x557cddc4cad0_0 .net "S", 0 0, L_0x557cdde92490;  alias, 1 drivers
v0x557cddc4cb90_0 .net "a", 0 0, L_0x557cdde92370;  alias, 1 drivers
v0x557cddc4cc80_0 .net "b", 0 0, L_0x557cdde929f0;  alias, 1 drivers
v0x557cddc4cd50_0 .net "cout", 0 0, L_0x557cdde925d0;  alias, 1 drivers
S_0x557cddc4ff80 .scope module, "dut2" "karatsuba_2" 3 143, 3 83 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cdde932a0 .functor BUFZ 2, L_0x557cdde897f0, C4<00>, C4<00>, C4<00>;
L_0x557cdde93800 .functor BUFZ 2, L_0x557cdde89a30, C4<00>, C4<00>, C4<00>;
L_0x557cdde93870 .functor AND 1, L_0x557cdde93580, L_0x557cdde93710, C4<1>, C4<1>;
L_0x557cdde93ac0 .functor AND 1, L_0x557cdde934e0, L_0x557cdde93670, C4<1>, C4<1>;
L_0x557cdde93d60 .functor NOT 1, L_0x557cdde934e0, C4<0>, C4<0>, C4<0>;
L_0x557cdde93dd0 .functor AND 1, L_0x557cdde93d60, L_0x557cdde93580, C4<1>, C4<1>;
L_0x557cdde93e90 .functor NOT 1, L_0x557cdde93670, C4<0>, C4<0>, C4<0>;
L_0x557cdde93f00 .functor AND 1, L_0x557cdde93e90, L_0x557cdde93710, C4<1>, C4<1>;
L_0x557cdde94010 .functor XOR 1, L_0x557cdde934e0, L_0x557cdde93580, C4<0>, C4<0>;
L_0x557cdde941a0 .functor XOR 1, L_0x557cdde93670, L_0x557cdde93710, C4<0>, C4<0>;
L_0x557cdde94330 .functor AND 1, L_0x557cdde94010, L_0x557cdde941a0, C4<1>, C4<1>;
L_0x557cdde97500 .functor NOT 1, L_0x557cdde93dd0, C4<0>, C4<0>, C4<0>;
L_0x557cdde97630 .functor NOT 1, L_0x557cdde93f00, C4<0>, C4<0>, C4<0>;
L_0x557cdde976f0 .functor XOR 1, L_0x557cdde97500, L_0x557cdde97630, C4<0>, C4<0>;
L_0x557cdde9aa30 .functor BUFZ 2, L_0x557cdde93980, C4<00>, C4<00>, C4<00>;
L_0x557cdde9ac50 .functor BUFZ 2, L_0x557cdde93bd0, C4<00>, C4<00>, C4<00>;
L_0x557cdde9ae30 .functor BUFZ 2, L_0x557cdde9a880, C4<00>, C4<00>, C4<00>;
v0x557cddc67180_0 .net "X", 1 0, L_0x557cdde897f0;  alias, 1 drivers
v0x557cddc672b0_0 .net "Xe", 0 0, L_0x557cdde93580;  1 drivers
v0x557cddc67370_0 .net "Xn", 0 0, L_0x557cdde934e0;  1 drivers
v0x557cddc67410_0 .net "Y", 1 0, L_0x557cdde89a30;  alias, 1 drivers
v0x557cddc67520_0 .net "Ye", 0 0, L_0x557cdde93710;  1 drivers
v0x557cddc67630_0 .net "Yn", 0 0, L_0x557cdde93670;  1 drivers
v0x557cddc676f0_0 .net "Z", 3 0, L_0x557cdde9d030;  alias, 1 drivers
v0x557cddc67800_0 .net *"_s12", 0 0, L_0x557cdde93870;  1 drivers
L_0x7f5061447c68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc678e0_0 .net/2s *"_s17", 0 0, L_0x7f5061447c68;  1 drivers
v0x557cddc679c0_0 .net *"_s21", 0 0, L_0x557cdde93ac0;  1 drivers
L_0x7f5061447cb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc67aa0_0 .net/2s *"_s26", 0 0, L_0x7f5061447cb0;  1 drivers
v0x557cddc67b80_0 .net *"_s30", 0 0, L_0x557cdde93d60;  1 drivers
v0x557cddc67c60_0 .net *"_s34", 0 0, L_0x557cdde93e90;  1 drivers
v0x557cddc67d40_0 .net *"_s4", 1 0, L_0x557cdde932a0;  1 drivers
v0x557cddc67e20_0 .net *"_s46", 0 0, L_0x557cdde94330;  1 drivers
L_0x7f5061447d88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc67f00_0 .net/2s *"_s51", 0 0, L_0x7f5061447d88;  1 drivers
v0x557cddc67fe0_0 .net *"_s53", 0 0, L_0x557cdde97500;  1 drivers
v0x557cddc681d0_0 .net *"_s55", 0 0, L_0x557cdde97630;  1 drivers
v0x557cddc682b0_0 .net *"_s62", 1 0, L_0x557cdde9aa30;  1 drivers
v0x557cddc68390_0 .net *"_s67", 1 0, L_0x557cdde9ac50;  1 drivers
L_0x7f5061447ef0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc68470_0 .net/2s *"_s70", 0 0, L_0x7f5061447ef0;  1 drivers
v0x557cddc68550_0 .net *"_s75", 1 0, L_0x557cdde9ae30;  1 drivers
L_0x7f5061447f38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc68630_0 .net/2s *"_s79", 0 0, L_0x7f5061447f38;  1 drivers
v0x557cddc68710_0 .net *"_s9", 1 0, L_0x557cdde93800;  1 drivers
L_0x7f5061447d40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc687f0_0 .net "add", 0 0, L_0x7f5061447d40;  1 drivers
v0x557cddc68890_0 .net "big_z0_z2", 3 0, L_0x557cdde9aac0;  1 drivers
v0x557cddc68950_0 .net "big_z1", 3 0, L_0x557cdde9aea0;  1 drivers
v0x557cddc689f0_0 .net "cout_z1", 0 0, L_0x557cdde98bf0;  1 drivers
v0x557cddc68a90_0 .net "cout_z1_1", 0 0, L_0x557cdde95610;  1 drivers
v0x557cddc68b30_0 .net "dummy_cout", 0 0, L_0x557cdde9d290;  1 drivers
v0x557cddc68bd0_0 .net "signX", 0 0, L_0x557cdde93dd0;  1 drivers
v0x557cddc68c70_0 .net "signY", 0 0, L_0x557cdde93f00;  1 drivers
v0x557cddc68d10_0 .net "sign_z3", 0 0, L_0x557cdde976f0;  1 drivers
L_0x7f5061447cf8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc69050_0 .net "sub", 0 0, L_0x7f5061447cf8;  1 drivers
v0x557cddc69110_0 .net "z0", 1 0, L_0x557cdde93980;  1 drivers
v0x557cddc691d0_0 .net "z1", 1 0, L_0x557cdde9a880;  1 drivers
v0x557cddc69290_0 .net "z1_1", 1 0, L_0x557cdde97360;  1 drivers
v0x557cddc69330_0 .net "z2", 1 0, L_0x557cdde93bd0;  1 drivers
v0x557cddc693f0_0 .net "z3", 1 0, L_0x557cdde943a0;  1 drivers
v0x557cddc69490_0 .net "z3_1", 0 0, L_0x557cdde94010;  1 drivers
v0x557cddc69530_0 .net "z3_2", 0 0, L_0x557cdde941a0;  1 drivers
L_0x557cdde934e0 .part L_0x557cdde932a0, 1, 1;
L_0x557cdde93580 .part L_0x557cdde932a0, 0, 1;
L_0x557cdde93670 .part L_0x557cdde93800, 1, 1;
L_0x557cdde93710 .part L_0x557cdde93800, 0, 1;
L_0x557cdde93980 .concat8 [ 1 1 0 0], L_0x557cdde93870, L_0x7f5061447c68;
L_0x557cdde93bd0 .concat8 [ 1 1 0 0], L_0x557cdde93ac0, L_0x7f5061447cb0;
L_0x557cdde943a0 .concat8 [ 1 1 0 0], L_0x557cdde94330, L_0x7f5061447d88;
L_0x557cdde9aac0 .concat8 [ 2 2 0 0], L_0x557cdde9aa30, L_0x557cdde9ac50;
L_0x557cdde9aea0 .concat8 [ 1 2 1 0], L_0x7f5061447ef0, L_0x557cdde9ae30, L_0x7f5061447f38;
S_0x557cddc501a0 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddc4ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc50390 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cdde94440 .functor XOR 2, L_0x7f5061449b58, L_0x557cdde93bd0, C4<00>, C4<00>;
L_0x557cdde95700 .functor NOT 1, L_0x557cdde95610, C4<0>, C4<0>, C4<0>;
L_0x557cdde95820 .functor AND 1, L_0x7f5061447d40, L_0x557cdde95700, C4<1>, C4<1>;
L_0x557cdde95a90 .functor NOT 2, L_0x557cdde959a0, C4<00>, C4<00>, C4<00>;
L_0x557cdde95b70 .functor AND 2, L_0x557cdde95460, L_0x557cdde95a90, C4<11>, C4<11>;
L_0x557cdde95c30 .functor NOT 2, L_0x557cdde95460, C4<00>, C4<00>, C4<00>;
L_0x557cdde972f0 .functor AND 2, L_0x557cdde96eb0, L_0x557cdde971a0, C4<11>, C4<11>;
L_0x557cdde97360 .functor OR 2, L_0x557cdde95b70, L_0x557cdde972f0, C4<00>, C4<00>;
v0x557cddc57400_0 .net *"_s0", 1 0, L_0x7f5061449b58;  1 drivers
v0x557cddc57500_0 .net *"_s10", 1 0, L_0x557cdde95a90;  1 drivers
L_0x7f5061447dd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc575e0_0 .net/2s *"_s18", 0 0, L_0x7f5061447dd0;  1 drivers
L_0x7f5061447e18 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc576a0_0 .net/2s *"_s23", 0 0, L_0x7f5061447e18;  1 drivers
v0x557cddc57780_0 .net *"_s27", 1 0, L_0x557cdde971a0;  1 drivers
v0x557cddc578b0_0 .net *"_s4", 0 0, L_0x557cdde95700;  1 drivers
v0x557cddc57990_0 .net *"_s8", 1 0, L_0x557cdde959a0;  1 drivers
v0x557cddc57a70_0 .net "a", 1 0, L_0x557cdde93980;  alias, 1 drivers
v0x557cddc57b30_0 .net "a_or_s", 0 0, L_0x7f5061447d40;  alias, 1 drivers
v0x557cddc57bd0_0 .net "add_1", 1 0, L_0x557cdde95cf0;  1 drivers
v0x557cddc57c70_0 .net "b", 1 0, L_0x557cdde93bd0;  alias, 1 drivers
v0x557cddc57d30_0 .net "cout", 0 0, L_0x557cdde95610;  alias, 1 drivers
v0x557cddc57e00_0 .net "diff_is_negative", 0 0, L_0x557cdde95820;  1 drivers
v0x557cddc57ea0_0 .net "dummy_cout", 0 0, L_0x557cdde97010;  1 drivers
v0x557cddc57f70_0 .net "input_b", 1 0, L_0x557cdde94440;  1 drivers
v0x557cddc58040_0 .net "inverted_out", 1 0, L_0x557cdde95c30;  1 drivers
v0x557cddc58110_0 .net "n_out", 1 0, L_0x557cdde972f0;  1 drivers
v0x557cddc581d0_0 .net "negated_out", 1 0, L_0x557cdde96eb0;  1 drivers
v0x557cddc582c0_0 .net "out", 1 0, L_0x557cdde97360;  alias, 1 drivers
v0x557cddc58380_0 .net "p_out", 1 0, L_0x557cdde95b70;  1 drivers
v0x557cddc58460_0 .net "t_out", 1 0, L_0x557cdde95460;  1 drivers
L_0x557cdde959a0 .concat [ 1 1 0 0], L_0x557cdde95820, L_0x557cdde95820;
L_0x557cdde95cf0 .concat8 [ 1 1 0 0], L_0x7f5061447e18, L_0x7f5061447dd0;
L_0x557cdde97100 .part L_0x557cdde95cf0, 1, 1;
L_0x557cdde971a0 .concat [ 1 1 0 0], L_0x557cdde95820, L_0x557cdde95820;
S_0x557cddc505a0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc501a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc50790 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc53710_0 .net "S", 1 0, L_0x557cdde95460;  alias, 1 drivers
v0x557cddc537f0_0 .net "a", 1 0, L_0x557cdde93980;  alias, 1 drivers
v0x557cddc538d0_0 .net "b", 1 0, L_0x557cdde94440;  alias, 1 drivers
v0x557cddc53990_0 .net "carin", 1 0, L_0x557cdde95500;  1 drivers
v0x557cddc53a70_0 .net "cin", 0 0, L_0x7f5061447d40;  alias, 1 drivers
v0x557cddc53bb0_0 .net "cout", 0 0, L_0x557cdde95610;  alias, 1 drivers
L_0x557cdde949b0 .part L_0x557cdde93980, 1, 1;
L_0x557cdde94b90 .part L_0x557cdde94440, 1, 1;
L_0x557cdde94cc0 .part L_0x557cdde95500, 0, 1;
L_0x557cdde95170 .part L_0x557cdde93980, 0, 1;
L_0x557cdde952a0 .part L_0x557cdde94440, 0, 1;
L_0x557cdde95460 .concat8 [ 1 1 0 0], L_0x557cdde94f10, L_0x557cdde946d0;
L_0x557cdde95500 .concat8 [ 1 1 0 0], L_0x557cdde950e0, L_0x557cdde94920;
L_0x557cdde95610 .part L_0x557cdde95500, 1, 1;
S_0x557cddc50910 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc505a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde950e0 .functor OR 1, L_0x557cdde94e80, L_0x557cdde95050, C4<0>, C4<0>;
v0x557cddc51830_0 .net "S", 0 0, L_0x557cdde94f10;  1 drivers
v0x557cddc518f0_0 .net "a", 0 0, L_0x557cdde95170;  1 drivers
v0x557cddc519c0_0 .net "b", 0 0, L_0x557cdde952a0;  1 drivers
v0x557cddc51ac0_0 .net "c_1", 0 0, L_0x557cdde94e80;  1 drivers
v0x557cddc51b90_0 .net "c_2", 0 0, L_0x557cdde95050;  1 drivers
v0x557cddc51c80_0 .net "cin", 0 0, L_0x7f5061447d40;  alias, 1 drivers
v0x557cddc51d50_0 .net "cout", 0 0, L_0x557cdde950e0;  1 drivers
v0x557cddc51df0_0 .net "h_1_out", 0 0, L_0x557cdde94df0;  1 drivers
S_0x557cddc50bb0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc50910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde94df0 .functor XOR 1, L_0x557cdde95170, L_0x557cdde952a0, C4<0>, C4<0>;
L_0x557cdde94e80 .functor AND 1, L_0x557cdde95170, L_0x557cdde952a0, C4<1>, C4<1>;
v0x557cddc50e40_0 .net "S", 0 0, L_0x557cdde94df0;  alias, 1 drivers
v0x557cddc50f20_0 .net "a", 0 0, L_0x557cdde95170;  alias, 1 drivers
v0x557cddc50fe0_0 .net "b", 0 0, L_0x557cdde952a0;  alias, 1 drivers
v0x557cddc510b0_0 .net "cout", 0 0, L_0x557cdde94e80;  alias, 1 drivers
S_0x557cddc51220 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc50910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde94f10 .functor XOR 1, L_0x557cdde94df0, L_0x7f5061447d40, C4<0>, C4<0>;
L_0x557cdde95050 .functor AND 1, L_0x557cdde94df0, L_0x7f5061447d40, C4<1>, C4<1>;
v0x557cddc51480_0 .net "S", 0 0, L_0x557cdde94f10;  alias, 1 drivers
v0x557cddc51540_0 .net "a", 0 0, L_0x557cdde94df0;  alias, 1 drivers
v0x557cddc51630_0 .net "b", 0 0, L_0x7f5061447d40;  alias, 1 drivers
v0x557cddc51700_0 .net "cout", 0 0, L_0x557cdde95050;  alias, 1 drivers
S_0x557cddc51ee0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc505a0;
 .timescale 0 0;
P_0x557cddc520d0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc52190 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc51ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde94920 .functor OR 1, L_0x557cdde94610, L_0x557cdde94840, C4<0>, C4<0>;
v0x557cddc53060_0 .net "S", 0 0, L_0x557cdde946d0;  1 drivers
v0x557cddc53120_0 .net "a", 0 0, L_0x557cdde949b0;  1 drivers
v0x557cddc531f0_0 .net "b", 0 0, L_0x557cdde94b90;  1 drivers
v0x557cddc532f0_0 .net "c_1", 0 0, L_0x557cdde94610;  1 drivers
v0x557cddc533c0_0 .net "c_2", 0 0, L_0x557cdde94840;  1 drivers
v0x557cddc534b0_0 .net "cin", 0 0, L_0x557cdde94cc0;  1 drivers
v0x557cddc53580_0 .net "cout", 0 0, L_0x557cdde94920;  1 drivers
v0x557cddc53620_0 .net "h_1_out", 0 0, L_0x557cdde94500;  1 drivers
S_0x557cddc523e0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc52190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde94500 .functor XOR 1, L_0x557cdde949b0, L_0x557cdde94b90, C4<0>, C4<0>;
L_0x557cdde94610 .functor AND 1, L_0x557cdde949b0, L_0x557cdde94b90, C4<1>, C4<1>;
v0x557cddc52670_0 .net "S", 0 0, L_0x557cdde94500;  alias, 1 drivers
v0x557cddc52750_0 .net "a", 0 0, L_0x557cdde949b0;  alias, 1 drivers
v0x557cddc52810_0 .net "b", 0 0, L_0x557cdde94b90;  alias, 1 drivers
v0x557cddc528e0_0 .net "cout", 0 0, L_0x557cdde94610;  alias, 1 drivers
S_0x557cddc52a50 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc52190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde946d0 .functor XOR 1, L_0x557cdde94500, L_0x557cdde94cc0, C4<0>, C4<0>;
L_0x557cdde94840 .functor AND 1, L_0x557cdde94500, L_0x557cdde94cc0, C4<1>, C4<1>;
v0x557cddc52cb0_0 .net "S", 0 0, L_0x557cdde946d0;  alias, 1 drivers
v0x557cddc52d70_0 .net "a", 0 0, L_0x557cdde94500;  alias, 1 drivers
v0x557cddc52e60_0 .net "b", 0 0, L_0x557cdde94cc0;  alias, 1 drivers
v0x557cddc52f30_0 .net "cout", 0 0, L_0x557cdde94840;  alias, 1 drivers
S_0x557cddc53d10 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc501a0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc53f00 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc56e00_0 .net "S", 1 0, L_0x557cdde96eb0;  alias, 1 drivers
v0x557cddc56ee0_0 .net "a", 1 0, L_0x557cdde95c30;  alias, 1 drivers
v0x557cddc56fc0_0 .net "b", 1 0, L_0x557cdde95cf0;  alias, 1 drivers
v0x557cddc57080_0 .net "carin", 1 0, L_0x557cdde96f50;  1 drivers
v0x557cddc57160_0 .net "cin", 0 0, L_0x557cdde97100;  1 drivers
v0x557cddc572a0_0 .net "cout", 0 0, L_0x557cdde97010;  alias, 1 drivers
L_0x557cdde96320 .part L_0x557cdde95c30, 1, 1;
L_0x557cdde96470 .part L_0x557cdde95cf0, 1, 1;
L_0x557cdde965a0 .part L_0x557cdde96f50, 0, 1;
L_0x557cdde96b30 .part L_0x557cdde95c30, 0, 1;
L_0x557cdde96cf0 .part L_0x557cdde95cf0, 0, 1;
L_0x557cdde96eb0 .concat8 [ 1 1 0 0], L_0x557cdde967f0, L_0x557cdde96020;
L_0x557cdde96f50 .concat8 [ 1 1 0 0], L_0x557cdde96aa0, L_0x557cdde96290;
L_0x557cdde97010 .part L_0x557cdde96f50, 1, 1;
S_0x557cddc54020 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc53d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde96aa0 .functor OR 1, L_0x557cdde96760, L_0x557cdde96980, C4<0>, C4<0>;
v0x557cddc54f20_0 .net "S", 0 0, L_0x557cdde967f0;  1 drivers
v0x557cddc54fe0_0 .net "a", 0 0, L_0x557cdde96b30;  1 drivers
v0x557cddc550b0_0 .net "b", 0 0, L_0x557cdde96cf0;  1 drivers
v0x557cddc551b0_0 .net "c_1", 0 0, L_0x557cdde96760;  1 drivers
v0x557cddc55280_0 .net "c_2", 0 0, L_0x557cdde96980;  1 drivers
v0x557cddc55370_0 .net "cin", 0 0, L_0x557cdde97100;  alias, 1 drivers
v0x557cddc55440_0 .net "cout", 0 0, L_0x557cdde96aa0;  1 drivers
v0x557cddc554e0_0 .net "h_1_out", 0 0, L_0x557cdde966d0;  1 drivers
S_0x557cddc542a0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc54020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde966d0 .functor XOR 1, L_0x557cdde96b30, L_0x557cdde96cf0, C4<0>, C4<0>;
L_0x557cdde96760 .functor AND 1, L_0x557cdde96b30, L_0x557cdde96cf0, C4<1>, C4<1>;
v0x557cddc54530_0 .net "S", 0 0, L_0x557cdde966d0;  alias, 1 drivers
v0x557cddc54610_0 .net "a", 0 0, L_0x557cdde96b30;  alias, 1 drivers
v0x557cddc546d0_0 .net "b", 0 0, L_0x557cdde96cf0;  alias, 1 drivers
v0x557cddc547a0_0 .net "cout", 0 0, L_0x557cdde96760;  alias, 1 drivers
S_0x557cddc54910 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc54020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde967f0 .functor XOR 1, L_0x557cdde966d0, L_0x557cdde97100, C4<0>, C4<0>;
L_0x557cdde96980 .functor AND 1, L_0x557cdde966d0, L_0x557cdde97100, C4<1>, C4<1>;
v0x557cddc54b70_0 .net "S", 0 0, L_0x557cdde967f0;  alias, 1 drivers
v0x557cddc54c30_0 .net "a", 0 0, L_0x557cdde966d0;  alias, 1 drivers
v0x557cddc54d20_0 .net "b", 0 0, L_0x557cdde97100;  alias, 1 drivers
v0x557cddc54df0_0 .net "cout", 0 0, L_0x557cdde96980;  alias, 1 drivers
S_0x557cddc555d0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc53d10;
 .timescale 0 0;
P_0x557cddc557c0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc55880 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc555d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde96290 .functor OR 1, L_0x557cdde95f40, L_0x557cdde961b0, C4<0>, C4<0>;
v0x557cddc56750_0 .net "S", 0 0, L_0x557cdde96020;  1 drivers
v0x557cddc56810_0 .net "a", 0 0, L_0x557cdde96320;  1 drivers
v0x557cddc568e0_0 .net "b", 0 0, L_0x557cdde96470;  1 drivers
v0x557cddc569e0_0 .net "c_1", 0 0, L_0x557cdde95f40;  1 drivers
v0x557cddc56ab0_0 .net "c_2", 0 0, L_0x557cdde961b0;  1 drivers
v0x557cddc56ba0_0 .net "cin", 0 0, L_0x557cdde965a0;  1 drivers
v0x557cddc56c70_0 .net "cout", 0 0, L_0x557cdde96290;  1 drivers
v0x557cddc56d10_0 .net "h_1_out", 0 0, L_0x557cdde95e30;  1 drivers
S_0x557cddc55ad0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc55880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde95e30 .functor XOR 1, L_0x557cdde96320, L_0x557cdde96470, C4<0>, C4<0>;
L_0x557cdde95f40 .functor AND 1, L_0x557cdde96320, L_0x557cdde96470, C4<1>, C4<1>;
v0x557cddc55d60_0 .net "S", 0 0, L_0x557cdde95e30;  alias, 1 drivers
v0x557cddc55e40_0 .net "a", 0 0, L_0x557cdde96320;  alias, 1 drivers
v0x557cddc55f00_0 .net "b", 0 0, L_0x557cdde96470;  alias, 1 drivers
v0x557cddc55fd0_0 .net "cout", 0 0, L_0x557cdde95f40;  alias, 1 drivers
S_0x557cddc56140 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc55880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde96020 .functor XOR 1, L_0x557cdde95e30, L_0x557cdde965a0, C4<0>, C4<0>;
L_0x557cdde961b0 .functor AND 1, L_0x557cdde95e30, L_0x557cdde965a0, C4<1>, C4<1>;
v0x557cddc563a0_0 .net "S", 0 0, L_0x557cdde96020;  alias, 1 drivers
v0x557cddc56460_0 .net "a", 0 0, L_0x557cdde95e30;  alias, 1 drivers
v0x557cddc56550_0 .net "b", 0 0, L_0x557cdde965a0;  alias, 1 drivers
v0x557cddc56620_0 .net "cout", 0 0, L_0x557cdde961b0;  alias, 1 drivers
S_0x557cddc58600 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddc4ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc587a0 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cdde975c0 .functor XOR 2, L_0x557cdde97880, L_0x557cdde943a0, C4<00>, C4<00>;
L_0x557cdde98ce0 .functor NOT 1, L_0x557cdde98bf0, C4<0>, C4<0>, C4<0>;
L_0x557cdde98e00 .functor AND 1, L_0x557cdde976f0, L_0x557cdde98ce0, C4<1>, C4<1>;
L_0x557cdde98f60 .functor NOT 2, L_0x557cdde98e70, C4<00>, C4<00>, C4<00>;
L_0x557cdde99020 .functor AND 2, L_0x557cdde98a40, L_0x557cdde98f60, C4<11>, C4<11>;
L_0x557cdde990e0 .functor NOT 2, L_0x557cdde98a40, C4<00>, C4<00>, C4<00>;
L_0x557cdde9a810 .functor AND 2, L_0x557cdde9a3f0, L_0x557cdde9a6e0, C4<11>, C4<11>;
L_0x557cdde9a880 .functor OR 2, L_0x557cdde99020, L_0x557cdde9a810, C4<00>, C4<00>;
v0x557cddc5f720_0 .net *"_s0", 1 0, L_0x557cdde97880;  1 drivers
v0x557cddc5f820_0 .net *"_s10", 1 0, L_0x557cdde98f60;  1 drivers
L_0x7f5061447e60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc5f900_0 .net/2s *"_s18", 0 0, L_0x7f5061447e60;  1 drivers
L_0x7f5061447ea8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc5f9c0_0 .net/2s *"_s23", 0 0, L_0x7f5061447ea8;  1 drivers
v0x557cddc5faa0_0 .net *"_s27", 1 0, L_0x557cdde9a6e0;  1 drivers
v0x557cddc5fbd0_0 .net *"_s4", 0 0, L_0x557cdde98ce0;  1 drivers
v0x557cddc5fcb0_0 .net *"_s8", 1 0, L_0x557cdde98e70;  1 drivers
v0x557cddc5fd90_0 .net "a", 1 0, L_0x557cdde97360;  alias, 1 drivers
v0x557cddc5fea0_0 .net "a_or_s", 0 0, L_0x557cdde976f0;  alias, 1 drivers
v0x557cddc5ff40_0 .net "add_1", 1 0, L_0x557cdde99230;  1 drivers
v0x557cddc60000_0 .net "b", 1 0, L_0x557cdde943a0;  alias, 1 drivers
v0x557cddc600c0_0 .net "cout", 0 0, L_0x557cdde98bf0;  alias, 1 drivers
v0x557cddc60160_0 .net "diff_is_negative", 0 0, L_0x557cdde98e00;  1 drivers
v0x557cddc60200_0 .net "dummy_cout", 0 0, L_0x557cdde9a550;  1 drivers
v0x557cddc602a0_0 .net "input_b", 1 0, L_0x557cdde975c0;  1 drivers
v0x557cddc60370_0 .net "inverted_out", 1 0, L_0x557cdde990e0;  1 drivers
v0x557cddc60440_0 .net "n_out", 1 0, L_0x557cdde9a810;  1 drivers
v0x557cddc60610_0 .net "negated_out", 1 0, L_0x557cdde9a3f0;  1 drivers
v0x557cddc60700_0 .net "out", 1 0, L_0x557cdde9a880;  alias, 1 drivers
v0x557cddc607c0_0 .net "p_out", 1 0, L_0x557cdde99020;  1 drivers
v0x557cddc608a0_0 .net "t_out", 1 0, L_0x557cdde98a40;  1 drivers
L_0x557cdde97880 .concat [ 1 1 0 0], L_0x557cdde976f0, L_0x557cdde976f0;
L_0x557cdde98e70 .concat [ 1 1 0 0], L_0x557cdde98e00, L_0x557cdde98e00;
L_0x557cdde99230 .concat8 [ 1 1 0 0], L_0x7f5061447ea8, L_0x7f5061447e60;
L_0x557cdde9a640 .part L_0x557cdde99230, 1, 1;
L_0x557cdde9a6e0 .concat [ 1 1 0 0], L_0x557cdde98e00, L_0x557cdde98e00;
S_0x557cddc588f0 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc58600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc58ac0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc5ba40_0 .net "S", 1 0, L_0x557cdde98a40;  alias, 1 drivers
v0x557cddc5bb20_0 .net "a", 1 0, L_0x557cdde97360;  alias, 1 drivers
v0x557cddc5bbe0_0 .net "b", 1 0, L_0x557cdde975c0;  alias, 1 drivers
v0x557cddc5bcb0_0 .net "carin", 1 0, L_0x557cdde98ae0;  1 drivers
v0x557cddc5bd90_0 .net "cin", 0 0, L_0x557cdde976f0;  alias, 1 drivers
v0x557cddc5bed0_0 .net "cout", 0 0, L_0x557cdde98bf0;  alias, 1 drivers
L_0x557cdde97f50 .part L_0x557cdde97360, 1, 1;
L_0x557cdde980a0 .part L_0x557cdde975c0, 1, 1;
L_0x557cdde981d0 .part L_0x557cdde98ae0, 0, 1;
L_0x557cdde987e0 .part L_0x557cdde97360, 0, 1;
L_0x557cdde98880 .part L_0x557cdde975c0, 0, 1;
L_0x557cdde98a40 .concat8 [ 1 1 0 0], L_0x557cdde98420, L_0x557cdde97c50;
L_0x557cdde98ae0 .concat8 [ 1 1 0 0], L_0x557cdde98750, L_0x557cdde97ec0;
L_0x557cdde98bf0 .part L_0x557cdde98ae0, 1, 1;
S_0x557cddc58c40 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc588f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde98750 .functor OR 1, L_0x557cdde98390, L_0x557cdde986c0, C4<0>, C4<0>;
v0x557cddc59b60_0 .net "S", 0 0, L_0x557cdde98420;  1 drivers
v0x557cddc59c20_0 .net "a", 0 0, L_0x557cdde987e0;  1 drivers
v0x557cddc59cf0_0 .net "b", 0 0, L_0x557cdde98880;  1 drivers
v0x557cddc59df0_0 .net "c_1", 0 0, L_0x557cdde98390;  1 drivers
v0x557cddc59ec0_0 .net "c_2", 0 0, L_0x557cdde986c0;  1 drivers
v0x557cddc59fb0_0 .net "cin", 0 0, L_0x557cdde976f0;  alias, 1 drivers
v0x557cddc5a080_0 .net "cout", 0 0, L_0x557cdde98750;  1 drivers
v0x557cddc5a120_0 .net "h_1_out", 0 0, L_0x557cdde98300;  1 drivers
S_0x557cddc58ee0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc58c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde98300 .functor XOR 1, L_0x557cdde987e0, L_0x557cdde98880, C4<0>, C4<0>;
L_0x557cdde98390 .functor AND 1, L_0x557cdde987e0, L_0x557cdde98880, C4<1>, C4<1>;
v0x557cddc59170_0 .net "S", 0 0, L_0x557cdde98300;  alias, 1 drivers
v0x557cddc59250_0 .net "a", 0 0, L_0x557cdde987e0;  alias, 1 drivers
v0x557cddc59310_0 .net "b", 0 0, L_0x557cdde98880;  alias, 1 drivers
v0x557cddc593e0_0 .net "cout", 0 0, L_0x557cdde98390;  alias, 1 drivers
S_0x557cddc59550 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc58c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde98420 .functor XOR 1, L_0x557cdde98300, L_0x557cdde976f0, C4<0>, C4<0>;
L_0x557cdde986c0 .functor AND 1, L_0x557cdde98300, L_0x557cdde976f0, C4<1>, C4<1>;
v0x557cddc597b0_0 .net "S", 0 0, L_0x557cdde98420;  alias, 1 drivers
v0x557cddc59870_0 .net "a", 0 0, L_0x557cdde98300;  alias, 1 drivers
v0x557cddc59960_0 .net "b", 0 0, L_0x557cdde976f0;  alias, 1 drivers
v0x557cddc59a30_0 .net "cout", 0 0, L_0x557cdde986c0;  alias, 1 drivers
S_0x557cddc5a210 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc588f0;
 .timescale 0 0;
P_0x557cddc5a400 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc5a4c0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc5a210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde97ec0 .functor OR 1, L_0x557cdde97b70, L_0x557cdde97de0, C4<0>, C4<0>;
v0x557cddc5b390_0 .net "S", 0 0, L_0x557cdde97c50;  1 drivers
v0x557cddc5b450_0 .net "a", 0 0, L_0x557cdde97f50;  1 drivers
v0x557cddc5b520_0 .net "b", 0 0, L_0x557cdde980a0;  1 drivers
v0x557cddc5b620_0 .net "c_1", 0 0, L_0x557cdde97b70;  1 drivers
v0x557cddc5b6f0_0 .net "c_2", 0 0, L_0x557cdde97de0;  1 drivers
v0x557cddc5b7e0_0 .net "cin", 0 0, L_0x557cdde981d0;  1 drivers
v0x557cddc5b8b0_0 .net "cout", 0 0, L_0x557cdde97ec0;  1 drivers
v0x557cddc5b950_0 .net "h_1_out", 0 0, L_0x557cdde97a20;  1 drivers
S_0x557cddc5a710 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc5a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde97a20 .functor XOR 1, L_0x557cdde97f50, L_0x557cdde980a0, C4<0>, C4<0>;
L_0x557cdde97b70 .functor AND 1, L_0x557cdde97f50, L_0x557cdde980a0, C4<1>, C4<1>;
v0x557cddc5a9a0_0 .net "S", 0 0, L_0x557cdde97a20;  alias, 1 drivers
v0x557cddc5aa80_0 .net "a", 0 0, L_0x557cdde97f50;  alias, 1 drivers
v0x557cddc5ab40_0 .net "b", 0 0, L_0x557cdde980a0;  alias, 1 drivers
v0x557cddc5ac10_0 .net "cout", 0 0, L_0x557cdde97b70;  alias, 1 drivers
S_0x557cddc5ad80 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc5a4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde97c50 .functor XOR 1, L_0x557cdde97a20, L_0x557cdde981d0, C4<0>, C4<0>;
L_0x557cdde97de0 .functor AND 1, L_0x557cdde97a20, L_0x557cdde981d0, C4<1>, C4<1>;
v0x557cddc5afe0_0 .net "S", 0 0, L_0x557cdde97c50;  alias, 1 drivers
v0x557cddc5b0a0_0 .net "a", 0 0, L_0x557cdde97a20;  alias, 1 drivers
v0x557cddc5b190_0 .net "b", 0 0, L_0x557cdde981d0;  alias, 1 drivers
v0x557cddc5b260_0 .net "cout", 0 0, L_0x557cdde97de0;  alias, 1 drivers
S_0x557cddc5c030 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc58600;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc5c220 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc5f120_0 .net "S", 1 0, L_0x557cdde9a3f0;  alias, 1 drivers
v0x557cddc5f200_0 .net "a", 1 0, L_0x557cdde990e0;  alias, 1 drivers
v0x557cddc5f2e0_0 .net "b", 1 0, L_0x557cdde99230;  alias, 1 drivers
v0x557cddc5f3a0_0 .net "carin", 1 0, L_0x557cdde9a490;  1 drivers
v0x557cddc5f480_0 .net "cin", 0 0, L_0x557cdde9a640;  1 drivers
v0x557cddc5f5c0_0 .net "cout", 0 0, L_0x557cdde9a550;  alias, 1 drivers
L_0x557cdde99860 .part L_0x557cdde990e0, 1, 1;
L_0x557cdde999b0 .part L_0x557cdde99230, 1, 1;
L_0x557cdde99ae0 .part L_0x557cdde9a490, 0, 1;
L_0x557cdde9a070 .part L_0x557cdde990e0, 0, 1;
L_0x557cdde9a230 .part L_0x557cdde99230, 0, 1;
L_0x557cdde9a3f0 .concat8 [ 1 1 0 0], L_0x557cdde99d30, L_0x557cdde99560;
L_0x557cdde9a490 .concat8 [ 1 1 0 0], L_0x557cdde99fe0, L_0x557cdde997d0;
L_0x557cdde9a550 .part L_0x557cdde9a490, 1, 1;
S_0x557cddc5c340 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc5c030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde99fe0 .functor OR 1, L_0x557cdde99ca0, L_0x557cdde99ec0, C4<0>, C4<0>;
v0x557cddc5d240_0 .net "S", 0 0, L_0x557cdde99d30;  1 drivers
v0x557cddc5d300_0 .net "a", 0 0, L_0x557cdde9a070;  1 drivers
v0x557cddc5d3d0_0 .net "b", 0 0, L_0x557cdde9a230;  1 drivers
v0x557cddc5d4d0_0 .net "c_1", 0 0, L_0x557cdde99ca0;  1 drivers
v0x557cddc5d5a0_0 .net "c_2", 0 0, L_0x557cdde99ec0;  1 drivers
v0x557cddc5d690_0 .net "cin", 0 0, L_0x557cdde9a640;  alias, 1 drivers
v0x557cddc5d760_0 .net "cout", 0 0, L_0x557cdde99fe0;  1 drivers
v0x557cddc5d800_0 .net "h_1_out", 0 0, L_0x557cdde99c10;  1 drivers
S_0x557cddc5c5c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc5c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde99c10 .functor XOR 1, L_0x557cdde9a070, L_0x557cdde9a230, C4<0>, C4<0>;
L_0x557cdde99ca0 .functor AND 1, L_0x557cdde9a070, L_0x557cdde9a230, C4<1>, C4<1>;
v0x557cddc5c850_0 .net "S", 0 0, L_0x557cdde99c10;  alias, 1 drivers
v0x557cddc5c930_0 .net "a", 0 0, L_0x557cdde9a070;  alias, 1 drivers
v0x557cddc5c9f0_0 .net "b", 0 0, L_0x557cdde9a230;  alias, 1 drivers
v0x557cddc5cac0_0 .net "cout", 0 0, L_0x557cdde99ca0;  alias, 1 drivers
S_0x557cddc5cc30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc5c340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde99d30 .functor XOR 1, L_0x557cdde99c10, L_0x557cdde9a640, C4<0>, C4<0>;
L_0x557cdde99ec0 .functor AND 1, L_0x557cdde99c10, L_0x557cdde9a640, C4<1>, C4<1>;
v0x557cddc5ce90_0 .net "S", 0 0, L_0x557cdde99d30;  alias, 1 drivers
v0x557cddc5cf50_0 .net "a", 0 0, L_0x557cdde99c10;  alias, 1 drivers
v0x557cddc5d040_0 .net "b", 0 0, L_0x557cdde9a640;  alias, 1 drivers
v0x557cddc5d110_0 .net "cout", 0 0, L_0x557cdde99ec0;  alias, 1 drivers
S_0x557cddc5d8f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc5c030;
 .timescale 0 0;
P_0x557cddc5dae0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc5dba0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc5d8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde997d0 .functor OR 1, L_0x557cdde99480, L_0x557cdde996f0, C4<0>, C4<0>;
v0x557cddc5ea70_0 .net "S", 0 0, L_0x557cdde99560;  1 drivers
v0x557cddc5eb30_0 .net "a", 0 0, L_0x557cdde99860;  1 drivers
v0x557cddc5ec00_0 .net "b", 0 0, L_0x557cdde999b0;  1 drivers
v0x557cddc5ed00_0 .net "c_1", 0 0, L_0x557cdde99480;  1 drivers
v0x557cddc5edd0_0 .net "c_2", 0 0, L_0x557cdde996f0;  1 drivers
v0x557cddc5eec0_0 .net "cin", 0 0, L_0x557cdde99ae0;  1 drivers
v0x557cddc5ef90_0 .net "cout", 0 0, L_0x557cdde997d0;  1 drivers
v0x557cddc5f030_0 .net "h_1_out", 0 0, L_0x557cdde99370;  1 drivers
S_0x557cddc5ddf0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc5dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde99370 .functor XOR 1, L_0x557cdde99860, L_0x557cdde999b0, C4<0>, C4<0>;
L_0x557cdde99480 .functor AND 1, L_0x557cdde99860, L_0x557cdde999b0, C4<1>, C4<1>;
v0x557cddc5e080_0 .net "S", 0 0, L_0x557cdde99370;  alias, 1 drivers
v0x557cddc5e160_0 .net "a", 0 0, L_0x557cdde99860;  alias, 1 drivers
v0x557cddc5e220_0 .net "b", 0 0, L_0x557cdde999b0;  alias, 1 drivers
v0x557cddc5e2f0_0 .net "cout", 0 0, L_0x557cdde99480;  alias, 1 drivers
S_0x557cddc5e460 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc5dba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde99560 .functor XOR 1, L_0x557cdde99370, L_0x557cdde99ae0, C4<0>, C4<0>;
L_0x557cdde996f0 .functor AND 1, L_0x557cdde99370, L_0x557cdde99ae0, C4<1>, C4<1>;
v0x557cddc5e6c0_0 .net "S", 0 0, L_0x557cdde99560;  alias, 1 drivers
v0x557cddc5e780_0 .net "a", 0 0, L_0x557cdde99370;  alias, 1 drivers
v0x557cddc5e870_0 .net "b", 0 0, L_0x557cdde99ae0;  alias, 1 drivers
v0x557cddc5e940_0 .net "cout", 0 0, L_0x557cdde996f0;  alias, 1 drivers
S_0x557cddc60a40 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddc4ff80;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc60bc0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddc66b90_0 .net "S", 3 0, L_0x557cdde9d030;  alias, 1 drivers
v0x557cddc66c50_0 .net "a", 3 0, L_0x557cdde9aac0;  alias, 1 drivers
v0x557cddc66d10_0 .net "b", 3 0, L_0x557cdde9aea0;  alias, 1 drivers
v0x557cddc66e00_0 .net "carin", 3 0, L_0x557cdde9d160;  1 drivers
L_0x7f5061447f80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc66ee0_0 .net "cin", 0 0, L_0x7f5061447f80;  1 drivers
v0x557cddc67020_0 .net "cout", 0 0, L_0x557cdde9d290;  alias, 1 drivers
L_0x557cdde9b520 .part L_0x557cdde9aac0, 1, 1;
L_0x557cdde9b670 .part L_0x557cdde9aea0, 1, 1;
L_0x557cdde9b7a0 .part L_0x557cdde9d160, 0, 1;
L_0x557cdde9bcf0 .part L_0x557cdde9aac0, 2, 1;
L_0x557cdde9beb0 .part L_0x557cdde9aea0, 2, 1;
L_0x557cdde9c070 .part L_0x557cdde9d160, 1, 1;
L_0x557cdde9c570 .part L_0x557cdde9aac0, 3, 1;
L_0x557cdde9c6a0 .part L_0x557cdde9aea0, 3, 1;
L_0x557cdde9c820 .part L_0x557cdde9d160, 2, 1;
L_0x557cdde9cdd0 .part L_0x557cdde9aac0, 0, 1;
L_0x557cdde9cf00 .part L_0x557cdde9aea0, 0, 1;
L_0x557cdde9d030 .concat8 [ 1 1 1 1], L_0x557cdde9ca90, L_0x557cdde9b220, L_0x557cdde9b9f0, L_0x557cdde9c2c0;
L_0x557cdde9d160 .concat8 [ 1 1 1 1], L_0x557cdde9cd40, L_0x557cdde9b490, L_0x557cdde9bc60, L_0x557cdde9c4e0;
L_0x557cdde9d290 .part L_0x557cdde9d160, 3, 1;
S_0x557cddc60d40 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc60a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9cd40 .functor OR 1, L_0x557cdde9ca00, L_0x557cdde9cc20, C4<0>, C4<0>;
v0x557cddc61c40_0 .net "S", 0 0, L_0x557cdde9ca90;  1 drivers
v0x557cddc61d00_0 .net "a", 0 0, L_0x557cdde9cdd0;  1 drivers
v0x557cddc61dd0_0 .net "b", 0 0, L_0x557cdde9cf00;  1 drivers
v0x557cddc61ed0_0 .net "c_1", 0 0, L_0x557cdde9ca00;  1 drivers
v0x557cddc61fa0_0 .net "c_2", 0 0, L_0x557cdde9cc20;  1 drivers
v0x557cddc62090_0 .net "cin", 0 0, L_0x7f5061447f80;  alias, 1 drivers
v0x557cddc62160_0 .net "cout", 0 0, L_0x557cdde9cd40;  1 drivers
v0x557cddc62200_0 .net "h_1_out", 0 0, L_0x557cdde9c950;  1 drivers
S_0x557cddc60fc0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc60d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9c950 .functor XOR 1, L_0x557cdde9cdd0, L_0x557cdde9cf00, C4<0>, C4<0>;
L_0x557cdde9ca00 .functor AND 1, L_0x557cdde9cdd0, L_0x557cdde9cf00, C4<1>, C4<1>;
v0x557cddc61250_0 .net "S", 0 0, L_0x557cdde9c950;  alias, 1 drivers
v0x557cddc61330_0 .net "a", 0 0, L_0x557cdde9cdd0;  alias, 1 drivers
v0x557cddc613f0_0 .net "b", 0 0, L_0x557cdde9cf00;  alias, 1 drivers
v0x557cddc614c0_0 .net "cout", 0 0, L_0x557cdde9ca00;  alias, 1 drivers
S_0x557cddc61630 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc60d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9ca90 .functor XOR 1, L_0x557cdde9c950, L_0x7f5061447f80, C4<0>, C4<0>;
L_0x557cdde9cc20 .functor AND 1, L_0x557cdde9c950, L_0x7f5061447f80, C4<1>, C4<1>;
v0x557cddc61890_0 .net "S", 0 0, L_0x557cdde9ca90;  alias, 1 drivers
v0x557cddc61950_0 .net "a", 0 0, L_0x557cdde9c950;  alias, 1 drivers
v0x557cddc61a40_0 .net "b", 0 0, L_0x7f5061447f80;  alias, 1 drivers
v0x557cddc61b10_0 .net "cout", 0 0, L_0x557cdde9cc20;  alias, 1 drivers
S_0x557cddc622f0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc60a40;
 .timescale 0 0;
P_0x557cddc624e0 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc625a0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc622f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9b490 .functor OR 1, L_0x557cdde9b140, L_0x557cdde9b3b0, C4<0>, C4<0>;
v0x557cddc63470_0 .net "S", 0 0, L_0x557cdde9b220;  1 drivers
v0x557cddc63530_0 .net "a", 0 0, L_0x557cdde9b520;  1 drivers
v0x557cddc63600_0 .net "b", 0 0, L_0x557cdde9b670;  1 drivers
v0x557cddc63700_0 .net "c_1", 0 0, L_0x557cdde9b140;  1 drivers
v0x557cddc637d0_0 .net "c_2", 0 0, L_0x557cdde9b3b0;  1 drivers
v0x557cddc638c0_0 .net "cin", 0 0, L_0x557cdde9b7a0;  1 drivers
v0x557cddc63990_0 .net "cout", 0 0, L_0x557cdde9b490;  1 drivers
v0x557cddc63a30_0 .net "h_1_out", 0 0, L_0x557cdde9b030;  1 drivers
S_0x557cddc627f0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc625a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9b030 .functor XOR 1, L_0x557cdde9b520, L_0x557cdde9b670, C4<0>, C4<0>;
L_0x557cdde9b140 .functor AND 1, L_0x557cdde9b520, L_0x557cdde9b670, C4<1>, C4<1>;
v0x557cddc62a80_0 .net "S", 0 0, L_0x557cdde9b030;  alias, 1 drivers
v0x557cddc62b60_0 .net "a", 0 0, L_0x557cdde9b520;  alias, 1 drivers
v0x557cddc62c20_0 .net "b", 0 0, L_0x557cdde9b670;  alias, 1 drivers
v0x557cddc62cf0_0 .net "cout", 0 0, L_0x557cdde9b140;  alias, 1 drivers
S_0x557cddc62e60 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc625a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9b220 .functor XOR 1, L_0x557cdde9b030, L_0x557cdde9b7a0, C4<0>, C4<0>;
L_0x557cdde9b3b0 .functor AND 1, L_0x557cdde9b030, L_0x557cdde9b7a0, C4<1>, C4<1>;
v0x557cddc630c0_0 .net "S", 0 0, L_0x557cdde9b220;  alias, 1 drivers
v0x557cddc63180_0 .net "a", 0 0, L_0x557cdde9b030;  alias, 1 drivers
v0x557cddc63270_0 .net "b", 0 0, L_0x557cdde9b7a0;  alias, 1 drivers
v0x557cddc63340_0 .net "cout", 0 0, L_0x557cdde9b3b0;  alias, 1 drivers
S_0x557cddc63b20 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddc60a40;
 .timescale 0 0;
P_0x557cddc63cf0 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc63db0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc63b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9bc60 .functor OR 1, L_0x557cdde9b960, L_0x557cdde9bb80, C4<0>, C4<0>;
v0x557cddc64cb0_0 .net "S", 0 0, L_0x557cdde9b9f0;  1 drivers
v0x557cddc64d70_0 .net "a", 0 0, L_0x557cdde9bcf0;  1 drivers
v0x557cddc64e40_0 .net "b", 0 0, L_0x557cdde9beb0;  1 drivers
v0x557cddc64f40_0 .net "c_1", 0 0, L_0x557cdde9b960;  1 drivers
v0x557cddc65010_0 .net "c_2", 0 0, L_0x557cdde9bb80;  1 drivers
v0x557cddc65100_0 .net "cin", 0 0, L_0x557cdde9c070;  1 drivers
v0x557cddc651d0_0 .net "cout", 0 0, L_0x557cdde9bc60;  1 drivers
v0x557cddc65270_0 .net "h_1_out", 0 0, L_0x557cdde9b8d0;  1 drivers
S_0x557cddc64030 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc63db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9b8d0 .functor XOR 1, L_0x557cdde9bcf0, L_0x557cdde9beb0, C4<0>, C4<0>;
L_0x557cdde9b960 .functor AND 1, L_0x557cdde9bcf0, L_0x557cdde9beb0, C4<1>, C4<1>;
v0x557cddc642c0_0 .net "S", 0 0, L_0x557cdde9b8d0;  alias, 1 drivers
v0x557cddc643a0_0 .net "a", 0 0, L_0x557cdde9bcf0;  alias, 1 drivers
v0x557cddc64460_0 .net "b", 0 0, L_0x557cdde9beb0;  alias, 1 drivers
v0x557cddc64530_0 .net "cout", 0 0, L_0x557cdde9b960;  alias, 1 drivers
S_0x557cddc646a0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc63db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9b9f0 .functor XOR 1, L_0x557cdde9b8d0, L_0x557cdde9c070, C4<0>, C4<0>;
L_0x557cdde9bb80 .functor AND 1, L_0x557cdde9b8d0, L_0x557cdde9c070, C4<1>, C4<1>;
v0x557cddc64900_0 .net "S", 0 0, L_0x557cdde9b9f0;  alias, 1 drivers
v0x557cddc649c0_0 .net "a", 0 0, L_0x557cdde9b8d0;  alias, 1 drivers
v0x557cddc64ab0_0 .net "b", 0 0, L_0x557cdde9c070;  alias, 1 drivers
v0x557cddc64b80_0 .net "cout", 0 0, L_0x557cdde9bb80;  alias, 1 drivers
S_0x557cddc65360 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddc60a40;
 .timescale 0 0;
P_0x557cddc65530 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc65610 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc65360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cdde9c4e0 .functor OR 1, L_0x557cdde9c230, L_0x557cdde9c400, C4<0>, C4<0>;
v0x557cddc664e0_0 .net "S", 0 0, L_0x557cdde9c2c0;  1 drivers
v0x557cddc665a0_0 .net "a", 0 0, L_0x557cdde9c570;  1 drivers
v0x557cddc66670_0 .net "b", 0 0, L_0x557cdde9c6a0;  1 drivers
v0x557cddc66770_0 .net "c_1", 0 0, L_0x557cdde9c230;  1 drivers
v0x557cddc66840_0 .net "c_2", 0 0, L_0x557cdde9c400;  1 drivers
v0x557cddc66930_0 .net "cin", 0 0, L_0x557cdde9c820;  1 drivers
v0x557cddc66a00_0 .net "cout", 0 0, L_0x557cdde9c4e0;  1 drivers
v0x557cddc66aa0_0 .net "h_1_out", 0 0, L_0x557cdde9c1a0;  1 drivers
S_0x557cddc65860 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc65610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9c1a0 .functor XOR 1, L_0x557cdde9c570, L_0x557cdde9c6a0, C4<0>, C4<0>;
L_0x557cdde9c230 .functor AND 1, L_0x557cdde9c570, L_0x557cdde9c6a0, C4<1>, C4<1>;
v0x557cddc65af0_0 .net "S", 0 0, L_0x557cdde9c1a0;  alias, 1 drivers
v0x557cddc65bd0_0 .net "a", 0 0, L_0x557cdde9c570;  alias, 1 drivers
v0x557cddc65c90_0 .net "b", 0 0, L_0x557cdde9c6a0;  alias, 1 drivers
v0x557cddc65d60_0 .net "cout", 0 0, L_0x557cdde9c230;  alias, 1 drivers
S_0x557cddc65ed0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc65610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cdde9c2c0 .functor XOR 1, L_0x557cdde9c1a0, L_0x557cdde9c820, C4<0>, C4<0>;
L_0x557cdde9c400 .functor AND 1, L_0x557cdde9c1a0, L_0x557cdde9c820, C4<1>, C4<1>;
v0x557cddc66130_0 .net "S", 0 0, L_0x557cdde9c2c0;  alias, 1 drivers
v0x557cddc661f0_0 .net "a", 0 0, L_0x557cdde9c1a0;  alias, 1 drivers
v0x557cddc662e0_0 .net "b", 0 0, L_0x557cdde9c820;  alias, 1 drivers
v0x557cddc663b0_0 .net "cout", 0 0, L_0x557cdde9c400;  alias, 1 drivers
S_0x557cddc69670 .scope module, "dut3" "karatsuba_2" 3 154, 3 83 0, S_0x557cddbfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "X"
    .port_info 1 /INPUT 2 "Y"
    .port_info 2 /OUTPUT 4 "Z"
L_0x557cddea2060 .functor BUFZ 2, L_0x557cdde9f750, C4<00>, C4<00>, C4<00>;
L_0x557cddea22a0 .functor BUFZ 2, L_0x557cddea1d70, C4<00>, C4<00>, C4<00>;
L_0x557cddea23a0 .functor AND 1, L_0x557cddea1f70, L_0x557cddea2200, C4<1>, C4<1>;
L_0x557cddea25a0 .functor AND 1, L_0x557cddea1ed0, L_0x557cddea2160, C4<1>, C4<1>;
L_0x557cddea2840 .functor NOT 1, L_0x557cddea1ed0, C4<0>, C4<0>, C4<0>;
L_0x557cddea28b0 .functor AND 1, L_0x557cddea2840, L_0x557cddea1f70, C4<1>, C4<1>;
L_0x557cddea2970 .functor NOT 1, L_0x557cddea2160, C4<0>, C4<0>, C4<0>;
L_0x557cddea29e0 .functor AND 1, L_0x557cddea2970, L_0x557cddea2200, C4<1>, C4<1>;
L_0x557cddea2af0 .functor XOR 1, L_0x557cddea1ed0, L_0x557cddea1f70, C4<0>, C4<0>;
L_0x557cddea2c80 .functor XOR 1, L_0x557cddea2160, L_0x557cddea2200, C4<0>, C4<0>;
L_0x557cddea2e10 .functor AND 1, L_0x557cddea2af0, L_0x557cddea2c80, C4<1>, C4<1>;
L_0x557cddea5c80 .functor NOT 1, L_0x557cddea28b0, C4<0>, C4<0>, C4<0>;
L_0x557cddea5db0 .functor NOT 1, L_0x557cddea29e0, C4<0>, C4<0>, C4<0>;
L_0x557cddea5e70 .functor XOR 1, L_0x557cddea5c80, L_0x557cddea5db0, C4<0>, C4<0>;
L_0x557cddea8db0 .functor BUFZ 2, L_0x557cddea2460, C4<00>, C4<00>, C4<00>;
L_0x557cddea8fb0 .functor BUFZ 2, L_0x557cddea26b0, C4<00>, C4<00>, C4<00>;
L_0x557cddea9190 .functor BUFZ 2, L_0x557cddea8c00, C4<00>, C4<00>, C4<00>;
v0x557cddca0810_0 .net "X", 1 0, L_0x557cdde9f750;  alias, 1 drivers
v0x557cddca08f0_0 .net "Xe", 0 0, L_0x557cddea1f70;  1 drivers
v0x557cddca0990_0 .net "Xn", 0 0, L_0x557cddea1ed0;  1 drivers
v0x557cddca0a30_0 .net "Y", 1 0, L_0x557cddea1d70;  alias, 1 drivers
v0x557cddca0b20_0 .net "Ye", 0 0, L_0x557cddea2200;  1 drivers
v0x557cddca0c10_0 .net "Yn", 0 0, L_0x557cddea2160;  1 drivers
v0x557cddca0cd0_0 .net "Z", 3 0, L_0x557cddeab070;  alias, 1 drivers
v0x557cddca0de0_0 .net *"_s12", 0 0, L_0x557cddea23a0;  1 drivers
L_0x7f5061448178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca0ec0_0 .net/2s *"_s17", 0 0, L_0x7f5061448178;  1 drivers
v0x557cddca0fa0_0 .net *"_s21", 0 0, L_0x557cddea25a0;  1 drivers
L_0x7f50614481c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca1080_0 .net/2s *"_s26", 0 0, L_0x7f50614481c0;  1 drivers
v0x557cddca1160_0 .net *"_s30", 0 0, L_0x557cddea2840;  1 drivers
v0x557cddca1240_0 .net *"_s34", 0 0, L_0x557cddea2970;  1 drivers
v0x557cddca1320_0 .net *"_s4", 1 0, L_0x557cddea2060;  1 drivers
v0x557cddca1400_0 .net *"_s46", 0 0, L_0x557cddea2e10;  1 drivers
L_0x7f5061448298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca14e0_0 .net/2s *"_s51", 0 0, L_0x7f5061448298;  1 drivers
v0x557cddca15c0_0 .net *"_s53", 0 0, L_0x557cddea5c80;  1 drivers
v0x557cddca17b0_0 .net *"_s55", 0 0, L_0x557cddea5db0;  1 drivers
v0x557cddca1890_0 .net *"_s62", 1 0, L_0x557cddea8db0;  1 drivers
v0x557cddca1970_0 .net *"_s67", 1 0, L_0x557cddea8fb0;  1 drivers
L_0x7f5061448400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca1a50_0 .net/2s *"_s70", 0 0, L_0x7f5061448400;  1 drivers
v0x557cddca1b30_0 .net *"_s75", 1 0, L_0x557cddea9190;  1 drivers
L_0x7f5061448448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca1c10_0 .net/2s *"_s79", 0 0, L_0x7f5061448448;  1 drivers
v0x557cddca1cf0_0 .net *"_s9", 1 0, L_0x557cddea22a0;  1 drivers
L_0x7f5061448250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca1dd0_0 .net "add", 0 0, L_0x7f5061448250;  1 drivers
v0x557cddca1e70_0 .net "big_z0_z2", 3 0, L_0x557cddea8e20;  1 drivers
v0x557cddca1f30_0 .net "big_z1", 3 0, L_0x557cddea9200;  1 drivers
v0x557cddca1fd0_0 .net "cout_z1", 0 0, L_0x557cddea7130;  1 drivers
v0x557cddca2070_0 .net "cout_z1_1", 0 0, L_0x557cddea3f90;  1 drivers
v0x557cddca2110_0 .net "dummy_cout", 0 0, L_0x557cddeab340;  1 drivers
v0x557cddca21b0_0 .net "signX", 0 0, L_0x557cddea28b0;  1 drivers
v0x557cddca2250_0 .net "signY", 0 0, L_0x557cddea29e0;  1 drivers
v0x557cddca22f0_0 .net "sign_z3", 0 0, L_0x557cddea5e70;  1 drivers
L_0x7f5061448208 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddca2630_0 .net "sub", 0 0, L_0x7f5061448208;  1 drivers
v0x557cddca26f0_0 .net "z0", 1 0, L_0x557cddea2460;  1 drivers
v0x557cddca27b0_0 .net "z1", 1 0, L_0x557cddea8c00;  1 drivers
v0x557cddca2870_0 .net "z1_1", 1 0, L_0x557cddea5ae0;  1 drivers
v0x557cddca2910_0 .net "z2", 1 0, L_0x557cddea26b0;  1 drivers
v0x557cddca29d0_0 .net "z3", 1 0, L_0x557cddea2e80;  1 drivers
v0x557cddca2aa0_0 .net "z3_1", 0 0, L_0x557cddea2af0;  1 drivers
v0x557cddca2b40_0 .net "z3_2", 0 0, L_0x557cddea2c80;  1 drivers
L_0x557cddea1ed0 .part L_0x557cddea2060, 1, 1;
L_0x557cddea1f70 .part L_0x557cddea2060, 0, 1;
L_0x557cddea2160 .part L_0x557cddea22a0, 1, 1;
L_0x557cddea2200 .part L_0x557cddea22a0, 0, 1;
L_0x557cddea2460 .concat8 [ 1 1 0 0], L_0x557cddea23a0, L_0x7f5061448178;
L_0x557cddea26b0 .concat8 [ 1 1 0 0], L_0x557cddea25a0, L_0x7f50614481c0;
L_0x557cddea2e80 .concat8 [ 1 1 0 0], L_0x557cddea2e10, L_0x7f5061448298;
L_0x557cddea8e20 .concat8 [ 2 2 0 0], L_0x557cddea8db0, L_0x557cddea8fb0;
L_0x557cddea9200 .concat8 [ 1 2 1 0], L_0x7f5061448400, L_0x557cddea9190, L_0x7f5061448448;
S_0x557cddc69890 .scope module, "A_1" "adder_subtractor_Nbit" 3 111, 3 48 0, S_0x557cddc69670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc69a80 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x7f5061449c30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
L_0x557cddea2f20 .functor XOR 2, L_0x7f5061449c30, L_0x557cddea26b0, C4<00>, C4<00>;
L_0x557cddea4080 .functor NOT 1, L_0x557cddea3f90, C4<0>, C4<0>, C4<0>;
L_0x557cddea4180 .functor AND 1, L_0x7f5061448250, L_0x557cddea4080, C4<1>, C4<1>;
L_0x557cddea43f0 .functor NOT 2, L_0x557cddea4300, C4<00>, C4<00>, C4<00>;
L_0x557cddea44b0 .functor AND 2, L_0x557cddea3e00, L_0x557cddea43f0, C4<11>, C4<11>;
L_0x557cddea4570 .functor NOT 2, L_0x557cddea3e00, C4<00>, C4<00>, C4<00>;
L_0x557cddea5a70 .functor AND 2, L_0x557cddea5670, L_0x557cddea5940, C4<11>, C4<11>;
L_0x557cddea5ae0 .functor OR 2, L_0x557cddea44b0, L_0x557cddea5a70, C4<00>, C4<00>;
v0x557cddc70a90_0 .net *"_s0", 1 0, L_0x7f5061449c30;  1 drivers
v0x557cddc70b90_0 .net *"_s10", 1 0, L_0x557cddea43f0;  1 drivers
L_0x7f50614482e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc70c70_0 .net/2s *"_s18", 0 0, L_0x7f50614482e0;  1 drivers
L_0x7f5061448328 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc70d30_0 .net/2s *"_s23", 0 0, L_0x7f5061448328;  1 drivers
v0x557cddc70e10_0 .net *"_s27", 1 0, L_0x557cddea5940;  1 drivers
v0x557cddc70f40_0 .net *"_s4", 0 0, L_0x557cddea4080;  1 drivers
v0x557cddc71020_0 .net *"_s8", 1 0, L_0x557cddea4300;  1 drivers
v0x557cddc71100_0 .net "a", 1 0, L_0x557cddea2460;  alias, 1 drivers
v0x557cddc711c0_0 .net "a_or_s", 0 0, L_0x7f5061448250;  alias, 1 drivers
v0x557cddc71260_0 .net "add_1", 1 0, L_0x557cddea4630;  1 drivers
v0x557cddc71300_0 .net "b", 1 0, L_0x557cddea26b0;  alias, 1 drivers
v0x557cddc713c0_0 .net "cout", 0 0, L_0x557cddea3f90;  alias, 1 drivers
v0x557cddc71490_0 .net "diff_is_negative", 0 0, L_0x557cddea4180;  1 drivers
v0x557cddc71530_0 .net "dummy_cout", 0 0, L_0x557cddea57b0;  1 drivers
v0x557cddc71600_0 .net "input_b", 1 0, L_0x557cddea2f20;  1 drivers
v0x557cddc716d0_0 .net "inverted_out", 1 0, L_0x557cddea4570;  1 drivers
v0x557cddc717a0_0 .net "n_out", 1 0, L_0x557cddea5a70;  1 drivers
v0x557cddc71860_0 .net "negated_out", 1 0, L_0x557cddea5670;  1 drivers
v0x557cddc71950_0 .net "out", 1 0, L_0x557cddea5ae0;  alias, 1 drivers
v0x557cddc71a10_0 .net "p_out", 1 0, L_0x557cddea44b0;  1 drivers
v0x557cddc71af0_0 .net "t_out", 1 0, L_0x557cddea3e00;  1 drivers
L_0x557cddea4300 .concat [ 1 1 0 0], L_0x557cddea4180, L_0x557cddea4180;
L_0x557cddea4630 .concat8 [ 1 1 0 0], L_0x7f5061448328, L_0x7f50614482e0;
L_0x557cddea58a0 .part L_0x557cddea4630, 1, 1;
L_0x557cddea5940 .concat [ 1 1 0 0], L_0x557cddea4180, L_0x557cddea4180;
S_0x557cddc69c30 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc69890;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc69e20 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc6cda0_0 .net "S", 1 0, L_0x557cddea3e00;  alias, 1 drivers
v0x557cddc6ce80_0 .net "a", 1 0, L_0x557cddea2460;  alias, 1 drivers
v0x557cddc6cf60_0 .net "b", 1 0, L_0x557cddea2f20;  alias, 1 drivers
v0x557cddc6d020_0 .net "carin", 1 0, L_0x557cddea3ea0;  1 drivers
v0x557cddc6d100_0 .net "cin", 0 0, L_0x7f5061448250;  alias, 1 drivers
v0x557cddc6d240_0 .net "cout", 0 0, L_0x557cddea3f90;  alias, 1 drivers
L_0x557cddea3430 .part L_0x557cddea2460, 1, 1;
L_0x557cddea35f0 .part L_0x557cddea2f20, 1, 1;
L_0x557cddea3720 .part L_0x557cddea3ea0, 0, 1;
L_0x557cddea3b10 .part L_0x557cddea2460, 0, 1;
L_0x557cddea3c40 .part L_0x557cddea2f20, 0, 1;
L_0x557cddea3e00 .concat8 [ 1 1 0 0], L_0x557cddea3930, L_0x557cddea31b0;
L_0x557cddea3ea0 .concat8 [ 1 1 0 0], L_0x557cddea3aa0, L_0x557cddea33c0;
L_0x557cddea3f90 .part L_0x557cddea3ea0, 1, 1;
S_0x557cddc69fa0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc69c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea3aa0 .functor OR 1, L_0x557cddea38c0, L_0x557cddea3a30, C4<0>, C4<0>;
v0x557cddc6aec0_0 .net "S", 0 0, L_0x557cddea3930;  1 drivers
v0x557cddc6af80_0 .net "a", 0 0, L_0x557cddea3b10;  1 drivers
v0x557cddc6b050_0 .net "b", 0 0, L_0x557cddea3c40;  1 drivers
v0x557cddc6b150_0 .net "c_1", 0 0, L_0x557cddea38c0;  1 drivers
v0x557cddc6b220_0 .net "c_2", 0 0, L_0x557cddea3a30;  1 drivers
v0x557cddc6b310_0 .net "cin", 0 0, L_0x7f5061448250;  alias, 1 drivers
v0x557cddc6b3e0_0 .net "cout", 0 0, L_0x557cddea3aa0;  1 drivers
v0x557cddc6b480_0 .net "h_1_out", 0 0, L_0x557cddea3850;  1 drivers
S_0x557cddc6a240 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc69fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea3850 .functor XOR 1, L_0x557cddea3b10, L_0x557cddea3c40, C4<0>, C4<0>;
L_0x557cddea38c0 .functor AND 1, L_0x557cddea3b10, L_0x557cddea3c40, C4<1>, C4<1>;
v0x557cddc6a4d0_0 .net "S", 0 0, L_0x557cddea3850;  alias, 1 drivers
v0x557cddc6a5b0_0 .net "a", 0 0, L_0x557cddea3b10;  alias, 1 drivers
v0x557cddc6a670_0 .net "b", 0 0, L_0x557cddea3c40;  alias, 1 drivers
v0x557cddc6a740_0 .net "cout", 0 0, L_0x557cddea38c0;  alias, 1 drivers
S_0x557cddc6a8b0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc69fa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea3930 .functor XOR 1, L_0x557cddea3850, L_0x7f5061448250, C4<0>, C4<0>;
L_0x557cddea3a30 .functor AND 1, L_0x557cddea3850, L_0x7f5061448250, C4<1>, C4<1>;
v0x557cddc6ab10_0 .net "S", 0 0, L_0x557cddea3930;  alias, 1 drivers
v0x557cddc6abd0_0 .net "a", 0 0, L_0x557cddea3850;  alias, 1 drivers
v0x557cddc6acc0_0 .net "b", 0 0, L_0x7f5061448250;  alias, 1 drivers
v0x557cddc6ad90_0 .net "cout", 0 0, L_0x557cddea3a30;  alias, 1 drivers
S_0x557cddc6b570 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc69c30;
 .timescale 0 0;
P_0x557cddc6b760 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc6b820 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc6b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea33c0 .functor OR 1, L_0x557cddea30f0, L_0x557cddea3300, C4<0>, C4<0>;
v0x557cddc6c6f0_0 .net "S", 0 0, L_0x557cddea31b0;  1 drivers
v0x557cddc6c7b0_0 .net "a", 0 0, L_0x557cddea3430;  1 drivers
v0x557cddc6c880_0 .net "b", 0 0, L_0x557cddea35f0;  1 drivers
v0x557cddc6c980_0 .net "c_1", 0 0, L_0x557cddea30f0;  1 drivers
v0x557cddc6ca50_0 .net "c_2", 0 0, L_0x557cddea3300;  1 drivers
v0x557cddc6cb40_0 .net "cin", 0 0, L_0x557cddea3720;  1 drivers
v0x557cddc6cc10_0 .net "cout", 0 0, L_0x557cddea33c0;  1 drivers
v0x557cddc6ccb0_0 .net "h_1_out", 0 0, L_0x557cddea2fe0;  1 drivers
S_0x557cddc6ba70 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc6b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea2fe0 .functor XOR 1, L_0x557cddea3430, L_0x557cddea35f0, C4<0>, C4<0>;
L_0x557cddea30f0 .functor AND 1, L_0x557cddea3430, L_0x557cddea35f0, C4<1>, C4<1>;
v0x557cddc6bd00_0 .net "S", 0 0, L_0x557cddea2fe0;  alias, 1 drivers
v0x557cddc6bde0_0 .net "a", 0 0, L_0x557cddea3430;  alias, 1 drivers
v0x557cddc6bea0_0 .net "b", 0 0, L_0x557cddea35f0;  alias, 1 drivers
v0x557cddc6bf70_0 .net "cout", 0 0, L_0x557cddea30f0;  alias, 1 drivers
S_0x557cddc6c0e0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc6b820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea31b0 .functor XOR 1, L_0x557cddea2fe0, L_0x557cddea3720, C4<0>, C4<0>;
L_0x557cddea3300 .functor AND 1, L_0x557cddea2fe0, L_0x557cddea3720, C4<1>, C4<1>;
v0x557cddc6c340_0 .net "S", 0 0, L_0x557cddea31b0;  alias, 1 drivers
v0x557cddc6c400_0 .net "a", 0 0, L_0x557cddea2fe0;  alias, 1 drivers
v0x557cddc6c4f0_0 .net "b", 0 0, L_0x557cddea3720;  alias, 1 drivers
v0x557cddc6c5c0_0 .net "cout", 0 0, L_0x557cddea3300;  alias, 1 drivers
S_0x557cddc6d3a0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc69890;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc6d590 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc70490_0 .net "S", 1 0, L_0x557cddea5670;  alias, 1 drivers
v0x557cddc70570_0 .net "a", 1 0, L_0x557cddea4570;  alias, 1 drivers
v0x557cddc70650_0 .net "b", 1 0, L_0x557cddea4630;  alias, 1 drivers
v0x557cddc70710_0 .net "carin", 1 0, L_0x557cddea5710;  1 drivers
v0x557cddc707f0_0 .net "cin", 0 0, L_0x557cddea58a0;  1 drivers
v0x557cddc70930_0 .net "cout", 0 0, L_0x557cddea57b0;  alias, 1 drivers
L_0x557cddea4bc0 .part L_0x557cddea4570, 1, 1;
L_0x557cddea4cf0 .part L_0x557cddea4630, 1, 1;
L_0x557cddea4e20 .part L_0x557cddea5710, 0, 1;
L_0x557cddea52f0 .part L_0x557cddea4570, 0, 1;
L_0x557cddea54b0 .part L_0x557cddea4630, 0, 1;
L_0x557cddea5670 .concat8 [ 1 1 0 0], L_0x557cddea5030, L_0x557cddea4940;
L_0x557cddea5710 .concat8 [ 1 1 0 0], L_0x557cddea5280, L_0x557cddea4b50;
L_0x557cddea57b0 .part L_0x557cddea5710, 1, 1;
S_0x557cddc6d6b0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc6d3a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea5280 .functor OR 1, L_0x557cddea4fc0, L_0x557cddea5180, C4<0>, C4<0>;
v0x557cddc6e5b0_0 .net "S", 0 0, L_0x557cddea5030;  1 drivers
v0x557cddc6e670_0 .net "a", 0 0, L_0x557cddea52f0;  1 drivers
v0x557cddc6e740_0 .net "b", 0 0, L_0x557cddea54b0;  1 drivers
v0x557cddc6e840_0 .net "c_1", 0 0, L_0x557cddea4fc0;  1 drivers
v0x557cddc6e910_0 .net "c_2", 0 0, L_0x557cddea5180;  1 drivers
v0x557cddc6ea00_0 .net "cin", 0 0, L_0x557cddea58a0;  alias, 1 drivers
v0x557cddc6ead0_0 .net "cout", 0 0, L_0x557cddea5280;  1 drivers
v0x557cddc6eb70_0 .net "h_1_out", 0 0, L_0x557cddea4f50;  1 drivers
S_0x557cddc6d930 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc6d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea4f50 .functor XOR 1, L_0x557cddea52f0, L_0x557cddea54b0, C4<0>, C4<0>;
L_0x557cddea4fc0 .functor AND 1, L_0x557cddea52f0, L_0x557cddea54b0, C4<1>, C4<1>;
v0x557cddc6dbc0_0 .net "S", 0 0, L_0x557cddea4f50;  alias, 1 drivers
v0x557cddc6dca0_0 .net "a", 0 0, L_0x557cddea52f0;  alias, 1 drivers
v0x557cddc6dd60_0 .net "b", 0 0, L_0x557cddea54b0;  alias, 1 drivers
v0x557cddc6de30_0 .net "cout", 0 0, L_0x557cddea4fc0;  alias, 1 drivers
S_0x557cddc6dfa0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc6d6b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea5030 .functor XOR 1, L_0x557cddea4f50, L_0x557cddea58a0, C4<0>, C4<0>;
L_0x557cddea5180 .functor AND 1, L_0x557cddea4f50, L_0x557cddea58a0, C4<1>, C4<1>;
v0x557cddc6e200_0 .net "S", 0 0, L_0x557cddea5030;  alias, 1 drivers
v0x557cddc6e2c0_0 .net "a", 0 0, L_0x557cddea4f50;  alias, 1 drivers
v0x557cddc6e3b0_0 .net "b", 0 0, L_0x557cddea58a0;  alias, 1 drivers
v0x557cddc6e480_0 .net "cout", 0 0, L_0x557cddea5180;  alias, 1 drivers
S_0x557cddc6ec60 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc6d3a0;
 .timescale 0 0;
P_0x557cddc6ee50 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc6ef10 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc6ec60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea4b50 .functor OR 1, L_0x557cddea4880, L_0x557cddea4a90, C4<0>, C4<0>;
v0x557cddc6fde0_0 .net "S", 0 0, L_0x557cddea4940;  1 drivers
v0x557cddc6fea0_0 .net "a", 0 0, L_0x557cddea4bc0;  1 drivers
v0x557cddc6ff70_0 .net "b", 0 0, L_0x557cddea4cf0;  1 drivers
v0x557cddc70070_0 .net "c_1", 0 0, L_0x557cddea4880;  1 drivers
v0x557cddc70140_0 .net "c_2", 0 0, L_0x557cddea4a90;  1 drivers
v0x557cddc70230_0 .net "cin", 0 0, L_0x557cddea4e20;  1 drivers
v0x557cddc70300_0 .net "cout", 0 0, L_0x557cddea4b50;  1 drivers
v0x557cddc703a0_0 .net "h_1_out", 0 0, L_0x557cddea4770;  1 drivers
S_0x557cddc6f160 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc6ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea4770 .functor XOR 1, L_0x557cddea4bc0, L_0x557cddea4cf0, C4<0>, C4<0>;
L_0x557cddea4880 .functor AND 1, L_0x557cddea4bc0, L_0x557cddea4cf0, C4<1>, C4<1>;
v0x557cddc6f3f0_0 .net "S", 0 0, L_0x557cddea4770;  alias, 1 drivers
v0x557cddc6f4d0_0 .net "a", 0 0, L_0x557cddea4bc0;  alias, 1 drivers
v0x557cddc6f590_0 .net "b", 0 0, L_0x557cddea4cf0;  alias, 1 drivers
v0x557cddc6f660_0 .net "cout", 0 0, L_0x557cddea4880;  alias, 1 drivers
S_0x557cddc6f7d0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc6ef10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea4940 .functor XOR 1, L_0x557cddea4770, L_0x557cddea4e20, C4<0>, C4<0>;
L_0x557cddea4a90 .functor AND 1, L_0x557cddea4770, L_0x557cddea4e20, C4<1>, C4<1>;
v0x557cddc6fa30_0 .net "S", 0 0, L_0x557cddea4940;  alias, 1 drivers
v0x557cddc6faf0_0 .net "a", 0 0, L_0x557cddea4770;  alias, 1 drivers
v0x557cddc6fbe0_0 .net "b", 0 0, L_0x557cddea4e20;  alias, 1 drivers
v0x557cddc6fcb0_0 .net "cout", 0 0, L_0x557cddea4a90;  alias, 1 drivers
S_0x557cddc71c90 .scope module, "A_2" "adder_subtractor_Nbit" 3 116, 3 48 0, S_0x557cddc69670;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "a_or_s"
    .port_info 3 /OUTPUT 2 "out"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc71e30 .param/l "N" 0 3 48, +C4<00000000000000000000000000000010>;
L_0x557cddea5d40 .functor XOR 2, L_0x557cddea6000, L_0x557cddea2e80, C4<00>, C4<00>;
L_0x557cddea7220 .functor NOT 1, L_0x557cddea7130, C4<0>, C4<0>, C4<0>;
L_0x557cddea7320 .functor AND 1, L_0x557cddea5e70, L_0x557cddea7220, C4<1>, C4<1>;
L_0x557cddea7480 .functor NOT 2, L_0x557cddea7390, C4<00>, C4<00>, C4<00>;
L_0x557cddea7540 .functor AND 2, L_0x557cddea6fa0, L_0x557cddea7480, C4<11>, C4<11>;
L_0x557cddea7600 .functor NOT 2, L_0x557cddea6fa0, C4<00>, C4<00>, C4<00>;
L_0x557cddea8b90 .functor AND 2, L_0x557cddea8790, L_0x557cddea8a60, C4<11>, C4<11>;
L_0x557cddea8c00 .functor OR 2, L_0x557cddea7540, L_0x557cddea8b90, C4<00>, C4<00>;
v0x557cddc78db0_0 .net *"_s0", 1 0, L_0x557cddea6000;  1 drivers
v0x557cddc78eb0_0 .net *"_s10", 1 0, L_0x557cddea7480;  1 drivers
L_0x7f5061448370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddc78f90_0 .net/2s *"_s18", 0 0, L_0x7f5061448370;  1 drivers
L_0x7f50614483b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x557cddc79050_0 .net/2s *"_s23", 0 0, L_0x7f50614483b8;  1 drivers
v0x557cddc79130_0 .net *"_s27", 1 0, L_0x557cddea8a60;  1 drivers
v0x557cddc79260_0 .net *"_s4", 0 0, L_0x557cddea7220;  1 drivers
v0x557cddc79340_0 .net *"_s8", 1 0, L_0x557cddea7390;  1 drivers
v0x557cddc79420_0 .net "a", 1 0, L_0x557cddea5ae0;  alias, 1 drivers
v0x557cddc79530_0 .net "a_or_s", 0 0, L_0x557cddea5e70;  alias, 1 drivers
v0x557cddc795d0_0 .net "add_1", 1 0, L_0x557cddea7750;  1 drivers
v0x557cddc79690_0 .net "b", 1 0, L_0x557cddea2e80;  alias, 1 drivers
v0x557cddc79750_0 .net "cout", 0 0, L_0x557cddea7130;  alias, 1 drivers
v0x557cddc797f0_0 .net "diff_is_negative", 0 0, L_0x557cddea7320;  1 drivers
v0x557cddc79890_0 .net "dummy_cout", 0 0, L_0x557cddea88d0;  1 drivers
v0x557cddc79930_0 .net "input_b", 1 0, L_0x557cddea5d40;  1 drivers
v0x557cddc79a00_0 .net "inverted_out", 1 0, L_0x557cddea7600;  1 drivers
v0x557cddc79ad0_0 .net "n_out", 1 0, L_0x557cddea8b90;  1 drivers
v0x557cddc79ca0_0 .net "negated_out", 1 0, L_0x557cddea8790;  1 drivers
v0x557cddc79d90_0 .net "out", 1 0, L_0x557cddea8c00;  alias, 1 drivers
v0x557cddc99e50_0 .net "p_out", 1 0, L_0x557cddea7540;  1 drivers
v0x557cddc99f30_0 .net "t_out", 1 0, L_0x557cddea6fa0;  1 drivers
L_0x557cddea6000 .concat [ 1 1 0 0], L_0x557cddea5e70, L_0x557cddea5e70;
L_0x557cddea7390 .concat [ 1 1 0 0], L_0x557cddea7320, L_0x557cddea7320;
L_0x557cddea7750 .concat8 [ 1 1 0 0], L_0x7f50614483b8, L_0x7f5061448370;
L_0x557cddea89c0 .part L_0x557cddea7750, 1, 1;
L_0x557cddea8a60 .concat [ 1 1 0 0], L_0x557cddea7320, L_0x557cddea7320;
S_0x557cddc71f80 .scope module, "dut" "rca_Nbit" 3 60, 3 26 0, S_0x557cddc71c90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc72150 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc750d0_0 .net "S", 1 0, L_0x557cddea6fa0;  alias, 1 drivers
v0x557cddc751b0_0 .net "a", 1 0, L_0x557cddea5ae0;  alias, 1 drivers
v0x557cddc75270_0 .net "b", 1 0, L_0x557cddea5d40;  alias, 1 drivers
v0x557cddc75340_0 .net "carin", 1 0, L_0x557cddea7040;  1 drivers
v0x557cddc75420_0 .net "cin", 0 0, L_0x557cddea5e70;  alias, 1 drivers
v0x557cddc75560_0 .net "cout", 0 0, L_0x557cddea7130;  alias, 1 drivers
L_0x557cddea6590 .part L_0x557cddea5ae0, 1, 1;
L_0x557cddea66c0 .part L_0x557cddea5d40, 1, 1;
L_0x557cddea67f0 .part L_0x557cddea7040, 0, 1;
L_0x557cddea6d40 .part L_0x557cddea5ae0, 0, 1;
L_0x557cddea6de0 .part L_0x557cddea5d40, 0, 1;
L_0x557cddea6fa0 .concat8 [ 1 1 0 0], L_0x557cddea6a00, L_0x557cddea6310;
L_0x557cddea7040 .concat8 [ 1 1 0 0], L_0x557cddea6cd0, L_0x557cddea6520;
L_0x557cddea7130 .part L_0x557cddea7040, 1, 1;
S_0x557cddc722d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc71f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea6cd0 .functor OR 1, L_0x557cddea6990, L_0x557cddea6c60, C4<0>, C4<0>;
v0x557cddc731f0_0 .net "S", 0 0, L_0x557cddea6a00;  1 drivers
v0x557cddc732b0_0 .net "a", 0 0, L_0x557cddea6d40;  1 drivers
v0x557cddc73380_0 .net "b", 0 0, L_0x557cddea6de0;  1 drivers
v0x557cddc73480_0 .net "c_1", 0 0, L_0x557cddea6990;  1 drivers
v0x557cddc73550_0 .net "c_2", 0 0, L_0x557cddea6c60;  1 drivers
v0x557cddc73640_0 .net "cin", 0 0, L_0x557cddea5e70;  alias, 1 drivers
v0x557cddc73710_0 .net "cout", 0 0, L_0x557cddea6cd0;  1 drivers
v0x557cddc737b0_0 .net "h_1_out", 0 0, L_0x557cddea6920;  1 drivers
S_0x557cddc72570 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc722d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea6920 .functor XOR 1, L_0x557cddea6d40, L_0x557cddea6de0, C4<0>, C4<0>;
L_0x557cddea6990 .functor AND 1, L_0x557cddea6d40, L_0x557cddea6de0, C4<1>, C4<1>;
v0x557cddc72800_0 .net "S", 0 0, L_0x557cddea6920;  alias, 1 drivers
v0x557cddc728e0_0 .net "a", 0 0, L_0x557cddea6d40;  alias, 1 drivers
v0x557cddc729a0_0 .net "b", 0 0, L_0x557cddea6de0;  alias, 1 drivers
v0x557cddc72a70_0 .net "cout", 0 0, L_0x557cddea6990;  alias, 1 drivers
S_0x557cddc72be0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc722d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea6a00 .functor XOR 1, L_0x557cddea6920, L_0x557cddea5e70, C4<0>, C4<0>;
L_0x557cddea6c60 .functor AND 1, L_0x557cddea6920, L_0x557cddea5e70, C4<1>, C4<1>;
v0x557cddc72e40_0 .net "S", 0 0, L_0x557cddea6a00;  alias, 1 drivers
v0x557cddc72f00_0 .net "a", 0 0, L_0x557cddea6920;  alias, 1 drivers
v0x557cddc72ff0_0 .net "b", 0 0, L_0x557cddea5e70;  alias, 1 drivers
v0x557cddc730c0_0 .net "cout", 0 0, L_0x557cddea6c60;  alias, 1 drivers
S_0x557cddc738a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc71f80;
 .timescale 0 0;
P_0x557cddc73a90 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc73b50 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc738a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea6520 .functor OR 1, L_0x557cddea6250, L_0x557cddea6460, C4<0>, C4<0>;
v0x557cddc74a20_0 .net "S", 0 0, L_0x557cddea6310;  1 drivers
v0x557cddc74ae0_0 .net "a", 0 0, L_0x557cddea6590;  1 drivers
v0x557cddc74bb0_0 .net "b", 0 0, L_0x557cddea66c0;  1 drivers
v0x557cddc74cb0_0 .net "c_1", 0 0, L_0x557cddea6250;  1 drivers
v0x557cddc74d80_0 .net "c_2", 0 0, L_0x557cddea6460;  1 drivers
v0x557cddc74e70_0 .net "cin", 0 0, L_0x557cddea67f0;  1 drivers
v0x557cddc74f40_0 .net "cout", 0 0, L_0x557cddea6520;  1 drivers
v0x557cddc74fe0_0 .net "h_1_out", 0 0, L_0x557cddea6140;  1 drivers
S_0x557cddc73da0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc73b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea6140 .functor XOR 1, L_0x557cddea6590, L_0x557cddea66c0, C4<0>, C4<0>;
L_0x557cddea6250 .functor AND 1, L_0x557cddea6590, L_0x557cddea66c0, C4<1>, C4<1>;
v0x557cddc74030_0 .net "S", 0 0, L_0x557cddea6140;  alias, 1 drivers
v0x557cddc74110_0 .net "a", 0 0, L_0x557cddea6590;  alias, 1 drivers
v0x557cddc741d0_0 .net "b", 0 0, L_0x557cddea66c0;  alias, 1 drivers
v0x557cddc742a0_0 .net "cout", 0 0, L_0x557cddea6250;  alias, 1 drivers
S_0x557cddc74410 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc73b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea6310 .functor XOR 1, L_0x557cddea6140, L_0x557cddea67f0, C4<0>, C4<0>;
L_0x557cddea6460 .functor AND 1, L_0x557cddea6140, L_0x557cddea67f0, C4<1>, C4<1>;
v0x557cddc74670_0 .net "S", 0 0, L_0x557cddea6310;  alias, 1 drivers
v0x557cddc74730_0 .net "a", 0 0, L_0x557cddea6140;  alias, 1 drivers
v0x557cddc74820_0 .net "b", 0 0, L_0x557cddea67f0;  alias, 1 drivers
v0x557cddc748f0_0 .net "cout", 0 0, L_0x557cddea6460;  alias, 1 drivers
S_0x557cddc756c0 .scope module, "dut1" "rca_Nbit" 3 75, 3 26 0, S_0x557cddc71c90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "a"
    .port_info 1 /INPUT 2 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 2 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc758b0 .param/l "N" 0 3 26, +C4<00000000000000000000000000000010>;
v0x557cddc787b0_0 .net "S", 1 0, L_0x557cddea8790;  alias, 1 drivers
v0x557cddc78890_0 .net "a", 1 0, L_0x557cddea7600;  alias, 1 drivers
v0x557cddc78970_0 .net "b", 1 0, L_0x557cddea7750;  alias, 1 drivers
v0x557cddc78a30_0 .net "carin", 1 0, L_0x557cddea8830;  1 drivers
v0x557cddc78b10_0 .net "cin", 0 0, L_0x557cddea89c0;  1 drivers
v0x557cddc78c50_0 .net "cout", 0 0, L_0x557cddea88d0;  alias, 1 drivers
L_0x557cddea7ce0 .part L_0x557cddea7600, 1, 1;
L_0x557cddea7e10 .part L_0x557cddea7750, 1, 1;
L_0x557cddea7f40 .part L_0x557cddea8830, 0, 1;
L_0x557cddea8410 .part L_0x557cddea7600, 0, 1;
L_0x557cddea85d0 .part L_0x557cddea7750, 0, 1;
L_0x557cddea8790 .concat8 [ 1 1 0 0], L_0x557cddea8150, L_0x557cddea7a60;
L_0x557cddea8830 .concat8 [ 1 1 0 0], L_0x557cddea83a0, L_0x557cddea7c70;
L_0x557cddea88d0 .part L_0x557cddea8830, 1, 1;
S_0x557cddc759d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc756c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea83a0 .functor OR 1, L_0x557cddea80e0, L_0x557cddea82a0, C4<0>, C4<0>;
v0x557cddc768d0_0 .net "S", 0 0, L_0x557cddea8150;  1 drivers
v0x557cddc76990_0 .net "a", 0 0, L_0x557cddea8410;  1 drivers
v0x557cddc76a60_0 .net "b", 0 0, L_0x557cddea85d0;  1 drivers
v0x557cddc76b60_0 .net "c_1", 0 0, L_0x557cddea80e0;  1 drivers
v0x557cddc76c30_0 .net "c_2", 0 0, L_0x557cddea82a0;  1 drivers
v0x557cddc76d20_0 .net "cin", 0 0, L_0x557cddea89c0;  alias, 1 drivers
v0x557cddc76df0_0 .net "cout", 0 0, L_0x557cddea83a0;  1 drivers
v0x557cddc76e90_0 .net "h_1_out", 0 0, L_0x557cddea8070;  1 drivers
S_0x557cddc75c50 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc759d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea8070 .functor XOR 1, L_0x557cddea8410, L_0x557cddea85d0, C4<0>, C4<0>;
L_0x557cddea80e0 .functor AND 1, L_0x557cddea8410, L_0x557cddea85d0, C4<1>, C4<1>;
v0x557cddc75ee0_0 .net "S", 0 0, L_0x557cddea8070;  alias, 1 drivers
v0x557cddc75fc0_0 .net "a", 0 0, L_0x557cddea8410;  alias, 1 drivers
v0x557cddc76080_0 .net "b", 0 0, L_0x557cddea85d0;  alias, 1 drivers
v0x557cddc76150_0 .net "cout", 0 0, L_0x557cddea80e0;  alias, 1 drivers
S_0x557cddc762c0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc759d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea8150 .functor XOR 1, L_0x557cddea8070, L_0x557cddea89c0, C4<0>, C4<0>;
L_0x557cddea82a0 .functor AND 1, L_0x557cddea8070, L_0x557cddea89c0, C4<1>, C4<1>;
v0x557cddc76520_0 .net "S", 0 0, L_0x557cddea8150;  alias, 1 drivers
v0x557cddc765e0_0 .net "a", 0 0, L_0x557cddea8070;  alias, 1 drivers
v0x557cddc766d0_0 .net "b", 0 0, L_0x557cddea89c0;  alias, 1 drivers
v0x557cddc767a0_0 .net "cout", 0 0, L_0x557cddea82a0;  alias, 1 drivers
S_0x557cddc76f80 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc756c0;
 .timescale 0 0;
P_0x557cddc77170 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc77230 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc76f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea7c70 .functor OR 1, L_0x557cddea79a0, L_0x557cddea7bb0, C4<0>, C4<0>;
v0x557cddc78100_0 .net "S", 0 0, L_0x557cddea7a60;  1 drivers
v0x557cddc781c0_0 .net "a", 0 0, L_0x557cddea7ce0;  1 drivers
v0x557cddc78290_0 .net "b", 0 0, L_0x557cddea7e10;  1 drivers
v0x557cddc78390_0 .net "c_1", 0 0, L_0x557cddea79a0;  1 drivers
v0x557cddc78460_0 .net "c_2", 0 0, L_0x557cddea7bb0;  1 drivers
v0x557cddc78550_0 .net "cin", 0 0, L_0x557cddea7f40;  1 drivers
v0x557cddc78620_0 .net "cout", 0 0, L_0x557cddea7c70;  1 drivers
v0x557cddc786c0_0 .net "h_1_out", 0 0, L_0x557cddea7890;  1 drivers
S_0x557cddc77480 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc77230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea7890 .functor XOR 1, L_0x557cddea7ce0, L_0x557cddea7e10, C4<0>, C4<0>;
L_0x557cddea79a0 .functor AND 1, L_0x557cddea7ce0, L_0x557cddea7e10, C4<1>, C4<1>;
v0x557cddc77710_0 .net "S", 0 0, L_0x557cddea7890;  alias, 1 drivers
v0x557cddc777f0_0 .net "a", 0 0, L_0x557cddea7ce0;  alias, 1 drivers
v0x557cddc778b0_0 .net "b", 0 0, L_0x557cddea7e10;  alias, 1 drivers
v0x557cddc77980_0 .net "cout", 0 0, L_0x557cddea79a0;  alias, 1 drivers
S_0x557cddc77af0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc77230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea7a60 .functor XOR 1, L_0x557cddea7890, L_0x557cddea7f40, C4<0>, C4<0>;
L_0x557cddea7bb0 .functor AND 1, L_0x557cddea7890, L_0x557cddea7f40, C4<1>, C4<1>;
v0x557cddc77d50_0 .net "S", 0 0, L_0x557cddea7a60;  alias, 1 drivers
v0x557cddc77e10_0 .net "a", 0 0, L_0x557cddea7890;  alias, 1 drivers
v0x557cddc77f00_0 .net "b", 0 0, L_0x557cddea7f40;  alias, 1 drivers
v0x557cddc77fd0_0 .net "cout", 0 0, L_0x557cddea7bb0;  alias, 1 drivers
S_0x557cddc9a0d0 .scope module, "dut" "rca_Nbit" 3 128, 3 26 0, S_0x557cddc69670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /INPUT 4 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "cout"
P_0x557cddc9a250 .param/l "N" 0 3 26, +C4<00000000000000000000000000000100>;
v0x557cddca0220_0 .net "S", 3 0, L_0x557cddeab070;  alias, 1 drivers
v0x557cddca02e0_0 .net "a", 3 0, L_0x557cddea8e20;  alias, 1 drivers
v0x557cddca03a0_0 .net "b", 3 0, L_0x557cddea9200;  alias, 1 drivers
v0x557cddca0490_0 .net "carin", 3 0, L_0x557cddeab210;  1 drivers
L_0x7f5061448490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x557cddca0570_0 .net "cin", 0 0, L_0x7f5061448490;  1 drivers
v0x557cddca06b0_0 .net "cout", 0 0, L_0x557cddeab340;  alias, 1 drivers
L_0x557cddea97e0 .part L_0x557cddea8e20, 1, 1;
L_0x557cddea9910 .part L_0x557cddea9200, 1, 1;
L_0x557cddea9a40 .part L_0x557cddeab210, 0, 1;
L_0x557cddea9ed0 .part L_0x557cddea8e20, 2, 1;
L_0x557cddeaa090 .part L_0x557cddea9200, 2, 1;
L_0x557cddeaa250 .part L_0x557cddeab210, 1, 1;
L_0x557cddeaa690 .part L_0x557cddea8e20, 3, 1;
L_0x557cddeaa7c0 .part L_0x557cddea9200, 3, 1;
L_0x557cddeaa940 .part L_0x557cddeab210, 2, 1;
L_0x557cddeaae10 .part L_0x557cddea8e20, 0, 1;
L_0x557cddeaaf40 .part L_0x557cddea9200, 0, 1;
L_0x557cddeab070 .concat8 [ 1 1 1 1], L_0x557cddeaab50, L_0x557cddea9560, L_0x557cddea9c50, L_0x557cddeaa460;
L_0x557cddeab210 .concat8 [ 1 1 1 1], L_0x557cddeaada0, L_0x557cddea9770, L_0x557cddea9e60, L_0x557cddeaa620;
L_0x557cddeab340 .part L_0x557cddeab210, 3, 1;
S_0x557cddc9a3d0 .scope module, "fa0" "full_adder" 3 35, 3 12 0, S_0x557cddc9a0d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeaada0 .functor OR 1, L_0x557cddeaaae0, L_0x557cddeaaca0, C4<0>, C4<0>;
v0x557cddc9b2d0_0 .net "S", 0 0, L_0x557cddeaab50;  1 drivers
v0x557cddc9b390_0 .net "a", 0 0, L_0x557cddeaae10;  1 drivers
v0x557cddc9b460_0 .net "b", 0 0, L_0x557cddeaaf40;  1 drivers
v0x557cddc9b560_0 .net "c_1", 0 0, L_0x557cddeaaae0;  1 drivers
v0x557cddc9b630_0 .net "c_2", 0 0, L_0x557cddeaaca0;  1 drivers
v0x557cddc9b720_0 .net "cin", 0 0, L_0x7f5061448490;  alias, 1 drivers
v0x557cddc9b7f0_0 .net "cout", 0 0, L_0x557cddeaada0;  1 drivers
v0x557cddc9b890_0 .net "h_1_out", 0 0, L_0x557cddeaaa70;  1 drivers
S_0x557cddc9a650 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc9a3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaaa70 .functor XOR 1, L_0x557cddeaae10, L_0x557cddeaaf40, C4<0>, C4<0>;
L_0x557cddeaaae0 .functor AND 1, L_0x557cddeaae10, L_0x557cddeaaf40, C4<1>, C4<1>;
v0x557cddc9a8e0_0 .net "S", 0 0, L_0x557cddeaaa70;  alias, 1 drivers
v0x557cddc9a9c0_0 .net "a", 0 0, L_0x557cddeaae10;  alias, 1 drivers
v0x557cddc9aa80_0 .net "b", 0 0, L_0x557cddeaaf40;  alias, 1 drivers
v0x557cddc9ab50_0 .net "cout", 0 0, L_0x557cddeaaae0;  alias, 1 drivers
S_0x557cddc9acc0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc9a3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaab50 .functor XOR 1, L_0x557cddeaaa70, L_0x7f5061448490, C4<0>, C4<0>;
L_0x557cddeaaca0 .functor AND 1, L_0x557cddeaaa70, L_0x7f5061448490, C4<1>, C4<1>;
v0x557cddc9af20_0 .net "S", 0 0, L_0x557cddeaab50;  alias, 1 drivers
v0x557cddc9afe0_0 .net "a", 0 0, L_0x557cddeaaa70;  alias, 1 drivers
v0x557cddc9b0d0_0 .net "b", 0 0, L_0x7f5061448490;  alias, 1 drivers
v0x557cddc9b1a0_0 .net "cout", 0 0, L_0x557cddeaaca0;  alias, 1 drivers
S_0x557cddc9b980 .scope generate, "genblk1[1]" "genblk1[1]" 3 39, 3 39 0, S_0x557cddc9a0d0;
 .timescale 0 0;
P_0x557cddc9bb70 .param/l "i" 0 3 39, +C4<01>;
S_0x557cddc9bc30 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc9b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea9770 .functor OR 1, L_0x557cddea94a0, L_0x557cddea96b0, C4<0>, C4<0>;
v0x557cddc9cb00_0 .net "S", 0 0, L_0x557cddea9560;  1 drivers
v0x557cddc9cbc0_0 .net "a", 0 0, L_0x557cddea97e0;  1 drivers
v0x557cddc9cc90_0 .net "b", 0 0, L_0x557cddea9910;  1 drivers
v0x557cddc9cd90_0 .net "c_1", 0 0, L_0x557cddea94a0;  1 drivers
v0x557cddc9ce60_0 .net "c_2", 0 0, L_0x557cddea96b0;  1 drivers
v0x557cddc9cf50_0 .net "cin", 0 0, L_0x557cddea9a40;  1 drivers
v0x557cddc9d020_0 .net "cout", 0 0, L_0x557cddea9770;  1 drivers
v0x557cddc9d0c0_0 .net "h_1_out", 0 0, L_0x557cddea9390;  1 drivers
S_0x557cddc9be80 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc9bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea9390 .functor XOR 1, L_0x557cddea97e0, L_0x557cddea9910, C4<0>, C4<0>;
L_0x557cddea94a0 .functor AND 1, L_0x557cddea97e0, L_0x557cddea9910, C4<1>, C4<1>;
v0x557cddc9c110_0 .net "S", 0 0, L_0x557cddea9390;  alias, 1 drivers
v0x557cddc9c1f0_0 .net "a", 0 0, L_0x557cddea97e0;  alias, 1 drivers
v0x557cddc9c2b0_0 .net "b", 0 0, L_0x557cddea9910;  alias, 1 drivers
v0x557cddc9c380_0 .net "cout", 0 0, L_0x557cddea94a0;  alias, 1 drivers
S_0x557cddc9c4f0 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc9bc30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea9560 .functor XOR 1, L_0x557cddea9390, L_0x557cddea9a40, C4<0>, C4<0>;
L_0x557cddea96b0 .functor AND 1, L_0x557cddea9390, L_0x557cddea9a40, C4<1>, C4<1>;
v0x557cddc9c750_0 .net "S", 0 0, L_0x557cddea9560;  alias, 1 drivers
v0x557cddc9c810_0 .net "a", 0 0, L_0x557cddea9390;  alias, 1 drivers
v0x557cddc9c900_0 .net "b", 0 0, L_0x557cddea9a40;  alias, 1 drivers
v0x557cddc9c9d0_0 .net "cout", 0 0, L_0x557cddea96b0;  alias, 1 drivers
S_0x557cddc9d1b0 .scope generate, "genblk1[2]" "genblk1[2]" 3 39, 3 39 0, S_0x557cddc9a0d0;
 .timescale 0 0;
P_0x557cddc9d380 .param/l "i" 0 3 39, +C4<010>;
S_0x557cddc9d440 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc9d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddea9e60 .functor OR 1, L_0x557cddea9be0, L_0x557cddea9da0, C4<0>, C4<0>;
v0x557cddc9e340_0 .net "S", 0 0, L_0x557cddea9c50;  1 drivers
v0x557cddc9e400_0 .net "a", 0 0, L_0x557cddea9ed0;  1 drivers
v0x557cddc9e4d0_0 .net "b", 0 0, L_0x557cddeaa090;  1 drivers
v0x557cddc9e5d0_0 .net "c_1", 0 0, L_0x557cddea9be0;  1 drivers
v0x557cddc9e6a0_0 .net "c_2", 0 0, L_0x557cddea9da0;  1 drivers
v0x557cddc9e790_0 .net "cin", 0 0, L_0x557cddeaa250;  1 drivers
v0x557cddc9e860_0 .net "cout", 0 0, L_0x557cddea9e60;  1 drivers
v0x557cddc9e900_0 .net "h_1_out", 0 0, L_0x557cddea9b70;  1 drivers
S_0x557cddc9d6c0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc9d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea9b70 .functor XOR 1, L_0x557cddea9ed0, L_0x557cddeaa090, C4<0>, C4<0>;
L_0x557cddea9be0 .functor AND 1, L_0x557cddea9ed0, L_0x557cddeaa090, C4<1>, C4<1>;
v0x557cddc9d950_0 .net "S", 0 0, L_0x557cddea9b70;  alias, 1 drivers
v0x557cddc9da30_0 .net "a", 0 0, L_0x557cddea9ed0;  alias, 1 drivers
v0x557cddc9daf0_0 .net "b", 0 0, L_0x557cddeaa090;  alias, 1 drivers
v0x557cddc9dbc0_0 .net "cout", 0 0, L_0x557cddea9be0;  alias, 1 drivers
S_0x557cddc9dd30 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc9d440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddea9c50 .functor XOR 1, L_0x557cddea9b70, L_0x557cddeaa250, C4<0>, C4<0>;
L_0x557cddea9da0 .functor AND 1, L_0x557cddea9b70, L_0x557cddeaa250, C4<1>, C4<1>;
v0x557cddc9df90_0 .net "S", 0 0, L_0x557cddea9c50;  alias, 1 drivers
v0x557cddc9e050_0 .net "a", 0 0, L_0x557cddea9b70;  alias, 1 drivers
v0x557cddc9e140_0 .net "b", 0 0, L_0x557cddeaa250;  alias, 1 drivers
v0x557cddc9e210_0 .net "cout", 0 0, L_0x557cddea9da0;  alias, 1 drivers
S_0x557cddc9e9f0 .scope generate, "genblk1[3]" "genblk1[3]" 3 39, 3 39 0, S_0x557cddc9a0d0;
 .timescale 0 0;
P_0x557cddc9ebc0 .param/l "i" 0 3 39, +C4<011>;
S_0x557cddc9eca0 .scope module, "fai" "full_adder" 3 40, 3 12 0, S_0x557cddc9e9f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "cout"
L_0x557cddeaa620 .functor OR 1, L_0x557cddeaa3f0, L_0x557cddeaa560, C4<0>, C4<0>;
v0x557cddc9fb70_0 .net "S", 0 0, L_0x557cddeaa460;  1 drivers
v0x557cddc9fc30_0 .net "a", 0 0, L_0x557cddeaa690;  1 drivers
v0x557cddc9fd00_0 .net "b", 0 0, L_0x557cddeaa7c0;  1 drivers
v0x557cddc9fe00_0 .net "c_1", 0 0, L_0x557cddeaa3f0;  1 drivers
v0x557cddc9fed0_0 .net "c_2", 0 0, L_0x557cddeaa560;  1 drivers
v0x557cddc9ffc0_0 .net "cin", 0 0, L_0x557cddeaa940;  1 drivers
v0x557cddca0090_0 .net "cout", 0 0, L_0x557cddeaa620;  1 drivers
v0x557cddca0130_0 .net "h_1_out", 0 0, L_0x557cddeaa380;  1 drivers
S_0x557cddc9eef0 .scope module, "h_a_b" "half_adder" 3 18, 3 1 0, S_0x557cddc9eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaa380 .functor XOR 1, L_0x557cddeaa690, L_0x557cddeaa7c0, C4<0>, C4<0>;
L_0x557cddeaa3f0 .functor AND 1, L_0x557cddeaa690, L_0x557cddeaa7c0, C4<1>, C4<1>;
v0x557cddc9f180_0 .net "S", 0 0, L_0x557cddeaa380;  alias, 1 drivers
v0x557cddc9f260_0 .net "a", 0 0, L_0x557cddeaa690;  alias, 1 drivers
v0x557cddc9f320_0 .net "b", 0 0, L_0x557cddeaa7c0;  alias, 1 drivers
v0x557cddc9f3f0_0 .net "cout", 0 0, L_0x557cddeaa3f0;  alias, 1 drivers
S_0x557cddc9f560 .scope module, "h_final" "half_adder" 3 21, 3 1 0, S_0x557cddc9eca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "S"
    .port_info 3 /OUTPUT 1 "cout"
L_0x557cddeaa460 .functor XOR 1, L_0x557cddeaa380, L_0x557cddeaa940, C4<0>, C4<0>;
L_0x557cddeaa560 .functor AND 1, L_0x557cddeaa380, L_0x557cddeaa940, C4<1>, C4<1>;
v0x557cddc9f7c0_0 .net "S", 0 0, L_0x557cddeaa460;  alias, 1 drivers
v0x557cddc9f880_0 .net "a", 0 0, L_0x557cddeaa380;  alias, 1 drivers
v0x557cddc9f970_0 .net "b", 0 0, L_0x557cddeaa940;  alias, 1 drivers
v0x557cddc9fa40_0 .net "cout", 0 0, L_0x557cddeaa560;  alias, 1 drivers
    .scope S_0x557cdd78a5b0;
T_0 ;
    %pushi/vec4 10, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 17 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x557cddca8be0_0, 0, 16;
    %vpi_func 2 18 "$random" 32 {0 0 0};
    %pad/s 16;
    %store/vec4 v0x557cddca8d10_0, 0, 16;
    %load/vec4 v0x557cddca8be0_0;
    %store/vec4 v0x557cddca88d0_0, 0, 16;
    %load/vec4 v0x557cddca8d10_0;
    %store/vec4 v0x557cddca8990_0, 0, 16;
    %load/vec4 v0x557cddca8be0_0;
    %pad/u 32;
    %load/vec4 v0x557cddca8d10_0;
    %pad/u 32;
    %mul;
    %store/vec4 v0x557cddca8b20_0, 0, 32;
    %vpi_call 2 24 "$monitor", "check_Z:%d, Z:%d", v0x557cddca8b20_0, v0x557cddca8a30_0 {0 0 0};
    %load/vec4 v0x557cddca8b20_0;
    %load/vec4 v0x557cddca8a30_0;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 26 "$display", "TEST CASE PASSED" {0 0 0};
    %vpi_call 2 27 "$display", "X:%d", v0x557cddca88d0_0 {0 0 0};
T_0.2 ;
    %delay 10000, 0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .thread T_0;
    .scope S_0x557cdd78a5b0;
T_1 ;
    %vpi_call 2 36 "$dumpfile", "combinational_karatsuba.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557cdd78a5b0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_combinational_karatsuba.v";
    "combinational_karatsuba.v";
