Analysis & Synthesis report for mipssingle
Mon Oct 29 18:24:11 2018
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Source assignments for memoriaDeDados:memoria64k|altsyncram:content_rtl_0|altsyncram_rog1:auto_generated
 12. Parameter Settings for Inferred Entity Instance: memoriaDeDados:memoria64k|altsyncram:content_rtl_0
 13. altsyncram Parameter Settings by Entity Instance
 14. Port Connectivity Checks: "decoder:decoder"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 29 18:24:11 2018       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; mipssingle                                  ;
; Top-level Entity Name              ; memoriaAll                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 207                                         ;
;     Total combinational functions  ; 204                                         ;
;     Dedicated logic registers      ; 3                                           ;
; Total registers                    ; 3                                           ;
; Total pins                         ; 99                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,097,152                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; memoriaAll         ; mipssingle         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; memoriaAll.vhd                   ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/memoriaAll.vhd                                              ;         ;
; decoder.vhd                      ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/decoder.vhd                                                 ;         ;
; memoriaDeDados.vhd               ; yes             ; User VHDL File               ; /home/raphacosta/mipssingle/memoriaDeDados.vhd                                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/raphacosta/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_rog1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/raphacosta/mipssingle/db/altsyncram_rog1.tdf                                      ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raphacosta/mipssingle/db/decode_rsa.tdf                                           ;         ;
; db/mux_oob.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/raphacosta/mipssingle/db/mux_oob.tdf                                              ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 207      ;
;                                             ;          ;
; Total combinational functions               ; 204      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 164      ;
;     -- 3 input functions                    ; 32       ;
;     -- <=2 input functions                  ; 8        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 204      ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 3        ;
;     -- Dedicated logic registers            ; 3        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 99       ;
; Total memory bits                           ; 2097152  ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; RD~input ;
; Maximum fan-out                             ; 263      ;
; Total fan-out                               ; 5260     ;
; Average fan-out                             ; 7.96     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Entity Name     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |memoriaAll                               ; 204 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 99   ; 0            ; |memoriaAll                                                                                                      ; memoriaAll      ; work         ;
;    |memoriaDeDados:memoria64k|            ; 204 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |memoriaAll|memoriaDeDados:memoria64k                                                                            ; memoriaDeDados  ; work         ;
;       |altsyncram:content_rtl_0|          ; 204 (0)           ; 3 (0)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |memoriaAll|memoriaDeDados:memoria64k|altsyncram:content_rtl_0                                                   ; altsyncram      ; work         ;
;          |altsyncram_rog1:auto_generated| ; 204 (0)           ; 3 (3)        ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; |memoriaAll|memoriaDeDados:memoria64k|altsyncram:content_rtl_0|altsyncram_rog1:auto_generated                    ; altsyncram_rog1 ; work         ;
;             |decode_rsa:decode2|          ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |memoriaAll|memoriaDeDados:memoria64k|altsyncram:content_rtl_0|altsyncram_rog1:auto_generated|decode_rsa:decode2 ; decode_rsa      ; work         ;
;             |mux_oob:mux3|                ; 192 (192)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |memoriaAll|memoriaDeDados:memoria64k|altsyncram:content_rtl_0|altsyncram_rog1:auto_generated|mux_oob:mux3       ; mux_oob         ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; memoriaDeDados:memoria64k|altsyncram:content_rtl_0|altsyncram_rog1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 65536        ; 32           ; 65536        ; 32           ; 2097152 ; None ;
+----------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                             ;
+-----------------------------------------+-----------------------------------------+------+
; Register Name                           ; Megafunction                            ; Type ;
+-----------------------------------------+-----------------------------------------+------+
; memoriaDeDados:memoria64k|DADO_R[0..31] ; memoriaDeDados:memoria64k|content_rtl_0 ; RAM  ;
+-----------------------------------------+-----------------------------------------+------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for memoriaDeDados:memoria64k|altsyncram:content_rtl_0|altsyncram_rog1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memoriaDeDados:memoria64k|altsyncram:content_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                 ;
; WIDTH_A                            ; 32                   ; Untyped                                 ;
; WIDTHAD_A                          ; 16                   ; Untyped                                 ;
; NUMWORDS_A                         ; 65536                ; Untyped                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 32                   ; Untyped                                 ;
; WIDTHAD_B                          ; 16                   ; Untyped                                 ;
; NUMWORDS_B                         ; 65536                ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; initDATAMEM.mif      ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_rog1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                               ;
+-------------------------------------------+----------------------------------------------------+
; Name                                      ; Value                                              ;
+-------------------------------------------+----------------------------------------------------+
; Number of entity instances                ; 1                                                  ;
; Entity Instance                           ; memoriaDeDados:memoria64k|altsyncram:content_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                 ;
;     -- NUMWORDS_A                         ; 65536                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                       ;
;     -- WIDTH_B                            ; 32                                                 ;
;     -- NUMWORDS_B                         ; 65536                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ;
+-------------------------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "decoder:decoder"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; habmem ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 99                          ;
; cycloneiii_ff         ; 3                           ;
;     ENA               ; 3                           ;
; cycloneiii_lcell_comb ; 204                         ;
;     normal            ; 204                         ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 32                          ;
;         4 data inputs ; 164                         ;
; cycloneiii_ram_block  ; 256                         ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 2.32                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Mon Oct 29 18:23:57 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipssingle -c mipssingle
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file memoriaAll.vhd
    Info (12022): Found design unit 1: memoriaAll-memoriaAllArch File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 17
    Info (12023): Found entity 1: memoriaAll File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-decoderArch File: /home/raphacosta/mipssingle/decoder.vhd Line: 12
    Info (12023): Found entity 1: decoder File: /home/raphacosta/mipssingle/decoder.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaDeDados.vhd
    Info (12022): Found design unit 1: memoriaDeDados-memoriaDeDadosArch File: /home/raphacosta/mipssingle/memoriaDeDados.vhd Line: 17
    Info (12023): Found entity 1: memoriaDeDados File: /home/raphacosta/mipssingle/memoriaDeDados.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memoriaDeInst.vhd
    Info (12022): Found design unit 1: memoriaDeInst-memoriaDeInstArch File: /home/raphacosta/mipssingle/memoriaDeInst.vhd Line: 19
    Info (12023): Found entity 1: memoriaDeInst File: /home/raphacosta/mipssingle/memoriaDeInst.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ulaUc.vhd
    Info (12022): Found design unit 1: ulaUc-ulaUcArch File: /home/raphacosta/mipssingle/ulaUc.vhd Line: 23
    Info (12023): Found entity 1: ulaUc File: /home/raphacosta/mipssingle/ulaUc.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file mux32.vhd
    Info (12022): Found design unit 1: mux32-mux32Arch File: /home/raphacosta/mipssingle/mux32.vhd Line: 16
    Info (12023): Found entity 1: mux32 File: /home/raphacosta/mipssingle/mux32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-bancoRegistradoresArch File: /home/raphacosta/mipssingle/bancoRegistradores.vhd Line: 18
    Info (12023): Found entity 1: bancoRegistradores File: /home/raphacosta/mipssingle/bancoRegistradores.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ulaMipsDlx.vhd
    Info (12022): Found design unit 1: ulaMipsDlx-ulaMipsDlxArch File: /home/raphacosta/mipssingle/ulaMipsDlx.vhd Line: 22
    Info (12023): Found entity 1: ulaMipsDlx File: /home/raphacosta/mipssingle/ulaMipsDlx.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux4.vhd
    Info (12022): Found design unit 1: mux4-mux4Arch File: /home/raphacosta/mipssingle/mux4.vhd Line: 15
    Info (12023): Found entity 1: mux4 File: /home/raphacosta/mipssingle/mux4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-registradorGenericoArch File: /home/raphacosta/mipssingle/registradorGenerico.vhd Line: 17
    Info (12023): Found entity 1: registradorGenerico File: /home/raphacosta/mipssingle/registradorGenerico.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux2.vhd
    Info (12022): Found design unit 1: mux2-mux2Arch File: /home/raphacosta/mipssingle/mux2.vhd Line: 20
    Info (12023): Found entity 1: mux2 File: /home/raphacosta/mipssingle/mux2.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ulinha.vhd
    Info (12022): Found design unit 1: ulinha-ulinhaArch File: /home/raphacosta/mipssingle/ulinha.vhd Line: 22
    Info (12023): Found entity 1: ulinha File: /home/raphacosta/mipssingle/ulinha.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/raphacosta/mipssingle/conversorHex7Seg.vhd Line: 17
    Info (12023): Found entity 1: conversorHex7Seg File: /home/raphacosta/mipssingle/conversorHex7Seg.vhd Line: 4
Info (12127): Elaborating entity "memoriaAll" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at memoriaAll.vhd(18): object "HM" assigned a value but never read File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 18
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:decoder" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 20
Info (12128): Elaborating entity "memoriaDeDados" for hierarchy "memoriaDeDados:memoria64k" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 21
Warning (276027): Inferred dual-clock RAM node "memoriaDeDados:memoria64k|content_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memoriaDeDados:memoria64k|content_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to initDATAMEM.mif
Info (12130): Elaborated megafunction instantiation "memoriaDeDados:memoria64k|altsyncram:content_rtl_0"
Info (12133): Instantiated megafunction "memoriaDeDados:memoria64k|altsyncram:content_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "initDATAMEM.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rog1.tdf
    Info (12023): Found entity 1: altsyncram_rog1 File: /home/raphacosta/mipssingle/db/altsyncram_rog1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: /home/raphacosta/mipssingle/db/decode_rsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_oob.tdf
    Info (12023): Found entity 1: mux_oob File: /home/raphacosta/mipssingle/db/mux_oob.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 16 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "END_MEM[16]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[17]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[18]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[19]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[20]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[21]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[22]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[23]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[24]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[25]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[26]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[27]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[28]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[29]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[30]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
    Warning (15610): No output dependent on input pin "END_MEM[31]" File: /home/raphacosta/mipssingle/memoriaAll.vhd Line: 8
Info (21057): Implemented 562 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 207 logic cells
    Info (21064): Implemented 256 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 1331 megabytes
    Info: Processing ended: Mon Oct 29 18:24:11 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:26


