// Seed: 3455792078
module module_0 (
    input  tri0 id_0,
    output tri  id_1,
    input  wor  id_2,
    input  tri  id_3,
    input  wire id_4,
    input  tri  id_5,
    input  wire id_6
);
  tri0 id_8;
  assign id_8 = id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    input supply1 id_2
    , id_28,
    input tri0 id_3,
    input wor id_4,
    output tri id_5,
    input wor id_6,
    input uwire id_7,
    output supply1 id_8,
    output wor id_9,
    output tri id_10,
    output wor id_11,
    output tri0 id_12,
    input uwire id_13,
    input wor id_14,
    input uwire id_15,
    input supply1 id_16,
    output supply1 id_17,
    input uwire id_18,
    input wor id_19,
    output tri1 id_20,
    input wand id_21,
    input uwire id_22,
    output tri1 id_23,
    input supply1 id_24,
    input wand id_25,
    output wor id_26
);
  wire id_29, id_30, id_31;
  id_32(
      .id_0(), .id_1(1 == 1'b0 - 1)
  );
  nand (
      id_20,
      id_14,
      id_28,
      id_32,
      id_4,
      id_22,
      id_18,
      id_15,
      id_31,
      id_2,
      id_21,
      id_16,
      id_3,
      id_6,
      id_13,
      id_30,
      id_19,
      id_29,
      id_24,
      id_25,
      id_1,
      id_7
  );
  module_0(
      id_4, id_23, id_19, id_6, id_19, id_19, id_14
  );
endmodule
