$date
	Tue Sep 20 21:49:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module exercise3_tb $end
$var wire 1 ! f $end
$var reg 4 " S [3:0] $end
$var reg 16 # W [0:15] $end
$scope module test $end
$var wire 4 $ S [3:0] $end
$var wire 16 % W [0:15] $end
$var wire 1 ! f $end
$var wire 2 & X [0:1] $end
$scope module m1 $end
$var wire 3 ' S [2:0] $end
$var wire 8 ( W [0:7] $end
$var reg 1 ) f $end
$upscope $end
$scope module m2 $end
$var wire 3 * S [2:0] $end
$var wire 8 + W [0:7] $end
$var reg 1 , f $end
$upscope $end
$scope module m3 $end
$var wire 1 - S $end
$var wire 2 . W [0:1] $end
$var reg 1 ! f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 .
1-
1,
b100000 +
b10 *
0)
b0 (
b10 '
b1 &
b100000 %
b1010 $
b100000 #
b1010 "
1!
$end
#10
0!
1)
b10 &
b10 .
0,
b11 '
b11 *
b11111111 (
b11101111 +
b1011 "
b1011 $
b1111111111101111 #
b1111111111101111 %
#20
b0 &
b0 .
0)
b10 '
b10 *
0-
b1010101 (
b1010101 +
b10 "
b10 $
b101010101010101 #
b101010101010101 %
#30
1!
1)
b11 &
b11 .
1,
b11 '
b11 *
b11 "
b11 $
#40
