Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 27 22:34:00 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
TIMING-18  Warning           Missing input or output delay   31          
TIMING-20  Warning           Non-clocked latch               19          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (246)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (48)
5. checking no_input_delay (21)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (246)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/c_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/min/min_ctr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/min/min_ctr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/min/min_ctr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/min/min_ctr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/min/min_ctr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/min/min_ctr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/min/min_ctr_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/s_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/sec/sec_ctr_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/sec/sec_ctr_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/sec/sec_ctr_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/sec/sec_ctr_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/sec/sec_ctr_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: Count_Mode/sec/sec_ctr_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: alarm_ring_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: editdigit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: editdigit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (48)
-------------------------------------------------
 There are 48 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.024        0.000                      0                  516        0.140        0.000                      0                  516        4.020        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.024        0.000                      0                  516        0.140        0.000                      0                  516        4.020        0.000                       0                   307  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_alarm_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 2.065ns (25.261%)  route 6.110ns (74.739%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.661    13.328    ALARM_mode_n_39
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.514    14.855    clk_100MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[1]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y13          FDRE (Setup_fdre_C_R)       -0.728    14.352    c_alarm_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_alarm_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 2.065ns (25.261%)  route 6.110ns (74.739%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.661    13.328    ALARM_mode_n_39
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.514    14.855    clk_100MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X2Y13          FDRE (Setup_fdre_C_R)       -0.728    14.352    c_alarm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_alarm_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.125ns  (logic 2.065ns (25.416%)  route 6.060ns (74.584%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.611    13.278    ALARM_mode_n_39
    SLICE_X6Y12          FDRE                                         r  d_alarm_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.513    14.854    clk_100MHz_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  d_alarm_reg_reg[2]/C
                         clock pessimism              0.273    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X6Y12          FDRE (Setup_fdre_C_R)       -0.728    14.364    d_alarm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.364    
                         arrival time                         -13.278    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_alarm_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.175ns  (logic 2.065ns (25.261%)  route 6.110ns (74.739%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.661    13.328    ALARM_mode_n_39
    SLICE_X3Y13          FDRE                                         r  c_alarm_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.514    14.855    clk_100MHz_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c_alarm_reg_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X3Y13          FDRE (Setup_fdre_C_R)       -0.633    14.447    c_alarm_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.447    
                         arrival time                         -13.328    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_alarm_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.065ns (26.184%)  route 5.822ns (73.816%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    13.040    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  c_alarm_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  c_alarm_reg_reg[3]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y13          FDRE (Setup_fdre_C_R)       -0.728    14.363    c_alarm_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_alarm_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.065ns (26.184%)  route 5.822ns (73.816%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    13.040    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[0]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y13          FDRE (Setup_fdre_C_R)       -0.728    14.363    d_alarm_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_alarm_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.065ns (26.184%)  route 5.822ns (73.816%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    13.040    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[1]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y13          FDRE (Setup_fdre_C_R)       -0.728    14.363    d_alarm_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_alarm_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.887ns  (logic 2.065ns (26.184%)  route 5.822ns (73.816%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    12.551    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    12.667 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    13.040    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512    14.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[3]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X6Y13          FDRE (Setup_fdre_C_R)       -0.728    14.363    d_alarm_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_alarm_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 2.097ns (26.136%)  route 5.926ns (73.864%))
  Logic Levels:           8  (LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          1.093    13.029    ALARM_mode/hr/b_alarm_reg_reg[1]_1
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.148    13.177 r  ALARM_mode/hr/a_alarm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.177    p_0_in[1]
    SLICE_X8Y12          FDRE                                         r  a_alarm_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.446    14.787    clk_100MHz_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  a_alarm_reg_reg[1]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X8Y12          FDRE (Setup_fdre_C_D)        0.092    15.104    a_alarm_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                         -13.177    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 ALARM_mode/hr/hrs_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a_alarm_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 2.073ns (26.468%)  route 5.759ns (73.532%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.632     5.153    ALARM_mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X6Y11          FDRE                                         r  ALARM_mode/hr/hrs_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDRE (Prop_fdre_C_Q)         0.478     5.631 r  ALARM_mode/hr/hrs_ctr_reg[0]/Q
                         net (fo=12, routed)          0.899     6.530    ALARM_mode/hr/hrs_ctr_reg[0]
    SLICE_X9Y10          LUT6 (Prop_lut6_I2_O)        0.301     6.831 f  ALARM_mode/hr/a_alarm_reg[3]_i_18/O
                         net (fo=7, routed)           0.500     7.331    ALARM_mode/hr/a_alarm_reg[3]_i_18_n_0
    SLICE_X8Y10          LUT5 (Prop_lut5_I2_O)        0.116     7.447 r  ALARM_mode/hr/a_alarm_reg[3]_i_15/O
                         net (fo=1, routed)           0.485     7.932    ALARM_mode/hr/a_alarm_reg[3]_i_15_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I3_O)        0.328     8.260 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943     9.203    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150     9.353 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    10.185    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    10.513 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    10.873    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    10.997 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    11.811    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    11.935 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.926    12.862    ALARM_mode/hr/b_alarm_reg_reg[1]_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.124    12.986 r  ALARM_mode/hr/a_alarm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.986    p_0_in[2]
    SLICE_X8Y11          FDRE                                         r  a_alarm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.447    14.788    clk_100MHz_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  a_alarm_reg_reg[2]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X8Y11          FDRE (Setup_fdre_C_D)        0.077    15.090    a_alarm_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.090    
                         arrival time                         -12.986    
  -------------------------------------------------------------------
                         slack                                  2.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Count_Mode/neg_U/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.474    Count_Mode/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  Count_Mode/neg_U/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Count_Mode/neg_U/sig_prev_reg/Q
                         net (fo=1, routed)           0.087     1.702    Count_Mode/neg_U/sig_prev
    SLICE_X2Y15          LUT2 (Prop_lut2_I0_O)        0.045     1.747 r  Count_Mode/neg_U/pulse_i_1__5/O
                         net (fo=1, routed)           0.000     1.747    Count_Mode/neg_U/pulse_i_1__5_n_0
    SLICE_X2Y15          FDRE                                         r  Count_Mode/neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.860     1.987    Count_Mode/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  Count_Mode/neg_U/pulse_reg/C
                         clock pessimism             -0.500     1.487    
    SLICE_X2Y15          FDRE (Hold_fdre_C_D)         0.120     1.607    Count_Mode/neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Count_Mode/neg_M/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.006%)  route 0.109ns (36.994%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.474    Count_Mode/neg_M/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Count_Mode/neg_M/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Count_Mode/neg_M/pulse_reg/Q
                         net (fo=2, routed)           0.109     1.724    Count_Mode/min/modesig
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.045     1.769 r  Count_Mode/min/s_i_1/O
                         net (fo=1, routed)           0.000     1.769    Count_Mode/min_n_24
    SLICE_X2Y14          FDRE                                         r  Count_Mode/s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.861     1.988    Count_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  Count_Mode/s_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.121     1.610    Count_Mode/s_reg
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Count_Mode/neg_M/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/c_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.582%)  route 0.111ns (37.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.474    Count_Mode/neg_M/clk_100MHz_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  Count_Mode/neg_M/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  Count_Mode/neg_M/pulse_reg/Q
                         net (fo=2, routed)           0.111     1.726    Count_Mode/min/modesig
    SLICE_X2Y14          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  Count_Mode/min/c_i_1/O
                         net (fo=1, routed)           0.000     1.771    Count_Mode/min_n_25
    SLICE_X2Y14          FDRE                                         r  Count_Mode/c_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.861     1.988    Count_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  Count_Mode/c_reg/C
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.609    Count_Mode/c_reg
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Count_Mode/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.227%)  route 0.133ns (41.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.590     1.473    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  Count_Mode/sec/sec_ctr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Count_Mode/sec/sec_ctr_reg[0]/Q
                         net (fo=10, routed)          0.133     1.748    Count_Mode/sec/sec_ctr_reg[0]_0
    SLICE_X2Y16          LUT4 (Prop_lut4_I0_O)        0.045     1.793 r  Count_Mode/sec/sec_ctr[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.793    Count_Mode/sec/sec_ctr[1]_i_1__1_n_0
    SLICE_X2Y16          FDRE                                         r  Count_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.859     1.986    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X2Y16          FDRE                                         r  Count_Mode/sec/sec_ctr_reg[1]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X2Y16          FDRE (Hold_fdre_C_D)         0.120     1.606    Count_Mode/sec/sec_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 editdigit/open/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/open/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.474    editdigit/open/clk_100MHz_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  editdigit/open/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.128     1.602 f  editdigit/open/sig_prev_reg/Q
                         net (fo=1, routed)           0.054     1.657    Count_Mode/sig_prev_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.099     1.756 r  Count_Mode/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.756    editdigit/open/pulse_reg_2
    SLICE_X1Y13          FDRE                                         r  editdigit/open/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.861     1.988    editdigit/open/clk_100MHz_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  editdigit/open/pulse_reg/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.091     1.565    editdigit/open/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Count_Mode/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/pos_1hz/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.589     1.472    Count_Mode/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  Count_Mode/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.148     1.620 r  Count_Mode/seconds_gear/clk_out_reg_reg/Q
                         net (fo=3, routed)           0.073     1.693    Count_Mode/pos_1hz/w_1Hz
    SLICE_X3Y17          FDRE                                         r  Count_Mode/pos_1hz/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.858     1.985    Count_Mode/pos_1hz/clk_100MHz_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  Count_Mode/pos_1hz/sig_prev_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X3Y17          FDRE (Hold_fdre_C_D)         0.017     1.502    Count_Mode/pos_1hz/sig_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 c_alarm_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_tens_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.209ns (70.718%)  route 0.087ns (29.282%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.589     1.472    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  c_alarm_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  c_alarm_reg_reg[3]/Q
                         net (fo=4, routed)           0.087     1.723    sys_mode/mins_tens_reg[3][0]
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.045     1.768 r  sys_mode/mins_tens[3]_i_1/O
                         net (fo=1, routed)           0.000     1.768    sys_mode_n_10
    SLICE_X7Y13          FDRE                                         r  mins_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.859     1.986    clk_100MHz_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  mins_tens_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X7Y13          FDRE (Hold_fdre_C_D)         0.091     1.576    mins_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bD/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/neg_D/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.226ns (76.143%)  route 0.071ns (23.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.593     1.476    bD/clk_100MHz_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  bD/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 f  bD/temp3_reg/Q
                         net (fo=2, routed)           0.071     1.675    Count_Mode/neg_D/dec_db
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.098     1.773 r  Count_Mode/neg_D/pulse_i_1__9/O
                         net (fo=1, routed)           0.000     1.773    Count_Mode/neg_D/pulse_i_1__9_n_0
    SLICE_X3Y10          FDRE                                         r  Count_Mode/neg_D/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.864     1.991    Count_Mode/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  Count_Mode/neg_D/pulse_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.092     1.568    Count_Mode/neg_D/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 bU/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modetog_sto_res/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.209ns (63.274%)  route 0.121ns (36.726%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.474    bU/clk_100MHz_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  bU/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  bU/temp3_reg/Q
                         net (fo=3, routed)           0.121     1.759    sys_mode/inc_db
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.045     1.804 r  sys_mode/q_i_1__2/O
                         net (fo=1, routed)           0.000     1.804    modetog_sto_res/q_reg_0
    SLICE_X7Y15          FDRE                                         r  modetog_sto_res/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.858     1.985    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  modetog_sto_res/q_reg/C
                         clock pessimism             -0.478     1.507    
    SLICE_X7Y15          FDRE (Hold_fdre_C_D)         0.092     1.599    modetog_sto_res/q_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 editdigit/open/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.028%)  route 0.142ns (42.972%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.591     1.474    editdigit/open/clk_100MHz_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  editdigit/open/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  editdigit/open/pulse_reg/Q
                         net (fo=2, routed)           0.142     1.758    editdigit/open/open_sig
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.048     1.806 r  editdigit/open/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    editdigit/open_n_1
    SLICE_X1Y11          FDRE                                         r  editdigit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.864     1.991    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  editdigit/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.107     1.599    editdigit/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y14    a_alarm_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y12    a_alarm_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y11    a_alarm_reg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X8Y11    a_alarm_reg_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y12    alarm_ring_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y12    alarm_snoozed_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y12    b_alarm_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y12    b_alarm_reg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y12    b_alarm_reg_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y18   bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y18   bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y14    a_alarm_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y14    a_alarm_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y12    a_alarm_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y12    a_alarm_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y18   bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y18   bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y14    a_alarm_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y14    a_alarm_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y12    a_alarm_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y12    a_alarm_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y11    a_alarm_reg_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.632ns  (logic 4.070ns (53.322%)  route 3.563ns (46.678%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          LDCE                         0.000     0.000 r  seg7/seg_reg[0]/G
    SLICE_X9Y14          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[0]/Q
                         net (fo=1, routed)           3.563     4.122    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.632 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.632    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.567ns  (logic 4.160ns (54.980%)  route 3.406ns (45.020%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         LDCE                         0.000     0.000 r  seg7/seg_reg[2]/G
    SLICE_X10Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[2]/Q
                         net (fo=1, routed)           3.406     4.031    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.567 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.567    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.503ns  (logic 4.088ns (54.484%)  route 3.415ns (45.516%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          LDCE                         0.000     0.000 r  seg7/seg_reg[1]/G
    SLICE_X9Y14          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[1]/Q
                         net (fo=1, routed)           3.415     3.974    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.503 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.503    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.498ns  (logic 4.095ns (54.610%)  route 3.403ns (45.390%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          LDCE                         0.000     0.000 r  seg7/seg_reg[3]/G
    SLICE_X9Y14          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[3]/Q
                         net (fo=1, routed)           3.403     3.962    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.498 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.498    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.372ns  (logic 4.145ns (56.226%)  route 3.227ns (43.774%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         LDCE                         0.000     0.000 r  seg7/seg_reg[4]/G
    SLICE_X10Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[4]/Q
                         net (fo=1, routed)           3.227     3.852    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.372 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.372    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.167ns  (logic 4.090ns (57.077%)  route 3.076ns (42.923%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          LDCE                         0.000     0.000 r  seg7/seg_reg[6]/G
    SLICE_X9Y14          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           3.076     3.635    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.167 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.167    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.006ns  (logic 4.129ns (58.942%)  route 2.876ns (41.058%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         LDCE                         0.000     0.000 r  seg7/seg_reg[5]/G
    SLICE_X10Y14         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  seg7/seg_reg[5]/Q
                         net (fo=1, routed)           2.876     3.501    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.006 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.006    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 0.766ns (22.509%)  route 2.637ns (77.491%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[5]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  STOP_Mode/sec/sec_ctr_reg[5]/Q
                         net (fo=10, routed)          1.194     1.712    STOP_Mode/sec/v_seconds[5]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           1.052     2.888    modetog_sto/sec_ctr_reg[5]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.012 r  modetog_sto/sec_ctr[5]_i_1__1/O
                         net (fo=6, routed)           0.391     3.403    STOP_Mode/sec/E[0]
    SLICE_X8Y17          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.403ns  (logic 0.766ns (22.509%)  route 2.637ns (77.491%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[5]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  STOP_Mode/sec/sec_ctr_reg[5]/Q
                         net (fo=10, routed)          1.194     1.712    STOP_Mode/sec/v_seconds[5]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           1.052     2.888    modetog_sto/sec_ctr_reg[5]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.012 r  modetog_sto/sec_ctr[5]_i_1__1/O
                         net (fo=6, routed)           0.391     3.403    STOP_Mode/sec/E[0]
    SLICE_X8Y17          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.354ns  (logic 0.766ns (22.841%)  route 2.588ns (77.159%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[5]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  STOP_Mode/sec/sec_ctr_reg[5]/Q
                         net (fo=10, routed)          1.194     1.712    STOP_Mode/sec/v_seconds[5]
    SLICE_X10Y17         LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           1.052     2.888    modetog_sto/sec_ctr_reg[5]
    SLICE_X8Y17          LUT2 (Prop_lut2_I1_O)        0.124     3.012 r  modetog_sto/sec_ctr[5]_i_1__1/O
                         net (fo=6, routed)           0.342     3.354    STOP_Mode/sec/E[0]
    SLICE_X8Y18          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.483%)  route 0.155ns (42.517%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=5, routed)           0.155     0.319    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.045     0.364 r  CLOCK_Mode/bin/sec/sec_ctr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.364    CLOCK_Mode/bin/sec/p_0_in__0[2]
    SLICE_X2Y9           FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.209ns (55.636%)  route 0.167ns (44.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.167     0.331    STOP_Mode/sec/Q[1]
    SLICE_X8Y17          LUT6 (Prop_lut6_I4_O)        0.045     0.376 r  STOP_Mode/sec/sec_ctr[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.376    STOP_Mode/sec/sec_ctr[3]_i_1__1_n_0
    SLICE_X8Y17          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[4]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[4]/Q
                         net (fo=11, routed)          0.173     0.337    STOP_Mode/sec/v_seconds[4]
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.045     0.382 r  STOP_Mode/sec/sec_ctr[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.382    STOP_Mode/sec/sec_ctr[4]_i_1__1_n_0
    SLICE_X8Y18          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.212ns (53.977%)  route 0.181ns (46.023%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[4]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  STOP_Mode/sec/sec_ctr_reg[4]/Q
                         net (fo=11, routed)          0.181     0.345    STOP_Mode/sec/v_seconds[4]
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.048     0.393 r  STOP_Mode/sec/sec_ctr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.393    STOP_Mode/sec/p_0_in__1[0]
    SLICE_X8Y17          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.247ns (61.706%)  route 0.153ns (38.294%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/Q
                         net (fo=8, routed)           0.153     0.301    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[1]
    SLICE_X2Y10          LUT6 (Prop_lut6_I3_O)        0.099     0.400 r  CLOCK_Mode/bin/sec/sec_ctr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.400    CLOCK_Mode/bin/sec/sec_ctr[5]_i_2_n_0
    SLICE_X2Y10          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.409%)  route 0.198ns (48.591%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[4]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[4]/Q
                         net (fo=11, routed)          0.198     0.362    STOP_Mode/sec/v_seconds[4]
    SLICE_X8Y18          LUT6 (Prop_lut6_I3_O)        0.045     0.407 r  STOP_Mode/sec/sec_ctr[5]_i_2__1/O
                         net (fo=1, routed)           0.000     0.407    STOP_Mode/sec/sec_ctr[5]_i_2__1_n_0
    SLICE_X8Y18          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.793%)  route 0.211ns (50.207%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.211     0.375    STOP_Mode/sec/Q[1]
    SLICE_X8Y18          LUT4 (Prop_lut4_I0_O)        0.045     0.420 r  STOP_Mode/sec/sec_ctr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.420    STOP_Mode/sec/p_0_in__1[1]
    SLICE_X8Y18          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.209ns (49.793%)  route 0.211ns (50.207%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.211     0.375    STOP_Mode/sec/Q[1]
    SLICE_X8Y18          LUT5 (Prop_lut5_I0_O)        0.045     0.420 r  STOP_Mode/sec/sec_ctr[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.420    STOP_Mode/sec/p_0_in__1[2]
    SLICE_X8Y18          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.249ns (54.431%)  route 0.208ns (45.569%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=6, routed)           0.208     0.356    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[4]
    SLICE_X2Y10          LUT5 (Prop_lut5_I0_O)        0.101     0.457 r  CLOCK_Mode/bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.457    CLOCK_Mode/bin/sec/sec_ctr[4]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.209ns (43.961%)  route 0.266ns (56.039%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/Q
                         net (fo=7, routed)           0.266     0.430    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[2]
    SLICE_X2Y10          LUT4 (Prop_lut4_I1_O)        0.045     0.475 r  CLOCK_Mode/bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.475    CLOCK_Mode/bin/sec/sec_ctr[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 modetog_sto_res/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_hhmmss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.345ns  (logic 3.977ns (42.560%)  route 5.368ns (57.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.628     5.149    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X7Y15          FDRE                                         r  modetog_sto_res/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  modetog_sto_res/q_reg/Q
                         net (fo=16, routed)          5.368    10.973    led_hhmmss_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.495 r  led_hhmmss_OBUF_inst/O
                         net (fo=0)                   0.000    14.495    led_hhmmss
    L1                                                                r  led_hhmmss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.305ns (46.167%)  route 5.020ns (53.833%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.623     5.144    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.633     7.233    seg7/anode_select_reg_n_0_[0]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.146     7.379 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.387    10.766    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    14.469 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.469    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 4.342ns (47.078%)  route 4.881ns (52.922%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.623     5.144    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 r  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.625     7.225    seg7/anode_select_reg_n_0_[0]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.152     7.377 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.256    10.634    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    14.368 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.368    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.168ns  (logic 4.083ns (44.535%)  route 5.085ns (55.465%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.623     5.144    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.633     7.233    seg7/anode_select_reg_n_0_[0]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     7.357 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.452    10.809    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.312 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.312    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.955ns  (logic 4.103ns (45.820%)  route 4.852ns (54.180%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.623     5.144    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y19          FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDCE (Prop_fdce_C_Q)         0.456     5.600 f  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.625     7.225    seg7/anode_select_reg_n_0_[0]
    SLICE_X14Y20         LUT4 (Prop_lut4_I1_O)        0.124     7.349 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.227    10.576    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.099 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.099    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pause
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.895ns  (logic 4.109ns (46.197%)  route 4.786ns (53.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.626     5.147    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.419     5.566 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           4.786    10.352    led_pause_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.690    14.043 r  led_pause_OBUF_inst/O
                         net (fo=0)                   0.000    14.043    led_pause
    P1                                                                r  led_pause (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.997ns  (logic 4.461ns (55.786%)  route 3.536ns (44.214%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.635     5.156    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  sys_mode/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.419     5.575 r  sys_mode/FSM_sequential_state_reg[1]/Q
                         net (fo=33, routed)          1.700     7.276    sys_mode/Q[0]
    SLICE_X4Y17          LUT2 (Prop_lut2_I0_O)        0.325     7.601 r  sys_mode/sysmode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.835     9.436    sysmode_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.717    13.153 r  sysmode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.153    sysmode[1]
    V19                                                               r  sysmode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.185ns  (logic 3.957ns (63.973%)  route 2.228ns (36.027%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.635     5.156    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=35, routed)          2.228     7.841    sysmode_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.342 r  sysmode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.342    sysmode[0]
    U19                                                               r  sysmode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.961ns (67.294%)  route 1.925ns (32.706%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.637     5.158    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=14, routed)          1.925     7.539    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.044 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.044    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line130/speaker_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.761ns  (logic 4.032ns (69.988%)  route 1.729ns (30.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.629     5.150    nolabel_line130/clk_100MHz_IBUF_BUFG
    SLICE_X2Y17          FDRE                                         r  nolabel_line130/speaker_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.518     5.668 r  nolabel_line130/speaker_reg/Q
                         net (fo=2, routed)           1.729     7.397    buzz_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.514    10.911 r  buzz_OBUF_inst/O
                         net (fo=0)                   0.000    10.911    buzz
    P18                                                               r  buzz (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.148ns (43.408%)  route 0.193ns (56.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.559     1.442    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  bReset/temp3_reg/Q
                         net (fo=18, routed)          0.193     1.783    STOP_Mode/sec/reset_db
    SLICE_X8Y18          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.148ns (43.408%)  route 0.193ns (56.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.559     1.442    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  bReset/temp3_reg/Q
                         net (fo=18, routed)          0.193     1.783    STOP_Mode/sec/reset_db
    SLICE_X8Y18          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.148ns (43.408%)  route 0.193ns (56.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.559     1.442    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  bReset/temp3_reg/Q
                         net (fo=18, routed)          0.193     1.783    STOP_Mode/sec/reset_db
    SLICE_X8Y18          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.148ns (43.408%)  route 0.193ns (56.592%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.559     1.442    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  bReset/temp3_reg/Q
                         net (fo=18, routed)          0.193     1.783    STOP_Mode/sec/reset_db
    SLICE_X8Y18          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.148ns (42.673%)  route 0.199ns (57.327%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.559     1.442    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  bReset/temp3_reg/Q
                         net (fo=18, routed)          0.199     1.789    STOP_Mode/sec/reset_db
    SLICE_X8Y17          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.148ns (42.673%)  route 0.199ns (57.327%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.559     1.442    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X10Y18         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  bReset/temp3_reg/Q
                         net (fo=18, routed)          0.199     1.789    STOP_Mode/sec/reset_db
    SLICE_X8Y17          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line130/get_fullnote/note_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line130/clkdivider_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.829%)  route 0.147ns (44.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.585     1.468    nolabel_line130/get_fullnote/clk_100MHz_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  nolabel_line130/get_fullnote/note_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line130/get_fullnote/note_reg[5]/Q
                         net (fo=14, routed)          0.147     1.756    nolabel_line130/get_fullnote/fullnote[5]
    SLICE_X2Y21          LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  nolabel_line130/get_fullnote/clkdivider_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.801    nolabel_line130/clkdivider__0[3]
    SLICE_X2Y21          LDCE                                         r  nolabel_line130/clkdivider_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 editdigit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.347%)  route 0.156ns (45.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.593     1.476    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  editdigit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  editdigit/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.156     1.773    editdigit/state[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I2_O)        0.045     1.818 r  editdigit/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.818    editdigit/next_state__0[0]
    SLICE_X1Y12          LDCE                                         r  editdigit/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line130/get_fullnote/note_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line130/clkdivider_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.209ns (53.983%)  route 0.178ns (46.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.585     1.468    nolabel_line130/get_fullnote/clk_100MHz_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  nolabel_line130/get_fullnote/note_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line130/get_fullnote/note_reg[0]/Q
                         net (fo=9, routed)           0.178     1.810    nolabel_line130/get_fullnote/fullnote[0]
    SLICE_X2Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.855 r  nolabel_line130/get_fullnote/clkdivider_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    nolabel_line130/clkdivider__0[0]
    SLICE_X2Y21          LDCE                                         r  nolabel_line130/clkdivider_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 editdigit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/Selected_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.186ns (38.569%)  route 0.296ns (61.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.593     1.476    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  editdigit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 f  editdigit/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.296     1.913    editdigit/state[0]
    SLICE_X1Y12          LUT1 (Prop_lut1_I0_O)        0.045     1.958 r  editdigit/Selected_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.958    editdigit/Selected_reg[0]_i_1_n_0
    SLICE_X1Y12          LDCE                                         r  editdigit/Selected_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            c_alarm_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.345ns  (logic 2.802ns (19.532%)  route 11.543ns (80.468%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.661    14.345    ALARM_mode_n_39
    SLICE_X3Y13          FDRE                                         r  c_alarm_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.514     4.855    clk_100MHz_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  c_alarm_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            c_alarm_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.345ns  (logic 2.802ns (19.532%)  route 11.543ns (80.468%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.661    14.345    ALARM_mode_n_39
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.514     4.855    clk_100MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            c_alarm_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.345ns  (logic 2.802ns (19.532%)  route 11.543ns (80.468%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.661    14.345    ALARM_mode_n_39
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.514     4.855    clk_100MHz_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  c_alarm_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            d_alarm_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.295ns  (logic 2.802ns (19.600%)  route 11.493ns (80.400%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.611    14.295    ALARM_mode_n_39
    SLICE_X6Y12          FDRE                                         r  d_alarm_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.513     4.854    clk_100MHz_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  d_alarm_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            a_alarm_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.193ns  (logic 2.834ns (19.966%)  route 11.360ns (80.034%))
  Logic Levels:           10  (IBUF=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          1.093    14.045    ALARM_mode/hr/b_alarm_reg_reg[1]_1
    SLICE_X8Y12          LUT5 (Prop_lut5_I1_O)        0.148    14.193 r  ALARM_mode/hr/a_alarm_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.193    p_0_in[1]
    SLICE_X8Y12          FDRE                                         r  a_alarm_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.446     4.787    clk_100MHz_IBUF_BUFG
    SLICE_X8Y12          FDRE                                         r  a_alarm_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            c_alarm_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.057ns  (logic 2.802ns (19.932%)  route 11.255ns (80.068%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    14.057    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  c_alarm_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  c_alarm_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            d_alarm_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.057ns  (logic 2.802ns (19.932%)  route 11.255ns (80.068%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    14.057    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            d_alarm_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.057ns  (logic 2.802ns (19.932%)  route 11.255ns (80.068%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    14.057    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            d_alarm_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.057ns  (logic 2.802ns (19.932%)  route 11.255ns (80.068%))
  Logic Levels:           10  (IBUF=1 LUT2=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.616    13.568    ALARM_mode/min/c_alarm_reg_reg[3]_0
    SLICE_X6Y12          LUT2 (Prop_lut2_I1_O)        0.116    13.684 r  ALARM_mode/min/c_alarm_reg[3]_i_1/O
                         net (fo=8, routed)           0.373    14.057    ALARM_mode_n_39
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.512     4.853    clk_100MHz_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  d_alarm_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            a_alarm_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.002ns  (logic 2.810ns (20.067%)  route 11.193ns (79.933%))
  Logic Levels:           10  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           4.014     5.477    ALARM_mode/hr/sw_IBUF[8]
    SLICE_X11Y10         LUT4 (Prop_lut4_I2_O)        0.124     5.601 f  ALARM_mode/hr/b_alarm_reg[3]_i_21/O
                         net (fo=3, routed)           0.815     6.417    ALARM_mode/hr/b_alarm_reg[3]_i_21_n_0
    SLICE_X11Y9          LUT6 (Prop_lut6_I3_O)        0.124     6.541 f  ALARM_mode/hr/a_alarm_reg[3]_i_19/O
                         net (fo=17, routed)          2.023     8.563    ALARM_mode/hr/sw[0]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124     8.687 f  ALARM_mode/hr/a_alarm_reg[3]_i_16/O
                         net (fo=1, routed)           0.466     9.153    ALARM_mode/hr/a_alarm_reg[3]_i_16_n_0
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.124     9.277 r  ALARM_mode/hr/a_alarm_reg[3]_i_6/O
                         net (fo=8, routed)           0.943    10.220    ALARM_mode/hr/hrs_ctr_reg[5]_1
    SLICE_X10Y12         LUT4 (Prop_lut4_I1_O)        0.150    10.370 r  ALARM_mode/hr/a_alarm_reg[1]_i_3/O
                         net (fo=4, routed)           0.832    11.202    ALARM_mode/hr/a_alarm_reg[1]_i_3_n_0
    SLICE_X9Y12          LUT6 (Prop_lut6_I0_O)        0.328    11.530 f  ALARM_mode/hr/c_alarm_reg[3]_i_12/O
                         net (fo=1, routed)           0.360    11.890    CLOCK_Mode/bin/min/c_alarm_reg[3]_i_4_1
    SLICE_X8Y12          LUT6 (Prop_lut6_I3_O)        0.124    12.014 f  CLOCK_Mode/bin/min/c_alarm_reg[3]_i_10/O
                         net (fo=2, routed)           0.814    12.828    neg_D/c_alarm_reg_reg[3]_0
    SLICE_X3Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.952 r  neg_D/c_alarm_reg[3]_i_4/O
                         net (fo=13, routed)          0.926    13.878    ALARM_mode/hr/b_alarm_reg_reg[1]_1
    SLICE_X8Y11          LUT3 (Prop_lut3_I1_O)        0.124    14.002 r  ALARM_mode/hr/a_alarm_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    14.002    p_0_in[2]
    SLICE_X8Y11          FDRE                                         r  a_alarm_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         1.447     4.788    clk_100MHz_IBUF_BUFG
    SLICE_X8Y11          FDRE                                         r  a_alarm_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line130/clkdivider_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            nolabel_line130/counter_note_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.297ns  (logic 0.203ns (68.295%)  route 0.094ns (31.705%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          LDCE                         0.000     0.000 r  nolabel_line130/clkdivider_reg[4]/G
    SLICE_X4Y20          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nolabel_line130/clkdivider_reg[4]/Q
                         net (fo=1, routed)           0.094     0.252    nolabel_line130/clkdivider[4]
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.045     0.297 r  nolabel_line130/counter_note[4]_i_1/O
                         net (fo=1, routed)           0.000     0.297    nolabel_line130/counter_note[4]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  nolabel_line130/counter_note_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.854     1.981    nolabel_line130/clk_100MHz_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  nolabel_line130/counter_note_reg[4]/C

Slack:                    inf
  Source:                 nolabel_line130/clkdivider_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            nolabel_line130/counter_note_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.203ns (67.165%)  route 0.099ns (32.835%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          LDCE                         0.000     0.000 r  nolabel_line130/clkdivider_reg[7]/G
    SLICE_X4Y21          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nolabel_line130/clkdivider_reg[7]/Q
                         net (fo=1, routed)           0.099     0.257    nolabel_line130/clkdivider[7]
    SLICE_X6Y20          LUT5 (Prop_lut5_I3_O)        0.045     0.302 r  nolabel_line130/counter_note[7]_i_1/O
                         net (fo=1, routed)           0.000     0.302    nolabel_line130/counter_note[7]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  nolabel_line130/counter_note_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.853     1.980    nolabel_line130/clk_100MHz_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  nolabel_line130/counter_note_reg[7]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=5, routed)           0.097     0.261    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.045     0.306 r  CLOCK_Mode/bin/sec/pulse_i_1__2/O
                         net (fo=1, routed)           0.000     0.306    CLOCK_Mode/bin/pos_sec_count/pulse_reg_0
    SLICE_X3Y10          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.864     1.991    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.316ns  (logic 0.209ns (66.192%)  route 0.107ns (33.808%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/Q
                         net (fo=9, routed)           0.107     0.271    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[0]
    SLICE_X3Y10          LUT6 (Prop_lut6_I4_O)        0.045     0.316 r  CLOCK_Mode/bin/sec/sig_prev_i_1__2/O
                         net (fo=1, routed)           0.000     0.316    CLOCK_Mode/bin/pos_sec_count/w_inc_mins
    SLICE_X3Y10          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.864     1.991    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 nolabel_line130/clkdivider_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nolabel_line130/counter_note_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.370ns  (logic 0.223ns (60.203%)  route 0.147ns (39.797%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          LDCE                         0.000     0.000 r  nolabel_line130/clkdivider_reg[0]/G
    SLICE_X2Y21          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  nolabel_line130/clkdivider_reg[0]/Q
                         net (fo=1, routed)           0.147     0.325    nolabel_line130/clkdivider[0]
    SLICE_X6Y21          LUT3 (Prop_lut3_I2_O)        0.045     0.370 r  nolabel_line130/counter_note[0]_i_1/O
                         net (fo=1, routed)           0.000     0.370    nolabel_line130/counter_note[0]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  nolabel_line130/counter_note_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.852     1.979    nolabel_line130/clk_100MHz_IBUF_BUFG
    SLICE_X6Y21          FDRE                                         r  nolabel_line130/counter_note_reg[0]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.209ns (55.492%)  route 0.168ns (44.508%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=13, routed)          0.168     0.332    STOP_Mode/sec/v_seconds[2]
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.045     0.377 r  STOP_Mode/sec/sig_prev_i_1__3/O
                         net (fo=1, routed)           0.000     0.377    STOP_Mode/pos_sec_count/w_inc_mins
    SLICE_X11Y18         FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.827     1.954    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.345%)  route 0.169ns (44.655%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y18          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X8Y18          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=13, routed)          0.169     0.333    STOP_Mode/sec/v_seconds[2]
    SLICE_X11Y18         LUT6 (Prop_lut6_I0_O)        0.045     0.378 r  STOP_Mode/sec/pulse_i_1__3/O
                         net (fo=1, routed)           0.000     0.378    STOP_Mode/pos_sec_count/pulse_reg_0
    SLICE_X11Y18         FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.827     1.954    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X11Y18         FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 nolabel_line130/clkdivider_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            nolabel_line130/counter_note_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.203ns (52.333%)  route 0.185ns (47.667%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          LDCE                         0.000     0.000 r  nolabel_line130/clkdivider_reg[5]/G
    SLICE_X4Y20          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nolabel_line130/clkdivider_reg[5]/Q
                         net (fo=1, routed)           0.185     0.343    nolabel_line130/clkdivider[5]
    SLICE_X7Y19          LUT6 (Prop_lut6_I0_O)        0.045     0.388 r  nolabel_line130/counter_note[5]_i_1/O
                         net (fo=1, routed)           0.000     0.388    nolabel_line130/counter_note[5]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  nolabel_line130/counter_note_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.854     1.981    nolabel_line130/clk_100MHz_IBUF_BUFG
    SLICE_X7Y19          FDRE                                         r  nolabel_line130/counter_note_reg[5]/C

Slack:                    inf
  Source:                 nolabel_line130/clkdivider_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            nolabel_line130/counter_note_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.203ns (52.051%)  route 0.187ns (47.949%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          LDCE                         0.000     0.000 r  nolabel_line130/clkdivider_reg[6]/G
    SLICE_X4Y20          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  nolabel_line130/clkdivider_reg[6]/Q
                         net (fo=1, routed)           0.187     0.345    nolabel_line130/clkdivider[6]
    SLICE_X6Y20          LUT4 (Prop_lut4_I2_O)        0.045     0.390 r  nolabel_line130/counter_note[6]_i_1/O
                         net (fo=1, routed)           0.000     0.390    nolabel_line130/counter_note[6]_i_1_n_0
    SLICE_X6Y20          FDRE                                         r  nolabel_line130/counter_note_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.853     1.980    nolabel_line130/clk_100MHz_IBUF_BUFG
    SLICE_X6Y20          FDRE                                         r  nolabel_line130/counter_note_reg[6]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.839%)  route 0.202ns (49.161%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=12, routed)          0.202     0.366    STOP_Mode/sec/v_seconds[3]
    SLICE_X10Y16         LUT6 (Prop_lut6_I3_O)        0.045     0.411 r  STOP_Mode/sec/c[1]_i_1/O
                         net (fo=1, routed)           0.000     0.411    STOP_Mode/sec_n_8
    SLICE_X10Y16         FDRE                                         r  STOP_Mode/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=306, routed)         0.829     1.956    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X10Y16         FDRE                                         r  STOP_Mode/c_reg[1]/C





