<reference anchor="NIST.IR.4890" target="https://doi.org/10.6028/NIST.IR.4890">
  <front>
    <title>The test guide for CMOS-ON-SIMOX test chips NIST3 and NIST4</title>
    <author initials="JC" surname="Marshall">
      <organization/>
    </author>
    <author initials="MW" surname="Cresswell">
      <organization/>
    </author>
    <author initials="CH" surname="Ellenwool">
      <organization/>
    </author>
    <author initials="LW" surname="Linholm">
      <organization/>
    </author>
    <author initials="P" surname="Roitman">
      <organization/>
    </author>
    <author initials="ME" surname="Zaghloul">
      <organization/>
    </author>
    <author>
      <organization abbrev="NIST">National Institute of Standards and Technology</organization>
      <address>
        <postal>
          <city>Gaithersburg</city>
          <country>US</country>
          <region>MD</region>
        </postal>
      </address>
    </author>
    <date year="1993"/>
  </front>
  <seriesInfo name="DOI" value="10.6028/NIST.IR.4890"/>
  <seriesInfo name="NIST NISTIRs (Interagency/Internal Reports)" value="4890"/>
</reference>