
two_motors_sync_H7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003c00  08000298  08000298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08003e98  08003e98  00013e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003ea8  08003ea8  00013ea8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08003eac  08003eac  00013eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000018  24000000  08003eb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000108  24000018  08003ec8  00020018  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000120  08003ec8  00020120  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .comment      00000043  00000000  00000000  00020046  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000cfde  00000000  00000000  00020089  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00001d01  00000000  00000000  0002d067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000c28  00000000  00000000  0002ed68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000955  00000000  00000000  0002f990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00036953  00000000  00000000  000302e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0000f0b5  00000000  00000000  00066c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0015d33c  00000000  00000000  00075ced  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_frame  000031dc  00000000  00000000  001d302c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000007a  00000000  00000000  001d6208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	; (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	; (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	; (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000018 	.word	0x24000018
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08003e80 	.word	0x08003e80

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	; (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	; (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	; (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	2400001c 	.word	0x2400001c
 80002d4:	08003e80 	.word	0x08003e80

080002d8 <clamp_pct_10_90>:
volatile uint8_t dbg_m2_duty_b_pct = 50;
volatile uint8_t dbg_m2_duty_c_pct = 50;

/* Local helper: clamp percent into [10..90] */
static uint8_t clamp_pct_10_90(uint8_t pct)
{
 80002d8:	b480      	push	{r7}
 80002da:	b083      	sub	sp, #12
 80002dc:	af00      	add	r7, sp, #0
 80002de:	4603      	mov	r3, r0
 80002e0:	71fb      	strb	r3, [r7, #7]
  if (pct < 10U) return 10U;
 80002e2:	79fb      	ldrb	r3, [r7, #7]
 80002e4:	2b09      	cmp	r3, #9
 80002e6:	d801      	bhi.n	80002ec <clamp_pct_10_90+0x14>
 80002e8:	230a      	movs	r3, #10
 80002ea:	e005      	b.n	80002f8 <clamp_pct_10_90+0x20>
  if (pct > 90U) return 90U;
 80002ec:	79fb      	ldrb	r3, [r7, #7]
 80002ee:	2b5a      	cmp	r3, #90	; 0x5a
 80002f0:	d901      	bls.n	80002f6 <clamp_pct_10_90+0x1e>
 80002f2:	235a      	movs	r3, #90	; 0x5a
 80002f4:	e000      	b.n	80002f8 <clamp_pct_10_90+0x20>
  return pct;
 80002f6:	79fb      	ldrb	r3, [r7, #7]
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000302:	4770      	bx	lr

08000304 <pct_to_ccr>:
/* Convert duty percent to CCR value based on ARR.
 * Critical: CCR range is 0..ARR (inclusive behavior depends on mode).
 * For PWM1, CCR=ARR/2 yields ~50%.
 */
static uint32_t pct_to_ccr(TIM_HandleTypeDef *htim, uint8_t pct)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
 800030c:	460b      	mov	r3, r1
 800030e:	70fb      	strb	r3, [r7, #3]
  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(htim); /* ARR as configured */
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000316:	60fb      	str	r3, [r7, #12]
  uint32_t p = (uint32_t)clamp_pct_10_90(pct);
 8000318:	78fb      	ldrb	r3, [r7, #3]
 800031a:	4618      	mov	r0, r3
 800031c:	f7ff ffdc 	bl	80002d8 <clamp_pct_10_90>
 8000320:	4603      	mov	r3, r0
 8000322:	60bb      	str	r3, [r7, #8]
  /* Use integer math with rounding */
  return (arr * p) / 100U;
 8000324:	68fb      	ldr	r3, [r7, #12]
 8000326:	68ba      	ldr	r2, [r7, #8]
 8000328:	fb02 f303 	mul.w	r3, r2, r3
 800032c:	4a03      	ldr	r2, [pc, #12]	; (800033c <pct_to_ccr+0x38>)
 800032e:	fba2 2303 	umull	r2, r3, r2, r3
 8000332:	095b      	lsrs	r3, r3, #5
}
 8000334:	4618      	mov	r0, r3
 8000336:	3710      	adds	r7, #16
 8000338:	46bd      	mov	sp, r7
 800033a:	bd80      	pop	{r7, pc}
 800033c:	51eb851f 	.word	0x51eb851f

08000340 <Apply_DebugDuties>:
/* Apply debug duties to CCR registers.
 * Critical: if CCR preload is enabled, writing CCR updates shadow register and takes effect on next update event (safe).
 * If preload is disabled, duty can change mid-period (may cause jitter/glitches).
 */
static void Apply_DebugDuties(void)
{
 8000340:	b598      	push	{r3, r4, r7, lr}
 8000342:	af00      	add	r7, sp, #0
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pct_to_ccr(&htim1, dbg_m1_duty_a_pct));
 8000344:	4b21      	ldr	r3, [pc, #132]	; (80003cc <Apply_DebugDuties+0x8c>)
 8000346:	781b      	ldrb	r3, [r3, #0]
 8000348:	b2db      	uxtb	r3, r3
 800034a:	4a21      	ldr	r2, [pc, #132]	; (80003d0 <Apply_DebugDuties+0x90>)
 800034c:	6814      	ldr	r4, [r2, #0]
 800034e:	4619      	mov	r1, r3
 8000350:	481f      	ldr	r0, [pc, #124]	; (80003d0 <Apply_DebugDuties+0x90>)
 8000352:	f7ff ffd7 	bl	8000304 <pct_to_ccr>
 8000356:	4603      	mov	r3, r0
 8000358:	6363      	str	r3, [r4, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pct_to_ccr(&htim1, dbg_m1_duty_b_pct));
 800035a:	4b1e      	ldr	r3, [pc, #120]	; (80003d4 <Apply_DebugDuties+0x94>)
 800035c:	781b      	ldrb	r3, [r3, #0]
 800035e:	b2db      	uxtb	r3, r3
 8000360:	4a1b      	ldr	r2, [pc, #108]	; (80003d0 <Apply_DebugDuties+0x90>)
 8000362:	6814      	ldr	r4, [r2, #0]
 8000364:	4619      	mov	r1, r3
 8000366:	481a      	ldr	r0, [pc, #104]	; (80003d0 <Apply_DebugDuties+0x90>)
 8000368:	f7ff ffcc 	bl	8000304 <pct_to_ccr>
 800036c:	4603      	mov	r3, r0
 800036e:	63a3      	str	r3, [r4, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pct_to_ccr(&htim1, dbg_m1_duty_c_pct));
 8000370:	4b19      	ldr	r3, [pc, #100]	; (80003d8 <Apply_DebugDuties+0x98>)
 8000372:	781b      	ldrb	r3, [r3, #0]
 8000374:	b2db      	uxtb	r3, r3
 8000376:	4a16      	ldr	r2, [pc, #88]	; (80003d0 <Apply_DebugDuties+0x90>)
 8000378:	6814      	ldr	r4, [r2, #0]
 800037a:	4619      	mov	r1, r3
 800037c:	4814      	ldr	r0, [pc, #80]	; (80003d0 <Apply_DebugDuties+0x90>)
 800037e:	f7ff ffc1 	bl	8000304 <pct_to_ccr>
 8000382:	4603      	mov	r3, r0
 8000384:	63e3      	str	r3, [r4, #60]	; 0x3c

  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, pct_to_ccr(&htim8, dbg_m2_duty_a_pct));
 8000386:	4b15      	ldr	r3, [pc, #84]	; (80003dc <Apply_DebugDuties+0x9c>)
 8000388:	781b      	ldrb	r3, [r3, #0]
 800038a:	b2db      	uxtb	r3, r3
 800038c:	4a14      	ldr	r2, [pc, #80]	; (80003e0 <Apply_DebugDuties+0xa0>)
 800038e:	6814      	ldr	r4, [r2, #0]
 8000390:	4619      	mov	r1, r3
 8000392:	4813      	ldr	r0, [pc, #76]	; (80003e0 <Apply_DebugDuties+0xa0>)
 8000394:	f7ff ffb6 	bl	8000304 <pct_to_ccr>
 8000398:	4603      	mov	r3, r0
 800039a:	6363      	str	r3, [r4, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, pct_to_ccr(&htim8, dbg_m2_duty_b_pct));
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <Apply_DebugDuties+0xa4>)
 800039e:	781b      	ldrb	r3, [r3, #0]
 80003a0:	b2db      	uxtb	r3, r3
 80003a2:	4a0f      	ldr	r2, [pc, #60]	; (80003e0 <Apply_DebugDuties+0xa0>)
 80003a4:	6814      	ldr	r4, [r2, #0]
 80003a6:	4619      	mov	r1, r3
 80003a8:	480d      	ldr	r0, [pc, #52]	; (80003e0 <Apply_DebugDuties+0xa0>)
 80003aa:	f7ff ffab 	bl	8000304 <pct_to_ccr>
 80003ae:	4603      	mov	r3, r0
 80003b0:	63a3      	str	r3, [r4, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, pct_to_ccr(&htim8, dbg_m2_duty_c_pct));
 80003b2:	4b0d      	ldr	r3, [pc, #52]	; (80003e8 <Apply_DebugDuties+0xa8>)
 80003b4:	781b      	ldrb	r3, [r3, #0]
 80003b6:	b2db      	uxtb	r3, r3
 80003b8:	4a09      	ldr	r2, [pc, #36]	; (80003e0 <Apply_DebugDuties+0xa0>)
 80003ba:	6814      	ldr	r4, [r2, #0]
 80003bc:	4619      	mov	r1, r3
 80003be:	4808      	ldr	r0, [pc, #32]	; (80003e0 <Apply_DebugDuties+0xa0>)
 80003c0:	f7ff ffa0 	bl	8000304 <pct_to_ccr>
 80003c4:	4603      	mov	r3, r0
 80003c6:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 80003c8:	bf00      	nop
 80003ca:	bd98      	pop	{r3, r4, r7, pc}
 80003cc:	24000000 	.word	0x24000000
 80003d0:	24000038 	.word	0x24000038
 80003d4:	24000001 	.word	0x24000001
 80003d8:	24000002 	.word	0x24000002
 80003dc:	24000003 	.word	0x24000003
 80003e0:	240000d0 	.word	0x240000d0
 80003e4:	24000004 	.word	0x24000004
 80003e8:	24000005 	.word	0x24000005

080003ec <App_Run>:

void App_Run(void)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	af00      	add	r7, sp, #0
   *
   * Critical: If later you implement a real FOC loop, it will overwrite CCR values.
   * Keep this debug-only path gated or disable it when control loop is active.
   */

  if (appState != prevState)
 80003f0:	4b0f      	ldr	r3, [pc, #60]	; (8000430 <App_Run+0x44>)
 80003f2:	781b      	ldrb	r3, [r3, #0]
 80003f4:	b2da      	uxtb	r2, r3
 80003f6:	4b0f      	ldr	r3, [pc, #60]	; (8000434 <App_Run+0x48>)
 80003f8:	781b      	ldrb	r3, [r3, #0]
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d00e      	beq.n	800041c <App_Run+0x30>
  {
    if (appState == STATE_RUN)
 80003fe:	4b0c      	ldr	r3, [pc, #48]	; (8000430 <App_Run+0x44>)
 8000400:	781b      	ldrb	r3, [r3, #0]
 8000402:	b2db      	uxtb	r3, r3
 8000404:	2b01      	cmp	r3, #1
 8000406:	d102      	bne.n	800040e <App_Run+0x22>
    {
      MotorTimers_SyncStart();
 8000408:	f000 f816 	bl	8000438 <MotorTimers_SyncStart>
 800040c:	e001      	b.n	8000412 <App_Run+0x26>
    }
    else
    {
      MotorTimers_Stop();
 800040e:	f000 f885 	bl	800051c <MotorTimers_Stop>
    }
    prevState = appState;
 8000412:	4b07      	ldr	r3, [pc, #28]	; (8000430 <App_Run+0x44>)
 8000414:	781b      	ldrb	r3, [r3, #0]
 8000416:	b2da      	uxtb	r2, r3
 8000418:	4b06      	ldr	r3, [pc, #24]	; (8000434 <App_Run+0x48>)
 800041a:	701a      	strb	r2, [r3, #0]
  }

  if (appState == STATE_RUN)
 800041c:	4b04      	ldr	r3, [pc, #16]	; (8000430 <App_Run+0x44>)
 800041e:	781b      	ldrb	r3, [r3, #0]
 8000420:	b2db      	uxtb	r3, r3
 8000422:	2b01      	cmp	r3, #1
 8000424:	d101      	bne.n	800042a <App_Run+0x3e>
  {
    Apply_DebugDuties();
 8000426:	f7ff ff8b 	bl	8000340 <Apply_DebugDuties>
  }
}
 800042a:	bf00      	nop
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	24000034 	.word	0x24000034
 8000434:	24000035 	.word	0x24000035

08000438 <MotorTimers_SyncStart>:

void MotorTimers_SyncStart(void)
{
 8000438:	b580      	push	{r7, lr}
 800043a:	af00      	add	r7, sp, #0
  /* Stop everything before re-sync */
  (void)HAL_TIM_Base_Stop(&htim2);
 800043c:	4834      	ldr	r0, [pc, #208]	; (8000510 <MotorTimers_SyncStart+0xd8>)
 800043e:	f002 fa49 	bl	80028d4 <HAL_TIM_Base_Stop>

  (void)HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000442:	2100      	movs	r1, #0
 8000444:	4833      	ldr	r0, [pc, #204]	; (8000514 <MotorTimers_SyncStart+0xdc>)
 8000446:	f002 fbdb 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800044a:	2104      	movs	r1, #4
 800044c:	4831      	ldr	r0, [pc, #196]	; (8000514 <MotorTimers_SyncStart+0xdc>)
 800044e:	f002 fbd7 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000452:	2108      	movs	r1, #8
 8000454:	482f      	ldr	r0, [pc, #188]	; (8000514 <MotorTimers_SyncStart+0xdc>)
 8000456:	f002 fbd3 	bl	8002c00 <HAL_TIM_PWM_Stop>

  (void)HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 800045a:	2100      	movs	r1, #0
 800045c:	482e      	ldr	r0, [pc, #184]	; (8000518 <MotorTimers_SyncStart+0xe0>)
 800045e:	f002 fbcf 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8000462:	2104      	movs	r1, #4
 8000464:	482c      	ldr	r0, [pc, #176]	; (8000518 <MotorTimers_SyncStart+0xe0>)
 8000466:	f002 fbcb 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 800046a:	2108      	movs	r1, #8
 800046c:	482a      	ldr	r0, [pc, #168]	; (8000518 <MotorTimers_SyncStart+0xe0>)
 800046e:	f002 fbc7 	bl	8002c00 <HAL_TIM_PWM_Stop>

  /* Reset counters for reproducible alignment */
  __HAL_TIM_SET_COUNTER(&htim1, 0U);
 8000472:	4b28      	ldr	r3, [pc, #160]	; (8000514 <MotorTimers_SyncStart+0xdc>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	2200      	movs	r2, #0
 8000478:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_TIM_SET_COUNTER(&htim8, 0U);
 800047a:	4b27      	ldr	r3, [pc, #156]	; (8000518 <MotorTimers_SyncStart+0xe0>)
 800047c:	681b      	ldr	r3, [r3, #0]
 800047e:	2200      	movs	r2, #0
 8000480:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_TIM_SET_COUNTER(&htim2, 0U);
 8000482:	4b23      	ldr	r3, [pc, #140]	; (8000510 <MotorTimers_SyncStart+0xd8>)
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	2200      	movs	r2, #0
 8000488:	625a      	str	r2, [r3, #36]	; 0x24

  /* Ensure initial duties are applied before starting PWM outputs */
  Apply_DebugDuties();
 800048a:	f7ff ff59 	bl	8000340 <Apply_DebugDuties>

  /* Start slaves first (they wait for TRGO) */
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 800048e:	2100      	movs	r1, #0
 8000490:	4820      	ldr	r0, [pc, #128]	; (8000514 <MotorTimers_SyncStart+0xdc>)
 8000492:	f002 faa7 	bl	80029e4 <HAL_TIM_PWM_Start>
 8000496:	4603      	mov	r3, r0
 8000498:	2b00      	cmp	r3, #0
 800049a:	d001      	beq.n	80004a0 <MotorTimers_SyncStart+0x68>
 800049c:	f000 f976 	bl	800078c <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK) { Error_Handler(); }
 80004a0:	2104      	movs	r1, #4
 80004a2:	481c      	ldr	r0, [pc, #112]	; (8000514 <MotorTimers_SyncStart+0xdc>)
 80004a4:	f002 fa9e 	bl	80029e4 <HAL_TIM_PWM_Start>
 80004a8:	4603      	mov	r3, r0
 80004aa:	2b00      	cmp	r3, #0
 80004ac:	d001      	beq.n	80004b2 <MotorTimers_SyncStart+0x7a>
 80004ae:	f000 f96d 	bl	800078c <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 80004b2:	2108      	movs	r1, #8
 80004b4:	4817      	ldr	r0, [pc, #92]	; (8000514 <MotorTimers_SyncStart+0xdc>)
 80004b6:	f002 fa95 	bl	80029e4 <HAL_TIM_PWM_Start>
 80004ba:	4603      	mov	r3, r0
 80004bc:	2b00      	cmp	r3, #0
 80004be:	d001      	beq.n	80004c4 <MotorTimers_SyncStart+0x8c>
 80004c0:	f000 f964 	bl	800078c <Error_Handler>

  if (HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 80004c4:	2100      	movs	r1, #0
 80004c6:	4814      	ldr	r0, [pc, #80]	; (8000518 <MotorTimers_SyncStart+0xe0>)
 80004c8:	f002 fa8c 	bl	80029e4 <HAL_TIM_PWM_Start>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <MotorTimers_SyncStart+0x9e>
 80004d2:	f000 f95b 	bl	800078c <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2) != HAL_OK) { Error_Handler(); }
 80004d6:	2104      	movs	r1, #4
 80004d8:	480f      	ldr	r0, [pc, #60]	; (8000518 <MotorTimers_SyncStart+0xe0>)
 80004da:	f002 fa83 	bl	80029e4 <HAL_TIM_PWM_Start>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <MotorTimers_SyncStart+0xb0>
 80004e4:	f000 f952 	bl	800078c <Error_Handler>
  if (HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 80004e8:	2108      	movs	r1, #8
 80004ea:	480b      	ldr	r0, [pc, #44]	; (8000518 <MotorTimers_SyncStart+0xe0>)
 80004ec:	f002 fa7a 	bl	80029e4 <HAL_TIM_PWM_Start>
 80004f0:	4603      	mov	r3, r0
 80004f2:	2b00      	cmp	r3, #0
 80004f4:	d001      	beq.n	80004fa <MotorTimers_SyncStart+0xc2>
 80004f6:	f000 f949 	bl	800078c <Error_Handler>

  /* Start master: first update generates TRGO */
  if (HAL_TIM_Base_Start(&htim2) != HAL_OK) { Error_Handler(); }
 80004fa:	4805      	ldr	r0, [pc, #20]	; (8000510 <MotorTimers_SyncStart+0xd8>)
 80004fc:	f002 f97a 	bl	80027f4 <HAL_TIM_Base_Start>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <MotorTimers_SyncStart+0xd2>
 8000506:	f000 f941 	bl	800078c <Error_Handler>
}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	24000084 	.word	0x24000084
 8000514:	24000038 	.word	0x24000038
 8000518:	240000d0 	.word	0x240000d0

0800051c <MotorTimers_Stop>:

void MotorTimers_Stop(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	af00      	add	r7, sp, #0
  (void)HAL_TIM_Base_Stop(&htim2);
 8000520:	480e      	ldr	r0, [pc, #56]	; (800055c <MotorTimers_Stop+0x40>)
 8000522:	f002 f9d7 	bl	80028d4 <HAL_TIM_Base_Stop>

  (void)HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8000526:	2100      	movs	r1, #0
 8000528:	480d      	ldr	r0, [pc, #52]	; (8000560 <MotorTimers_Stop+0x44>)
 800052a:	f002 fb69 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 800052e:	2104      	movs	r1, #4
 8000530:	480b      	ldr	r0, [pc, #44]	; (8000560 <MotorTimers_Stop+0x44>)
 8000532:	f002 fb65 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 8000536:	2108      	movs	r1, #8
 8000538:	4809      	ldr	r0, [pc, #36]	; (8000560 <MotorTimers_Stop+0x44>)
 800053a:	f002 fb61 	bl	8002c00 <HAL_TIM_PWM_Stop>

  (void)HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_1);
 800053e:	2100      	movs	r1, #0
 8000540:	4808      	ldr	r0, [pc, #32]	; (8000564 <MotorTimers_Stop+0x48>)
 8000542:	f002 fb5d 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8000546:	2104      	movs	r1, #4
 8000548:	4806      	ldr	r0, [pc, #24]	; (8000564 <MotorTimers_Stop+0x48>)
 800054a:	f002 fb59 	bl	8002c00 <HAL_TIM_PWM_Stop>
  (void)HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_3);
 800054e:	2108      	movs	r1, #8
 8000550:	4804      	ldr	r0, [pc, #16]	; (8000564 <MotorTimers_Stop+0x48>)
 8000552:	f002 fb55 	bl	8002c00 <HAL_TIM_PWM_Stop>
}
 8000556:	bf00      	nop
 8000558:	bd80      	pop	{r7, pc}
 800055a:	bf00      	nop
 800055c:	24000084 	.word	0x24000084
 8000560:	24000038 	.word	0x24000038
 8000564:	240000d0 	.word	0x240000d0

08000568 <MX_GPIO_Init>:
/** Configure pins
     PH0-OSC_IN (PH0)   ------> RCC_OSC_IN
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
*/
void MX_GPIO_Init(void)
{
 8000568:	b480      	push	{r7}
 800056a:	b087      	sub	sp, #28
 800056c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800056e:	4b28      	ldr	r3, [pc, #160]	; (8000610 <MX_GPIO_Init+0xa8>)
 8000570:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000574:	4a26      	ldr	r2, [pc, #152]	; (8000610 <MX_GPIO_Init+0xa8>)
 8000576:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800057a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800057e:	4b24      	ldr	r3, [pc, #144]	; (8000610 <MX_GPIO_Init+0xa8>)
 8000580:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000584:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000588:	617b      	str	r3, [r7, #20]
 800058a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800058c:	4b20      	ldr	r3, [pc, #128]	; (8000610 <MX_GPIO_Init+0xa8>)
 800058e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000592:	4a1f      	ldr	r2, [pc, #124]	; (8000610 <MX_GPIO_Init+0xa8>)
 8000594:	f043 0301 	orr.w	r3, r3, #1
 8000598:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800059c:	4b1c      	ldr	r3, [pc, #112]	; (8000610 <MX_GPIO_Init+0xa8>)
 800059e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005a2:	f003 0301 	and.w	r3, r3, #1
 80005a6:	613b      	str	r3, [r7, #16]
 80005a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005aa:	4b19      	ldr	r3, [pc, #100]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005b0:	4a17      	ldr	r2, [pc, #92]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005b2:	f043 0302 	orr.w	r3, r3, #2
 80005b6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005ba:	4b15      	ldr	r3, [pc, #84]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005c0:	f003 0302 	and.w	r3, r3, #2
 80005c4:	60fb      	str	r3, [r7, #12]
 80005c6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005c8:	4b11      	ldr	r3, [pc, #68]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005ca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ce:	4a10      	ldr	r2, [pc, #64]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005d0:	f043 0310 	orr.w	r3, r3, #16
 80005d4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005d8:	4b0d      	ldr	r3, [pc, #52]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005de:	f003 0310 	and.w	r3, r3, #16
 80005e2:	60bb      	str	r3, [r7, #8]
 80005e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005e6:	4b0a      	ldr	r3, [pc, #40]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005ec:	4a08      	ldr	r2, [pc, #32]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005ee:	f043 0304 	orr.w	r3, r3, #4
 80005f2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80005f6:	4b06      	ldr	r3, [pc, #24]	; (8000610 <MX_GPIO_Init+0xa8>)
 80005f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80005fc:	f003 0304 	and.w	r3, r3, #4
 8000600:	607b      	str	r3, [r7, #4]
 8000602:	687b      	ldr	r3, [r7, #4]

}
 8000604:	bf00      	nop
 8000606:	371c      	adds	r7, #28
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	58024400 	.word	0x58024400

08000614 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000618:	f000 f88c 	bl	8000734 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800061c:	f000 fd24 	bl	8001068 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000620:	f000 f80e 	bl	8000640 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000624:	f7ff ffa0 	bl	8000568 <MX_GPIO_Init>
  MX_TIM1_Init();
 8000628:	f000 f9b2 	bl	8000990 <MX_TIM1_Init>
  MX_TIM2_Init();
 800062c:	f000 fa90 	bl	8000b50 <MX_TIM2_Init>
  MX_TIM8_Init();
 8000630:	f000 fada 	bl	8000be8 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */

  MotorTimers_SyncStart();   // Debug-friendly: starts PWMs with initial 50% duty and syncs TIM1/TIM8 using TIM2_TRGO
 8000634:	f7ff ff00 	bl	8000438 <MotorTimers_SyncStart>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

    App_Run();               // Debug-friendly state machine: appState and PWM duties can be changed live from the IDE
 8000638:	f7ff fed8 	bl	80003ec <App_Run>
 800063c:	e7fc      	b.n	8000638 <main+0x24>
	...

08000640 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b09c      	sub	sp, #112	; 0x70
 8000644:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000646:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800064a:	224c      	movs	r2, #76	; 0x4c
 800064c:	2100      	movs	r1, #0
 800064e:	4618      	mov	r0, r3
 8000650:	f003 fbea 	bl	8003e28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000654:	1d3b      	adds	r3, r7, #4
 8000656:	2220      	movs	r2, #32
 8000658:	2100      	movs	r1, #0
 800065a:	4618      	mov	r0, r3
 800065c:	f003 fbe4 	bl	8003e28 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000660:	2002      	movs	r0, #2
 8000662:	f001 f8ab 	bl	80017bc <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000666:	2300      	movs	r3, #0
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	4b30      	ldr	r3, [pc, #192]	; (800072c <SystemClock_Config+0xec>)
 800066c:	699b      	ldr	r3, [r3, #24]
 800066e:	4a2f      	ldr	r2, [pc, #188]	; (800072c <SystemClock_Config+0xec>)
 8000670:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000674:	6193      	str	r3, [r2, #24]
 8000676:	4b2d      	ldr	r3, [pc, #180]	; (800072c <SystemClock_Config+0xec>)
 8000678:	699b      	ldr	r3, [r3, #24]
 800067a:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	4b2b      	ldr	r3, [pc, #172]	; (8000730 <SystemClock_Config+0xf0>)
 8000682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000684:	4a2a      	ldr	r2, [pc, #168]	; (8000730 <SystemClock_Config+0xf0>)
 8000686:	f043 0301 	orr.w	r3, r3, #1
 800068a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800068c:	4b28      	ldr	r3, [pc, #160]	; (8000730 <SystemClock_Config+0xf0>)
 800068e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000690:	f003 0301 	and.w	r3, r3, #1
 8000694:	603b      	str	r3, [r7, #0]
 8000696:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000698:	bf00      	nop
 800069a:	4b24      	ldr	r3, [pc, #144]	; (800072c <SystemClock_Config+0xec>)
 800069c:	699b      	ldr	r3, [r3, #24]
 800069e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80006a2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80006a6:	d1f8      	bne.n	800069a <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a8:	2301      	movs	r3, #1
 80006aa:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006b0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b2:	2302      	movs	r3, #2
 80006b4:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006b6:	2302      	movs	r3, #2
 80006b8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80006ba:	2301      	movs	r3, #1
 80006bc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 120;
 80006be:	2378      	movs	r3, #120	; 0x78
 80006c0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006c2:	2302      	movs	r3, #2
 80006c4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006ce:	230c      	movs	r3, #12
 80006d0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006d2:	2300      	movs	r3, #0
 80006d4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006d6:	2300      	movs	r3, #0
 80006d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80006de:	4618      	mov	r0, r3
 80006e0:	f001 f8a6 	bl	8001830 <HAL_RCC_OscConfig>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006ea:	f000 f84f 	bl	800078c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ee:	233f      	movs	r3, #63	; 0x3f
 80006f0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f2:	2303      	movs	r3, #3
 80006f4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006f6:	2300      	movs	r3, #0
 80006f8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 80006fa:	2308      	movs	r3, #8
 80006fc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 80006fe:	2340      	movs	r3, #64	; 0x40
 8000700:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000702:	2340      	movs	r3, #64	; 0x40
 8000704:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000706:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800070a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800070c:	2340      	movs	r3, #64	; 0x40
 800070e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000710:	1d3b      	adds	r3, r7, #4
 8000712:	2104      	movs	r1, #4
 8000714:	4618      	mov	r0, r3
 8000716:	f001 fce5 	bl	80020e4 <HAL_RCC_ClockConfig>
 800071a:	4603      	mov	r3, r0
 800071c:	2b00      	cmp	r3, #0
 800071e:	d001      	beq.n	8000724 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000720:	f000 f834 	bl	800078c <Error_Handler>
  }
}
 8000724:	bf00      	nop
 8000726:	3770      	adds	r7, #112	; 0x70
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	58024800 	.word	0x58024800
 8000730:	58000400 	.word	0x58000400

08000734 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800073a:	463b      	mov	r3, r7
 800073c:	2200      	movs	r2, #0
 800073e:	601a      	str	r2, [r3, #0]
 8000740:	605a      	str	r2, [r3, #4]
 8000742:	609a      	str	r2, [r3, #8]
 8000744:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000746:	f000 fe11 	bl	800136c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800074a:	2301      	movs	r3, #1
 800074c:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800074e:	2300      	movs	r3, #0
 8000750:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000752:	2300      	movs	r3, #0
 8000754:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000756:	231f      	movs	r3, #31
 8000758:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 800075a:	2387      	movs	r3, #135	; 0x87
 800075c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800075e:	2300      	movs	r3, #0
 8000760:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000762:	2300      	movs	r3, #0
 8000764:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000766:	2301      	movs	r3, #1
 8000768:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 800076a:	2301      	movs	r3, #1
 800076c:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800076e:	2300      	movs	r3, #0
 8000770:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000772:	2300      	movs	r3, #0
 8000774:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000776:	463b      	mov	r3, r7
 8000778:	4618      	mov	r0, r3
 800077a:	f000 fe2f 	bl	80013dc <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800077e:	2004      	movs	r0, #4
 8000780:	f000 fe0c 	bl	800139c <HAL_MPU_Enable>

}
 8000784:	bf00      	nop
 8000786:	3710      	adds	r7, #16
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}

0800078c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000790:	b672      	cpsid	i
}
 8000792:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000794:	e7fe      	b.n	8000794 <Error_Handler+0x8>
	...

08000798 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000798:	b480      	push	{r7}
 800079a:	b083      	sub	sp, #12
 800079c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800079e:	4b0a      	ldr	r3, [pc, #40]	; (80007c8 <HAL_MspInit+0x30>)
 80007a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80007a4:	4a08      	ldr	r2, [pc, #32]	; (80007c8 <HAL_MspInit+0x30>)
 80007a6:	f043 0302 	orr.w	r3, r3, #2
 80007aa:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <HAL_MspInit+0x30>)
 80007b0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80007b4:	f003 0302 	and.w	r3, r3, #2
 80007b8:	607b      	str	r3, [r7, #4]
 80007ba:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007bc:	bf00      	nop
 80007be:	370c      	adds	r7, #12
 80007c0:	46bd      	mov	sp, r7
 80007c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c6:	4770      	bx	lr
 80007c8:	58024400 	.word	0x58024400

080007cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007d0:	e7fe      	b.n	80007d0 <NMI_Handler+0x4>

080007d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d2:	b480      	push	{r7}
 80007d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d6:	e7fe      	b.n	80007d6 <HardFault_Handler+0x4>

080007d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007dc:	e7fe      	b.n	80007dc <MemManage_Handler+0x4>

080007de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007de:	b480      	push	{r7}
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e2:	e7fe      	b.n	80007e2 <BusFault_Handler+0x4>

080007e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e4:	b480      	push	{r7}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007e8:	e7fe      	b.n	80007e8 <UsageFault_Handler+0x4>

080007ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007ea:	b480      	push	{r7}
 80007ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007ee:	bf00      	nop
 80007f0:	46bd      	mov	sp, r7
 80007f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f6:	4770      	bx	lr

080007f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007fc:	bf00      	nop
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr

08000806 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000806:	b480      	push	{r7}
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800080a:	bf00      	nop
 800080c:	46bd      	mov	sp, r7
 800080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000812:	4770      	bx	lr

08000814 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000818:	f000 fc98 	bl	800114c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}

08000820 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000824:	4b43      	ldr	r3, [pc, #268]	; (8000934 <SystemInit+0x114>)
 8000826:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800082a:	4a42      	ldr	r2, [pc, #264]	; (8000934 <SystemInit+0x114>)
 800082c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000830:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000834:	4b40      	ldr	r3, [pc, #256]	; (8000938 <SystemInit+0x118>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f003 030f 	and.w	r3, r3, #15
 800083c:	2b06      	cmp	r3, #6
 800083e:	d807      	bhi.n	8000850 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000840:	4b3d      	ldr	r3, [pc, #244]	; (8000938 <SystemInit+0x118>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	f023 030f 	bic.w	r3, r3, #15
 8000848:	4a3b      	ldr	r2, [pc, #236]	; (8000938 <SystemInit+0x118>)
 800084a:	f043 0307 	orr.w	r3, r3, #7
 800084e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000850:	4b3a      	ldr	r3, [pc, #232]	; (800093c <SystemInit+0x11c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a39      	ldr	r2, [pc, #228]	; (800093c <SystemInit+0x11c>)
 8000856:	f043 0301 	orr.w	r3, r3, #1
 800085a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800085c:	4b37      	ldr	r3, [pc, #220]	; (800093c <SystemInit+0x11c>)
 800085e:	2200      	movs	r2, #0
 8000860:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000862:	4b36      	ldr	r3, [pc, #216]	; (800093c <SystemInit+0x11c>)
 8000864:	681a      	ldr	r2, [r3, #0]
 8000866:	4935      	ldr	r1, [pc, #212]	; (800093c <SystemInit+0x11c>)
 8000868:	4b35      	ldr	r3, [pc, #212]	; (8000940 <SystemInit+0x120>)
 800086a:	4013      	ands	r3, r2
 800086c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800086e:	4b32      	ldr	r3, [pc, #200]	; (8000938 <SystemInit+0x118>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f003 0308 	and.w	r3, r3, #8
 8000876:	2b00      	cmp	r3, #0
 8000878:	d007      	beq.n	800088a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800087a:	4b2f      	ldr	r3, [pc, #188]	; (8000938 <SystemInit+0x118>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	f023 030f 	bic.w	r3, r3, #15
 8000882:	4a2d      	ldr	r2, [pc, #180]	; (8000938 <SystemInit+0x118>)
 8000884:	f043 0307 	orr.w	r3, r3, #7
 8000888:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800088a:	4b2c      	ldr	r3, [pc, #176]	; (800093c <SystemInit+0x11c>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000890:	4b2a      	ldr	r3, [pc, #168]	; (800093c <SystemInit+0x11c>)
 8000892:	2200      	movs	r2, #0
 8000894:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000896:	4b29      	ldr	r3, [pc, #164]	; (800093c <SystemInit+0x11c>)
 8000898:	2200      	movs	r2, #0
 800089a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800089c:	4b27      	ldr	r3, [pc, #156]	; (800093c <SystemInit+0x11c>)
 800089e:	4a29      	ldr	r2, [pc, #164]	; (8000944 <SystemInit+0x124>)
 80008a0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80008a2:	4b26      	ldr	r3, [pc, #152]	; (800093c <SystemInit+0x11c>)
 80008a4:	4a28      	ldr	r2, [pc, #160]	; (8000948 <SystemInit+0x128>)
 80008a6:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80008a8:	4b24      	ldr	r3, [pc, #144]	; (800093c <SystemInit+0x11c>)
 80008aa:	4a28      	ldr	r2, [pc, #160]	; (800094c <SystemInit+0x12c>)
 80008ac:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80008ae:	4b23      	ldr	r3, [pc, #140]	; (800093c <SystemInit+0x11c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80008b4:	4b21      	ldr	r3, [pc, #132]	; (800093c <SystemInit+0x11c>)
 80008b6:	4a25      	ldr	r2, [pc, #148]	; (800094c <SystemInit+0x12c>)
 80008b8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80008ba:	4b20      	ldr	r3, [pc, #128]	; (800093c <SystemInit+0x11c>)
 80008bc:	2200      	movs	r2, #0
 80008be:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80008c0:	4b1e      	ldr	r3, [pc, #120]	; (800093c <SystemInit+0x11c>)
 80008c2:	4a22      	ldr	r2, [pc, #136]	; (800094c <SystemInit+0x12c>)
 80008c4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80008c6:	4b1d      	ldr	r3, [pc, #116]	; (800093c <SystemInit+0x11c>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80008cc:	4b1b      	ldr	r3, [pc, #108]	; (800093c <SystemInit+0x11c>)
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a1a      	ldr	r2, [pc, #104]	; (800093c <SystemInit+0x11c>)
 80008d2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80008d6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80008d8:	4b18      	ldr	r3, [pc, #96]	; (800093c <SystemInit+0x11c>)
 80008da:	2200      	movs	r2, #0
 80008dc:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80008de:	4b1c      	ldr	r3, [pc, #112]	; (8000950 <SystemInit+0x130>)
 80008e0:	681a      	ldr	r2, [r3, #0]
 80008e2:	4b1c      	ldr	r3, [pc, #112]	; (8000954 <SystemInit+0x134>)
 80008e4:	4013      	ands	r3, r2
 80008e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80008ea:	d202      	bcs.n	80008f2 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80008ec:	4b1a      	ldr	r3, [pc, #104]	; (8000958 <SystemInit+0x138>)
 80008ee:	2201      	movs	r2, #1
 80008f0:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80008f2:	4b12      	ldr	r3, [pc, #72]	; (800093c <SystemInit+0x11c>)
 80008f4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 80008f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d113      	bne.n	8000928 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000900:	4b0e      	ldr	r3, [pc, #56]	; (800093c <SystemInit+0x11c>)
 8000902:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8000906:	4a0d      	ldr	r2, [pc, #52]	; (800093c <SystemInit+0x11c>)
 8000908:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800090c:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000910:	4b12      	ldr	r3, [pc, #72]	; (800095c <SystemInit+0x13c>)
 8000912:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8000916:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000918:	4b08      	ldr	r3, [pc, #32]	; (800093c <SystemInit+0x11c>)
 800091a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800091e:	4a07      	ldr	r2, [pc, #28]	; (800093c <SystemInit+0x11c>)
 8000920:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000924:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	e000ed00 	.word	0xe000ed00
 8000938:	52002000 	.word	0x52002000
 800093c:	58024400 	.word	0x58024400
 8000940:	eaf6ed7f 	.word	0xeaf6ed7f
 8000944:	02020200 	.word	0x02020200
 8000948:	01ff0000 	.word	0x01ff0000
 800094c:	01010280 	.word	0x01010280
 8000950:	5c001000 	.word	0x5c001000
 8000954:	ffff0000 	.word	0xffff0000
 8000958:	51008108 	.word	0x51008108
 800095c:	52004000 	.word	0x52004000

08000960 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000964:	4b09      	ldr	r3, [pc, #36]	; (800098c <ExitRun0Mode+0x2c>)
 8000966:	68db      	ldr	r3, [r3, #12]
 8000968:	4a08      	ldr	r2, [pc, #32]	; (800098c <ExitRun0Mode+0x2c>)
 800096a:	f043 0302 	orr.w	r3, r3, #2
 800096e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000970:	bf00      	nop
 8000972:	4b06      	ldr	r3, [pc, #24]	; (800098c <ExitRun0Mode+0x2c>)
 8000974:	685b      	ldr	r3, [r3, #4]
 8000976:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800097a:	2b00      	cmp	r3, #0
 800097c:	d0f9      	beq.n	8000972 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800097e:	bf00      	nop
 8000980:	bf00      	nop
 8000982:	46bd      	mov	sp, r7
 8000984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop
 800098c:	58024800 	.word	0x58024800

08000990 <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b09e      	sub	sp, #120	; 0x78
 8000994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000996:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80009a4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009a8:	2200      	movs	r2, #0
 80009aa:	601a      	str	r2, [r3, #0]
 80009ac:	605a      	str	r2, [r3, #4]
 80009ae:	609a      	str	r2, [r3, #8]
 80009b0:	60da      	str	r2, [r3, #12]
 80009b2:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
 80009be:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009c0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]
 80009ce:	611a      	str	r2, [r3, #16]
 80009d0:	615a      	str	r2, [r3, #20]
 80009d2:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009d4:	463b      	mov	r3, r7
 80009d6:	222c      	movs	r2, #44	; 0x2c
 80009d8:	2100      	movs	r1, #0
 80009da:	4618      	mov	r0, r3
 80009dc:	f003 fa24 	bl	8003e28 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009e0:	4b59      	ldr	r3, [pc, #356]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 80009e2:	4a5a      	ldr	r2, [pc, #360]	; (8000b4c <MX_TIM1_Init+0x1bc>)
 80009e4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 23;
 80009e6:	4b58      	ldr	r3, [pc, #352]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 80009e8:	2217      	movs	r2, #23
 80009ea:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ec:	4b56      	ldr	r3, [pc, #344]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80009f2:	4b55      	ldr	r3, [pc, #340]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 80009f4:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009f8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009fa:	4b53      	ldr	r3, [pc, #332]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a00:	4b51      	ldr	r3, [pc, #324]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000a06:	4b50      	ldr	r3, [pc, #320]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000a08:	2280      	movs	r2, #128	; 0x80
 8000a0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a0c:	484e      	ldr	r0, [pc, #312]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000a0e:	f001 fe99 	bl	8002744 <HAL_TIM_Base_Init>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 8000a18:	f7ff feb8 	bl	800078c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a20:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a22:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000a26:	4619      	mov	r1, r3
 8000a28:	4847      	ldr	r0, [pc, #284]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000a2a:	f002 fa93 	bl	8002f54 <HAL_TIM_ConfigClockSource>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d001      	beq.n	8000a38 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000a34:	f7ff feaa 	bl	800078c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a38:	4843      	ldr	r0, [pc, #268]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000a3a:	f001 ff72 	bl	8002922 <HAL_TIM_PWM_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 8000a44:	f7ff fea2 	bl	800078c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000a48:	2306      	movs	r3, #6
 8000a4a:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000a4c:	2310      	movs	r3, #16
 8000a4e:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8000a50:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000a54:	4619      	mov	r1, r3
 8000a56:	483c      	ldr	r0, [pc, #240]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000a58:	f002 fb74 	bl	8003144 <HAL_TIM_SlaveConfigSynchro>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d001      	beq.n	8000a66 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8000a62:	f7ff fe93 	bl	800078c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a66:	2320      	movs	r3, #32
 8000a68:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8000a6a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000a6e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a74:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4833      	ldr	r0, [pc, #204]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000a7c:	f003 f8c8 	bl	8003c10 <HAL_TIMEx_MasterConfigSynchronization>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8000a86:	f7ff fe81 	bl	800078c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a8a:	2360      	movs	r3, #96	; 0x60
 8000a8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a92:	2300      	movs	r3, #0
 8000a94:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a96:	2300      	movs	r3, #0
 8000a98:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aa6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000aaa:	2200      	movs	r2, #0
 8000aac:	4619      	mov	r1, r3
 8000aae:	4826      	ldr	r0, [pc, #152]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000ab0:	f002 f93c 	bl	8002d2c <HAL_TIM_PWM_ConfigChannel>
 8000ab4:	4603      	mov	r3, r0
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d001      	beq.n	8000abe <MX_TIM1_Init+0x12e>
  {
    Error_Handler();
 8000aba:	f7ff fe67 	bl	800078c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000abe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ac2:	2204      	movs	r2, #4
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	4820      	ldr	r0, [pc, #128]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000ac8:	f002 f930 	bl	8002d2c <HAL_TIM_PWM_ConfigChannel>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_TIM1_Init+0x146>
  {
    Error_Handler();
 8000ad2:	f7ff fe5b 	bl	800078c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000ad6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000ada:	2208      	movs	r2, #8
 8000adc:	4619      	mov	r1, r3
 8000ade:	481a      	ldr	r0, [pc, #104]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000ae0:	f002 f924 	bl	8002d2c <HAL_TIM_PWM_ConfigChannel>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <MX_TIM1_Init+0x15e>
  {
    Error_Handler();
 8000aea:	f7ff fe4f 	bl	800078c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000aee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000af2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000af4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000af8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 8000afa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000afe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 255;
 8000b00:	23ff      	movs	r3, #255	; 0xff
 8000b02:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000b04:	2300      	movs	r3, #0
 8000b06:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000b08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000b0c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000b12:	2300      	movs	r3, #0
 8000b14:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000b16:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000b1a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b20:	2300      	movs	r3, #0
 8000b22:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b24:	463b      	mov	r3, r7
 8000b26:	4619      	mov	r1, r3
 8000b28:	4807      	ldr	r0, [pc, #28]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000b2a:	f003 f8ff 	bl	8003d2c <HAL_TIMEx_ConfigBreakDeadTime>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_TIM1_Init+0x1a8>
  {
    Error_Handler();
 8000b34:	f7ff fe2a 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000b38:	4803      	ldr	r0, [pc, #12]	; (8000b48 <MX_TIM1_Init+0x1b8>)
 8000b3a:	f000 f983 	bl	8000e44 <HAL_TIM_MspPostInit>

}
 8000b3e:	bf00      	nop
 8000b40:	3778      	adds	r7, #120	; 0x78
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	24000038 	.word	0x24000038
 8000b4c:	40010000 	.word	0x40010000

08000b50 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b088      	sub	sp, #32
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b56:	f107 0310 	add.w	r3, r7, #16
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	601a      	str	r2, [r3, #0]
 8000b5e:	605a      	str	r2, [r3, #4]
 8000b60:	609a      	str	r2, [r3, #8]
 8000b62:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b64:	1d3b      	adds	r3, r7, #4
 8000b66:	2200      	movs	r2, #0
 8000b68:	601a      	str	r2, [r3, #0]
 8000b6a:	605a      	str	r2, [r3, #4]
 8000b6c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b6e:	4b1d      	ldr	r3, [pc, #116]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000b70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000b74:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1;
 8000b76:	4b1b      	ldr	r3, [pc, #108]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000b78:	2201      	movs	r2, #1
 8000b7a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7c:	4b19      	ldr	r3, [pc, #100]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 8000b82:	4b18      	ldr	r3, [pc, #96]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000b84:	2201      	movs	r2, #1
 8000b86:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b88:	4b16      	ldr	r3, [pc, #88]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b8e:	4b15      	ldr	r3, [pc, #84]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b94:	4813      	ldr	r0, [pc, #76]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000b96:	f001 fdd5 	bl	8002744 <HAL_TIM_Base_Init>
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d001      	beq.n	8000ba4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000ba0:	f7ff fdf4 	bl	800078c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ba8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000baa:	f107 0310 	add.w	r3, r7, #16
 8000bae:	4619      	mov	r1, r3
 8000bb0:	480c      	ldr	r0, [pc, #48]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000bb2:	f002 f9cf 	bl	8002f54 <HAL_TIM_ConfigClockSource>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d001      	beq.n	8000bc0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000bbc:	f7ff fde6 	bl	800078c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000bc0:	2320      	movs	r3, #32
 8000bc2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000bc8:	1d3b      	adds	r3, r7, #4
 8000bca:	4619      	mov	r1, r3
 8000bcc:	4805      	ldr	r0, [pc, #20]	; (8000be4 <MX_TIM2_Init+0x94>)
 8000bce:	f003 f81f 	bl	8003c10 <HAL_TIMEx_MasterConfigSynchronization>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d001      	beq.n	8000bdc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000bd8:	f7ff fdd8 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000bdc:	bf00      	nop
 8000bde:	3720      	adds	r7, #32
 8000be0:	46bd      	mov	sp, r7
 8000be2:	bd80      	pop	{r7, pc}
 8000be4:	24000084 	.word	0x24000084

08000be8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b09e      	sub	sp, #120	; 0x78
 8000bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bee:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	601a      	str	r2, [r3, #0]
 8000bf6:	605a      	str	r2, [r3, #4]
 8000bf8:	609a      	str	r2, [r3, #8]
 8000bfa:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000bfc:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
 8000c04:	605a      	str	r2, [r3, #4]
 8000c06:	609a      	str	r2, [r3, #8]
 8000c08:	60da      	str	r2, [r3, #12]
 8000c0a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c0c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c18:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
 8000c26:	611a      	str	r2, [r3, #16]
 8000c28:	615a      	str	r2, [r3, #20]
 8000c2a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c2c:	463b      	mov	r3, r7
 8000c2e:	222c      	movs	r2, #44	; 0x2c
 8000c30:	2100      	movs	r1, #0
 8000c32:	4618      	mov	r0, r3
 8000c34:	f003 f8f8 	bl	8003e28 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000c38:	4b59      	ldr	r3, [pc, #356]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c3a:	4a5a      	ldr	r2, [pc, #360]	; (8000da4 <MX_TIM8_Init+0x1bc>)
 8000c3c:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 23;
 8000c3e:	4b58      	ldr	r3, [pc, #352]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c40:	2217      	movs	r2, #23
 8000c42:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c44:	4b56      	ldr	r3, [pc, #344]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8000c4a:	4b55      	ldr	r3, [pc, #340]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c4c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000c50:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c52:	4b53      	ldr	r3, [pc, #332]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000c58:	4b51      	ldr	r3, [pc, #324]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c5e:	4b50      	ldr	r3, [pc, #320]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c60:	2280      	movs	r2, #128	; 0x80
 8000c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8000c64:	484e      	ldr	r0, [pc, #312]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c66:	f001 fd6d 	bl	8002744 <HAL_TIM_Base_Init>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d001      	beq.n	8000c74 <MX_TIM8_Init+0x8c>
  {
    Error_Handler();
 8000c70:	f7ff fd8c 	bl	800078c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c78:	66bb      	str	r3, [r7, #104]	; 0x68
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8000c7a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8000c7e:	4619      	mov	r1, r3
 8000c80:	4847      	ldr	r0, [pc, #284]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c82:	f002 f967 	bl	8002f54 <HAL_TIM_ConfigClockSource>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <MX_TIM8_Init+0xa8>
  {
    Error_Handler();
 8000c8c:	f7ff fd7e 	bl	800078c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000c90:	4843      	ldr	r0, [pc, #268]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000c92:	f001 fe46 	bl	8002922 <HAL_TIM_PWM_Init>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <MX_TIM8_Init+0xb8>
  {
    Error_Handler();
 8000c9c:	f7ff fd76 	bl	800078c <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 8000ca0:	2306      	movs	r3, #6
 8000ca2:	657b      	str	r3, [r7, #84]	; 0x54
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8000ca4:	2310      	movs	r3, #16
 8000ca6:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 8000ca8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000cac:	4619      	mov	r1, r3
 8000cae:	483c      	ldr	r0, [pc, #240]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000cb0:	f002 fa48 	bl	8003144 <HAL_TIM_SlaveConfigSynchro>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d001      	beq.n	8000cbe <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8000cba:	f7ff fd67 	bl	800078c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000cbe:	2320      	movs	r3, #32
 8000cc0:	64bb      	str	r3, [r7, #72]	; 0x48
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8000cc2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000ccc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4833      	ldr	r0, [pc, #204]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000cd4:	f002 ff9c 	bl	8003c10 <HAL_TIMEx_MasterConfigSynchronization>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d001      	beq.n	8000ce2 <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8000cde:	f7ff fd55 	bl	800078c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ce2:	2360      	movs	r3, #96	; 0x60
 8000ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cea:	2300      	movs	r3, #0
 8000cec:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000cfe:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d02:	2200      	movs	r2, #0
 8000d04:	4619      	mov	r1, r3
 8000d06:	4826      	ldr	r0, [pc, #152]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000d08:	f002 f810 	bl	8002d2c <HAL_TIM_PWM_ConfigChannel>
 8000d0c:	4603      	mov	r3, r0
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d001      	beq.n	8000d16 <MX_TIM8_Init+0x12e>
  {
    Error_Handler();
 8000d12:	f7ff fd3b 	bl	800078c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d16:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d1a:	2204      	movs	r2, #4
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	4820      	ldr	r0, [pc, #128]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000d20:	f002 f804 	bl	8002d2c <HAL_TIM_PWM_ConfigChannel>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <MX_TIM8_Init+0x146>
  {
    Error_Handler();
 8000d2a:	f7ff fd2f 	bl	800078c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d2e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000d32:	2208      	movs	r2, #8
 8000d34:	4619      	mov	r1, r3
 8000d36:	481a      	ldr	r0, [pc, #104]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000d38:	f001 fff8 	bl	8002d2c <HAL_TIM_PWM_ConfigChannel>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_TIM8_Init+0x15e>
  {
    Error_Handler();
 8000d42:	f7ff fd23 	bl	800078c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000d46:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d4a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000d4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d50:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_1;
 8000d52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000d56:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 255;
 8000d58:	23ff      	movs	r3, #255	; 0xff
 8000d5a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d64:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000d6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000d72:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000d74:	2300      	movs	r3, #0
 8000d76:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8000d7c:	463b      	mov	r3, r7
 8000d7e:	4619      	mov	r1, r3
 8000d80:	4807      	ldr	r0, [pc, #28]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000d82:	f002 ffd3 	bl	8003d2c <HAL_TIMEx_ConfigBreakDeadTime>
 8000d86:	4603      	mov	r3, r0
 8000d88:	2b00      	cmp	r3, #0
 8000d8a:	d001      	beq.n	8000d90 <MX_TIM8_Init+0x1a8>
  {
    Error_Handler();
 8000d8c:	f7ff fcfe 	bl	800078c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8000d90:	4803      	ldr	r0, [pc, #12]	; (8000da0 <MX_TIM8_Init+0x1b8>)
 8000d92:	f000 f857 	bl	8000e44 <HAL_TIM_MspPostInit>

}
 8000d96:	bf00      	nop
 8000d98:	3778      	adds	r7, #120	; 0x78
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	240000d0 	.word	0x240000d0
 8000da4:	40010400 	.word	0x40010400

08000da8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000da8:	b480      	push	{r7}
 8000daa:	b087      	sub	sp, #28
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a20      	ldr	r2, [pc, #128]	; (8000e38 <HAL_TIM_Base_MspInit+0x90>)
 8000db6:	4293      	cmp	r3, r2
 8000db8:	d10f      	bne.n	8000dda <HAL_TIM_Base_MspInit+0x32>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000dba:	4b20      	ldr	r3, [pc, #128]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000dbc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000dc0:	4a1e      	ldr	r2, [pc, #120]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000dc2:	f043 0301 	orr.w	r3, r3, #1
 8000dc6:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000dca:	4b1c      	ldr	r3, [pc, #112]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000dcc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000dd0:	f003 0301 	and.w	r3, r3, #1
 8000dd4:	617b      	str	r3, [r7, #20]
 8000dd6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8000dd8:	e028      	b.n	8000e2c <HAL_TIM_Base_MspInit+0x84>
  else if(tim_baseHandle->Instance==TIM2)
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000de2:	d10f      	bne.n	8000e04 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000de4:	4b15      	ldr	r3, [pc, #84]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000de6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dea:	4a14      	ldr	r2, [pc, #80]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000dec:	f043 0301 	orr.w	r3, r3, #1
 8000df0:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8000df4:	4b11      	ldr	r3, [pc, #68]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000df6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	613b      	str	r3, [r7, #16]
 8000e00:	693b      	ldr	r3, [r7, #16]
}
 8000e02:	e013      	b.n	8000e2c <HAL_TIM_Base_MspInit+0x84>
  else if(tim_baseHandle->Instance==TIM8)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a0d      	ldr	r2, [pc, #52]	; (8000e40 <HAL_TIM_Base_MspInit+0x98>)
 8000e0a:	4293      	cmp	r3, r2
 8000e0c:	d10e      	bne.n	8000e2c <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8000e0e:	4b0b      	ldr	r3, [pc, #44]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000e10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e14:	4a09      	ldr	r2, [pc, #36]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000e16:	f043 0302 	orr.w	r3, r3, #2
 8000e1a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8000e1e:	4b07      	ldr	r3, [pc, #28]	; (8000e3c <HAL_TIM_Base_MspInit+0x94>)
 8000e20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8000e24:	f003 0302 	and.w	r3, r3, #2
 8000e28:	60fb      	str	r3, [r7, #12]
 8000e2a:	68fb      	ldr	r3, [r7, #12]
}
 8000e2c:	bf00      	nop
 8000e2e:	371c      	adds	r7, #28
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	40010000 	.word	0x40010000
 8000e3c:	58024400 	.word	0x58024400
 8000e40:	40010400 	.word	0x40010400

08000e44 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08e      	sub	sp, #56	; 0x38
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a64      	ldr	r2, [pc, #400]	; (8000ff4 <HAL_TIM_MspPostInit+0x1b0>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d15e      	bne.n	8000f24 <HAL_TIM_MspPostInit+0xe0>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e66:	4b64      	ldr	r3, [pc, #400]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000e68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e6c:	4a62      	ldr	r2, [pc, #392]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000e6e:	f043 0301 	orr.w	r3, r3, #1
 8000e72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e76:	4b60      	ldr	r3, [pc, #384]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000e78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e7c:	f003 0301 	and.w	r3, r3, #1
 8000e80:	623b      	str	r3, [r7, #32]
 8000e82:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e84:	4b5c      	ldr	r3, [pc, #368]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000e86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e8a:	4a5b      	ldr	r2, [pc, #364]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000e8c:	f043 0302 	orr.w	r3, r3, #2
 8000e90:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000e94:	4b58      	ldr	r3, [pc, #352]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000e96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000e9a:	f003 0302 	and.w	r3, r3, #2
 8000e9e:	61fb      	str	r3, [r7, #28]
 8000ea0:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000ea2:	4b55      	ldr	r3, [pc, #340]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000ea4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000ea8:	4a53      	ldr	r2, [pc, #332]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000eaa:	f043 0310 	orr.w	r3, r3, #16
 8000eae:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000eb2:	4b51      	ldr	r3, [pc, #324]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000eb8:	f003 0310 	and.w	r3, r3, #16
 8000ebc:	61bb      	str	r3, [r7, #24]
 8000ebe:	69bb      	ldr	r3, [r7, #24]
    PB1     ------> TIM1_CH3N
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000ec0:	2380      	movs	r3, #128	; 0x80
 8000ec2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ec4:	2302      	movs	r3, #2
 8000ec6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ed4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4848      	ldr	r0, [pc, #288]	; (8000ffc <HAL_TIM_MspPostInit+0x1b8>)
 8000edc:	f000 fabe 	bl	800145c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000ee0:	2303      	movs	r3, #3
 8000ee2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee4:	2302      	movs	r3, #2
 8000ee6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eec:	2300      	movs	r3, #0
 8000eee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ef4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4841      	ldr	r0, [pc, #260]	; (8001000 <HAL_TIM_MspPostInit+0x1bc>)
 8000efc:	f000 faae 	bl	800145c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8000f00:	f44f 5328 	mov.w	r3, #10752	; 0x2a00
 8000f04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f06:	2302      	movs	r3, #2
 8000f08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000f16:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f1a:	4619      	mov	r1, r3
 8000f1c:	4839      	ldr	r0, [pc, #228]	; (8001004 <HAL_TIM_MspPostInit+0x1c0>)
 8000f1e:	f000 fa9d 	bl	800145c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8000f22:	e063      	b.n	8000fec <HAL_TIM_MspPostInit+0x1a8>
  else if(timHandle->Instance==TIM8)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a37      	ldr	r2, [pc, #220]	; (8001008 <HAL_TIM_MspPostInit+0x1c4>)
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d15e      	bne.n	8000fec <HAL_TIM_MspPostInit+0x1a8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f2e:	4b32      	ldr	r3, [pc, #200]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f34:	4a30      	ldr	r2, [pc, #192]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f36:	f043 0301 	orr.w	r3, r3, #1
 8000f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f3e:	4b2e      	ldr	r3, [pc, #184]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f44:	f003 0301 	and.w	r3, r3, #1
 8000f48:	617b      	str	r3, [r7, #20]
 8000f4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f4c:	4b2a      	ldr	r3, [pc, #168]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f52:	4a29      	ldr	r2, [pc, #164]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f54:	f043 0302 	orr.w	r3, r3, #2
 8000f58:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f5c:	4b26      	ldr	r3, [pc, #152]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f5e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f62:	f003 0302 	and.w	r3, r3, #2
 8000f66:	613b      	str	r3, [r7, #16]
 8000f68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f6a:	4b23      	ldr	r3, [pc, #140]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f6c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f70:	4a21      	ldr	r2, [pc, #132]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f72:	f043 0304 	orr.w	r3, r3, #4
 8000f76:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8000f7a:	4b1f      	ldr	r3, [pc, #124]	; (8000ff8 <HAL_TIM_MspPostInit+0x1b4>)
 8000f7c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8000f80:	f003 0304 	and.w	r3, r3, #4
 8000f84:	60fb      	str	r3, [r7, #12]
 8000f86:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000f88:	2320      	movs	r3, #32
 8000f8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8c:	2302      	movs	r3, #2
 8000f8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f90:	2300      	movs	r3, #0
 8000f92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f94:	2300      	movs	r3, #0
 8000f96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4816      	ldr	r0, [pc, #88]	; (8000ffc <HAL_TIM_MspPostInit+0x1b8>)
 8000fa4:	f000 fa5a 	bl	800145c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000fa8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000fac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fae:	2302      	movs	r3, #2
 8000fb0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fc2:	4619      	mov	r1, r3
 8000fc4:	480e      	ldr	r0, [pc, #56]	; (8001000 <HAL_TIM_MspPostInit+0x1bc>)
 8000fc6:	f000 fa49 	bl	800145c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8000fca:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8000fce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd0:	2302      	movs	r3, #2
 8000fd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8000fdc:	2303      	movs	r3, #3
 8000fde:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fe0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	4809      	ldr	r0, [pc, #36]	; (800100c <HAL_TIM_MspPostInit+0x1c8>)
 8000fe8:	f000 fa38 	bl	800145c <HAL_GPIO_Init>
}
 8000fec:	bf00      	nop
 8000fee:	3738      	adds	r7, #56	; 0x38
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40010000 	.word	0x40010000
 8000ff8:	58024400 	.word	0x58024400
 8000ffc:	58020000 	.word	0x58020000
 8001000:	58020400 	.word	0x58020400
 8001004:	58021000 	.word	0x58021000
 8001008:	40010400 	.word	0x40010400
 800100c:	58020800 	.word	0x58020800

08001010 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001010:	f8df d038 	ldr.w	sp, [pc, #56]	; 800104c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001014:	f7ff fca4 	bl	8000960 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001018:	f7ff fc02 	bl	8000820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800101c:	480c      	ldr	r0, [pc, #48]	; (8001050 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800101e:	490d      	ldr	r1, [pc, #52]	; (8001054 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001020:	4a0d      	ldr	r2, [pc, #52]	; (8001058 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001024:	e002      	b.n	800102c <LoopCopyDataInit>

08001026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800102a:	3304      	adds	r3, #4

0800102c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800102c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800102e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001030:	d3f9      	bcc.n	8001026 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001032:	4a0a      	ldr	r2, [pc, #40]	; (800105c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001034:	4c0a      	ldr	r4, [pc, #40]	; (8001060 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001038:	e001      	b.n	800103e <LoopFillZerobss>

0800103a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800103a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800103c:	3204      	adds	r2, #4

0800103e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800103e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001040:	d3fb      	bcc.n	800103a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001042:	f002 fef9 	bl	8003e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001046:	f7ff fae5 	bl	8000614 <main>
  bx  lr
 800104a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800104c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001050:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001054:	24000018 	.word	0x24000018
  ldr r2, =_sidata
 8001058:	08003eb0 	.word	0x08003eb0
  ldr r2, =_sbss
 800105c:	24000018 	.word	0x24000018
  ldr r4, =_ebss
 8001060:	24000120 	.word	0x24000120

08001064 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001064:	e7fe      	b.n	8001064 <ADC3_IRQHandler>
	...

08001068 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800106e:	2003      	movs	r0, #3
 8001070:	f000 f94a 	bl	8001308 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001074:	f001 f9ec 	bl	8002450 <HAL_RCC_GetSysClockFreq>
 8001078:	4602      	mov	r2, r0
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_Init+0x68>)
 800107c:	699b      	ldr	r3, [r3, #24]
 800107e:	0a1b      	lsrs	r3, r3, #8
 8001080:	f003 030f 	and.w	r3, r3, #15
 8001084:	4913      	ldr	r1, [pc, #76]	; (80010d4 <HAL_Init+0x6c>)
 8001086:	5ccb      	ldrb	r3, [r1, r3]
 8001088:	f003 031f 	and.w	r3, r3, #31
 800108c:	fa22 f303 	lsr.w	r3, r2, r3
 8001090:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001092:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <HAL_Init+0x68>)
 8001094:	699b      	ldr	r3, [r3, #24]
 8001096:	f003 030f 	and.w	r3, r3, #15
 800109a:	4a0e      	ldr	r2, [pc, #56]	; (80010d4 <HAL_Init+0x6c>)
 800109c:	5cd3      	ldrb	r3, [r2, r3]
 800109e:	f003 031f 	and.w	r3, r3, #31
 80010a2:	687a      	ldr	r2, [r7, #4]
 80010a4:	fa22 f303 	lsr.w	r3, r2, r3
 80010a8:	4a0b      	ldr	r2, [pc, #44]	; (80010d8 <HAL_Init+0x70>)
 80010aa:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80010ac:	4a0b      	ldr	r2, [pc, #44]	; (80010dc <HAL_Init+0x74>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010b2:	200f      	movs	r0, #15
 80010b4:	f000 f814 	bl	80010e0 <HAL_InitTick>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e002      	b.n	80010c8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010c2:	f7ff fb69 	bl	8000798 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010c6:	2300      	movs	r3, #0
}
 80010c8:	4618      	mov	r0, r3
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	58024400 	.word	0x58024400
 80010d4:	08003e98 	.word	0x08003e98
 80010d8:	2400000c 	.word	0x2400000c
 80010dc:	24000008 	.word	0x24000008

080010e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010e8:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_InitTick+0x60>)
 80010ea:	781b      	ldrb	r3, [r3, #0]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d101      	bne.n	80010f4 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e021      	b.n	8001138 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010f4:	4b13      	ldr	r3, [pc, #76]	; (8001144 <HAL_InitTick+0x64>)
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <HAL_InitTick+0x60>)
 80010fa:	781b      	ldrb	r3, [r3, #0]
 80010fc:	4619      	mov	r1, r3
 80010fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001102:	fbb3 f3f1 	udiv	r3, r3, r1
 8001106:	fbb2 f3f3 	udiv	r3, r2, r3
 800110a:	4618      	mov	r0, r3
 800110c:	f000 f921 	bl	8001352 <HAL_SYSTICK_Config>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e00e      	b.n	8001138 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b0f      	cmp	r3, #15
 800111e:	d80a      	bhi.n	8001136 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001120:	2200      	movs	r2, #0
 8001122:	6879      	ldr	r1, [r7, #4]
 8001124:	f04f 30ff 	mov.w	r0, #4294967295
 8001128:	f000 f8f9 	bl	800131e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800112c:	4a06      	ldr	r2, [pc, #24]	; (8001148 <HAL_InitTick+0x68>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001132:	2300      	movs	r3, #0
 8001134:	e000      	b.n	8001138 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
}
 8001138:	4618      	mov	r0, r3
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	24000014 	.word	0x24000014
 8001144:	24000008 	.word	0x24000008
 8001148:	24000010 	.word	0x24000010

0800114c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800114c:	b480      	push	{r7}
 800114e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001150:	4b06      	ldr	r3, [pc, #24]	; (800116c <HAL_IncTick+0x20>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	4b06      	ldr	r3, [pc, #24]	; (8001170 <HAL_IncTick+0x24>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	4413      	add	r3, r2
 800115c:	4a04      	ldr	r2, [pc, #16]	; (8001170 <HAL_IncTick+0x24>)
 800115e:	6013      	str	r3, [r2, #0]
}
 8001160:	bf00      	nop
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	24000014 	.word	0x24000014
 8001170:	2400011c 	.word	0x2400011c

08001174 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001174:	b480      	push	{r7}
 8001176:	af00      	add	r7, sp, #0
  return uwTick;
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <HAL_GetTick+0x14>)
 800117a:	681b      	ldr	r3, [r3, #0]
}
 800117c:	4618      	mov	r0, r3
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	2400011c 	.word	0x2400011c

0800118c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001190:	4b03      	ldr	r3, [pc, #12]	; (80011a0 <HAL_GetREVID+0x14>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	0c1b      	lsrs	r3, r3, #16
}
 8001196:	4618      	mov	r0, r3
 8001198:	46bd      	mov	sp, r7
 800119a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119e:	4770      	bx	lr
 80011a0:	5c001000 	.word	0x5c001000

080011a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b085      	sub	sp, #20
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	f003 0307 	and.w	r3, r3, #7
 80011b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b4:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <__NVIC_SetPriorityGrouping+0x40>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ba:	68ba      	ldr	r2, [r7, #8]
 80011bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c0:	4013      	ands	r3, r2
 80011c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011cc:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <__NVIC_SetPriorityGrouping+0x44>)
 80011ce:	4313      	orrs	r3, r2
 80011d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011d2:	4a04      	ldr	r2, [pc, #16]	; (80011e4 <__NVIC_SetPriorityGrouping+0x40>)
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	60d3      	str	r3, [r2, #12]
}
 80011d8:	bf00      	nop
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e2:	4770      	bx	lr
 80011e4:	e000ed00 	.word	0xe000ed00
 80011e8:	05fa0000 	.word	0x05fa0000

080011ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011ec:	b480      	push	{r7}
 80011ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f0:	4b04      	ldr	r3, [pc, #16]	; (8001204 <__NVIC_GetPriorityGrouping+0x18>)
 80011f2:	68db      	ldr	r3, [r3, #12]
 80011f4:	0a1b      	lsrs	r3, r3, #8
 80011f6:	f003 0307 	and.w	r3, r3, #7
}
 80011fa:	4618      	mov	r0, r3
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	e000ed00 	.word	0xe000ed00

08001208 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	6039      	str	r1, [r7, #0]
 8001212:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001214:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001218:	2b00      	cmp	r3, #0
 800121a:	db0a      	blt.n	8001232 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	b2da      	uxtb	r2, r3
 8001220:	490c      	ldr	r1, [pc, #48]	; (8001254 <__NVIC_SetPriority+0x4c>)
 8001222:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001226:	0112      	lsls	r2, r2, #4
 8001228:	b2d2      	uxtb	r2, r2
 800122a:	440b      	add	r3, r1
 800122c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001230:	e00a      	b.n	8001248 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	b2da      	uxtb	r2, r3
 8001236:	4908      	ldr	r1, [pc, #32]	; (8001258 <__NVIC_SetPriority+0x50>)
 8001238:	88fb      	ldrh	r3, [r7, #6]
 800123a:	f003 030f 	and.w	r3, r3, #15
 800123e:	3b04      	subs	r3, #4
 8001240:	0112      	lsls	r2, r2, #4
 8001242:	b2d2      	uxtb	r2, r2
 8001244:	440b      	add	r3, r1
 8001246:	761a      	strb	r2, [r3, #24]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr
 8001254:	e000e100 	.word	0xe000e100
 8001258:	e000ed00 	.word	0xe000ed00

0800125c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800125c:	b480      	push	{r7}
 800125e:	b089      	sub	sp, #36	; 0x24
 8001260:	af00      	add	r7, sp, #0
 8001262:	60f8      	str	r0, [r7, #12]
 8001264:	60b9      	str	r1, [r7, #8]
 8001266:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001268:	68fb      	ldr	r3, [r7, #12]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001270:	69fb      	ldr	r3, [r7, #28]
 8001272:	f1c3 0307 	rsb	r3, r3, #7
 8001276:	2b04      	cmp	r3, #4
 8001278:	bf28      	it	cs
 800127a:	2304      	movcs	r3, #4
 800127c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800127e:	69fb      	ldr	r3, [r7, #28]
 8001280:	3304      	adds	r3, #4
 8001282:	2b06      	cmp	r3, #6
 8001284:	d902      	bls.n	800128c <NVIC_EncodePriority+0x30>
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3b03      	subs	r3, #3
 800128a:	e000      	b.n	800128e <NVIC_EncodePriority+0x32>
 800128c:	2300      	movs	r3, #0
 800128e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	f04f 32ff 	mov.w	r2, #4294967295
 8001294:	69bb      	ldr	r3, [r7, #24]
 8001296:	fa02 f303 	lsl.w	r3, r2, r3
 800129a:	43da      	mvns	r2, r3
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	401a      	ands	r2, r3
 80012a0:	697b      	ldr	r3, [r7, #20]
 80012a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a4:	f04f 31ff 	mov.w	r1, #4294967295
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	fa01 f303 	lsl.w	r3, r1, r3
 80012ae:	43d9      	mvns	r1, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b4:	4313      	orrs	r3, r2
         );
}
 80012b6:	4618      	mov	r0, r3
 80012b8:	3724      	adds	r7, #36	; 0x24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr
	...

080012c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b082      	sub	sp, #8
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3b01      	subs	r3, #1
 80012d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012d4:	d301      	bcc.n	80012da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012d6:	2301      	movs	r3, #1
 80012d8:	e00f      	b.n	80012fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012da:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <SysTick_Config+0x40>)
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	3b01      	subs	r3, #1
 80012e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e2:	210f      	movs	r1, #15
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f7ff ff8e 	bl	8001208 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012ec:	4b05      	ldr	r3, [pc, #20]	; (8001304 <SysTick_Config+0x40>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f2:	4b04      	ldr	r3, [pc, #16]	; (8001304 <SysTick_Config+0x40>)
 80012f4:	2207      	movs	r2, #7
 80012f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	e000e010 	.word	0xe000e010

08001308 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ff47 	bl	80011a4 <__NVIC_SetPriorityGrouping>
}
 8001316:	bf00      	nop
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}

0800131e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800131e:	b580      	push	{r7, lr}
 8001320:	b086      	sub	sp, #24
 8001322:	af00      	add	r7, sp, #0
 8001324:	4603      	mov	r3, r0
 8001326:	60b9      	str	r1, [r7, #8]
 8001328:	607a      	str	r2, [r7, #4]
 800132a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800132c:	f7ff ff5e 	bl	80011ec <__NVIC_GetPriorityGrouping>
 8001330:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001332:	687a      	ldr	r2, [r7, #4]
 8001334:	68b9      	ldr	r1, [r7, #8]
 8001336:	6978      	ldr	r0, [r7, #20]
 8001338:	f7ff ff90 	bl	800125c <NVIC_EncodePriority>
 800133c:	4602      	mov	r2, r0
 800133e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001342:	4611      	mov	r1, r2
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff ff5f 	bl	8001208 <__NVIC_SetPriority>
}
 800134a:	bf00      	nop
 800134c:	3718      	adds	r7, #24
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}

08001352 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	b082      	sub	sp, #8
 8001356:	af00      	add	r7, sp, #0
 8001358:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800135a:	6878      	ldr	r0, [r7, #4]
 800135c:	f7ff ffb2 	bl	80012c4 <SysTick_Config>
 8001360:	4603      	mov	r3, r0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
	...

0800136c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001370:	f3bf 8f5f 	dmb	sy
}
 8001374:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001376:	4b07      	ldr	r3, [pc, #28]	; (8001394 <HAL_MPU_Disable+0x28>)
 8001378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137a:	4a06      	ldr	r2, [pc, #24]	; (8001394 <HAL_MPU_Disable+0x28>)
 800137c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001380:	6253      	str	r3, [r2, #36]	; 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001382:	4b05      	ldr	r3, [pc, #20]	; (8001398 <HAL_MPU_Disable+0x2c>)
 8001384:	2200      	movs	r2, #0
 8001386:	605a      	str	r2, [r3, #4]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	e000ed00 	.word	0xe000ed00
 8001398:	e000ed90 	.word	0xe000ed90

0800139c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80013a4:	4a0b      	ldr	r2, [pc, #44]	; (80013d4 <HAL_MPU_Enable+0x38>)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f043 0301 	orr.w	r3, r3, #1
 80013ac:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80013ae:	4b0a      	ldr	r3, [pc, #40]	; (80013d8 <HAL_MPU_Enable+0x3c>)
 80013b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b2:	4a09      	ldr	r2, [pc, #36]	; (80013d8 <HAL_MPU_Enable+0x3c>)
 80013b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013b8:	6253      	str	r3, [r2, #36]	; 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80013ba:	f3bf 8f4f 	dsb	sy
}
 80013be:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80013c0:	f3bf 8f6f 	isb	sy
}
 80013c4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000ed90 	.word	0xe000ed90
 80013d8:	e000ed00 	.word	0xe000ed00

080013dc <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80013dc:	b480      	push	{r7}
 80013de:	b083      	sub	sp, #12
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	785a      	ldrb	r2, [r3, #1]
 80013e8:	4b1b      	ldr	r3, [pc, #108]	; (8001458 <HAL_MPU_ConfigRegion+0x7c>)
 80013ea:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80013ec:	4b1a      	ldr	r3, [pc, #104]	; (8001458 <HAL_MPU_ConfigRegion+0x7c>)
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	4a19      	ldr	r2, [pc, #100]	; (8001458 <HAL_MPU_ConfigRegion+0x7c>)
 80013f2:	f023 0301 	bic.w	r3, r3, #1
 80013f6:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80013f8:	4a17      	ldr	r2, [pc, #92]	; (8001458 <HAL_MPU_ConfigRegion+0x7c>)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	685b      	ldr	r3, [r3, #4]
 80013fe:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	7b1b      	ldrb	r3, [r3, #12]
 8001404:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	7adb      	ldrb	r3, [r3, #11]
 800140a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800140c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	7a9b      	ldrb	r3, [r3, #10]
 8001412:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001414:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	7b5b      	ldrb	r3, [r3, #13]
 800141a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800141c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	7b9b      	ldrb	r3, [r3, #14]
 8001422:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001424:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	7bdb      	ldrb	r3, [r3, #15]
 800142a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800142c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	7a5b      	ldrb	r3, [r3, #9]
 8001432:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001434:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	7a1b      	ldrb	r3, [r3, #8]
 800143a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800143c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800143e:	687a      	ldr	r2, [r7, #4]
 8001440:	7812      	ldrb	r2, [r2, #0]
 8001442:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001444:	4a04      	ldr	r2, [pc, #16]	; (8001458 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001446:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001448:	6113      	str	r3, [r2, #16]
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000ed90 	.word	0xe000ed90

0800145c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800145c:	b480      	push	{r7}
 800145e:	b089      	sub	sp, #36	; 0x24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001466:	2300      	movs	r3, #0
 8001468:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800146a:	4b89      	ldr	r3, [pc, #548]	; (8001690 <HAL_GPIO_Init+0x234>)
 800146c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800146e:	e194      	b.n	800179a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	2101      	movs	r1, #1
 8001476:	69fb      	ldr	r3, [r7, #28]
 8001478:	fa01 f303 	lsl.w	r3, r1, r3
 800147c:	4013      	ands	r3, r2
 800147e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001480:	693b      	ldr	r3, [r7, #16]
 8001482:	2b00      	cmp	r3, #0
 8001484:	f000 8186 	beq.w	8001794 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	685b      	ldr	r3, [r3, #4]
 800148c:	f003 0303 	and.w	r3, r3, #3
 8001490:	2b01      	cmp	r3, #1
 8001492:	d005      	beq.n	80014a0 <HAL_GPIO_Init+0x44>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f003 0303 	and.w	r3, r3, #3
 800149c:	2b02      	cmp	r3, #2
 800149e:	d130      	bne.n	8001502 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	2203      	movs	r2, #3
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	43db      	mvns	r3, r3
 80014b2:	69ba      	ldr	r2, [r7, #24]
 80014b4:	4013      	ands	r3, r2
 80014b6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	68da      	ldr	r2, [r3, #12]
 80014bc:	69fb      	ldr	r3, [r7, #28]
 80014be:	005b      	lsls	r3, r3, #1
 80014c0:	fa02 f303 	lsl.w	r3, r2, r3
 80014c4:	69ba      	ldr	r2, [r7, #24]
 80014c6:	4313      	orrs	r3, r2
 80014c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	69ba      	ldr	r2, [r7, #24]
 80014ce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80014d6:	2201      	movs	r2, #1
 80014d8:	69fb      	ldr	r3, [r7, #28]
 80014da:	fa02 f303 	lsl.w	r3, r2, r3
 80014de:	43db      	mvns	r3, r3
 80014e0:	69ba      	ldr	r2, [r7, #24]
 80014e2:	4013      	ands	r3, r2
 80014e4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	091b      	lsrs	r3, r3, #4
 80014ec:	f003 0201 	and.w	r2, r3, #1
 80014f0:	69fb      	ldr	r3, [r7, #28]
 80014f2:	fa02 f303 	lsl.w	r3, r2, r3
 80014f6:	69ba      	ldr	r2, [r7, #24]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	f003 0303 	and.w	r3, r3, #3
 800150a:	2b03      	cmp	r3, #3
 800150c:	d017      	beq.n	800153e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	2203      	movs	r2, #3
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43db      	mvns	r3, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4013      	ands	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	fa02 f303 	lsl.w	r3, r2, r3
 8001532:	69ba      	ldr	r2, [r7, #24]
 8001534:	4313      	orrs	r3, r2
 8001536:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	69ba      	ldr	r2, [r7, #24]
 800153c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f003 0303 	and.w	r3, r3, #3
 8001546:	2b02      	cmp	r3, #2
 8001548:	d123      	bne.n	8001592 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800154a:	69fb      	ldr	r3, [r7, #28]
 800154c:	08da      	lsrs	r2, r3, #3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	3208      	adds	r2, #8
 8001552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001556:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	f003 0307 	and.w	r3, r3, #7
 800155e:	009b      	lsls	r3, r3, #2
 8001560:	220f      	movs	r2, #15
 8001562:	fa02 f303 	lsl.w	r3, r2, r3
 8001566:	43db      	mvns	r3, r3
 8001568:	69ba      	ldr	r2, [r7, #24]
 800156a:	4013      	ands	r3, r2
 800156c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	691a      	ldr	r2, [r3, #16]
 8001572:	69fb      	ldr	r3, [r7, #28]
 8001574:	f003 0307 	and.w	r3, r3, #7
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	fa02 f303 	lsl.w	r3, r2, r3
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	4313      	orrs	r3, r2
 8001582:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	08da      	lsrs	r2, r3, #3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3208      	adds	r2, #8
 800158c:	69b9      	ldr	r1, [r7, #24]
 800158e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001598:	69fb      	ldr	r3, [r7, #28]
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	2203      	movs	r2, #3
 800159e:	fa02 f303 	lsl.w	r3, r2, r3
 80015a2:	43db      	mvns	r3, r3
 80015a4:	69ba      	ldr	r2, [r7, #24]
 80015a6:	4013      	ands	r3, r2
 80015a8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015aa:	683b      	ldr	r3, [r7, #0]
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f003 0203 	and.w	r2, r3, #3
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
 80015ba:	69ba      	ldr	r2, [r7, #24]
 80015bc:	4313      	orrs	r3, r2
 80015be:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69ba      	ldr	r2, [r7, #24]
 80015c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	685b      	ldr	r3, [r3, #4]
 80015ca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	f000 80e0 	beq.w	8001794 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d4:	4b2f      	ldr	r3, [pc, #188]	; (8001694 <HAL_GPIO_Init+0x238>)
 80015d6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015da:	4a2e      	ldr	r2, [pc, #184]	; (8001694 <HAL_GPIO_Init+0x238>)
 80015dc:	f043 0302 	orr.w	r3, r3, #2
 80015e0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80015e4:	4b2b      	ldr	r3, [pc, #172]	; (8001694 <HAL_GPIO_Init+0x238>)
 80015e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80015ea:	f003 0302 	and.w	r3, r3, #2
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015f2:	4a29      	ldr	r2, [pc, #164]	; (8001698 <HAL_GPIO_Init+0x23c>)
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	089b      	lsrs	r3, r3, #2
 80015f8:	3302      	adds	r3, #2
 80015fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f003 0303 	and.w	r3, r3, #3
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	220f      	movs	r2, #15
 800160a:	fa02 f303 	lsl.w	r3, r2, r3
 800160e:	43db      	mvns	r3, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	4013      	ands	r3, r2
 8001614:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	4a20      	ldr	r2, [pc, #128]	; (800169c <HAL_GPIO_Init+0x240>)
 800161a:	4293      	cmp	r3, r2
 800161c:	d052      	beq.n	80016c4 <HAL_GPIO_Init+0x268>
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	4a1f      	ldr	r2, [pc, #124]	; (80016a0 <HAL_GPIO_Init+0x244>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d031      	beq.n	800168a <HAL_GPIO_Init+0x22e>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4a1e      	ldr	r2, [pc, #120]	; (80016a4 <HAL_GPIO_Init+0x248>)
 800162a:	4293      	cmp	r3, r2
 800162c:	d02b      	beq.n	8001686 <HAL_GPIO_Init+0x22a>
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	4a1d      	ldr	r2, [pc, #116]	; (80016a8 <HAL_GPIO_Init+0x24c>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d025      	beq.n	8001682 <HAL_GPIO_Init+0x226>
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	4a1c      	ldr	r2, [pc, #112]	; (80016ac <HAL_GPIO_Init+0x250>)
 800163a:	4293      	cmp	r3, r2
 800163c:	d01f      	beq.n	800167e <HAL_GPIO_Init+0x222>
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	4a1b      	ldr	r2, [pc, #108]	; (80016b0 <HAL_GPIO_Init+0x254>)
 8001642:	4293      	cmp	r3, r2
 8001644:	d019      	beq.n	800167a <HAL_GPIO_Init+0x21e>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4a1a      	ldr	r2, [pc, #104]	; (80016b4 <HAL_GPIO_Init+0x258>)
 800164a:	4293      	cmp	r3, r2
 800164c:	d013      	beq.n	8001676 <HAL_GPIO_Init+0x21a>
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	4a19      	ldr	r2, [pc, #100]	; (80016b8 <HAL_GPIO_Init+0x25c>)
 8001652:	4293      	cmp	r3, r2
 8001654:	d00d      	beq.n	8001672 <HAL_GPIO_Init+0x216>
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a18      	ldr	r2, [pc, #96]	; (80016bc <HAL_GPIO_Init+0x260>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d007      	beq.n	800166e <HAL_GPIO_Init+0x212>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a17      	ldr	r2, [pc, #92]	; (80016c0 <HAL_GPIO_Init+0x264>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d101      	bne.n	800166a <HAL_GPIO_Init+0x20e>
 8001666:	2309      	movs	r3, #9
 8001668:	e02d      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 800166a:	230a      	movs	r3, #10
 800166c:	e02b      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 800166e:	2308      	movs	r3, #8
 8001670:	e029      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 8001672:	2307      	movs	r3, #7
 8001674:	e027      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 8001676:	2306      	movs	r3, #6
 8001678:	e025      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 800167a:	2305      	movs	r3, #5
 800167c:	e023      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 800167e:	2304      	movs	r3, #4
 8001680:	e021      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 8001682:	2303      	movs	r3, #3
 8001684:	e01f      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 8001686:	2302      	movs	r3, #2
 8001688:	e01d      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 800168a:	2301      	movs	r3, #1
 800168c:	e01b      	b.n	80016c6 <HAL_GPIO_Init+0x26a>
 800168e:	bf00      	nop
 8001690:	58000080 	.word	0x58000080
 8001694:	58024400 	.word	0x58024400
 8001698:	58000400 	.word	0x58000400
 800169c:	58020000 	.word	0x58020000
 80016a0:	58020400 	.word	0x58020400
 80016a4:	58020800 	.word	0x58020800
 80016a8:	58020c00 	.word	0x58020c00
 80016ac:	58021000 	.word	0x58021000
 80016b0:	58021400 	.word	0x58021400
 80016b4:	58021800 	.word	0x58021800
 80016b8:	58021c00 	.word	0x58021c00
 80016bc:	58022000 	.word	0x58022000
 80016c0:	58022400 	.word	0x58022400
 80016c4:	2300      	movs	r3, #0
 80016c6:	69fa      	ldr	r2, [r7, #28]
 80016c8:	f002 0203 	and.w	r2, r2, #3
 80016cc:	0092      	lsls	r2, r2, #2
 80016ce:	4093      	lsls	r3, r2
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4313      	orrs	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016d6:	4938      	ldr	r1, [pc, #224]	; (80017b8 <HAL_GPIO_Init+0x35c>)
 80016d8:	69fb      	ldr	r3, [r7, #28]
 80016da:	089b      	lsrs	r3, r3, #2
 80016dc:	3302      	adds	r3, #2
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80016e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	43db      	mvns	r3, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4013      	ands	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d003      	beq.n	800170a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001702:	69ba      	ldr	r2, [r7, #24]
 8001704:	693b      	ldr	r3, [r7, #16]
 8001706:	4313      	orrs	r3, r2
 8001708:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800170a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800170e:	69bb      	ldr	r3, [r7, #24]
 8001710:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001712:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	43db      	mvns	r3, r3
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4013      	ands	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800172c:	2b00      	cmp	r3, #0
 800172e:	d003      	beq.n	8001738 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	693b      	ldr	r3, [r7, #16]
 8001734:	4313      	orrs	r3, r2
 8001736:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001738:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800173c:	69bb      	ldr	r3, [r7, #24]
 800173e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001746:	693b      	ldr	r3, [r7, #16]
 8001748:	43db      	mvns	r3, r3
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	4013      	ands	r3, r2
 800174e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001758:	2b00      	cmp	r3, #0
 800175a:	d003      	beq.n	8001764 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800175c:	69ba      	ldr	r2, [r7, #24]
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	4313      	orrs	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001770:	693b      	ldr	r3, [r7, #16]
 8001772:	43db      	mvns	r3, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4013      	ands	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d003      	beq.n	800178e <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001786:	69ba      	ldr	r2, [r7, #24]
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	4313      	orrs	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800178e:	697b      	ldr	r3, [r7, #20]
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001794:	69fb      	ldr	r3, [r7, #28]
 8001796:	3301      	adds	r3, #1
 8001798:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	69fb      	ldr	r3, [r7, #28]
 80017a0:	fa22 f303 	lsr.w	r3, r2, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f47f ae63 	bne.w	8001470 <HAL_GPIO_Init+0x14>
  }
}
 80017aa:	bf00      	nop
 80017ac:	bf00      	nop
 80017ae:	3724      	adds	r7, #36	; 0x24
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr
 80017b8:	58000400 	.word	0x58000400

080017bc <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	b084      	sub	sp, #16
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 80017c4:	4b19      	ldr	r3, [pc, #100]	; (800182c <HAL_PWREx_ConfigSupply+0x70>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b04      	cmp	r3, #4
 80017ce:	d00a      	beq.n	80017e6 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 80017d0:	4b16      	ldr	r3, [pc, #88]	; (800182c <HAL_PWREx_ConfigSupply+0x70>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	f003 0307 	and.w	r3, r3, #7
 80017d8:	687a      	ldr	r2, [r7, #4]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d001      	beq.n	80017e2 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e01f      	b.n	8001822 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 80017e2:	2300      	movs	r3, #0
 80017e4:	e01d      	b.n	8001822 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <HAL_PWREx_ConfigSupply+0x70>)
 80017e8:	68db      	ldr	r3, [r3, #12]
 80017ea:	f023 0207 	bic.w	r2, r3, #7
 80017ee:	490f      	ldr	r1, [pc, #60]	; (800182c <HAL_PWREx_ConfigSupply+0x70>)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4313      	orrs	r3, r2
 80017f4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80017f6:	f7ff fcbd 	bl	8001174 <HAL_GetTick>
 80017fa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80017fc:	e009      	b.n	8001812 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80017fe:	f7ff fcb9 	bl	8001174 <HAL_GetTick>
 8001802:	4602      	mov	r2, r0
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	1ad3      	subs	r3, r2, r3
 8001808:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800180c:	d901      	bls.n	8001812 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800180e:	2301      	movs	r3, #1
 8001810:	e007      	b.n	8001822 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <HAL_PWREx_ConfigSupply+0x70>)
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800181a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800181e:	d1ee      	bne.n	80017fe <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001820:	2300      	movs	r3, #0
}
 8001822:	4618      	mov	r0, r3
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	58024800 	.word	0x58024800

08001830 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b08c      	sub	sp, #48	; 0x30
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d102      	bne.n	8001844 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	f000 bc48 	b.w	80020d4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 0301 	and.w	r3, r3, #1
 800184c:	2b00      	cmp	r3, #0
 800184e:	f000 8088 	beq.w	8001962 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001852:	4b99      	ldr	r3, [pc, #612]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001854:	691b      	ldr	r3, [r3, #16]
 8001856:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800185a:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800185c:	4b96      	ldr	r3, [pc, #600]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 800185e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001860:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8001862:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001864:	2b10      	cmp	r3, #16
 8001866:	d007      	beq.n	8001878 <HAL_RCC_OscConfig+0x48>
 8001868:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800186a:	2b18      	cmp	r3, #24
 800186c:	d111      	bne.n	8001892 <HAL_RCC_OscConfig+0x62>
 800186e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001870:	f003 0303 	and.w	r3, r3, #3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d10c      	bne.n	8001892 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001878:	4b8f      	ldr	r3, [pc, #572]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001880:	2b00      	cmp	r3, #0
 8001882:	d06d      	beq.n	8001960 <HAL_RCC_OscConfig+0x130>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d169      	bne.n	8001960 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	f000 bc21 	b.w	80020d4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800189a:	d106      	bne.n	80018aa <HAL_RCC_OscConfig+0x7a>
 800189c:	4b86      	ldr	r3, [pc, #536]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4a85      	ldr	r2, [pc, #532]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018a6:	6013      	str	r3, [r2, #0]
 80018a8:	e02e      	b.n	8001908 <HAL_RCC_OscConfig+0xd8>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d10c      	bne.n	80018cc <HAL_RCC_OscConfig+0x9c>
 80018b2:	4b81      	ldr	r3, [pc, #516]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a80      	ldr	r2, [pc, #512]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018bc:	6013      	str	r3, [r2, #0]
 80018be:	4b7e      	ldr	r3, [pc, #504]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a7d      	ldr	r2, [pc, #500]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018c4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80018c8:	6013      	str	r3, [r2, #0]
 80018ca:	e01d      	b.n	8001908 <HAL_RCC_OscConfig+0xd8>
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80018d4:	d10c      	bne.n	80018f0 <HAL_RCC_OscConfig+0xc0>
 80018d6:	4b78      	ldr	r3, [pc, #480]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a77      	ldr	r2, [pc, #476]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018dc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80018e0:	6013      	str	r3, [r2, #0]
 80018e2:	4b75      	ldr	r3, [pc, #468]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a74      	ldr	r2, [pc, #464]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ec:	6013      	str	r3, [r2, #0]
 80018ee:	e00b      	b.n	8001908 <HAL_RCC_OscConfig+0xd8>
 80018f0:	4b71      	ldr	r3, [pc, #452]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a70      	ldr	r2, [pc, #448]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018f6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80018fa:	6013      	str	r3, [r2, #0]
 80018fc:	4b6e      	ldr	r3, [pc, #440]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a6d      	ldr	r2, [pc, #436]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001902:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001906:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	2b00      	cmp	r3, #0
 800190e:	d013      	beq.n	8001938 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001910:	f7ff fc30 	bl	8001174 <HAL_GetTick>
 8001914:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001916:	e008      	b.n	800192a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001918:	f7ff fc2c 	bl	8001174 <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001920:	1ad3      	subs	r3, r2, r3
 8001922:	2b64      	cmp	r3, #100	; 0x64
 8001924:	d901      	bls.n	800192a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e3d4      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800192a:	4b63      	ldr	r3, [pc, #396]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d0f0      	beq.n	8001918 <HAL_RCC_OscConfig+0xe8>
 8001936:	e014      	b.n	8001962 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001938:	f7ff fc1c 	bl	8001174 <HAL_GetTick>
 800193c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800193e:	e008      	b.n	8001952 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001940:	f7ff fc18 	bl	8001174 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b64      	cmp	r3, #100	; 0x64
 800194c:	d901      	bls.n	8001952 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e3c0      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001952:	4b59      	ldr	r3, [pc, #356]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d1f0      	bne.n	8001940 <HAL_RCC_OscConfig+0x110>
 800195e:	e000      	b.n	8001962 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001960:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	f000 80ca 	beq.w	8001b04 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001970:	4b51      	ldr	r3, [pc, #324]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001972:	691b      	ldr	r3, [r3, #16]
 8001974:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001978:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800197a:	4b4f      	ldr	r3, [pc, #316]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 800197c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800197e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8001980:	6a3b      	ldr	r3, [r7, #32]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d007      	beq.n	8001996 <HAL_RCC_OscConfig+0x166>
 8001986:	6a3b      	ldr	r3, [r7, #32]
 8001988:	2b18      	cmp	r3, #24
 800198a:	d156      	bne.n	8001a3a <HAL_RCC_OscConfig+0x20a>
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	f003 0303 	and.w	r3, r3, #3
 8001992:	2b00      	cmp	r3, #0
 8001994:	d151      	bne.n	8001a3a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001996:	4b48      	ldr	r3, [pc, #288]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0304 	and.w	r3, r3, #4
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d005      	beq.n	80019ae <HAL_RCC_OscConfig+0x17e>
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	68db      	ldr	r3, [r3, #12]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e392      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80019ae:	4b42      	ldr	r3, [pc, #264]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f023 0219 	bic.w	r2, r3, #25
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	68db      	ldr	r3, [r3, #12]
 80019ba:	493f      	ldr	r1, [pc, #252]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c0:	f7ff fbd8 	bl	8001174 <HAL_GetTick>
 80019c4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80019c8:	f7ff fbd4 	bl	8001174 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e37c      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019da:	4b37      	ldr	r3, [pc, #220]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f003 0304 	and.w	r3, r3, #4
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019e6:	f7ff fbd1 	bl	800118c <HAL_GetREVID>
 80019ea:	4603      	mov	r3, r0
 80019ec:	f241 0203 	movw	r2, #4099	; 0x1003
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d817      	bhi.n	8001a24 <HAL_RCC_OscConfig+0x1f4>
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	691b      	ldr	r3, [r3, #16]
 80019f8:	2b40      	cmp	r3, #64	; 0x40
 80019fa:	d108      	bne.n	8001a0e <HAL_RCC_OscConfig+0x1de>
 80019fc:	4b2e      	ldr	r3, [pc, #184]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001a04:	4a2c      	ldr	r2, [pc, #176]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a0a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a0c:	e07a      	b.n	8001b04 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a0e:	4b2a      	ldr	r3, [pc, #168]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	031b      	lsls	r3, r3, #12
 8001a1c:	4926      	ldr	r1, [pc, #152]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a22:	e06f      	b.n	8001b04 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a24:	4b24      	ldr	r3, [pc, #144]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	691b      	ldr	r3, [r3, #16]
 8001a30:	061b      	lsls	r3, r3, #24
 8001a32:	4921      	ldr	r1, [pc, #132]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a34:	4313      	orrs	r3, r2
 8001a36:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001a38:	e064      	b.n	8001b04 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d047      	beq.n	8001ad2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8001a42:	4b1d      	ldr	r3, [pc, #116]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f023 0219 	bic.w	r2, r3, #25
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	68db      	ldr	r3, [r3, #12]
 8001a4e:	491a      	ldr	r1, [pc, #104]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a50:	4313      	orrs	r3, r2
 8001a52:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a54:	f7ff fb8e 	bl	8001174 <HAL_GetTick>
 8001a58:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a5a:	e008      	b.n	8001a6e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a5c:	f7ff fb8a 	bl	8001174 <HAL_GetTick>
 8001a60:	4602      	mov	r2, r0
 8001a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d901      	bls.n	8001a6e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e332      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a6e:	4b12      	ldr	r3, [pc, #72]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f003 0304 	and.w	r3, r3, #4
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d0f0      	beq.n	8001a5c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a7a:	f7ff fb87 	bl	800118c <HAL_GetREVID>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	f241 0203 	movw	r2, #4099	; 0x1003
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d819      	bhi.n	8001abc <HAL_RCC_OscConfig+0x28c>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	691b      	ldr	r3, [r3, #16]
 8001a8c:	2b40      	cmp	r3, #64	; 0x40
 8001a8e:	d108      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x272>
 8001a90:	4b09      	ldr	r3, [pc, #36]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8001a98:	4a07      	ldr	r2, [pc, #28]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001a9a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a9e:	6053      	str	r3, [r2, #4]
 8001aa0:	e030      	b.n	8001b04 <HAL_RCC_OscConfig+0x2d4>
 8001aa2:	4b05      	ldr	r3, [pc, #20]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	691b      	ldr	r3, [r3, #16]
 8001aae:	031b      	lsls	r3, r3, #12
 8001ab0:	4901      	ldr	r1, [pc, #4]	; (8001ab8 <HAL_RCC_OscConfig+0x288>)
 8001ab2:	4313      	orrs	r3, r2
 8001ab4:	604b      	str	r3, [r1, #4]
 8001ab6:	e025      	b.n	8001b04 <HAL_RCC_OscConfig+0x2d4>
 8001ab8:	58024400 	.word	0x58024400
 8001abc:	4b9a      	ldr	r3, [pc, #616]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	691b      	ldr	r3, [r3, #16]
 8001ac8:	061b      	lsls	r3, r3, #24
 8001aca:	4997      	ldr	r1, [pc, #604]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001acc:	4313      	orrs	r3, r2
 8001ace:	604b      	str	r3, [r1, #4]
 8001ad0:	e018      	b.n	8001b04 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ad2:	4b95      	ldr	r3, [pc, #596]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4a94      	ldr	r2, [pc, #592]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001ad8:	f023 0301 	bic.w	r3, r3, #1
 8001adc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ade:	f7ff fb49 	bl	8001174 <HAL_GetTick>
 8001ae2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001ae4:	e008      	b.n	8001af8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ae6:	f7ff fb45 	bl	8001174 <HAL_GetTick>
 8001aea:	4602      	mov	r2, r0
 8001aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e2ed      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001af8:	4b8b      	ldr	r3, [pc, #556]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f003 0304 	and.w	r3, r3, #4
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d1f0      	bne.n	8001ae6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0310 	and.w	r3, r3, #16
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	f000 80a9 	beq.w	8001c64 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b12:	4b85      	ldr	r3, [pc, #532]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b14:	691b      	ldr	r3, [r3, #16]
 8001b16:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001b1a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8001b1c:	4b82      	ldr	r3, [pc, #520]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b20:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8001b22:	69bb      	ldr	r3, [r7, #24]
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	d007      	beq.n	8001b38 <HAL_RCC_OscConfig+0x308>
 8001b28:	69bb      	ldr	r3, [r7, #24]
 8001b2a:	2b18      	cmp	r3, #24
 8001b2c:	d13a      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x374>
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	f003 0303 	and.w	r3, r3, #3
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d135      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b38:	4b7b      	ldr	r3, [pc, #492]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d005      	beq.n	8001b50 <HAL_RCC_OscConfig+0x320>
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	69db      	ldr	r3, [r3, #28]
 8001b48:	2b80      	cmp	r3, #128	; 0x80
 8001b4a:	d001      	beq.n	8001b50 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e2c1      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b50:	f7ff fb1c 	bl	800118c <HAL_GetREVID>
 8001b54:	4603      	mov	r3, r0
 8001b56:	f241 0203 	movw	r2, #4099	; 0x1003
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d817      	bhi.n	8001b8e <HAL_RCC_OscConfig+0x35e>
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6a1b      	ldr	r3, [r3, #32]
 8001b62:	2b20      	cmp	r3, #32
 8001b64:	d108      	bne.n	8001b78 <HAL_RCC_OscConfig+0x348>
 8001b66:	4b70      	ldr	r3, [pc, #448]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001b6e:	4a6e      	ldr	r2, [pc, #440]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b70:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001b74:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b76:	e075      	b.n	8001c64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b78:	4b6b      	ldr	r3, [pc, #428]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b7a:	685b      	ldr	r3, [r3, #4]
 8001b7c:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6a1b      	ldr	r3, [r3, #32]
 8001b84:	069b      	lsls	r3, r3, #26
 8001b86:	4968      	ldr	r1, [pc, #416]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001b8c:	e06a      	b.n	8001c64 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001b8e:	4b66      	ldr	r3, [pc, #408]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b90:	68db      	ldr	r3, [r3, #12]
 8001b92:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6a1b      	ldr	r3, [r3, #32]
 8001b9a:	061b      	lsls	r3, r3, #24
 8001b9c:	4962      	ldr	r1, [pc, #392]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001b9e:	4313      	orrs	r3, r2
 8001ba0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8001ba2:	e05f      	b.n	8001c64 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d042      	beq.n	8001c32 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001bac:	4b5e      	ldr	r3, [pc, #376]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	4a5d      	ldr	r2, [pc, #372]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001bb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bb8:	f7ff fadc 	bl	8001174 <HAL_GetTick>
 8001bbc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bbe:	e008      	b.n	8001bd2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001bc0:	f7ff fad8 	bl	8001174 <HAL_GetTick>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bc8:	1ad3      	subs	r3, r2, r3
 8001bca:	2b02      	cmp	r3, #2
 8001bcc:	d901      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8001bce:	2303      	movs	r3, #3
 8001bd0:	e280      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8001bd2:	4b55      	ldr	r3, [pc, #340]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d0f0      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8001bde:	f7ff fad5 	bl	800118c <HAL_GetREVID>
 8001be2:	4603      	mov	r3, r0
 8001be4:	f241 0203 	movw	r2, #4099	; 0x1003
 8001be8:	4293      	cmp	r3, r2
 8001bea:	d817      	bhi.n	8001c1c <HAL_RCC_OscConfig+0x3ec>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	2b20      	cmp	r3, #32
 8001bf2:	d108      	bne.n	8001c06 <HAL_RCC_OscConfig+0x3d6>
 8001bf4:	4b4c      	ldr	r3, [pc, #304]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8001bfc:	4a4a      	ldr	r2, [pc, #296]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001bfe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8001c02:	6053      	str	r3, [r2, #4]
 8001c04:	e02e      	b.n	8001c64 <HAL_RCC_OscConfig+0x434>
 8001c06:	4b48      	ldr	r3, [pc, #288]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	069b      	lsls	r3, r3, #26
 8001c14:	4944      	ldr	r1, [pc, #272]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	604b      	str	r3, [r1, #4]
 8001c1a:	e023      	b.n	8001c64 <HAL_RCC_OscConfig+0x434>
 8001c1c:	4b42      	ldr	r3, [pc, #264]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6a1b      	ldr	r3, [r3, #32]
 8001c28:	061b      	lsls	r3, r3, #24
 8001c2a:	493f      	ldr	r1, [pc, #252]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	60cb      	str	r3, [r1, #12]
 8001c30:	e018      	b.n	8001c64 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c32:	4b3d      	ldr	r3, [pc, #244]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	4a3c      	ldr	r2, [pc, #240]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c3c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c3e:	f7ff fa99 	bl	8001174 <HAL_GetTick>
 8001c42:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c44:	e008      	b.n	8001c58 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8001c46:	f7ff fa95 	bl	8001174 <HAL_GetTick>
 8001c4a:	4602      	mov	r2, r0
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	2b02      	cmp	r3, #2
 8001c52:	d901      	bls.n	8001c58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001c54:	2303      	movs	r3, #3
 8001c56:	e23d      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8001c58:	4b33      	ldr	r3, [pc, #204]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1f0      	bne.n	8001c46 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0308 	and.w	r3, r3, #8
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d036      	beq.n	8001cde <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	695b      	ldr	r3, [r3, #20]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d019      	beq.n	8001cac <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c78:	4b2b      	ldr	r3, [pc, #172]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c7c:	4a2a      	ldr	r2, [pc, #168]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001c7e:	f043 0301 	orr.w	r3, r3, #1
 8001c82:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c84:	f7ff fa76 	bl	8001174 <HAL_GetTick>
 8001c88:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c8a:	e008      	b.n	8001c9e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c8c:	f7ff fa72 	bl	8001174 <HAL_GetTick>
 8001c90:	4602      	mov	r2, r0
 8001c92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c94:	1ad3      	subs	r3, r2, r3
 8001c96:	2b02      	cmp	r3, #2
 8001c98:	d901      	bls.n	8001c9e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e21a      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001c9e:	4b22      	ldr	r3, [pc, #136]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001ca0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ca2:	f003 0302 	and.w	r3, r3, #2
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d0f0      	beq.n	8001c8c <HAL_RCC_OscConfig+0x45c>
 8001caa:	e018      	b.n	8001cde <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001cac:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001cae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cb0:	4a1d      	ldr	r2, [pc, #116]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001cb2:	f023 0301 	bic.w	r3, r3, #1
 8001cb6:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb8:	f7ff fa5c 	bl	8001174 <HAL_GetTick>
 8001cbc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cbe:	e008      	b.n	8001cd2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cc0:	f7ff fa58 	bl	8001174 <HAL_GetTick>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e200      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001cd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1f0      	bne.n	8001cc0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0320 	and.w	r3, r3, #32
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d039      	beq.n	8001d5e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d01c      	beq.n	8001d2c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a0c      	ldr	r2, [pc, #48]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001cf8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001cfc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001cfe:	f7ff fa39 	bl	8001174 <HAL_GetTick>
 8001d02:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d06:	f7ff fa35 	bl	8001174 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e1dd      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001d18:	4b03      	ldr	r3, [pc, #12]	; (8001d28 <HAL_RCC_OscConfig+0x4f8>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d0f0      	beq.n	8001d06 <HAL_RCC_OscConfig+0x4d6>
 8001d24:	e01b      	b.n	8001d5e <HAL_RCC_OscConfig+0x52e>
 8001d26:	bf00      	nop
 8001d28:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001d2c:	4b9b      	ldr	r3, [pc, #620]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4a9a      	ldr	r2, [pc, #616]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001d32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001d36:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8001d38:	f7ff fa1c 	bl	8001174 <HAL_GetTick>
 8001d3c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d3e:	e008      	b.n	8001d52 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001d40:	f7ff fa18 	bl	8001174 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	2b02      	cmp	r3, #2
 8001d4c:	d901      	bls.n	8001d52 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8001d4e:	2303      	movs	r3, #3
 8001d50:	e1c0      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001d52:	4b92      	ldr	r3, [pc, #584]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1f0      	bne.n	8001d40 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0304 	and.w	r3, r3, #4
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f000 8081 	beq.w	8001e6e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d6c:	4b8c      	ldr	r3, [pc, #560]	; (8001fa0 <HAL_RCC_OscConfig+0x770>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a8b      	ldr	r2, [pc, #556]	; (8001fa0 <HAL_RCC_OscConfig+0x770>)
 8001d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d76:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001d78:	f7ff f9fc 	bl	8001174 <HAL_GetTick>
 8001d7c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d7e:	e008      	b.n	8001d92 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d80:	f7ff f9f8 	bl	8001174 <HAL_GetTick>
 8001d84:	4602      	mov	r2, r0
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	2b64      	cmp	r3, #100	; 0x64
 8001d8c:	d901      	bls.n	8001d92 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8001d8e:	2303      	movs	r3, #3
 8001d90:	e1a0      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001d92:	4b83      	ldr	r3, [pc, #524]	; (8001fa0 <HAL_RCC_OscConfig+0x770>)
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d0f0      	beq.n	8001d80 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d106      	bne.n	8001db4 <HAL_RCC_OscConfig+0x584>
 8001da6:	4b7d      	ldr	r3, [pc, #500]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001da8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001daa:	4a7c      	ldr	r2, [pc, #496]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dac:	f043 0301 	orr.w	r3, r3, #1
 8001db0:	6713      	str	r3, [r2, #112]	; 0x70
 8001db2:	e02d      	b.n	8001e10 <HAL_RCC_OscConfig+0x5e0>
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d10c      	bne.n	8001dd6 <HAL_RCC_OscConfig+0x5a6>
 8001dbc:	4b77      	ldr	r3, [pc, #476]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dc0:	4a76      	ldr	r2, [pc, #472]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dc2:	f023 0301 	bic.w	r3, r3, #1
 8001dc6:	6713      	str	r3, [r2, #112]	; 0x70
 8001dc8:	4b74      	ldr	r3, [pc, #464]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dcc:	4a73      	ldr	r2, [pc, #460]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dce:	f023 0304 	bic.w	r3, r3, #4
 8001dd2:	6713      	str	r3, [r2, #112]	; 0x70
 8001dd4:	e01c      	b.n	8001e10 <HAL_RCC_OscConfig+0x5e0>
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	2b05      	cmp	r3, #5
 8001ddc:	d10c      	bne.n	8001df8 <HAL_RCC_OscConfig+0x5c8>
 8001dde:	4b6f      	ldr	r3, [pc, #444]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001de0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001de2:	4a6e      	ldr	r2, [pc, #440]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001de4:	f043 0304 	orr.w	r3, r3, #4
 8001de8:	6713      	str	r3, [r2, #112]	; 0x70
 8001dea:	4b6c      	ldr	r3, [pc, #432]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dee:	4a6b      	ldr	r2, [pc, #428]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	6713      	str	r3, [r2, #112]	; 0x70
 8001df6:	e00b      	b.n	8001e10 <HAL_RCC_OscConfig+0x5e0>
 8001df8:	4b68      	ldr	r3, [pc, #416]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dfc:	4a67      	ldr	r2, [pc, #412]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001dfe:	f023 0301 	bic.w	r3, r3, #1
 8001e02:	6713      	str	r3, [r2, #112]	; 0x70
 8001e04:	4b65      	ldr	r3, [pc, #404]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001e06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e08:	4a64      	ldr	r2, [pc, #400]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001e0a:	f023 0304 	bic.w	r3, r3, #4
 8001e0e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689b      	ldr	r3, [r3, #8]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d015      	beq.n	8001e44 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e18:	f7ff f9ac 	bl	8001174 <HAL_GetTick>
 8001e1c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e1e:	e00a      	b.n	8001e36 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e20:	f7ff f9a8 	bl	8001174 <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d901      	bls.n	8001e36 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8001e32:	2303      	movs	r3, #3
 8001e34:	e14e      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001e36:	4b59      	ldr	r3, [pc, #356]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001e38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d0ee      	beq.n	8001e20 <HAL_RCC_OscConfig+0x5f0>
 8001e42:	e014      	b.n	8001e6e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e44:	f7ff f996 	bl	8001174 <HAL_GetTick>
 8001e48:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e4a:	e00a      	b.n	8001e62 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e4c:	f7ff f992 	bl	8001174 <HAL_GetTick>
 8001e50:	4602      	mov	r2, r0
 8001e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d901      	bls.n	8001e62 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	e138      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001e62:	4b4e      	ldr	r3, [pc, #312]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001e66:	f003 0302 	and.w	r3, r3, #2
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d1ee      	bne.n	8001e4c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	f000 812d 	beq.w	80020d2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8001e78:	4b48      	ldr	r3, [pc, #288]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001e7a:	691b      	ldr	r3, [r3, #16]
 8001e7c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001e80:	2b18      	cmp	r3, #24
 8001e82:	f000 80bd 	beq.w	8002000 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	f040 809e 	bne.w	8001fcc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e90:	4b42      	ldr	r3, [pc, #264]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a41      	ldr	r2, [pc, #260]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001e96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e9c:	f7ff f96a 	bl	8001174 <HAL_GetTick>
 8001ea0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ea2:	e008      	b.n	8001eb6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ea4:	f7ff f966 	bl	8001174 <HAL_GetTick>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	2b02      	cmp	r3, #2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e10e      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001eb6:	4b39      	ldr	r3, [pc, #228]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1f0      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ec2:	4b36      	ldr	r3, [pc, #216]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001ec4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ec6:	4b37      	ldr	r3, [pc, #220]	; (8001fa4 <HAL_RCC_OscConfig+0x774>)
 8001ec8:	4013      	ands	r3, r2
 8001eca:	687a      	ldr	r2, [r7, #4]
 8001ecc:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001ed2:	0112      	lsls	r2, r2, #4
 8001ed4:	430a      	orrs	r2, r1
 8001ed6:	4931      	ldr	r1, [pc, #196]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	628b      	str	r3, [r1, #40]	; 0x28
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee0:	3b01      	subs	r3, #1
 8001ee2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eea:	3b01      	subs	r3, #1
 8001eec:	025b      	lsls	r3, r3, #9
 8001eee:	b29b      	uxth	r3, r3
 8001ef0:	431a      	orrs	r2, r3
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	041b      	lsls	r3, r3, #16
 8001efa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8001efe:	431a      	orrs	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f04:	3b01      	subs	r3, #1
 8001f06:	061b      	lsls	r3, r3, #24
 8001f08:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8001f0c:	4923      	ldr	r1, [pc, #140]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8001f12:	4b22      	ldr	r3, [pc, #136]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f16:	4a21      	ldr	r2, [pc, #132]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f18:	f023 0301 	bic.w	r3, r3, #1
 8001f1c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8001f1e:	4b1f      	ldr	r3, [pc, #124]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f20:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f22:	4b21      	ldr	r3, [pc, #132]	; (8001fa8 <HAL_RCC_OscConfig+0x778>)
 8001f24:	4013      	ands	r3, r2
 8001f26:	687a      	ldr	r2, [r7, #4]
 8001f28:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f2a:	00d2      	lsls	r2, r2, #3
 8001f2c:	491b      	ldr	r1, [pc, #108]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8001f32:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f36:	f023 020c 	bic.w	r2, r3, #12
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f3e:	4917      	ldr	r1, [pc, #92]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8001f44:	4b15      	ldr	r3, [pc, #84]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f48:	f023 0202 	bic.w	r2, r3, #2
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f50:	4912      	ldr	r1, [pc, #72]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f52:	4313      	orrs	r3, r2
 8001f54:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8001f56:	4b11      	ldr	r3, [pc, #68]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f5a:	4a10      	ldr	r2, [pc, #64]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f5c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f60:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8001f62:	4b0e      	ldr	r3, [pc, #56]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f66:	4a0d      	ldr	r2, [pc, #52]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f6c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f72:	4a0a      	ldr	r2, [pc, #40]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f74:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f78:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8001f7a:	4b08      	ldr	r3, [pc, #32]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f7e:	4a07      	ldr	r2, [pc, #28]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f86:	4b05      	ldr	r3, [pc, #20]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a04      	ldr	r2, [pc, #16]	; (8001f9c <HAL_RCC_OscConfig+0x76c>)
 8001f8c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f90:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f92:	f7ff f8ef 	bl	8001174 <HAL_GetTick>
 8001f96:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001f98:	e011      	b.n	8001fbe <HAL_RCC_OscConfig+0x78e>
 8001f9a:	bf00      	nop
 8001f9c:	58024400 	.word	0x58024400
 8001fa0:	58024800 	.word	0x58024800
 8001fa4:	fffffc0c 	.word	0xfffffc0c
 8001fa8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fac:	f7ff f8e2 	bl	8001174 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e08a      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001fbe:	4b47      	ldr	r3, [pc, #284]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0f0      	beq.n	8001fac <HAL_RCC_OscConfig+0x77c>
 8001fca:	e082      	b.n	80020d2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fcc:	4b43      	ldr	r3, [pc, #268]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4a42      	ldr	r2, [pc, #264]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8001fd2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fd8:	f7ff f8cc 	bl	8001174 <HAL_GetTick>
 8001fdc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fe0:	f7ff f8c8 	bl	8001174 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e070      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001ff2:	4b3a      	ldr	r3, [pc, #232]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x7b0>
 8001ffe:	e068      	b.n	80020d2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002000:	4b36      	ldr	r3, [pc, #216]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8002002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002004:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002006:	4b35      	ldr	r3, [pc, #212]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8002008:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002010:	2b01      	cmp	r3, #1
 8002012:	d031      	beq.n	8002078 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002014:	693b      	ldr	r3, [r7, #16]
 8002016:	f003 0203 	and.w	r2, r3, #3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800201e:	429a      	cmp	r2, r3
 8002020:	d12a      	bne.n	8002078 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	091b      	lsrs	r3, r3, #4
 8002026:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800202e:	429a      	cmp	r2, r3
 8002030:	d122      	bne.n	8002078 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800203c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800203e:	429a      	cmp	r2, r3
 8002040:	d11a      	bne.n	8002078 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	0a5b      	lsrs	r3, r3, #9
 8002046:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800204e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002050:	429a      	cmp	r2, r3
 8002052:	d111      	bne.n	8002078 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	0c1b      	lsrs	r3, r3, #16
 8002058:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002060:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002062:	429a      	cmp	r2, r3
 8002064:	d108      	bne.n	8002078 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	0e1b      	lsrs	r3, r3, #24
 800206a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002072:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002074:	429a      	cmp	r2, r3
 8002076:	d001      	beq.n	800207c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	e02b      	b.n	80020d4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800207c:	4b17      	ldr	r3, [pc, #92]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 800207e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002080:	08db      	lsrs	r3, r3, #3
 8002082:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002086:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800208c:	693a      	ldr	r2, [r7, #16]
 800208e:	429a      	cmp	r2, r3
 8002090:	d01f      	beq.n	80020d2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002092:	4b12      	ldr	r3, [pc, #72]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8002094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002096:	4a11      	ldr	r2, [pc, #68]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 8002098:	f023 0301 	bic.w	r3, r3, #1
 800209c:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800209e:	f7ff f869 	bl	8001174 <HAL_GetTick>
 80020a2:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80020a4:	bf00      	nop
 80020a6:	f7ff f865 	bl	8001174 <HAL_GetTick>
 80020aa:	4602      	mov	r2, r0
 80020ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d0f9      	beq.n	80020a6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80020b2:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 80020b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80020b6:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <HAL_RCC_OscConfig+0x8b0>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80020be:	00d2      	lsls	r2, r2, #3
 80020c0:	4906      	ldr	r1, [pc, #24]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80020c6:	4b05      	ldr	r3, [pc, #20]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 80020c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020ca:	4a04      	ldr	r2, [pc, #16]	; (80020dc <HAL_RCC_OscConfig+0x8ac>)
 80020cc:	f043 0301 	orr.w	r3, r3, #1
 80020d0:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80020d2:	2300      	movs	r3, #0
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3730      	adds	r7, #48	; 0x30
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	58024400 	.word	0x58024400
 80020e0:	ffff0007 	.word	0xffff0007

080020e4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
 80020ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d101      	bne.n	80020f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f4:	2301      	movs	r3, #1
 80020f6:	e19c      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020f8:	4b8a      	ldr	r3, [pc, #552]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f003 030f 	and.w	r3, r3, #15
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d910      	bls.n	8002128 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002106:	4b87      	ldr	r3, [pc, #540]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f023 020f 	bic.w	r2, r3, #15
 800210e:	4985      	ldr	r1, [pc, #532]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	4313      	orrs	r3, r2
 8002114:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002116:	4b83      	ldr	r3, [pc, #524]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	683a      	ldr	r2, [r7, #0]
 8002120:	429a      	cmp	r2, r3
 8002122:	d001      	beq.n	8002128 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e184      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0304 	and.w	r3, r3, #4
 8002130:	2b00      	cmp	r3, #0
 8002132:	d010      	beq.n	8002156 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	691a      	ldr	r2, [r3, #16]
 8002138:	4b7b      	ldr	r3, [pc, #492]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 800213a:	699b      	ldr	r3, [r3, #24]
 800213c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002140:	429a      	cmp	r2, r3
 8002142:	d908      	bls.n	8002156 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002144:	4b78      	ldr	r3, [pc, #480]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	4975      	ldr	r1, [pc, #468]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002152:	4313      	orrs	r3, r2
 8002154:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f003 0308 	and.w	r3, r3, #8
 800215e:	2b00      	cmp	r3, #0
 8002160:	d010      	beq.n	8002184 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	695a      	ldr	r2, [r3, #20]
 8002166:	4b70      	ldr	r3, [pc, #448]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800216e:	429a      	cmp	r2, r3
 8002170:	d908      	bls.n	8002184 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002172:	4b6d      	ldr	r3, [pc, #436]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	695b      	ldr	r3, [r3, #20]
 800217e:	496a      	ldr	r1, [pc, #424]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002180:	4313      	orrs	r3, r2
 8002182:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0310 	and.w	r3, r3, #16
 800218c:	2b00      	cmp	r3, #0
 800218e:	d010      	beq.n	80021b2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	699a      	ldr	r2, [r3, #24]
 8002194:	4b64      	ldr	r3, [pc, #400]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002196:	69db      	ldr	r3, [r3, #28]
 8002198:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800219c:	429a      	cmp	r2, r3
 800219e:	d908      	bls.n	80021b2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80021a0:	4b61      	ldr	r3, [pc, #388]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80021a2:	69db      	ldr	r3, [r3, #28]
 80021a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	495e      	ldr	r1, [pc, #376]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80021ae:	4313      	orrs	r3, r2
 80021b0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0320 	and.w	r3, r3, #32
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d010      	beq.n	80021e0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	69da      	ldr	r2, [r3, #28]
 80021c2:	4b59      	ldr	r3, [pc, #356]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80021c4:	6a1b      	ldr	r3, [r3, #32]
 80021c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d908      	bls.n	80021e0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80021ce:	4b56      	ldr	r3, [pc, #344]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80021d0:	6a1b      	ldr	r3, [r3, #32]
 80021d2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	4953      	ldr	r1, [pc, #332]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80021dc:	4313      	orrs	r3, r2
 80021de:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0302 	and.w	r3, r3, #2
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d010      	beq.n	800220e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	68da      	ldr	r2, [r3, #12]
 80021f0:	4b4d      	ldr	r3, [pc, #308]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	f003 030f 	and.w	r3, r3, #15
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d908      	bls.n	800220e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021fc:	4b4a      	ldr	r3, [pc, #296]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80021fe:	699b      	ldr	r3, [r3, #24]
 8002200:	f023 020f 	bic.w	r2, r3, #15
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	68db      	ldr	r3, [r3, #12]
 8002208:	4947      	ldr	r1, [pc, #284]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 800220a:	4313      	orrs	r3, r2
 800220c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d055      	beq.n	80022c6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800221a:	4b43      	ldr	r3, [pc, #268]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 800221c:	699b      	ldr	r3, [r3, #24]
 800221e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	4940      	ldr	r1, [pc, #256]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002228:	4313      	orrs	r3, r2
 800222a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	2b02      	cmp	r3, #2
 8002232:	d107      	bne.n	8002244 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002234:	4b3c      	ldr	r3, [pc, #240]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800223c:	2b00      	cmp	r3, #0
 800223e:	d121      	bne.n	8002284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002240:	2301      	movs	r3, #1
 8002242:	e0f6      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	2b03      	cmp	r3, #3
 800224a:	d107      	bne.n	800225c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800224c:	4b36      	ldr	r3, [pc, #216]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d115      	bne.n	8002284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	e0ea      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d107      	bne.n	8002274 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002264:	4b30      	ldr	r3, [pc, #192]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226c:	2b00      	cmp	r3, #0
 800226e:	d109      	bne.n	8002284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002270:	2301      	movs	r3, #1
 8002272:	e0de      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002274:	4b2c      	ldr	r3, [pc, #176]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f003 0304 	and.w	r3, r3, #4
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e0d6      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002284:	4b28      	ldr	r3, [pc, #160]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	f023 0207 	bic.w	r2, r3, #7
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	685b      	ldr	r3, [r3, #4]
 8002290:	4925      	ldr	r1, [pc, #148]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 8002292:	4313      	orrs	r3, r2
 8002294:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002296:	f7fe ff6d 	bl	8001174 <HAL_GetTick>
 800229a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800229c:	e00a      	b.n	80022b4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800229e:	f7fe ff69 	bl	8001174 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	f241 3288 	movw	r2, #5000	; 0x1388
 80022ac:	4293      	cmp	r3, r2
 80022ae:	d901      	bls.n	80022b4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e0be      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022b4:	4b1c      	ldr	r3, [pc, #112]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	f003 0238 	and.w	r2, r3, #56	; 0x38
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	685b      	ldr	r3, [r3, #4]
 80022c0:	00db      	lsls	r3, r3, #3
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d1eb      	bne.n	800229e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d010      	beq.n	80022f4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	4b14      	ldr	r3, [pc, #80]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	f003 030f 	and.w	r3, r3, #15
 80022de:	429a      	cmp	r2, r3
 80022e0:	d208      	bcs.n	80022f4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80022e2:	4b11      	ldr	r3, [pc, #68]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	f023 020f 	bic.w	r2, r3, #15
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68db      	ldr	r3, [r3, #12]
 80022ee:	490e      	ldr	r1, [pc, #56]	; (8002328 <HAL_RCC_ClockConfig+0x244>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022f4:	4b0b      	ldr	r3, [pc, #44]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f003 030f 	and.w	r3, r3, #15
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d214      	bcs.n	800232c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002302:	4b08      	ldr	r3, [pc, #32]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f023 020f 	bic.w	r2, r3, #15
 800230a:	4906      	ldr	r1, [pc, #24]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	4313      	orrs	r3, r2
 8002310:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002312:	4b04      	ldr	r3, [pc, #16]	; (8002324 <HAL_RCC_ClockConfig+0x240>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	683a      	ldr	r2, [r7, #0]
 800231c:	429a      	cmp	r2, r3
 800231e:	d005      	beq.n	800232c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002320:	2301      	movs	r3, #1
 8002322:	e086      	b.n	8002432 <HAL_RCC_ClockConfig+0x34e>
 8002324:	52002000 	.word	0x52002000
 8002328:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0304 	and.w	r3, r3, #4
 8002334:	2b00      	cmp	r3, #0
 8002336:	d010      	beq.n	800235a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	691a      	ldr	r2, [r3, #16]
 800233c:	4b3f      	ldr	r3, [pc, #252]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 800233e:	699b      	ldr	r3, [r3, #24]
 8002340:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002344:	429a      	cmp	r2, r3
 8002346:	d208      	bcs.n	800235a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002348:	4b3c      	ldr	r3, [pc, #240]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	691b      	ldr	r3, [r3, #16]
 8002354:	4939      	ldr	r1, [pc, #228]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 8002356:	4313      	orrs	r3, r2
 8002358:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 0308 	and.w	r3, r3, #8
 8002362:	2b00      	cmp	r3, #0
 8002364:	d010      	beq.n	8002388 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	695a      	ldr	r2, [r3, #20]
 800236a:	4b34      	ldr	r3, [pc, #208]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 800236c:	69db      	ldr	r3, [r3, #28]
 800236e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002372:	429a      	cmp	r2, r3
 8002374:	d208      	bcs.n	8002388 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002376:	4b31      	ldr	r3, [pc, #196]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 8002378:	69db      	ldr	r3, [r3, #28]
 800237a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	695b      	ldr	r3, [r3, #20]
 8002382:	492e      	ldr	r1, [pc, #184]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 8002384:	4313      	orrs	r3, r2
 8002386:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0310 	and.w	r3, r3, #16
 8002390:	2b00      	cmp	r3, #0
 8002392:	d010      	beq.n	80023b6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	699a      	ldr	r2, [r3, #24]
 8002398:	4b28      	ldr	r3, [pc, #160]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 800239a:	69db      	ldr	r3, [r3, #28]
 800239c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d208      	bcs.n	80023b6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80023a4:	4b25      	ldr	r3, [pc, #148]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 80023a6:	69db      	ldr	r3, [r3, #28]
 80023a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	699b      	ldr	r3, [r3, #24]
 80023b0:	4922      	ldr	r1, [pc, #136]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f003 0320 	and.w	r3, r3, #32
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d010      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	69da      	ldr	r2, [r3, #28]
 80023c6:	4b1d      	ldr	r3, [pc, #116]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d208      	bcs.n	80023e4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80023d2:	4b1a      	ldr	r3, [pc, #104]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 80023d4:	6a1b      	ldr	r3, [r3, #32]
 80023d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	4917      	ldr	r1, [pc, #92]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 80023e0:	4313      	orrs	r3, r2
 80023e2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80023e4:	f000 f834 	bl	8002450 <HAL_RCC_GetSysClockFreq>
 80023e8:	4602      	mov	r2, r0
 80023ea:	4b14      	ldr	r3, [pc, #80]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 80023ec:	699b      	ldr	r3, [r3, #24]
 80023ee:	0a1b      	lsrs	r3, r3, #8
 80023f0:	f003 030f 	and.w	r3, r3, #15
 80023f4:	4912      	ldr	r1, [pc, #72]	; (8002440 <HAL_RCC_ClockConfig+0x35c>)
 80023f6:	5ccb      	ldrb	r3, [r1, r3]
 80023f8:	f003 031f 	and.w	r3, r3, #31
 80023fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002400:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002402:	4b0e      	ldr	r3, [pc, #56]	; (800243c <HAL_RCC_ClockConfig+0x358>)
 8002404:	699b      	ldr	r3, [r3, #24]
 8002406:	f003 030f 	and.w	r3, r3, #15
 800240a:	4a0d      	ldr	r2, [pc, #52]	; (8002440 <HAL_RCC_ClockConfig+0x35c>)
 800240c:	5cd3      	ldrb	r3, [r2, r3]
 800240e:	f003 031f 	and.w	r3, r3, #31
 8002412:	693a      	ldr	r2, [r7, #16]
 8002414:	fa22 f303 	lsr.w	r3, r2, r3
 8002418:	4a0a      	ldr	r2, [pc, #40]	; (8002444 <HAL_RCC_ClockConfig+0x360>)
 800241a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800241c:	4a0a      	ldr	r2, [pc, #40]	; (8002448 <HAL_RCC_ClockConfig+0x364>)
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002422:	4b0a      	ldr	r3, [pc, #40]	; (800244c <HAL_RCC_ClockConfig+0x368>)
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4618      	mov	r0, r3
 8002428:	f7fe fe5a 	bl	80010e0 <HAL_InitTick>
 800242c:	4603      	mov	r3, r0
 800242e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
}
 8002432:	4618      	mov	r0, r3
 8002434:	3718      	adds	r7, #24
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	58024400 	.word	0x58024400
 8002440:	08003e98 	.word	0x08003e98
 8002444:	2400000c 	.word	0x2400000c
 8002448:	24000008 	.word	0x24000008
 800244c:	24000010 	.word	0x24000010

08002450 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002450:	b480      	push	{r7}
 8002452:	b089      	sub	sp, #36	; 0x24
 8002454:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002456:	4bb3      	ldr	r3, [pc, #716]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800245e:	2b18      	cmp	r3, #24
 8002460:	f200 8155 	bhi.w	800270e <HAL_RCC_GetSysClockFreq+0x2be>
 8002464:	a201      	add	r2, pc, #4	; (adr r2, 800246c <HAL_RCC_GetSysClockFreq+0x1c>)
 8002466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800246a:	bf00      	nop
 800246c:	080024d1 	.word	0x080024d1
 8002470:	0800270f 	.word	0x0800270f
 8002474:	0800270f 	.word	0x0800270f
 8002478:	0800270f 	.word	0x0800270f
 800247c:	0800270f 	.word	0x0800270f
 8002480:	0800270f 	.word	0x0800270f
 8002484:	0800270f 	.word	0x0800270f
 8002488:	0800270f 	.word	0x0800270f
 800248c:	080024f7 	.word	0x080024f7
 8002490:	0800270f 	.word	0x0800270f
 8002494:	0800270f 	.word	0x0800270f
 8002498:	0800270f 	.word	0x0800270f
 800249c:	0800270f 	.word	0x0800270f
 80024a0:	0800270f 	.word	0x0800270f
 80024a4:	0800270f 	.word	0x0800270f
 80024a8:	0800270f 	.word	0x0800270f
 80024ac:	080024fd 	.word	0x080024fd
 80024b0:	0800270f 	.word	0x0800270f
 80024b4:	0800270f 	.word	0x0800270f
 80024b8:	0800270f 	.word	0x0800270f
 80024bc:	0800270f 	.word	0x0800270f
 80024c0:	0800270f 	.word	0x0800270f
 80024c4:	0800270f 	.word	0x0800270f
 80024c8:	0800270f 	.word	0x0800270f
 80024cc:	08002503 	.word	0x08002503
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80024d0:	4b94      	ldr	r3, [pc, #592]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0320 	and.w	r3, r3, #32
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d009      	beq.n	80024f0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80024dc:	4b91      	ldr	r3, [pc, #580]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	08db      	lsrs	r3, r3, #3
 80024e2:	f003 0303 	and.w	r3, r3, #3
 80024e6:	4a90      	ldr	r2, [pc, #576]	; (8002728 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024e8:	fa22 f303 	lsr.w	r3, r2, r3
 80024ec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80024ee:	e111      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80024f0:	4b8d      	ldr	r3, [pc, #564]	; (8002728 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80024f2:	61bb      	str	r3, [r7, #24]
      break;
 80024f4:	e10e      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80024f6:	4b8d      	ldr	r3, [pc, #564]	; (800272c <HAL_RCC_GetSysClockFreq+0x2dc>)
 80024f8:	61bb      	str	r3, [r7, #24]
      break;
 80024fa:	e10b      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80024fc:	4b8c      	ldr	r3, [pc, #560]	; (8002730 <HAL_RCC_GetSysClockFreq+0x2e0>)
 80024fe:	61bb      	str	r3, [r7, #24]
      break;
 8002500:	e108      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002502:	4b88      	ldr	r3, [pc, #544]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800250c:	4b85      	ldr	r3, [pc, #532]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800250e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002510:	091b      	lsrs	r3, r3, #4
 8002512:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002516:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002518:	4b82      	ldr	r3, [pc, #520]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800251a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251c:	f003 0301 	and.w	r3, r3, #1
 8002520:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002522:	4b80      	ldr	r3, [pc, #512]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002524:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002526:	08db      	lsrs	r3, r3, #3
 8002528:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800252c:	68fa      	ldr	r2, [r7, #12]
 800252e:	fb02 f303 	mul.w	r3, r2, r3
 8002532:	ee07 3a90 	vmov	s15, r3
 8002536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800253a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	2b00      	cmp	r3, #0
 8002542:	f000 80e1 	beq.w	8002708 <HAL_RCC_GetSysClockFreq+0x2b8>
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	2b02      	cmp	r3, #2
 800254a:	f000 8083 	beq.w	8002654 <HAL_RCC_GetSysClockFreq+0x204>
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	2b02      	cmp	r3, #2
 8002552:	f200 80a1 	bhi.w	8002698 <HAL_RCC_GetSysClockFreq+0x248>
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d003      	beq.n	8002564 <HAL_RCC_GetSysClockFreq+0x114>
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	2b01      	cmp	r3, #1
 8002560:	d056      	beq.n	8002610 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002562:	e099      	b.n	8002698 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002564:	4b6f      	ldr	r3, [pc, #444]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f003 0320 	and.w	r3, r3, #32
 800256c:	2b00      	cmp	r3, #0
 800256e:	d02d      	beq.n	80025cc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002570:	4b6c      	ldr	r3, [pc, #432]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	08db      	lsrs	r3, r3, #3
 8002576:	f003 0303 	and.w	r3, r3, #3
 800257a:	4a6b      	ldr	r2, [pc, #428]	; (8002728 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800257c:	fa22 f303 	lsr.w	r3, r2, r3
 8002580:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	ee07 3a90 	vmov	s15, r3
 8002588:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800258c:	693b      	ldr	r3, [r7, #16]
 800258e:	ee07 3a90 	vmov	s15, r3
 8002592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002596:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800259a:	4b62      	ldr	r3, [pc, #392]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025a2:	ee07 3a90 	vmov	s15, r3
 80025a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025aa:	ed97 6a02 	vldr	s12, [r7, #8]
 80025ae:	eddf 5a61 	vldr	s11, [pc, #388]	; 8002734 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80025be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80025c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80025ca:	e087      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	ee07 3a90 	vmov	s15, r3
 80025d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80025d6:	eddf 6a58 	vldr	s13, [pc, #352]	; 8002738 <HAL_RCC_GetSysClockFreq+0x2e8>
 80025da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80025de:	4b51      	ldr	r3, [pc, #324]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80025e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025e6:	ee07 3a90 	vmov	s15, r3
 80025ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80025ee:	ed97 6a02 	vldr	s12, [r7, #8]
 80025f2:	eddf 5a50 	vldr	s11, [pc, #320]	; 8002734 <HAL_RCC_GetSysClockFreq+0x2e4>
 80025f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80025fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80025fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002602:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800260a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800260e:	e065      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002610:	693b      	ldr	r3, [r7, #16]
 8002612:	ee07 3a90 	vmov	s15, r3
 8002616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800261a:	eddf 6a48 	vldr	s13, [pc, #288]	; 800273c <HAL_RCC_GetSysClockFreq+0x2ec>
 800261e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002622:	4b40      	ldr	r3, [pc, #256]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002626:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800262a:	ee07 3a90 	vmov	s15, r3
 800262e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002632:	ed97 6a02 	vldr	s12, [r7, #8]
 8002636:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8002734 <HAL_RCC_GetSysClockFreq+0x2e4>
 800263a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800263e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002642:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002646:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800264a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800264e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002652:	e043      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002654:	693b      	ldr	r3, [r7, #16]
 8002656:	ee07 3a90 	vmov	s15, r3
 800265a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800265e:	eddf 6a38 	vldr	s13, [pc, #224]	; 8002740 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002662:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002666:	4b2f      	ldr	r3, [pc, #188]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800266a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800266e:	ee07 3a90 	vmov	s15, r3
 8002672:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002676:	ed97 6a02 	vldr	s12, [r7, #8]
 800267a:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8002734 <HAL_RCC_GetSysClockFreq+0x2e4>
 800267e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002682:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002686:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800268a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800268e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002692:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002696:	e021      	b.n	80026dc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80026a2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800273c <HAL_RCC_GetSysClockFreq+0x2ec>
 80026a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026aa:	4b1e      	ldr	r3, [pc, #120]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026b2:	ee07 3a90 	vmov	s15, r3
 80026b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80026ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80026be:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8002734 <HAL_RCC_GetSysClockFreq+0x2e4>
 80026c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80026c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80026ca:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80026ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80026d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80026da:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80026dc:	4b11      	ldr	r3, [pc, #68]	; (8002724 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80026de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e0:	0a5b      	lsrs	r3, r3, #9
 80026e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026e6:	3301      	adds	r3, #1
 80026e8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	ee07 3a90 	vmov	s15, r3
 80026f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80026f4:	edd7 6a07 	vldr	s13, [r7, #28]
 80026f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002700:	ee17 3a90 	vmov	r3, s15
 8002704:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002706:	e005      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002708:	2300      	movs	r3, #0
 800270a:	61bb      	str	r3, [r7, #24]
      break;
 800270c:	e002      	b.n	8002714 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800270e:	4b07      	ldr	r3, [pc, #28]	; (800272c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002710:	61bb      	str	r3, [r7, #24]
      break;
 8002712:	bf00      	nop
  }

  return sysclockfreq;
 8002714:	69bb      	ldr	r3, [r7, #24]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	; 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	58024400 	.word	0x58024400
 8002728:	03d09000 	.word	0x03d09000
 800272c:	003d0900 	.word	0x003d0900
 8002730:	007a1200 	.word	0x007a1200
 8002734:	46000000 	.word	0x46000000
 8002738:	4c742400 	.word	0x4c742400
 800273c:	4a742400 	.word	0x4a742400
 8002740:	4af42400 	.word	0x4af42400

08002744 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e049      	b.n	80027ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d106      	bne.n	8002770 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800276a:	6878      	ldr	r0, [r7, #4]
 800276c:	f7fe fb1c 	bl	8000da8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681a      	ldr	r2, [r3, #0]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	3304      	adds	r3, #4
 8002780:	4619      	mov	r1, r3
 8002782:	4610      	mov	r0, r2
 8002784:	f000 fd20 	bl	80031c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2201      	movs	r2, #1
 800278c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2201      	movs	r2, #1
 8002794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2201      	movs	r2, #1
 800279c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2201      	movs	r2, #1
 80027ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2201      	movs	r2, #1
 80027b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2201      	movs	r2, #1
 80027bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2201      	movs	r2, #1
 80027c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3708      	adds	r7, #8
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
	...

080027f4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80027f4:	b480      	push	{r7}
 80027f6:	b085      	sub	sp, #20
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b01      	cmp	r3, #1
 8002806:	d001      	beq.n	800280c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e04c      	b.n	80028a6 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2202      	movs	r2, #2
 8002810:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a26      	ldr	r2, [pc, #152]	; (80028b4 <HAL_TIM_Base_Start+0xc0>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d022      	beq.n	8002864 <HAL_TIM_Base_Start+0x70>
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002826:	d01d      	beq.n	8002864 <HAL_TIM_Base_Start+0x70>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	4a22      	ldr	r2, [pc, #136]	; (80028b8 <HAL_TIM_Base_Start+0xc4>)
 800282e:	4293      	cmp	r3, r2
 8002830:	d018      	beq.n	8002864 <HAL_TIM_Base_Start+0x70>
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a21      	ldr	r2, [pc, #132]	; (80028bc <HAL_TIM_Base_Start+0xc8>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d013      	beq.n	8002864 <HAL_TIM_Base_Start+0x70>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a1f      	ldr	r2, [pc, #124]	; (80028c0 <HAL_TIM_Base_Start+0xcc>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d00e      	beq.n	8002864 <HAL_TIM_Base_Start+0x70>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	4a1e      	ldr	r2, [pc, #120]	; (80028c4 <HAL_TIM_Base_Start+0xd0>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d009      	beq.n	8002864 <HAL_TIM_Base_Start+0x70>
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1c      	ldr	r2, [pc, #112]	; (80028c8 <HAL_TIM_Base_Start+0xd4>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d004      	beq.n	8002864 <HAL_TIM_Base_Start+0x70>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4a1b      	ldr	r2, [pc, #108]	; (80028cc <HAL_TIM_Base_Start+0xd8>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d115      	bne.n	8002890 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689a      	ldr	r2, [r3, #8]
 800286a:	4b19      	ldr	r3, [pc, #100]	; (80028d0 <HAL_TIM_Base_Start+0xdc>)
 800286c:	4013      	ands	r3, r2
 800286e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2b06      	cmp	r3, #6
 8002874:	d015      	beq.n	80028a2 <HAL_TIM_Base_Start+0xae>
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800287c:	d011      	beq.n	80028a2 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f042 0201 	orr.w	r2, r2, #1
 800288c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800288e:	e008      	b.n	80028a2 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 0201 	orr.w	r2, r2, #1
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	e000      	b.n	80028a4 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028a2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3714      	adds	r7, #20
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	40010000 	.word	0x40010000
 80028b8:	40000400 	.word	0x40000400
 80028bc:	40000800 	.word	0x40000800
 80028c0:	40000c00 	.word	0x40000c00
 80028c4:	40010400 	.word	0x40010400
 80028c8:	40001800 	.word	0x40001800
 80028cc:	40014000 	.word	0x40014000
 80028d0:	00010007 	.word	0x00010007

080028d4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	6a1a      	ldr	r2, [r3, #32]
 80028e2:	f241 1311 	movw	r3, #4369	; 0x1111
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10f      	bne.n	800290c <HAL_TIM_Base_Stop+0x38>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6a1a      	ldr	r2, [r3, #32]
 80028f2:	f240 4344 	movw	r3, #1092	; 0x444
 80028f6:	4013      	ands	r3, r2
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d107      	bne.n	800290c <HAL_TIM_Base_Stop+0x38>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0201 	bic.w	r2, r2, #1
 800290a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	370c      	adds	r7, #12
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr

08002922 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002922:	b580      	push	{r7, lr}
 8002924:	b082      	sub	sp, #8
 8002926:	af00      	add	r7, sp, #0
 8002928:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2b00      	cmp	r3, #0
 800292e:	d101      	bne.n	8002934 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e049      	b.n	80029c8 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800293a:	b2db      	uxtb	r3, r3
 800293c:	2b00      	cmp	r3, #0
 800293e:	d106      	bne.n	800294e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2200      	movs	r2, #0
 8002944:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f000 f841 	bl	80029d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	2202      	movs	r2, #2
 8002952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681a      	ldr	r2, [r3, #0]
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	3304      	adds	r3, #4
 800295e:	4619      	mov	r1, r3
 8002960:	4610      	mov	r0, r2
 8002962:	f000 fc31 	bl	80031c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2201      	movs	r2, #1
 8002972:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	2201      	movs	r2, #1
 800299a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2201      	movs	r2, #1
 80029aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	2201      	movs	r2, #1
 80029b2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2201      	movs	r2, #1
 80029ba:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2201      	movs	r2, #1
 80029c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80029c6:	2300      	movs	r3, #0
}
 80029c8:	4618      	mov	r0, r3
 80029ca:	3708      	adds	r7, #8
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b083      	sub	sp, #12
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80029d8:	bf00      	nop
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
 80029ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d109      	bne.n	8002a08 <HAL_TIM_PWM_Start+0x24>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80029fa:	b2db      	uxtb	r3, r3
 80029fc:	2b01      	cmp	r3, #1
 80029fe:	bf14      	ite	ne
 8002a00:	2301      	movne	r3, #1
 8002a02:	2300      	moveq	r3, #0
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	e03c      	b.n	8002a82 <HAL_TIM_PWM_Start+0x9e>
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	2b04      	cmp	r3, #4
 8002a0c:	d109      	bne.n	8002a22 <HAL_TIM_PWM_Start+0x3e>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	bf14      	ite	ne
 8002a1a:	2301      	movne	r3, #1
 8002a1c:	2300      	moveq	r3, #0
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	e02f      	b.n	8002a82 <HAL_TIM_PWM_Start+0x9e>
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	2b08      	cmp	r3, #8
 8002a26:	d109      	bne.n	8002a3c <HAL_TIM_PWM_Start+0x58>
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	bf14      	ite	ne
 8002a34:	2301      	movne	r3, #1
 8002a36:	2300      	moveq	r3, #0
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	e022      	b.n	8002a82 <HAL_TIM_PWM_Start+0x9e>
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	2b0c      	cmp	r3, #12
 8002a40:	d109      	bne.n	8002a56 <HAL_TIM_PWM_Start+0x72>
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a48:	b2db      	uxtb	r3, r3
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	bf14      	ite	ne
 8002a4e:	2301      	movne	r3, #1
 8002a50:	2300      	moveq	r3, #0
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	e015      	b.n	8002a82 <HAL_TIM_PWM_Start+0x9e>
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	2b10      	cmp	r3, #16
 8002a5a:	d109      	bne.n	8002a70 <HAL_TIM_PWM_Start+0x8c>
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002a62:	b2db      	uxtb	r3, r3
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	bf14      	ite	ne
 8002a68:	2301      	movne	r3, #1
 8002a6a:	2300      	moveq	r3, #0
 8002a6c:	b2db      	uxtb	r3, r3
 8002a6e:	e008      	b.n	8002a82 <HAL_TIM_PWM_Start+0x9e>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002a76:	b2db      	uxtb	r3, r3
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	bf14      	ite	ne
 8002a7c:	2301      	movne	r3, #1
 8002a7e:	2300      	moveq	r3, #0
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d001      	beq.n	8002a8a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
 8002a88:	e0a1      	b.n	8002bce <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d104      	bne.n	8002a9a <HAL_TIM_PWM_Start+0xb6>
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2202      	movs	r2, #2
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002a98:	e023      	b.n	8002ae2 <HAL_TIM_PWM_Start+0xfe>
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	2b04      	cmp	r3, #4
 8002a9e:	d104      	bne.n	8002aaa <HAL_TIM_PWM_Start+0xc6>
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002aa8:	e01b      	b.n	8002ae2 <HAL_TIM_PWM_Start+0xfe>
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2b08      	cmp	r3, #8
 8002aae:	d104      	bne.n	8002aba <HAL_TIM_PWM_Start+0xd6>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ab8:	e013      	b.n	8002ae2 <HAL_TIM_PWM_Start+0xfe>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	2b0c      	cmp	r3, #12
 8002abe:	d104      	bne.n	8002aca <HAL_TIM_PWM_Start+0xe6>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002ac8:	e00b      	b.n	8002ae2 <HAL_TIM_PWM_Start+0xfe>
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	2b10      	cmp	r3, #16
 8002ace:	d104      	bne.n	8002ada <HAL_TIM_PWM_Start+0xf6>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002ad8:	e003      	b.n	8002ae2 <HAL_TIM_PWM_Start+0xfe>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2202      	movs	r2, #2
 8002ade:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	6839      	ldr	r1, [r7, #0]
 8002aea:	4618      	mov	r0, r3
 8002aec:	f001 f86a 	bl	8003bc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a38      	ldr	r2, [pc, #224]	; (8002bd8 <HAL_TIM_PWM_Start+0x1f4>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d013      	beq.n	8002b22 <HAL_TIM_PWM_Start+0x13e>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a37      	ldr	r2, [pc, #220]	; (8002bdc <HAL_TIM_PWM_Start+0x1f8>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d00e      	beq.n	8002b22 <HAL_TIM_PWM_Start+0x13e>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a35      	ldr	r2, [pc, #212]	; (8002be0 <HAL_TIM_PWM_Start+0x1fc>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d009      	beq.n	8002b22 <HAL_TIM_PWM_Start+0x13e>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a34      	ldr	r2, [pc, #208]	; (8002be4 <HAL_TIM_PWM_Start+0x200>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d004      	beq.n	8002b22 <HAL_TIM_PWM_Start+0x13e>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a32      	ldr	r2, [pc, #200]	; (8002be8 <HAL_TIM_PWM_Start+0x204>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d101      	bne.n	8002b26 <HAL_TIM_PWM_Start+0x142>
 8002b22:	2301      	movs	r3, #1
 8002b24:	e000      	b.n	8002b28 <HAL_TIM_PWM_Start+0x144>
 8002b26:	2300      	movs	r3, #0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d007      	beq.n	8002b3c <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b3a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a25      	ldr	r2, [pc, #148]	; (8002bd8 <HAL_TIM_PWM_Start+0x1f4>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d022      	beq.n	8002b8c <HAL_TIM_PWM_Start+0x1a8>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b4e:	d01d      	beq.n	8002b8c <HAL_TIM_PWM_Start+0x1a8>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a25      	ldr	r2, [pc, #148]	; (8002bec <HAL_TIM_PWM_Start+0x208>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d018      	beq.n	8002b8c <HAL_TIM_PWM_Start+0x1a8>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a24      	ldr	r2, [pc, #144]	; (8002bf0 <HAL_TIM_PWM_Start+0x20c>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d013      	beq.n	8002b8c <HAL_TIM_PWM_Start+0x1a8>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a22      	ldr	r2, [pc, #136]	; (8002bf4 <HAL_TIM_PWM_Start+0x210>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d00e      	beq.n	8002b8c <HAL_TIM_PWM_Start+0x1a8>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a1a      	ldr	r2, [pc, #104]	; (8002bdc <HAL_TIM_PWM_Start+0x1f8>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d009      	beq.n	8002b8c <HAL_TIM_PWM_Start+0x1a8>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a1e      	ldr	r2, [pc, #120]	; (8002bf8 <HAL_TIM_PWM_Start+0x214>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d004      	beq.n	8002b8c <HAL_TIM_PWM_Start+0x1a8>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a16      	ldr	r2, [pc, #88]	; (8002be0 <HAL_TIM_PWM_Start+0x1fc>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d115      	bne.n	8002bb8 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	4b1a      	ldr	r3, [pc, #104]	; (8002bfc <HAL_TIM_PWM_Start+0x218>)
 8002b94:	4013      	ands	r3, r2
 8002b96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	2b06      	cmp	r3, #6
 8002b9c:	d015      	beq.n	8002bca <HAL_TIM_PWM_Start+0x1e6>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ba4:	d011      	beq.n	8002bca <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681a      	ldr	r2, [r3, #0]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f042 0201 	orr.w	r2, r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bb6:	e008      	b.n	8002bca <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f042 0201 	orr.w	r2, r2, #1
 8002bc6:	601a      	str	r2, [r3, #0]
 8002bc8:	e000      	b.n	8002bcc <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bca:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40010000 	.word	0x40010000
 8002bdc:	40010400 	.word	0x40010400
 8002be0:	40014000 	.word	0x40014000
 8002be4:	40014400 	.word	0x40014400
 8002be8:	40014800 	.word	0x40014800
 8002bec:	40000400 	.word	0x40000400
 8002bf0:	40000800 	.word	0x40000800
 8002bf4:	40000c00 	.word	0x40000c00
 8002bf8:	40001800 	.word	0x40001800
 8002bfc:	00010007 	.word	0x00010007

08002c00 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
 8002c08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	6839      	ldr	r1, [r7, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f000 ffd6 	bl	8003bc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	4a3e      	ldr	r2, [pc, #248]	; (8002d18 <HAL_TIM_PWM_Stop+0x118>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d013      	beq.n	8002c4a <HAL_TIM_PWM_Stop+0x4a>
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a3d      	ldr	r2, [pc, #244]	; (8002d1c <HAL_TIM_PWM_Stop+0x11c>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d00e      	beq.n	8002c4a <HAL_TIM_PWM_Stop+0x4a>
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a3b      	ldr	r2, [pc, #236]	; (8002d20 <HAL_TIM_PWM_Stop+0x120>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d009      	beq.n	8002c4a <HAL_TIM_PWM_Stop+0x4a>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a3a      	ldr	r2, [pc, #232]	; (8002d24 <HAL_TIM_PWM_Stop+0x124>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d004      	beq.n	8002c4a <HAL_TIM_PWM_Stop+0x4a>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a38      	ldr	r2, [pc, #224]	; (8002d28 <HAL_TIM_PWM_Stop+0x128>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d101      	bne.n	8002c4e <HAL_TIM_PWM_Stop+0x4e>
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e000      	b.n	8002c50 <HAL_TIM_PWM_Stop+0x50>
 8002c4e:	2300      	movs	r3, #0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d017      	beq.n	8002c84 <HAL_TIM_PWM_Stop+0x84>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6a1a      	ldr	r2, [r3, #32]
 8002c5a:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c5e:	4013      	ands	r3, r2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10f      	bne.n	8002c84 <HAL_TIM_PWM_Stop+0x84>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6a1a      	ldr	r2, [r3, #32]
 8002c6a:	f240 4344 	movw	r3, #1092	; 0x444
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d107      	bne.n	8002c84 <HAL_TIM_PWM_Stop+0x84>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002c82:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6a1a      	ldr	r2, [r3, #32]
 8002c8a:	f241 1311 	movw	r3, #4369	; 0x1111
 8002c8e:	4013      	ands	r3, r2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d10f      	bne.n	8002cb4 <HAL_TIM_PWM_Stop+0xb4>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	6a1a      	ldr	r2, [r3, #32]
 8002c9a:	f240 4344 	movw	r3, #1092	; 0x444
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d107      	bne.n	8002cb4 <HAL_TIM_PWM_Stop+0xb4>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	681a      	ldr	r2, [r3, #0]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	f022 0201 	bic.w	r2, r2, #1
 8002cb2:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d104      	bne.n	8002cc4 <HAL_TIM_PWM_Stop+0xc4>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002cc2:	e023      	b.n	8002d0c <HAL_TIM_PWM_Stop+0x10c>
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	2b04      	cmp	r3, #4
 8002cc8:	d104      	bne.n	8002cd4 <HAL_TIM_PWM_Stop+0xd4>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002cd2:	e01b      	b.n	8002d0c <HAL_TIM_PWM_Stop+0x10c>
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	2b08      	cmp	r3, #8
 8002cd8:	d104      	bne.n	8002ce4 <HAL_TIM_PWM_Stop+0xe4>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2201      	movs	r2, #1
 8002cde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002ce2:	e013      	b.n	8002d0c <HAL_TIM_PWM_Stop+0x10c>
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	2b0c      	cmp	r3, #12
 8002ce8:	d104      	bne.n	8002cf4 <HAL_TIM_PWM_Stop+0xf4>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002cf2:	e00b      	b.n	8002d0c <HAL_TIM_PWM_Stop+0x10c>
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	2b10      	cmp	r3, #16
 8002cf8:	d104      	bne.n	8002d04 <HAL_TIM_PWM_Stop+0x104>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d02:	e003      	b.n	8002d0c <HAL_TIM_PWM_Stop+0x10c>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	40010000 	.word	0x40010000
 8002d1c:	40010400 	.word	0x40010400
 8002d20:	40014000 	.word	0x40014000
 8002d24:	40014400 	.word	0x40014400
 8002d28:	40014800 	.word	0x40014800

08002d2c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b086      	sub	sp, #24
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	60f8      	str	r0, [r7, #12]
 8002d34:	60b9      	str	r1, [r7, #8]
 8002d36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e0ff      	b.n	8002f4a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b14      	cmp	r3, #20
 8002d56:	f200 80f0 	bhi.w	8002f3a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8002d5a:	a201      	add	r2, pc, #4	; (adr r2, 8002d60 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d60:	08002db5 	.word	0x08002db5
 8002d64:	08002f3b 	.word	0x08002f3b
 8002d68:	08002f3b 	.word	0x08002f3b
 8002d6c:	08002f3b 	.word	0x08002f3b
 8002d70:	08002df5 	.word	0x08002df5
 8002d74:	08002f3b 	.word	0x08002f3b
 8002d78:	08002f3b 	.word	0x08002f3b
 8002d7c:	08002f3b 	.word	0x08002f3b
 8002d80:	08002e37 	.word	0x08002e37
 8002d84:	08002f3b 	.word	0x08002f3b
 8002d88:	08002f3b 	.word	0x08002f3b
 8002d8c:	08002f3b 	.word	0x08002f3b
 8002d90:	08002e77 	.word	0x08002e77
 8002d94:	08002f3b 	.word	0x08002f3b
 8002d98:	08002f3b 	.word	0x08002f3b
 8002d9c:	08002f3b 	.word	0x08002f3b
 8002da0:	08002eb9 	.word	0x08002eb9
 8002da4:	08002f3b 	.word	0x08002f3b
 8002da8:	08002f3b 	.word	0x08002f3b
 8002dac:	08002f3b 	.word	0x08002f3b
 8002db0:	08002ef9 	.word	0x08002ef9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68b9      	ldr	r1, [r7, #8]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 faa4 	bl	8003308 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	699a      	ldr	r2, [r3, #24]
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0208 	orr.w	r2, r2, #8
 8002dce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	699a      	ldr	r2, [r3, #24]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0204 	bic.w	r2, r2, #4
 8002dde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6999      	ldr	r1, [r3, #24]
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	691a      	ldr	r2, [r3, #16]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	619a      	str	r2, [r3, #24]
      break;
 8002df2:	e0a5      	b.n	8002f40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68b9      	ldr	r1, [r7, #8]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fb14 	bl	8003428 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	699a      	ldr	r2, [r3, #24]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e0e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699a      	ldr	r2, [r3, #24]
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6999      	ldr	r1, [r3, #24]
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	021a      	lsls	r2, r3, #8
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	619a      	str	r2, [r3, #24]
      break;
 8002e34:	e084      	b.n	8002f40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	68b9      	ldr	r1, [r7, #8]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f000 fb7d 	bl	800353c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	69da      	ldr	r2, [r3, #28]
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f042 0208 	orr.w	r2, r2, #8
 8002e50:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	69da      	ldr	r2, [r3, #28]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f022 0204 	bic.w	r2, r2, #4
 8002e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	69d9      	ldr	r1, [r3, #28]
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	691a      	ldr	r2, [r3, #16]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	61da      	str	r2, [r3, #28]
      break;
 8002e74:	e064      	b.n	8002f40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	68b9      	ldr	r1, [r7, #8]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f000 fbe5 	bl	800364c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	69da      	ldr	r2, [r3, #28]
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e90:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	69da      	ldr	r2, [r3, #28]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ea0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	69d9      	ldr	r1, [r3, #28]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	021a      	lsls	r2, r3, #8
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	430a      	orrs	r2, r1
 8002eb4:	61da      	str	r2, [r3, #28]
      break;
 8002eb6:	e043      	b.n	8002f40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	68b9      	ldr	r1, [r7, #8]
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	f000 fc2e 	bl	8003720 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f042 0208 	orr.w	r2, r2, #8
 8002ed2:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f022 0204 	bic.w	r2, r2, #4
 8002ee2:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	691a      	ldr	r2, [r3, #16]
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	430a      	orrs	r2, r1
 8002ef4:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002ef6:	e023      	b.n	8002f40 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	68b9      	ldr	r1, [r7, #8]
 8002efe:	4618      	mov	r0, r3
 8002f00:	f000 fc72 	bl	80037e8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f12:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002f22:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002f2a:	68bb      	ldr	r3, [r7, #8]
 8002f2c:	691b      	ldr	r3, [r3, #16]
 8002f2e:	021a      	lsls	r2, r3, #8
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002f38:	e002      	b.n	8002f40 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	75fb      	strb	r3, [r7, #23]
      break;
 8002f3e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2200      	movs	r2, #0
 8002f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002f48:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3718      	adds	r7, #24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop

08002f54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f5e:	2300      	movs	r3, #0
 8002f60:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f68:	2b01      	cmp	r3, #1
 8002f6a:	d101      	bne.n	8002f70 <HAL_TIM_ConfigClockSource+0x1c>
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	e0dc      	b.n	800312a <HAL_TIM_ConfigClockSource+0x1d6>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2201      	movs	r2, #1
 8002f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2202      	movs	r2, #2
 8002f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	689b      	ldr	r3, [r3, #8]
 8002f86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002f88:	68ba      	ldr	r2, [r7, #8]
 8002f8a:	4b6a      	ldr	r3, [pc, #424]	; (8003134 <HAL_TIM_ConfigClockSource+0x1e0>)
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002f96:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	68ba      	ldr	r2, [r7, #8]
 8002f9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a64      	ldr	r2, [pc, #400]	; (8003138 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	f000 80a9 	beq.w	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8002fac:	4a62      	ldr	r2, [pc, #392]	; (8003138 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	f200 80ae 	bhi.w	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8002fb4:	4a61      	ldr	r2, [pc, #388]	; (800313c <HAL_TIM_ConfigClockSource+0x1e8>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	f000 80a1 	beq.w	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8002fbc:	4a5f      	ldr	r2, [pc, #380]	; (800313c <HAL_TIM_ConfigClockSource+0x1e8>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	f200 80a6 	bhi.w	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8002fc4:	4a5e      	ldr	r2, [pc, #376]	; (8003140 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	f000 8099 	beq.w	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8002fcc:	4a5c      	ldr	r2, [pc, #368]	; (8003140 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	f200 809e 	bhi.w	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8002fd4:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8002fd8:	f000 8091 	beq.w	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8002fdc:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8002fe0:	f200 8096 	bhi.w	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8002fe4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002fe8:	f000 8089 	beq.w	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8002fec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ff0:	f200 808e 	bhi.w	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8002ff4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ff8:	d03e      	beq.n	8003078 <HAL_TIM_ConfigClockSource+0x124>
 8002ffa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ffe:	f200 8087 	bhi.w	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003002:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003006:	f000 8086 	beq.w	8003116 <HAL_TIM_ConfigClockSource+0x1c2>
 800300a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800300e:	d87f      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003010:	2b70      	cmp	r3, #112	; 0x70
 8003012:	d01a      	beq.n	800304a <HAL_TIM_ConfigClockSource+0xf6>
 8003014:	2b70      	cmp	r3, #112	; 0x70
 8003016:	d87b      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003018:	2b60      	cmp	r3, #96	; 0x60
 800301a:	d050      	beq.n	80030be <HAL_TIM_ConfigClockSource+0x16a>
 800301c:	2b60      	cmp	r3, #96	; 0x60
 800301e:	d877      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003020:	2b50      	cmp	r3, #80	; 0x50
 8003022:	d03c      	beq.n	800309e <HAL_TIM_ConfigClockSource+0x14a>
 8003024:	2b50      	cmp	r3, #80	; 0x50
 8003026:	d873      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003028:	2b40      	cmp	r3, #64	; 0x40
 800302a:	d058      	beq.n	80030de <HAL_TIM_ConfigClockSource+0x18a>
 800302c:	2b40      	cmp	r3, #64	; 0x40
 800302e:	d86f      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003030:	2b30      	cmp	r3, #48	; 0x30
 8003032:	d064      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8003034:	2b30      	cmp	r3, #48	; 0x30
 8003036:	d86b      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003038:	2b20      	cmp	r3, #32
 800303a:	d060      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 800303c:	2b20      	cmp	r3, #32
 800303e:	d867      	bhi.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
 8003040:	2b00      	cmp	r3, #0
 8003042:	d05c      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8003044:	2b10      	cmp	r3, #16
 8003046:	d05a      	beq.n	80030fe <HAL_TIM_ConfigClockSource+0x1aa>
 8003048:	e062      	b.n	8003110 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800305a:	f000 fd93 	bl	8003b84 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800306c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	68ba      	ldr	r2, [r7, #8]
 8003074:	609a      	str	r2, [r3, #8]
      break;
 8003076:	e04f      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003088:	f000 fd7c 	bl	8003b84 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689a      	ldr	r2, [r3, #8]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800309a:	609a      	str	r2, [r3, #8]
      break;
 800309c:	e03c      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030aa:	461a      	mov	r2, r3
 80030ac:	f000 fcec 	bl	8003a88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2150      	movs	r1, #80	; 0x50
 80030b6:	4618      	mov	r0, r3
 80030b8:	f000 fd46 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 80030bc:	e02c      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030ca:	461a      	mov	r2, r3
 80030cc:	f000 fd0b 	bl	8003ae6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2160      	movs	r1, #96	; 0x60
 80030d6:	4618      	mov	r0, r3
 80030d8:	f000 fd36 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 80030dc:	e01c      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030ea:	461a      	mov	r2, r3
 80030ec:	f000 fccc 	bl	8003a88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2140      	movs	r1, #64	; 0x40
 80030f6:	4618      	mov	r0, r3
 80030f8:	f000 fd26 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 80030fc:	e00c      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	683b      	ldr	r3, [r7, #0]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4619      	mov	r1, r3
 8003108:	4610      	mov	r0, r2
 800310a:	f000 fd1d 	bl	8003b48 <TIM_ITRx_SetConfig>
      break;
 800310e:	e003      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	73fb      	strb	r3, [r7, #15]
      break;
 8003114:	e000      	b.n	8003118 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 8003116:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	2201      	movs	r2, #1
 800311c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	2200      	movs	r2, #0
 8003124:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003128:	7bfb      	ldrb	r3, [r7, #15]
}
 800312a:	4618      	mov	r0, r3
 800312c:	3710      	adds	r7, #16
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	ffceff88 	.word	0xffceff88
 8003138:	00100040 	.word	0x00100040
 800313c:	00100030 	.word	0x00100030
 8003140:	00100020 	.word	0x00100020

08003144 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b082      	sub	sp, #8
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003154:	2b01      	cmp	r3, #1
 8003156:	d101      	bne.n	800315c <HAL_TIM_SlaveConfigSynchro+0x18>
 8003158:	2302      	movs	r3, #2
 800315a:	e031      	b.n	80031c0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2201      	movs	r2, #1
 8003160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2202      	movs	r2, #2
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800316c:	6839      	ldr	r1, [r7, #0]
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f000 fba0 	bl	80038b4 <TIM_SlaveTimer_SetConfig>
 8003174:	4603      	mov	r3, r0
 8003176:	2b00      	cmp	r3, #0
 8003178:	d009      	beq.n	800318e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2201      	movs	r2, #1
 800317e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800318a:	2301      	movs	r3, #1
 800318c:	e018      	b.n	80031c0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	68da      	ldr	r2, [r3, #12]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800319c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	68da      	ldr	r2, [r3, #12]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80031ac:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80031be:	2300      	movs	r3, #0
}
 80031c0:	4618      	mov	r0, r3
 80031c2:	3708      	adds	r7, #8
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}

080031c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031c8:	b480      	push	{r7}
 80031ca:	b085      	sub	sp, #20
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
 80031d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a43      	ldr	r2, [pc, #268]	; (80032e8 <TIM_Base_SetConfig+0x120>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d013      	beq.n	8003208 <TIM_Base_SetConfig+0x40>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031e6:	d00f      	beq.n	8003208 <TIM_Base_SetConfig+0x40>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a40      	ldr	r2, [pc, #256]	; (80032ec <TIM_Base_SetConfig+0x124>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d00b      	beq.n	8003208 <TIM_Base_SetConfig+0x40>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a3f      	ldr	r2, [pc, #252]	; (80032f0 <TIM_Base_SetConfig+0x128>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d007      	beq.n	8003208 <TIM_Base_SetConfig+0x40>
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	4a3e      	ldr	r2, [pc, #248]	; (80032f4 <TIM_Base_SetConfig+0x12c>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d003      	beq.n	8003208 <TIM_Base_SetConfig+0x40>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a3d      	ldr	r2, [pc, #244]	; (80032f8 <TIM_Base_SetConfig+0x130>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d108      	bne.n	800321a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800320e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	4313      	orrs	r3, r2
 8003218:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4a32      	ldr	r2, [pc, #200]	; (80032e8 <TIM_Base_SetConfig+0x120>)
 800321e:	4293      	cmp	r3, r2
 8003220:	d01f      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003228:	d01b      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	4a2f      	ldr	r2, [pc, #188]	; (80032ec <TIM_Base_SetConfig+0x124>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d017      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	4a2e      	ldr	r2, [pc, #184]	; (80032f0 <TIM_Base_SetConfig+0x128>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d013      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a2d      	ldr	r2, [pc, #180]	; (80032f4 <TIM_Base_SetConfig+0x12c>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d00f      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a2c      	ldr	r2, [pc, #176]	; (80032f8 <TIM_Base_SetConfig+0x130>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d00b      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a2b      	ldr	r2, [pc, #172]	; (80032fc <TIM_Base_SetConfig+0x134>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d007      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a2a      	ldr	r2, [pc, #168]	; (8003300 <TIM_Base_SetConfig+0x138>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d003      	beq.n	8003262 <TIM_Base_SetConfig+0x9a>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a29      	ldr	r2, [pc, #164]	; (8003304 <TIM_Base_SetConfig+0x13c>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d108      	bne.n	8003274 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003268:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	68fa      	ldr	r2, [r7, #12]
 8003270:	4313      	orrs	r3, r2
 8003272:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	4313      	orrs	r3, r2
 8003280:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800328a:	683b      	ldr	r3, [r7, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a14      	ldr	r2, [pc, #80]	; (80032e8 <TIM_Base_SetConfig+0x120>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d00f      	beq.n	80032ba <TIM_Base_SetConfig+0xf2>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a16      	ldr	r2, [pc, #88]	; (80032f8 <TIM_Base_SetConfig+0x130>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d00b      	beq.n	80032ba <TIM_Base_SetConfig+0xf2>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a15      	ldr	r2, [pc, #84]	; (80032fc <TIM_Base_SetConfig+0x134>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d007      	beq.n	80032ba <TIM_Base_SetConfig+0xf2>
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a14      	ldr	r2, [pc, #80]	; (8003300 <TIM_Base_SetConfig+0x138>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d003      	beq.n	80032ba <TIM_Base_SetConfig+0xf2>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	4a13      	ldr	r2, [pc, #76]	; (8003304 <TIM_Base_SetConfig+0x13c>)
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d103      	bne.n	80032c2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	691a      	ldr	r2, [r3, #16]
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f043 0204 	orr.w	r2, r3, #4
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	68fa      	ldr	r2, [r7, #12]
 80032d8:	601a      	str	r2, [r3, #0]
}
 80032da:	bf00      	nop
 80032dc:	3714      	adds	r7, #20
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr
 80032e6:	bf00      	nop
 80032e8:	40010000 	.word	0x40010000
 80032ec:	40000400 	.word	0x40000400
 80032f0:	40000800 	.word	0x40000800
 80032f4:	40000c00 	.word	0x40000c00
 80032f8:	40010400 	.word	0x40010400
 80032fc:	40014000 	.word	0x40014000
 8003300:	40014400 	.word	0x40014400
 8003304:	40014800 	.word	0x40014800

08003308 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
 8003310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a1b      	ldr	r3, [r3, #32]
 8003316:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	f023 0201 	bic.w	r2, r3, #1
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	699b      	ldr	r3, [r3, #24]
 800332e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	4b37      	ldr	r3, [pc, #220]	; (8003410 <TIM_OC1_SetConfig+0x108>)
 8003334:	4013      	ands	r3, r2
 8003336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f023 0303 	bic.w	r3, r3, #3
 800333e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68fa      	ldr	r2, [r7, #12]
 8003346:	4313      	orrs	r3, r2
 8003348:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	f023 0302 	bic.w	r3, r3, #2
 8003350:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	4313      	orrs	r3, r2
 800335a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4a2d      	ldr	r2, [pc, #180]	; (8003414 <TIM_OC1_SetConfig+0x10c>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d00f      	beq.n	8003384 <TIM_OC1_SetConfig+0x7c>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	4a2c      	ldr	r2, [pc, #176]	; (8003418 <TIM_OC1_SetConfig+0x110>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d00b      	beq.n	8003384 <TIM_OC1_SetConfig+0x7c>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	4a2b      	ldr	r2, [pc, #172]	; (800341c <TIM_OC1_SetConfig+0x114>)
 8003370:	4293      	cmp	r3, r2
 8003372:	d007      	beq.n	8003384 <TIM_OC1_SetConfig+0x7c>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a2a      	ldr	r2, [pc, #168]	; (8003420 <TIM_OC1_SetConfig+0x118>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d003      	beq.n	8003384 <TIM_OC1_SetConfig+0x7c>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a29      	ldr	r2, [pc, #164]	; (8003424 <TIM_OC1_SetConfig+0x11c>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d10c      	bne.n	800339e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003384:	697b      	ldr	r3, [r7, #20]
 8003386:	f023 0308 	bic.w	r3, r3, #8
 800338a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	68db      	ldr	r3, [r3, #12]
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	4313      	orrs	r3, r2
 8003394:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	f023 0304 	bic.w	r3, r3, #4
 800339c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	4a1c      	ldr	r2, [pc, #112]	; (8003414 <TIM_OC1_SetConfig+0x10c>)
 80033a2:	4293      	cmp	r3, r2
 80033a4:	d00f      	beq.n	80033c6 <TIM_OC1_SetConfig+0xbe>
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a1b      	ldr	r2, [pc, #108]	; (8003418 <TIM_OC1_SetConfig+0x110>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00b      	beq.n	80033c6 <TIM_OC1_SetConfig+0xbe>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a1a      	ldr	r2, [pc, #104]	; (800341c <TIM_OC1_SetConfig+0x114>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d007      	beq.n	80033c6 <TIM_OC1_SetConfig+0xbe>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a19      	ldr	r2, [pc, #100]	; (8003420 <TIM_OC1_SetConfig+0x118>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d003      	beq.n	80033c6 <TIM_OC1_SetConfig+0xbe>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a18      	ldr	r2, [pc, #96]	; (8003424 <TIM_OC1_SetConfig+0x11c>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d111      	bne.n	80033ea <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80033cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80033d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	693a      	ldr	r2, [r7, #16]
 80033dc:	4313      	orrs	r3, r2
 80033de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	699b      	ldr	r3, [r3, #24]
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	4313      	orrs	r3, r2
 80033e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	693a      	ldr	r2, [r7, #16]
 80033ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	68fa      	ldr	r2, [r7, #12]
 80033f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	685a      	ldr	r2, [r3, #4]
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	621a      	str	r2, [r3, #32]
}
 8003404:	bf00      	nop
 8003406:	371c      	adds	r7, #28
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr
 8003410:	fffeff8f 	.word	0xfffeff8f
 8003414:	40010000 	.word	0x40010000
 8003418:	40010400 	.word	0x40010400
 800341c:	40014000 	.word	0x40014000
 8003420:	40014400 	.word	0x40014400
 8003424:	40014800 	.word	0x40014800

08003428 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003428:	b480      	push	{r7}
 800342a:	b087      	sub	sp, #28
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a1b      	ldr	r3, [r3, #32]
 8003436:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	f023 0210 	bic.w	r2, r3, #16
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	699b      	ldr	r3, [r3, #24]
 800344e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003450:	68fa      	ldr	r2, [r7, #12]
 8003452:	4b34      	ldr	r3, [pc, #208]	; (8003524 <TIM_OC2_SetConfig+0xfc>)
 8003454:	4013      	ands	r3, r2
 8003456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800345e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	021b      	lsls	r3, r3, #8
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	4313      	orrs	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	f023 0320 	bic.w	r3, r3, #32
 8003472:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	011b      	lsls	r3, r3, #4
 800347a:	697a      	ldr	r2, [r7, #20]
 800347c:	4313      	orrs	r3, r2
 800347e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a29      	ldr	r2, [pc, #164]	; (8003528 <TIM_OC2_SetConfig+0x100>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d003      	beq.n	8003490 <TIM_OC2_SetConfig+0x68>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a28      	ldr	r2, [pc, #160]	; (800352c <TIM_OC2_SetConfig+0x104>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d10d      	bne.n	80034ac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003496:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	68db      	ldr	r3, [r3, #12]
 800349c:	011b      	lsls	r3, r3, #4
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034aa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	4a1e      	ldr	r2, [pc, #120]	; (8003528 <TIM_OC2_SetConfig+0x100>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d00f      	beq.n	80034d4 <TIM_OC2_SetConfig+0xac>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	4a1d      	ldr	r2, [pc, #116]	; (800352c <TIM_OC2_SetConfig+0x104>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d00b      	beq.n	80034d4 <TIM_OC2_SetConfig+0xac>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	4a1c      	ldr	r2, [pc, #112]	; (8003530 <TIM_OC2_SetConfig+0x108>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d007      	beq.n	80034d4 <TIM_OC2_SetConfig+0xac>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	4a1b      	ldr	r2, [pc, #108]	; (8003534 <TIM_OC2_SetConfig+0x10c>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d003      	beq.n	80034d4 <TIM_OC2_SetConfig+0xac>
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	4a1a      	ldr	r2, [pc, #104]	; (8003538 <TIM_OC2_SetConfig+0x110>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d113      	bne.n	80034fc <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80034d4:	693b      	ldr	r3, [r7, #16]
 80034d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80034e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	695b      	ldr	r3, [r3, #20]
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	693a      	ldr	r2, [r7, #16]
 80034ec:	4313      	orrs	r3, r2
 80034ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	699b      	ldr	r3, [r3, #24]
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	693a      	ldr	r2, [r7, #16]
 80034f8:	4313      	orrs	r3, r2
 80034fa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	693a      	ldr	r2, [r7, #16]
 8003500:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68fa      	ldr	r2, [r7, #12]
 8003506:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	697a      	ldr	r2, [r7, #20]
 8003514:	621a      	str	r2, [r3, #32]
}
 8003516:	bf00      	nop
 8003518:	371c      	adds	r7, #28
 800351a:	46bd      	mov	sp, r7
 800351c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	feff8fff 	.word	0xfeff8fff
 8003528:	40010000 	.word	0x40010000
 800352c:	40010400 	.word	0x40010400
 8003530:	40014000 	.word	0x40014000
 8003534:	40014400 	.word	0x40014400
 8003538:	40014800 	.word	0x40014800

0800353c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800353c:	b480      	push	{r7}
 800353e:	b087      	sub	sp, #28
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
 8003544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6a1b      	ldr	r3, [r3, #32]
 8003550:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	69db      	ldr	r3, [r3, #28]
 8003562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003564:	68fa      	ldr	r2, [r7, #12]
 8003566:	4b33      	ldr	r3, [pc, #204]	; (8003634 <TIM_OC3_SetConfig+0xf8>)
 8003568:	4013      	ands	r3, r2
 800356a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	f023 0303 	bic.w	r3, r3, #3
 8003572:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	4313      	orrs	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003584:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003586:	683b      	ldr	r3, [r7, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	021b      	lsls	r3, r3, #8
 800358c:	697a      	ldr	r2, [r7, #20]
 800358e:	4313      	orrs	r3, r2
 8003590:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4a28      	ldr	r2, [pc, #160]	; (8003638 <TIM_OC3_SetConfig+0xfc>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d003      	beq.n	80035a2 <TIM_OC3_SetConfig+0x66>
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	4a27      	ldr	r2, [pc, #156]	; (800363c <TIM_OC3_SetConfig+0x100>)
 800359e:	4293      	cmp	r3, r2
 80035a0:	d10d      	bne.n	80035be <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80035a8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
 80035ae:	021b      	lsls	r3, r3, #8
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	4313      	orrs	r3, r2
 80035b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a1d      	ldr	r2, [pc, #116]	; (8003638 <TIM_OC3_SetConfig+0xfc>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d00f      	beq.n	80035e6 <TIM_OC3_SetConfig+0xaa>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a1c      	ldr	r2, [pc, #112]	; (800363c <TIM_OC3_SetConfig+0x100>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d00b      	beq.n	80035e6 <TIM_OC3_SetConfig+0xaa>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a1b      	ldr	r2, [pc, #108]	; (8003640 <TIM_OC3_SetConfig+0x104>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d007      	beq.n	80035e6 <TIM_OC3_SetConfig+0xaa>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	4a1a      	ldr	r2, [pc, #104]	; (8003644 <TIM_OC3_SetConfig+0x108>)
 80035da:	4293      	cmp	r3, r2
 80035dc:	d003      	beq.n	80035e6 <TIM_OC3_SetConfig+0xaa>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a19      	ldr	r2, [pc, #100]	; (8003648 <TIM_OC3_SetConfig+0x10c>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d113      	bne.n	800360e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80035e6:	693b      	ldr	r3, [r7, #16]
 80035e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035ec:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035f4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	011b      	lsls	r3, r3, #4
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	699b      	ldr	r3, [r3, #24]
 8003606:	011b      	lsls	r3, r3, #4
 8003608:	693a      	ldr	r2, [r7, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	693a      	ldr	r2, [r7, #16]
 8003612:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	68fa      	ldr	r2, [r7, #12]
 8003618:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	621a      	str	r2, [r3, #32]
}
 8003628:	bf00      	nop
 800362a:	371c      	adds	r7, #28
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr
 8003634:	fffeff8f 	.word	0xfffeff8f
 8003638:	40010000 	.word	0x40010000
 800363c:	40010400 	.word	0x40010400
 8003640:	40014000 	.word	0x40014000
 8003644:	40014400 	.word	0x40014400
 8003648:	40014800 	.word	0x40014800

0800364c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800364c:	b480      	push	{r7}
 800364e:	b087      	sub	sp, #28
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	685b      	ldr	r3, [r3, #4]
 800366c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003674:	68fa      	ldr	r2, [r7, #12]
 8003676:	4b24      	ldr	r3, [pc, #144]	; (8003708 <TIM_OC4_SetConfig+0xbc>)
 8003678:	4013      	ands	r3, r2
 800367a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003682:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	021b      	lsls	r3, r3, #8
 800368a:	68fa      	ldr	r2, [r7, #12]
 800368c:	4313      	orrs	r3, r2
 800368e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003690:	693b      	ldr	r3, [r7, #16]
 8003692:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003696:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	031b      	lsls	r3, r3, #12
 800369e:	693a      	ldr	r2, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	4a19      	ldr	r2, [pc, #100]	; (800370c <TIM_OC4_SetConfig+0xc0>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d00f      	beq.n	80036cc <TIM_OC4_SetConfig+0x80>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	4a18      	ldr	r2, [pc, #96]	; (8003710 <TIM_OC4_SetConfig+0xc4>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d00b      	beq.n	80036cc <TIM_OC4_SetConfig+0x80>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	4a17      	ldr	r2, [pc, #92]	; (8003714 <TIM_OC4_SetConfig+0xc8>)
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d007      	beq.n	80036cc <TIM_OC4_SetConfig+0x80>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	4a16      	ldr	r2, [pc, #88]	; (8003718 <TIM_OC4_SetConfig+0xcc>)
 80036c0:	4293      	cmp	r3, r2
 80036c2:	d003      	beq.n	80036cc <TIM_OC4_SetConfig+0x80>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	4a15      	ldr	r2, [pc, #84]	; (800371c <TIM_OC4_SetConfig+0xd0>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d109      	bne.n	80036e0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036d2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	019b      	lsls	r3, r3, #6
 80036da:	697a      	ldr	r2, [r7, #20]
 80036dc:	4313      	orrs	r3, r2
 80036de:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	68fa      	ldr	r2, [r7, #12]
 80036ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685a      	ldr	r2, [r3, #4]
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	693a      	ldr	r2, [r7, #16]
 80036f8:	621a      	str	r2, [r3, #32]
}
 80036fa:	bf00      	nop
 80036fc:	371c      	adds	r7, #28
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr
 8003706:	bf00      	nop
 8003708:	feff8fff 	.word	0xfeff8fff
 800370c:	40010000 	.word	0x40010000
 8003710:	40010400 	.word	0x40010400
 8003714:	40014000 	.word	0x40014000
 8003718:	40014400 	.word	0x40014400
 800371c:	40014800 	.word	0x40014800

08003720 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003720:	b480      	push	{r7}
 8003722:	b087      	sub	sp, #28
 8003724:	af00      	add	r7, sp, #0
 8003726:	6078      	str	r0, [r7, #4]
 8003728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6a1b      	ldr	r3, [r3, #32]
 800372e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6a1b      	ldr	r3, [r3, #32]
 8003734:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003748:	68fa      	ldr	r2, [r7, #12]
 800374a:	4b21      	ldr	r3, [pc, #132]	; (80037d0 <TIM_OC5_SetConfig+0xb0>)
 800374c:	4013      	ands	r3, r2
 800374e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003750:	683b      	ldr	r3, [r7, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68fa      	ldr	r2, [r7, #12]
 8003756:	4313      	orrs	r3, r2
 8003758:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800375a:	693b      	ldr	r3, [r7, #16]
 800375c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003760:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	041b      	lsls	r3, r3, #16
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	4a18      	ldr	r2, [pc, #96]	; (80037d4 <TIM_OC5_SetConfig+0xb4>)
 8003772:	4293      	cmp	r3, r2
 8003774:	d00f      	beq.n	8003796 <TIM_OC5_SetConfig+0x76>
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	4a17      	ldr	r2, [pc, #92]	; (80037d8 <TIM_OC5_SetConfig+0xb8>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d00b      	beq.n	8003796 <TIM_OC5_SetConfig+0x76>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	4a16      	ldr	r2, [pc, #88]	; (80037dc <TIM_OC5_SetConfig+0xbc>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d007      	beq.n	8003796 <TIM_OC5_SetConfig+0x76>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	4a15      	ldr	r2, [pc, #84]	; (80037e0 <TIM_OC5_SetConfig+0xc0>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d003      	beq.n	8003796 <TIM_OC5_SetConfig+0x76>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4a14      	ldr	r2, [pc, #80]	; (80037e4 <TIM_OC5_SetConfig+0xc4>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d109      	bne.n	80037aa <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800379c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	021b      	lsls	r3, r3, #8
 80037a4:	697a      	ldr	r2, [r7, #20]
 80037a6:	4313      	orrs	r3, r2
 80037a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	697a      	ldr	r2, [r7, #20]
 80037ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	68fa      	ldr	r2, [r7, #12]
 80037b4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	693a      	ldr	r2, [r7, #16]
 80037c2:	621a      	str	r2, [r3, #32]
}
 80037c4:	bf00      	nop
 80037c6:	371c      	adds	r7, #28
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr
 80037d0:	fffeff8f 	.word	0xfffeff8f
 80037d4:	40010000 	.word	0x40010000
 80037d8:	40010400 	.word	0x40010400
 80037dc:	40014000 	.word	0x40014000
 80037e0:	40014400 	.word	0x40014400
 80037e4:	40014800 	.word	0x40014800

080037e8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b087      	sub	sp, #28
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a1b      	ldr	r3, [r3, #32]
 80037f6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6a1b      	ldr	r3, [r3, #32]
 80037fc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800380e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003810:	68fa      	ldr	r2, [r7, #12]
 8003812:	4b22      	ldr	r3, [pc, #136]	; (800389c <TIM_OC6_SetConfig+0xb4>)
 8003814:	4013      	ands	r3, r2
 8003816:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003818:	683b      	ldr	r3, [r7, #0]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	021b      	lsls	r3, r3, #8
 800381e:	68fa      	ldr	r2, [r7, #12]
 8003820:	4313      	orrs	r3, r2
 8003822:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800382a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	051b      	lsls	r3, r3, #20
 8003832:	693a      	ldr	r2, [r7, #16]
 8003834:	4313      	orrs	r3, r2
 8003836:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	4a19      	ldr	r2, [pc, #100]	; (80038a0 <TIM_OC6_SetConfig+0xb8>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d00f      	beq.n	8003860 <TIM_OC6_SetConfig+0x78>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	4a18      	ldr	r2, [pc, #96]	; (80038a4 <TIM_OC6_SetConfig+0xbc>)
 8003844:	4293      	cmp	r3, r2
 8003846:	d00b      	beq.n	8003860 <TIM_OC6_SetConfig+0x78>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	4a17      	ldr	r2, [pc, #92]	; (80038a8 <TIM_OC6_SetConfig+0xc0>)
 800384c:	4293      	cmp	r3, r2
 800384e:	d007      	beq.n	8003860 <TIM_OC6_SetConfig+0x78>
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	4a16      	ldr	r2, [pc, #88]	; (80038ac <TIM_OC6_SetConfig+0xc4>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d003      	beq.n	8003860 <TIM_OC6_SetConfig+0x78>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a15      	ldr	r2, [pc, #84]	; (80038b0 <TIM_OC6_SetConfig+0xc8>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d109      	bne.n	8003874 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003866:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003868:	683b      	ldr	r3, [r7, #0]
 800386a:	695b      	ldr	r3, [r3, #20]
 800386c:	029b      	lsls	r3, r3, #10
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	4313      	orrs	r3, r2
 8003872:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	697a      	ldr	r2, [r7, #20]
 8003878:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	685a      	ldr	r2, [r3, #4]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	693a      	ldr	r2, [r7, #16]
 800388c:	621a      	str	r2, [r3, #32]
}
 800388e:	bf00      	nop
 8003890:	371c      	adds	r7, #28
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	feff8fff 	.word	0xfeff8fff
 80038a0:	40010000 	.word	0x40010000
 80038a4:	40010400 	.word	0x40010400
 80038a8:	40014000 	.word	0x40014000
 80038ac:	40014400 	.word	0x40014400
 80038b0:	40014800 	.word	0x40014800

080038b4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689b      	ldr	r3, [r3, #8]
 80038c8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038ca:	693a      	ldr	r2, [r7, #16]
 80038cc:	4b65      	ldr	r3, [pc, #404]	; (8003a64 <TIM_SlaveTimer_SetConfig+0x1b0>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	693a      	ldr	r2, [r7, #16]
 80038d8:	4313      	orrs	r3, r2
 80038da:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80038dc:	693a      	ldr	r2, [r7, #16]
 80038de:	4b62      	ldr	r3, [pc, #392]	; (8003a68 <TIM_SlaveTimer_SetConfig+0x1b4>)
 80038e0:	4013      	ands	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	693a      	ldr	r2, [r7, #16]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	693a      	ldr	r2, [r7, #16]
 80038f4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	4a5c      	ldr	r2, [pc, #368]	; (8003a6c <TIM_SlaveTimer_SetConfig+0x1b8>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	f000 80ab 	beq.w	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003902:	4a5a      	ldr	r2, [pc, #360]	; (8003a6c <TIM_SlaveTimer_SetConfig+0x1b8>)
 8003904:	4293      	cmp	r3, r2
 8003906:	f200 80a4 	bhi.w	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 800390a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800390e:	f000 80a3 	beq.w	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003912:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003916:	f200 809c 	bhi.w	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 800391a:	4a55      	ldr	r2, [pc, #340]	; (8003a70 <TIM_SlaveTimer_SetConfig+0x1bc>)
 800391c:	4293      	cmp	r3, r2
 800391e:	f000 809b 	beq.w	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003922:	4a53      	ldr	r2, [pc, #332]	; (8003a70 <TIM_SlaveTimer_SetConfig+0x1bc>)
 8003924:	4293      	cmp	r3, r2
 8003926:	f200 8094 	bhi.w	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 800392a:	4a52      	ldr	r2, [pc, #328]	; (8003a74 <TIM_SlaveTimer_SetConfig+0x1c0>)
 800392c:	4293      	cmp	r3, r2
 800392e:	f000 8093 	beq.w	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003932:	4a50      	ldr	r2, [pc, #320]	; (8003a74 <TIM_SlaveTimer_SetConfig+0x1c0>)
 8003934:	4293      	cmp	r3, r2
 8003936:	f200 808c 	bhi.w	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 800393a:	4a4f      	ldr	r2, [pc, #316]	; (8003a78 <TIM_SlaveTimer_SetConfig+0x1c4>)
 800393c:	4293      	cmp	r3, r2
 800393e:	f000 808b 	beq.w	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003942:	4a4d      	ldr	r2, [pc, #308]	; (8003a78 <TIM_SlaveTimer_SetConfig+0x1c4>)
 8003944:	4293      	cmp	r3, r2
 8003946:	f200 8084 	bhi.w	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 800394a:	4a4c      	ldr	r2, [pc, #304]	; (8003a7c <TIM_SlaveTimer_SetConfig+0x1c8>)
 800394c:	4293      	cmp	r3, r2
 800394e:	f000 8083 	beq.w	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003952:	4a4a      	ldr	r2, [pc, #296]	; (8003a7c <TIM_SlaveTimer_SetConfig+0x1c8>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d87c      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 8003958:	4a49      	ldr	r2, [pc, #292]	; (8003a80 <TIM_SlaveTimer_SetConfig+0x1cc>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d07c      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 800395e:	4a48      	ldr	r2, [pc, #288]	; (8003a80 <TIM_SlaveTimer_SetConfig+0x1cc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d876      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 8003964:	4a47      	ldr	r2, [pc, #284]	; (8003a84 <TIM_SlaveTimer_SetConfig+0x1d0>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d076      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 800396a:	4a46      	ldr	r2, [pc, #280]	; (8003a84 <TIM_SlaveTimer_SetConfig+0x1d0>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d870      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 8003970:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8003974:	d070      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003976:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800397a:	d86a      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 800397c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003980:	d06a      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 8003982:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003986:	d864      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 8003988:	2b70      	cmp	r3, #112	; 0x70
 800398a:	d01a      	beq.n	80039c2 <TIM_SlaveTimer_SetConfig+0x10e>
 800398c:	2b70      	cmp	r3, #112	; 0x70
 800398e:	d860      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 8003990:	2b60      	cmp	r3, #96	; 0x60
 8003992:	d054      	beq.n	8003a3e <TIM_SlaveTimer_SetConfig+0x18a>
 8003994:	2b60      	cmp	r3, #96	; 0x60
 8003996:	d85c      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 8003998:	2b50      	cmp	r3, #80	; 0x50
 800399a:	d046      	beq.n	8003a2a <TIM_SlaveTimer_SetConfig+0x176>
 800399c:	2b50      	cmp	r3, #80	; 0x50
 800399e:	d858      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 80039a0:	2b40      	cmp	r3, #64	; 0x40
 80039a2:	d019      	beq.n	80039d8 <TIM_SlaveTimer_SetConfig+0x124>
 80039a4:	2b40      	cmp	r3, #64	; 0x40
 80039a6:	d854      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 80039a8:	2b30      	cmp	r3, #48	; 0x30
 80039aa:	d055      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 80039ac:	2b30      	cmp	r3, #48	; 0x30
 80039ae:	d850      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 80039b0:	2b20      	cmp	r3, #32
 80039b2:	d051      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	d84c      	bhi.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d04d      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 80039bc:	2b10      	cmp	r3, #16
 80039be:	d04b      	beq.n	8003a58 <TIM_SlaveTimer_SetConfig+0x1a4>
 80039c0:	e047      	b.n	8003a52 <TIM_SlaveTimer_SetConfig+0x19e>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80039d2:	f000 f8d7 	bl	8003b84 <TIM_ETR_SetConfig>
      break;
 80039d6:	e040      	b.n	8003a5a <TIM_SlaveTimer_SetConfig+0x1a6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b05      	cmp	r3, #5
 80039de:	d101      	bne.n	80039e4 <TIM_SlaveTimer_SetConfig+0x130>
      {
        return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e03b      	b.n	8003a5c <TIM_SlaveTimer_SetConfig+0x1a8>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	6a1b      	ldr	r3, [r3, #32]
 80039ea:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	6a1a      	ldr	r2, [r3, #32]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f022 0201 	bic.w	r2, r2, #1
 80039fa:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a0a:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003a0c:	683b      	ldr	r3, [r7, #0]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	011b      	lsls	r3, r3, #4
 8003a12:	68ba      	ldr	r2, [r7, #8]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	68fa      	ldr	r2, [r7, #12]
 8003a26:	621a      	str	r2, [r3, #32]
      break;
 8003a28:	e017      	b.n	8003a5a <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003a36:	461a      	mov	r2, r3
 8003a38:	f000 f826 	bl	8003a88 <TIM_TI1_ConfigInputStage>
      break;
 8003a3c:	e00d      	b.n	8003a5a <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	f000 f84b 	bl	8003ae6 <TIM_TI2_ConfigInputStage>
      break;
 8003a50:	e003      	b.n	8003a5a <TIM_SlaveTimer_SetConfig+0x1a6>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	75fb      	strb	r3, [r7, #23]
      break;
 8003a56:	e000      	b.n	8003a5a <TIM_SlaveTimer_SetConfig+0x1a6>
      break;
 8003a58:	bf00      	nop
  }

  return status;
 8003a5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3718      	adds	r7, #24
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	ffcfff8f 	.word	0xffcfff8f
 8003a68:	fffefff8 	.word	0xfffefff8
 8003a6c:	00200010 	.word	0x00200010
 8003a70:	00100070 	.word	0x00100070
 8003a74:	00100060 	.word	0x00100060
 8003a78:	00100050 	.word	0x00100050
 8003a7c:	00100040 	.word	0x00100040
 8003a80:	00100030 	.word	0x00100030
 8003a84:	00100020 	.word	0x00100020

08003a88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b087      	sub	sp, #28
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	60f8      	str	r0, [r7, #12]
 8003a90:	60b9      	str	r1, [r7, #8]
 8003a92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6a1b      	ldr	r3, [r3, #32]
 8003a98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	6a1b      	ldr	r3, [r3, #32]
 8003a9e:	f023 0201 	bic.w	r2, r3, #1
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	699b      	ldr	r3, [r3, #24]
 8003aaa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003ab2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	011b      	lsls	r3, r3, #4
 8003ab8:	693a      	ldr	r2, [r7, #16]
 8003aba:	4313      	orrs	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	f023 030a 	bic.w	r3, r3, #10
 8003ac4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003ac6:	697a      	ldr	r2, [r7, #20]
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	697a      	ldr	r2, [r7, #20]
 8003ad8:	621a      	str	r2, [r3, #32]
}
 8003ada:	bf00      	nop
 8003adc:	371c      	adds	r7, #28
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae4:	4770      	bx	lr

08003ae6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003ae6:	b480      	push	{r7}
 8003ae8:	b087      	sub	sp, #28
 8003aea:	af00      	add	r7, sp, #0
 8003aec:	60f8      	str	r0, [r7, #12]
 8003aee:	60b9      	str	r1, [r7, #8]
 8003af0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	6a1b      	ldr	r3, [r3, #32]
 8003afc:	f023 0210 	bic.w	r2, r3, #16
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003b0a:	693b      	ldr	r3, [r7, #16]
 8003b0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	031b      	lsls	r3, r3, #12
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	4313      	orrs	r3, r2
 8003b1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003b22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	011b      	lsls	r3, r3, #4
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	693a      	ldr	r2, [r7, #16]
 8003b32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	697a      	ldr	r2, [r7, #20]
 8003b38:	621a      	str	r2, [r3, #32]
}
 8003b3a:	bf00      	nop
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
	...

08003b48 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b085      	sub	sp, #20
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
 8003b50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b58:	68fa      	ldr	r2, [r7, #12]
 8003b5a:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <TIM_ITRx_SetConfig+0x38>)
 8003b5c:	4013      	ands	r3, r2
 8003b5e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b60:	683a      	ldr	r2, [r7, #0]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f043 0307 	orr.w	r3, r3, #7
 8003b6a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	68fa      	ldr	r2, [r7, #12]
 8003b70:	609a      	str	r2, [r3, #8]
}
 8003b72:	bf00      	nop
 8003b74:	3714      	adds	r7, #20
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	ffcfff8f 	.word	0xffcfff8f

08003b84 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b84:	b480      	push	{r7}
 8003b86:	b087      	sub	sp, #28
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
 8003b90:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b9e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	021a      	lsls	r2, r3, #8
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	431a      	orrs	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	697a      	ldr	r2, [r7, #20]
 8003bb6:	609a      	str	r2, [r3, #8]
}
 8003bb8:	bf00      	nop
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr

08003bc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b087      	sub	sp, #28
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	60f8      	str	r0, [r7, #12]
 8003bcc:	60b9      	str	r1, [r7, #8]
 8003bce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	f003 031f 	and.w	r3, r3, #31
 8003bd6:	2201      	movs	r2, #1
 8003bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bdc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a1a      	ldr	r2, [r3, #32]
 8003be2:	697b      	ldr	r3, [r7, #20]
 8003be4:	43db      	mvns	r3, r3
 8003be6:	401a      	ands	r2, r3
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a1a      	ldr	r2, [r3, #32]
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	f003 031f 	and.w	r3, r3, #31
 8003bf6:	6879      	ldr	r1, [r7, #4]
 8003bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfc:	431a      	orrs	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	621a      	str	r2, [r3, #32]
}
 8003c02:	bf00      	nop
 8003c04:	371c      	adds	r7, #28
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
	...

08003c10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003c10:	b480      	push	{r7}
 8003c12:	b085      	sub	sp, #20
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
 8003c18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d101      	bne.n	8003c28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003c24:	2302      	movs	r3, #2
 8003c26:	e06d      	b.n	8003d04 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2202      	movs	r2, #2
 8003c34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	685b      	ldr	r3, [r3, #4]
 8003c3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	689b      	ldr	r3, [r3, #8]
 8003c46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a30      	ldr	r2, [pc, #192]	; (8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d004      	beq.n	8003c5c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	4a2f      	ldr	r2, [pc, #188]	; (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003c58:	4293      	cmp	r3, r2
 8003c5a:	d108      	bne.n	8003c6e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003c62:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	685b      	ldr	r3, [r3, #4]
 8003c68:	68fa      	ldr	r2, [r7, #12]
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003c74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a20      	ldr	r2, [pc, #128]	; (8003d10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d022      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c9a:	d01d      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a1d      	ldr	r2, [pc, #116]	; (8003d18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003ca2:	4293      	cmp	r3, r2
 8003ca4:	d018      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a1c      	ldr	r2, [pc, #112]	; (8003d1c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d013      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a1a      	ldr	r2, [pc, #104]	; (8003d20 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d00e      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a15      	ldr	r2, [pc, #84]	; (8003d14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d009      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a16      	ldr	r2, [pc, #88]	; (8003d24 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d004      	beq.n	8003cd8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	4a15      	ldr	r2, [pc, #84]	; (8003d28 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d10c      	bne.n	8003cf2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003cd8:	68bb      	ldr	r3, [r7, #8]
 8003cda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003cde:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	2200      	movs	r2, #0
 8003cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	40010000 	.word	0x40010000
 8003d14:	40010400 	.word	0x40010400
 8003d18:	40000400 	.word	0x40000400
 8003d1c:	40000800 	.word	0x40000800
 8003d20:	40000c00 	.word	0x40000c00
 8003d24:	40001800 	.word	0x40001800
 8003d28:	40014000 	.word	0x40014000

08003d2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	b085      	sub	sp, #20
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	6078      	str	r0, [r7, #4]
 8003d34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8003d36:	2300      	movs	r3, #0
 8003d38:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d101      	bne.n	8003d48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8003d44:	2302      	movs	r3, #2
 8003d46:	e065      	b.n	8003e14 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003d72:	683b      	ldr	r3, [r7, #0]
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	691b      	ldr	r3, [r3, #16]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	695b      	ldr	r3, [r3, #20]
 8003da0:	4313      	orrs	r3, r2
 8003da2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	041b      	lsls	r3, r3, #16
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	4a16      	ldr	r2, [pc, #88]	; (8003e20 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d004      	beq.n	8003dd6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	4a14      	ldr	r2, [pc, #80]	; (8003e24 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d115      	bne.n	8003e02 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de0:	051b      	lsls	r3, r3, #20
 8003de2:	4313      	orrs	r3, r2
 8003de4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	69db      	ldr	r3, [r3, #28]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	68fa      	ldr	r2, [r7, #12]
 8003e08:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003e12:	2300      	movs	r3, #0
}
 8003e14:	4618      	mov	r0, r3
 8003e16:	3714      	adds	r7, #20
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	40010000 	.word	0x40010000
 8003e24:	40010400 	.word	0x40010400

08003e28 <memset>:
 8003e28:	4402      	add	r2, r0
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d100      	bne.n	8003e32 <memset+0xa>
 8003e30:	4770      	bx	lr
 8003e32:	f803 1b01 	strb.w	r1, [r3], #1
 8003e36:	e7f9      	b.n	8003e2c <memset+0x4>

08003e38 <__libc_init_array>:
 8003e38:	b570      	push	{r4, r5, r6, lr}
 8003e3a:	4d0d      	ldr	r5, [pc, #52]	; (8003e70 <__libc_init_array+0x38>)
 8003e3c:	4c0d      	ldr	r4, [pc, #52]	; (8003e74 <__libc_init_array+0x3c>)
 8003e3e:	1b64      	subs	r4, r4, r5
 8003e40:	10a4      	asrs	r4, r4, #2
 8003e42:	2600      	movs	r6, #0
 8003e44:	42a6      	cmp	r6, r4
 8003e46:	d109      	bne.n	8003e5c <__libc_init_array+0x24>
 8003e48:	4d0b      	ldr	r5, [pc, #44]	; (8003e78 <__libc_init_array+0x40>)
 8003e4a:	4c0c      	ldr	r4, [pc, #48]	; (8003e7c <__libc_init_array+0x44>)
 8003e4c:	f000 f818 	bl	8003e80 <_init>
 8003e50:	1b64      	subs	r4, r4, r5
 8003e52:	10a4      	asrs	r4, r4, #2
 8003e54:	2600      	movs	r6, #0
 8003e56:	42a6      	cmp	r6, r4
 8003e58:	d105      	bne.n	8003e66 <__libc_init_array+0x2e>
 8003e5a:	bd70      	pop	{r4, r5, r6, pc}
 8003e5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e60:	4798      	blx	r3
 8003e62:	3601      	adds	r6, #1
 8003e64:	e7ee      	b.n	8003e44 <__libc_init_array+0xc>
 8003e66:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e6a:	4798      	blx	r3
 8003e6c:	3601      	adds	r6, #1
 8003e6e:	e7f2      	b.n	8003e56 <__libc_init_array+0x1e>
 8003e70:	08003ea8 	.word	0x08003ea8
 8003e74:	08003ea8 	.word	0x08003ea8
 8003e78:	08003ea8 	.word	0x08003ea8
 8003e7c:	08003eac 	.word	0x08003eac

08003e80 <_init>:
 8003e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e82:	bf00      	nop
 8003e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e86:	bc08      	pop	{r3}
 8003e88:	469e      	mov	lr, r3
 8003e8a:	4770      	bx	lr

08003e8c <_fini>:
 8003e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e8e:	bf00      	nop
 8003e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e92:	bc08      	pop	{r3}
 8003e94:	469e      	mov	lr, r3
 8003e96:	4770      	bx	lr
