INFO: [VRFC 10-2263] Analyzing Verilog file "D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
