/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 208 72 384 88)
	(text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6)))
	(text "DATA_IN[15..0]" (rect 5 0 82 12)(font "Arial" ))
	(pt 176 8)
	(drawing
		(line (pt 92 12)(pt 117 12))
		(line (pt 92 4)(pt 117 4))
		(line (pt 121 8)(pt 176 8))
		(line (pt 92 12)(pt 92 4))
		(line (pt 117 4)(pt 121 8))
		(line (pt 117 12)(pt 121 8))
	)
	(text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 216 120 384 136)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "CLR" (rect 5 0 25 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 216 152 384 168)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "CLK" (rect 5 0 25 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 216 136 384 152)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "OI" (rect 5 0 15 17)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 792 64 970 80)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "BUS_OUT[15..0]" (rect 90 0 172 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 528 48 680 160)
	(text "Register_4bit_VHDL" (rect 5 0 105 12)(font "Arial" ))
	(text "inst" (rect 8 96 25 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "A[3..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "A[3..0]" (rect 21 27 54 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLR" (rect 0 0 22 12)(font "Arial" ))
		(text "CLR" (rect 21 43 43 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "LOAD" (rect 0 0 29 12)(font "Arial" ))
		(text "LOAD" (rect 21 59 50 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 75 42 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 152 32)
		(output)
		(text "s[3..0]" (rect 0 0 31 12)(font "Arial" ))
		(text "s[3..0]" (rect 105 27 136 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 96))
	)
)
(symbol
	(rect 520 312 672 424)
	(text "Register_4bit_VHDL" (rect 5 0 105 12)(font "Arial" ))
	(text "inst2" (rect 8 96 30 113)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "A[3..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "A[3..0]" (rect 21 27 54 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLR" (rect 0 0 22 12)(font "Arial" ))
		(text "CLR" (rect 21 43 43 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "LOAD" (rect 0 0 29 12)(font "Arial" ))
		(text "LOAD" (rect 21 59 50 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 75 42 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 152 32)
		(output)
		(text "s[3..0]" (rect 0 0 31 12)(font "Arial" ))
		(text "s[3..0]" (rect 105 27 136 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 96))
	)
)
(symbol
	(rect 512 440 664 552)
	(text "Register_4bit_VHDL" (rect 5 0 105 12)(font "Arial" ))
	(text "inst3" (rect 8 96 30 113)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "A[3..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "A[3..0]" (rect 21 27 54 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLR" (rect 0 0 22 12)(font "Arial" ))
		(text "CLR" (rect 21 43 43 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "LOAD" (rect 0 0 29 12)(font "Arial" ))
		(text "LOAD" (rect 21 59 50 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 75 42 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 152 32)
		(output)
		(text "s[3..0]" (rect 0 0 31 12)(font "Arial" ))
		(text "s[3..0]" (rect 105 27 136 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 96))
	)
)
(symbol
	(rect 528 184 680 296)
	(text "Register_4bit_VHDL" (rect 5 0 105 12)(font "Arial" ))
	(text "inst4" (rect 8 96 31 108)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "A[3..0]" (rect 0 0 33 12)(font "Arial" ))
		(text "A[3..0]" (rect 21 27 54 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "CLR" (rect 0 0 22 12)(font "Arial" ))
		(text "CLR" (rect 21 43 43 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "LOAD" (rect 0 0 29 12)(font "Arial" ))
		(text "LOAD" (rect 21 59 50 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "CLK" (rect 0 0 21 12)(font "Arial" ))
		(text "CLK" (rect 21 75 42 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 152 32)
		(output)
		(text "s[3..0]" (rect 0 0 31 12)(font "Arial" ))
		(text "s[3..0]" (rect 105 27 136 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 96))
	)
)
(connector
	(text "DATA_IN[15..12]" (rect 446 64 523 81)(font "Intel Clear" ))
	(pt 440 80)
	(pt 528 80)
	(bus)
)
(connector
	(text "CLR" (rect 483 80 503 97)(font "Intel Clear" ))
	(pt 528 96)
	(pt 456 96)
)
(connector
	(text "CLK" (rect 483 112 503 129)(font "Intel Clear" ))
	(pt 528 128)
	(pt 456 128)
)
(connector
	(text "BUS_OUT[15..12]" (rect 688 64 770 81)(font "Intel Clear" ))
	(pt 680 80)
	(pt 760 80)
	(bus)
)
(connector
	(text "CLR" (rect 483 216 503 233)(font "Intel Clear" ))
	(pt 528 232)
	(pt 456 232)
)
(connector
	(text "CLK" (rect 483 248 503 265)(font "Intel Clear" ))
	(pt 528 264)
	(pt 456 264)
)
(connector
	(text "CLR" (rect 475 344 495 361)(font "Intel Clear" ))
	(pt 520 360)
	(pt 448 360)
)
(connector
	(text "CLK" (rect 475 376 495 393)(font "Intel Clear" ))
	(pt 520 392)
	(pt 448 392)
)
(connector
	(text "CLR" (rect 467 472 487 489)(font "Intel Clear" ))
	(pt 512 488)
	(pt 440 488)
)
(connector
	(text "CLK" (rect 467 504 487 521)(font "Intel Clear" ))
	(pt 512 520)
	(pt 440 520)
)
(connector
	(text "DATA_IN[11..8]" (rect 446 200 517 217)(font "Intel Clear" ))
	(pt 440 216)
	(pt 528 216)
	(bus)
)
(connector
	(text "BUS_OUT[11..8]" (rect 688 200 764 217)(font "Intel Clear" ))
	(pt 680 216)
	(pt 760 216)
	(bus)
)
(connector
	(text "BUS_OUT[7..4]" (rect 680 328 750 345)(font "Intel Clear" ))
	(pt 672 344)
	(pt 752 344)
	(bus)
)
(connector
	(text "BUS_OUT[3..0]" (rect 672 456 742 473)(font "Intel Clear" ))
	(pt 664 472)
	(pt 744 472)
	(bus)
)
(connector
	(text "DATA_IN[7..4]" (rect 438 328 504 345)(font "Intel Clear" ))
	(pt 432 344)
	(pt 520 344)
	(bus)
)
(connector
	(text "DATA_IN[3..0]" (rect 430 456 496 473)(font "Intel Clear" ))
	(pt 424 472)
	(pt 512 472)
	(bus)
)
(connector
	(pt 384 128)
	(pt 392 128)
)
(connector
	(pt 384 144)
	(pt 392 144)
)
(connector
	(pt 384 160)
	(pt 392 160)
)
(connector
	(pt 384 80)
	(pt 392 80)
	(bus)
)
(connector
	(pt 792 72)
	(pt 784 72)
	(bus)
)
(connector
	(text "OI" (rect 483 96 493 113)(font "Intel Clear" ))
	(pt 528 112)
	(pt 456 112)
)
(connector
	(text "OI" (rect 483 232 493 249)(font "Intel Clear" ))
	(pt 528 248)
	(pt 456 248)
)
(connector
	(text "OI" (rect 475 360 485 377)(font "Intel Clear" ))
	(pt 520 376)
	(pt 448 376)
)
(connector
	(text "OI" (rect 467 488 477 505)(font "Intel Clear" ))
	(pt 512 504)
	(pt 440 504)
)
