============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sun Oct 30 21:10:51 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(208)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(210)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(212)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 208 in ../../RTL/image_process.v(242)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 210 in ../../RTL/image_process.v(243)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 211 in ../../RTL/image_process.v(244)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 212 in ../../RTL/image_process.v(245)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post3_frame_clken' is used before its declaration in ../../RTL/image_process.v(79)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(45)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(147)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(148)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 31 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net figuredata[19] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net figuredata[18] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net figuredata[17] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net figuredata[16] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net figuredata[15] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net figuredata[14] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net figuredata[13] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net figuredata[12] will be merged to another kept net figuredata[11]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6349 instances
RUN-0007 : 2408 luts, 2448 seqs, 971 mslices, 336 lslices, 144 pads, 14 brams, 19 dsps
RUN-1001 : There are total 7755 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 5250 nets have 2 pins
RUN-1001 : 1628 nets have [3 - 5] pins
RUN-1001 : 686 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     251     
RUN-1001 :   No   |  No   |  Yes  |    1425     
RUN-1001 :   No   |  Yes  |  No   |     135     
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     581     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    60   |  35   |    104     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6347 instances, 2408 luts, 2448 seqs, 1307 slices, 224 macros(1307 instances: 971 mslices 336 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1808 pins
PHY-0007 : Cell area utilization is 25%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30161, tnet num: 7753, tinst num: 6347, tnode num: 37909, tedge num: 52785.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.174085s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.8%)

RUN-1004 : used memory is 266 MB, reserved memory is 246 MB, peak memory is 266 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.329174s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (99.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.95385e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6347.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.32804e+06, overlap = 72
PHY-3002 : Step(2): len = 1.12017e+06, overlap = 77.5312
PHY-3002 : Step(3): len = 725681, overlap = 88.2812
PHY-3002 : Step(4): len = 600358, overlap = 91.2812
PHY-3002 : Step(5): len = 505886, overlap = 99.6875
PHY-3002 : Step(6): len = 444933, overlap = 113.5
PHY-3002 : Step(7): len = 395141, overlap = 129.219
PHY-3002 : Step(8): len = 351020, overlap = 148.219
PHY-3002 : Step(9): len = 324279, overlap = 163.094
PHY-3002 : Step(10): len = 298509, overlap = 180.469
PHY-3002 : Step(11): len = 269350, overlap = 194.844
PHY-3002 : Step(12): len = 248610, overlap = 204.844
PHY-3002 : Step(13): len = 234370, overlap = 215.219
PHY-3002 : Step(14): len = 210249, overlap = 233.531
PHY-3002 : Step(15): len = 198652, overlap = 248.656
PHY-3002 : Step(16): len = 193795, overlap = 267.656
PHY-3002 : Step(17): len = 184235, overlap = 295.188
PHY-3002 : Step(18): len = 176965, overlap = 321.125
PHY-3002 : Step(19): len = 170433, overlap = 333.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.26622e-06
PHY-3002 : Step(20): len = 176236, overlap = 312.094
PHY-3002 : Step(21): len = 183677, overlap = 287.344
PHY-3002 : Step(22): len = 195484, overlap = 245.875
PHY-3002 : Step(23): len = 204828, overlap = 231.625
PHY-3002 : Step(24): len = 199648, overlap = 195.562
PHY-3002 : Step(25): len = 196862, overlap = 172.719
PHY-3002 : Step(26): len = 193517, overlap = 170.156
PHY-3002 : Step(27): len = 191842, overlap = 149.625
PHY-3002 : Step(28): len = 184906, overlap = 130.344
PHY-3002 : Step(29): len = 185751, overlap = 127.406
PHY-3002 : Step(30): len = 178831, overlap = 130.75
PHY-3002 : Step(31): len = 178695, overlap = 129.281
PHY-3002 : Step(32): len = 176149, overlap = 122.281
PHY-3002 : Step(33): len = 175529, overlap = 118.188
PHY-3002 : Step(34): len = 170262, overlap = 128.656
PHY-3002 : Step(35): len = 165620, overlap = 131.312
PHY-3002 : Step(36): len = 163787, overlap = 135.844
PHY-3002 : Step(37): len = 161791, overlap = 131.656
PHY-3002 : Step(38): len = 160998, overlap = 125.281
PHY-3002 : Step(39): len = 158455, overlap = 128.312
PHY-3002 : Step(40): len = 159666, overlap = 123.656
PHY-3002 : Step(41): len = 156342, overlap = 118.844
PHY-3002 : Step(42): len = 156434, overlap = 112.719
PHY-3002 : Step(43): len = 153160, overlap = 111.531
PHY-3002 : Step(44): len = 152708, overlap = 109.031
PHY-3002 : Step(45): len = 152466, overlap = 102.156
PHY-3002 : Step(46): len = 149525, overlap = 95.75
PHY-3002 : Step(47): len = 149635, overlap = 96.4688
PHY-3002 : Step(48): len = 147553, overlap = 95.875
PHY-3002 : Step(49): len = 147389, overlap = 100
PHY-3002 : Step(50): len = 146802, overlap = 105.188
PHY-3002 : Step(51): len = 145682, overlap = 104.188
PHY-3002 : Step(52): len = 144938, overlap = 102.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.85324e-05
PHY-3002 : Step(53): len = 144319, overlap = 103.281
PHY-3002 : Step(54): len = 144487, overlap = 103.531
PHY-3002 : Step(55): len = 144782, overlap = 106.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.55014e-05
PHY-3002 : Step(56): len = 146937, overlap = 101.031
PHY-3002 : Step(57): len = 147021, overlap = 100.781
PHY-3002 : Step(58): len = 147734, overlap = 98
PHY-3002 : Step(59): len = 148032, overlap = 100.25
PHY-3002 : Step(60): len = 153046, overlap = 89.5938
PHY-3002 : Step(61): len = 155422, overlap = 86.2812
PHY-3002 : Step(62): len = 158398, overlap = 99.5625
PHY-3002 : Step(63): len = 160275, overlap = 100.594
PHY-3002 : Step(64): len = 160898, overlap = 96.3438
PHY-3002 : Step(65): len = 161543, overlap = 99.8125
PHY-3002 : Step(66): len = 163438, overlap = 99.875
PHY-3002 : Step(67): len = 164511, overlap = 90.375
PHY-3002 : Step(68): len = 165543, overlap = 90.7188
PHY-3002 : Step(69): len = 165364, overlap = 85.1875
PHY-3002 : Step(70): len = 164495, overlap = 84.125
PHY-3002 : Step(71): len = 164414, overlap = 84.5938
PHY-3002 : Step(72): len = 165386, overlap = 73.5312
PHY-3002 : Step(73): len = 166031, overlap = 73.0938
PHY-3002 : Step(74): len = 165629, overlap = 72.6875
PHY-3002 : Step(75): len = 165083, overlap = 73.6875
PHY-3002 : Step(76): len = 164411, overlap = 73.5625
PHY-3002 : Step(77): len = 164120, overlap = 69.4062
PHY-3002 : Step(78): len = 164140, overlap = 68.1562
PHY-3002 : Step(79): len = 163085, overlap = 67.3438
PHY-3002 : Step(80): len = 162623, overlap = 65.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.10027e-05
PHY-3002 : Step(81): len = 164523, overlap = 63.25
PHY-3002 : Step(82): len = 164724, overlap = 63.25
PHY-3002 : Step(83): len = 165849, overlap = 65.1562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.026582s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (293.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7755.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 238120, over cnt = 834(2%), over = 3777, worst = 39
PHY-1001 : End global iterations;  0.371824s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (134.5%)

PHY-1001 : Congestion index: top1 = 61.81, top5 = 42.58, top10 = 34.11, top15 = 29.10.
PHY-3001 : End congestion estimation;  0.482712s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (126.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.193812s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.92743e-06
PHY-3002 : Step(84): len = 203405, overlap = 62.0625
PHY-3002 : Step(85): len = 203578, overlap = 71.3438
PHY-3002 : Step(86): len = 190147, overlap = 73.25
PHY-3002 : Step(87): len = 190300, overlap = 75.6875
PHY-3002 : Step(88): len = 183230, overlap = 72.9062
PHY-3002 : Step(89): len = 182849, overlap = 75.5625
PHY-3002 : Step(90): len = 183069, overlap = 77.5625
PHY-3002 : Step(91): len = 178813, overlap = 78.5938
PHY-3002 : Step(92): len = 178780, overlap = 78.5938
PHY-3002 : Step(93): len = 178901, overlap = 79.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.85485e-06
PHY-3002 : Step(94): len = 177897, overlap = 78.5312
PHY-3002 : Step(95): len = 177951, overlap = 78.7188
PHY-3002 : Step(96): len = 180291, overlap = 75.3125
PHY-3002 : Step(97): len = 181196, overlap = 70.5938
PHY-3002 : Step(98): len = 181478, overlap = 70.7812
PHY-3002 : Step(99): len = 178731, overlap = 66.0312
PHY-3002 : Step(100): len = 178960, overlap = 64.8125
PHY-3002 : Step(101): len = 178715, overlap = 60.8125
PHY-3002 : Step(102): len = 177650, overlap = 55.5938
PHY-3002 : Step(103): len = 176008, overlap = 56.2812
PHY-3002 : Step(104): len = 172607, overlap = 59.75
PHY-3002 : Step(105): len = 172434, overlap = 60.4375
PHY-3002 : Step(106): len = 171156, overlap = 59.25
PHY-3002 : Step(107): len = 168146, overlap = 61.0312
PHY-3002 : Step(108): len = 168018, overlap = 61
PHY-3002 : Step(109): len = 167975, overlap = 61.4688
PHY-3002 : Step(110): len = 166373, overlap = 64.375
PHY-3002 : Step(111): len = 166321, overlap = 65.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.97097e-05
PHY-3002 : Step(112): len = 169726, overlap = 51.7812
PHY-3002 : Step(113): len = 169726, overlap = 51.7812
PHY-3002 : Step(114): len = 168972, overlap = 52.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.86196e-05
PHY-3002 : Step(115): len = 179183, overlap = 50.9062
PHY-3002 : Step(116): len = 179818, overlap = 51.7188
PHY-3002 : Step(117): len = 179912, overlap = 49.1562
PHY-3002 : Step(118): len = 180082, overlap = 49.7812
PHY-3002 : Step(119): len = 180663, overlap = 49.2812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 173/7755.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 203544, over cnt = 852(2%), over = 3842, worst = 36
PHY-1001 : End global iterations;  0.348291s wall, 0.546875s user + 0.078125s system = 0.625000s CPU (179.4%)

PHY-1001 : Congestion index: top1 = 53.30, top5 = 40.20, top10 = 32.86, top15 = 28.12.
PHY-3001 : End congestion estimation;  0.463674s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (158.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174522s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.9233e-05
PHY-3002 : Step(120): len = 179719, overlap = 245.281
PHY-3002 : Step(121): len = 179863, overlap = 242.688
PHY-3002 : Step(122): len = 186484, overlap = 188.125
PHY-3002 : Step(123): len = 188827, overlap = 165.625
PHY-3002 : Step(124): len = 189758, overlap = 163.875
PHY-3002 : Step(125): len = 191302, overlap = 139.219
PHY-3002 : Step(126): len = 190335, overlap = 123.438
PHY-3002 : Step(127): len = 190167, overlap = 122.5
PHY-3002 : Step(128): len = 190149, overlap = 122.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.84661e-05
PHY-3002 : Step(129): len = 193626, overlap = 114.281
PHY-3002 : Step(130): len = 193931, overlap = 113.406
PHY-3002 : Step(131): len = 199871, overlap = 89.0312
PHY-3002 : Step(132): len = 201634, overlap = 84.8438
PHY-3002 : Step(133): len = 205304, overlap = 68.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000116932
PHY-3002 : Step(134): len = 207677, overlap = 62.8438
PHY-3002 : Step(135): len = 208374, overlap = 61.9375
PHY-3002 : Step(136): len = 212426, overlap = 56.8438
PHY-3002 : Step(137): len = 213436, overlap = 48.4375
PHY-3002 : Step(138): len = 213748, overlap = 48.125
PHY-3002 : Step(139): len = 214643, overlap = 48.4062
PHY-3002 : Step(140): len = 213915, overlap = 44.6875
PHY-3002 : Step(141): len = 213915, overlap = 44.6875
PHY-3002 : Step(142): len = 213318, overlap = 47.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000233864
PHY-3002 : Step(143): len = 218685, overlap = 45.875
PHY-3002 : Step(144): len = 225222, overlap = 41.5625
PHY-3002 : Step(145): len = 230946, overlap = 41.3125
PHY-3002 : Step(146): len = 230757, overlap = 37.0625
PHY-3002 : Step(147): len = 230106, overlap = 35.9375
PHY-3002 : Step(148): len = 230548, overlap = 36.0312
PHY-3002 : Step(149): len = 230957, overlap = 34.6562
PHY-3002 : Step(150): len = 230193, overlap = 35.6562
PHY-3002 : Step(151): len = 229796, overlap = 37.1875
PHY-3002 : Step(152): len = 228944, overlap = 38.8125
PHY-3002 : Step(153): len = 227995, overlap = 39.5625
PHY-3002 : Step(154): len = 227348, overlap = 40.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000467729
PHY-3002 : Step(155): len = 230414, overlap = 37.5938
PHY-3002 : Step(156): len = 232422, overlap = 36.4375
PHY-3002 : Step(157): len = 233828, overlap = 35.3125
PHY-3002 : Step(158): len = 235545, overlap = 33.6875
PHY-3002 : Step(159): len = 238853, overlap = 34.125
PHY-3002 : Step(160): len = 241397, overlap = 30.375
PHY-3002 : Step(161): len = 242777, overlap = 27.1875
PHY-3002 : Step(162): len = 243563, overlap = 24.1562
PHY-3002 : Step(163): len = 243586, overlap = 24.0312
PHY-3002 : Step(164): len = 243291, overlap = 24.8125
PHY-3002 : Step(165): len = 242833, overlap = 24.0938
PHY-3002 : Step(166): len = 242475, overlap = 23.875
PHY-3002 : Step(167): len = 242413, overlap = 23.0625
PHY-3002 : Step(168): len = 242426, overlap = 20.9375
PHY-3002 : Step(169): len = 242389, overlap = 20.75
PHY-3002 : Step(170): len = 242207, overlap = 21
PHY-3002 : Step(171): len = 242135, overlap = 18.25
PHY-3002 : Step(172): len = 242081, overlap = 17.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000935457
PHY-3002 : Step(173): len = 243908, overlap = 17.9688
PHY-3002 : Step(174): len = 245692, overlap = 18.5312
PHY-3002 : Step(175): len = 248115, overlap = 19.0938
PHY-3002 : Step(176): len = 250297, overlap = 17.4062
PHY-3002 : Step(177): len = 251819, overlap = 17.25
PHY-3002 : Step(178): len = 252951, overlap = 17.1562
PHY-3002 : Step(179): len = 254202, overlap = 19.1875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00187091
PHY-3002 : Step(180): len = 255166, overlap = 19
PHY-3002 : Step(181): len = 256370, overlap = 18.875
PHY-3002 : Step(182): len = 257839, overlap = 18.5625
PHY-3002 : Step(183): len = 259624, overlap = 18
PHY-3002 : Step(184): len = 260974, overlap = 18.1875
PHY-3002 : Step(185): len = 262610, overlap = 19.5312
PHY-3002 : Step(186): len = 263950, overlap = 18.5938
PHY-3002 : Step(187): len = 266130, overlap = 17.875
PHY-3002 : Step(188): len = 267597, overlap = 17.7188
PHY-3002 : Step(189): len = 268662, overlap = 17.0625
PHY-3002 : Step(190): len = 269562, overlap = 17.125
PHY-3002 : Step(191): len = 270104, overlap = 16.5938
PHY-3002 : Step(192): len = 270465, overlap = 17.1562
PHY-3002 : Step(193): len = 270816, overlap = 17.25
PHY-3002 : Step(194): len = 270959, overlap = 17.5625
PHY-3002 : Step(195): len = 271137, overlap = 16.875
PHY-3002 : Step(196): len = 271278, overlap = 17.7188
PHY-3002 : Step(197): len = 271377, overlap = 17.9062
PHY-3002 : Step(198): len = 271320, overlap = 17.7188
PHY-3002 : Step(199): len = 271106, overlap = 16.9062
PHY-3002 : Step(200): len = 270950, overlap = 16.375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00374183
PHY-3002 : Step(201): len = 271519, overlap = 16.125
PHY-3002 : Step(202): len = 272451, overlap = 16.2812
PHY-3002 : Step(203): len = 273161, overlap = 15.7812
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 30161, tnet num: 7753, tinst num: 6347, tnode num: 37909, tedge num: 52785.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.304690s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (98.2%)

RUN-1004 : used memory is 305 MB, reserved memory is 286 MB, peak memory is 320 MB
OPT-1001 : Total overflow 177.72 peak overflow 2.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 98/7755.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 323744, over cnt = 1034(2%), over = 2985, worst = 17
PHY-1001 : End global iterations;  0.514902s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (157.8%)

PHY-1001 : Congestion index: top1 = 42.54, top5 = 33.85, top10 = 29.62, top15 = 26.93.
PHY-1001 : End incremental global routing;  0.633147s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (145.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.196361s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (103.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.953859s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (131.0%)

OPT-1001 : Current memory(MB): used = 314, reserve = 296, peak = 320.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6494/7755.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 323744, over cnt = 1034(2%), over = 2985, worst = 17
PHY-1002 : len = 333720, over cnt = 609(1%), over = 1480, worst = 17
PHY-1002 : len = 341224, over cnt = 208(0%), over = 489, worst = 11
PHY-1002 : len = 343240, over cnt = 124(0%), over = 282, worst = 9
PHY-1002 : len = 345744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.415139s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (139.3%)

PHY-1001 : Congestion index: top1 = 37.11, top5 = 30.72, top10 = 27.44, top15 = 25.27.
OPT-1001 : End congestion update;  0.528990s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (132.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7753 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.144542s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.3%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.673677s wall, 0.843750s user + 0.000000s system = 0.843750s CPU (125.2%)

OPT-1001 : Current memory(MB): used = 317, reserve = 299, peak = 320.
OPT-1001 : End physical optimization;  2.992058s wall, 3.578125s user + 0.031250s system = 3.609375s CPU (120.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2408 LUT to BLE ...
SYN-4008 : Packed 2408 LUT and 1353 SEQ to BLE.
SYN-4003 : Packing 1095 remaining SEQ's ...
SYN-4005 : Packed 521 SEQ with LUT/SLICE
SYN-4006 : 697 single LUT's are left
SYN-4006 : 574 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2982/5987 primitive instances ...
PHY-3001 : End packing;  0.294075s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (101.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3215 instances
RUN-1001 : 1514 mslices, 1515 lslices, 144 pads, 14 brams, 19 dsps
RUN-1001 : There are total 6470 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 3950 nets have 2 pins
RUN-1001 : 1630 nets have [3 - 5] pins
RUN-1001 : 703 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 3213 instances, 3029 slices, 224 macros(1307 instances: 971 mslices 336 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1044 pins
PHY-3001 : Cell area utilization is 37%
PHY-3001 : After packing: Len = 269814, Over = 39.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3245/6470.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 331904, over cnt = 312(0%), over = 441, worst = 5
PHY-1002 : len = 332968, over cnt = 177(0%), over = 225, worst = 4
PHY-1002 : len = 334200, over cnt = 89(0%), over = 101, worst = 2
PHY-1002 : len = 334856, over cnt = 27(0%), over = 30, worst = 2
PHY-1002 : len = 335128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.503985s wall, 0.671875s user + 0.109375s system = 0.781250s CPU (155.0%)

PHY-1001 : Congestion index: top1 = 34.78, top5 = 29.00, top10 = 25.61, top15 = 23.55.
PHY-3001 : End congestion estimation;  0.647540s wall, 0.828125s user + 0.109375s system = 0.937500s CPU (144.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26027, tnet num: 6468, tinst num: 3213, tnode num: 31732, tedge num: 48161.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.318297s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (99.6%)

RUN-1004 : used memory is 323 MB, reserved memory is 305 MB, peak memory is 323 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.498734s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.81243e-05
PHY-3002 : Step(204): len = 257772, overlap = 38.25
PHY-3002 : Step(205): len = 248700, overlap = 43.5
PHY-3002 : Step(206): len = 236761, overlap = 47.5
PHY-3002 : Step(207): len = 231091, overlap = 53
PHY-3002 : Step(208): len = 229146, overlap = 52.75
PHY-3002 : Step(209): len = 226758, overlap = 54.75
PHY-3002 : Step(210): len = 226163, overlap = 57.75
PHY-3002 : Step(211): len = 224689, overlap = 61.75
PHY-3002 : Step(212): len = 223571, overlap = 67.25
PHY-3002 : Step(213): len = 222323, overlap = 72
PHY-3002 : Step(214): len = 221594, overlap = 71
PHY-3002 : Step(215): len = 220750, overlap = 71
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.62487e-05
PHY-3002 : Step(216): len = 227254, overlap = 63.25
PHY-3002 : Step(217): len = 229901, overlap = 60.75
PHY-3002 : Step(218): len = 232597, overlap = 53.5
PHY-3002 : Step(219): len = 233947, overlap = 50.25
PHY-3002 : Step(220): len = 235618, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000192497
PHY-3002 : Step(221): len = 240952, overlap = 43.25
PHY-3002 : Step(222): len = 243121, overlap = 41
PHY-3002 : Step(223): len = 249238, overlap = 36
PHY-3002 : Step(224): len = 252153, overlap = 35.25
PHY-3002 : Step(225): len = 253772, overlap = 29.25
PHY-3002 : Step(226): len = 254012, overlap = 28.25
PHY-3002 : Step(227): len = 254080, overlap = 23.25
PHY-3002 : Step(228): len = 253680, overlap = 24.25
PHY-3002 : Step(229): len = 253663, overlap = 24.25
PHY-3002 : Step(230): len = 253694, overlap = 24.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000384995
PHY-3002 : Step(231): len = 258052, overlap = 23.5
PHY-3002 : Step(232): len = 262613, overlap = 23.5
PHY-3002 : Step(233): len = 264313, overlap = 23
PHY-3002 : Step(234): len = 264298, overlap = 23.25
PHY-3002 : Step(235): len = 264419, overlap = 24
PHY-3002 : Step(236): len = 265219, overlap = 21.5
PHY-3002 : Step(237): len = 266792, overlap = 21.5
PHY-3002 : Step(238): len = 268101, overlap = 21
PHY-3002 : Step(239): len = 268479, overlap = 21.5
PHY-3002 : Step(240): len = 268286, overlap = 23
PHY-3002 : Step(241): len = 268092, overlap = 22
PHY-3002 : Step(242): len = 267873, overlap = 21.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000730044
PHY-3002 : Step(243): len = 270928, overlap = 21.5
PHY-3002 : Step(244): len = 273250, overlap = 18.25
PHY-3002 : Step(245): len = 274532, overlap = 19
PHY-3002 : Step(246): len = 275444, overlap = 17.75
PHY-3002 : Step(247): len = 275656, overlap = 18
PHY-3002 : Step(248): len = 275787, overlap = 17.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00124498
PHY-3002 : Step(249): len = 278079, overlap = 17.75
PHY-3002 : Step(250): len = 279540, overlap = 18.5
PHY-3002 : Step(251): len = 281163, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.913805s wall, 0.765625s user + 1.703125s system = 2.468750s CPU (270.2%)

PHY-3001 : Trial Legalized: Len = 293354
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 186/6470.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 352144, over cnt = 403(1%), over = 630, worst = 6
PHY-1002 : len = 354408, over cnt = 197(0%), over = 271, worst = 5
PHY-1002 : len = 355936, over cnt = 91(0%), over = 118, worst = 4
PHY-1002 : len = 356688, over cnt = 32(0%), over = 37, worst = 2
PHY-1002 : len = 357072, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.900795s wall, 1.421875s user + 0.125000s system = 1.546875s CPU (171.7%)

PHY-1001 : Congestion index: top1 = 34.33, top5 = 28.29, top10 = 25.39, top15 = 23.49.
PHY-3001 : End congestion estimation;  1.056858s wall, 1.562500s user + 0.125000s system = 1.687500s CPU (159.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177270s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114184
PHY-3002 : Step(252): len = 278664, overlap = 1.5
PHY-3002 : Step(253): len = 268713, overlap = 9.25
PHY-3002 : Step(254): len = 267563, overlap = 10.25
PHY-3002 : Step(255): len = 267569, overlap = 8.75
PHY-3002 : Step(256): len = 267157, overlap = 8.75
PHY-3002 : Step(257): len = 266854, overlap = 11.5
PHY-3002 : Step(258): len = 266210, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010818s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 271708, Over = 0
PHY-3001 : Spreading special nets. 25 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023477s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (66.6%)

PHY-3001 : 29 instances has been re-located, deltaX = 4, deltaY = 22, maxDist = 2.
PHY-3001 : Final: Len = 272164, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26027, tnet num: 6468, tinst num: 3213, tnode num: 31732, tedge num: 48161.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.381135s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (99.6%)

RUN-1004 : used memory is 324 MB, reserved memory is 308 MB, peak memory is 333 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1986/6470.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 333568, over cnt = 372(1%), over = 524, worst = 8
PHY-1002 : len = 335456, over cnt = 186(0%), over = 225, worst = 4
PHY-1002 : len = 336960, over cnt = 70(0%), over = 85, worst = 3
PHY-1002 : len = 337576, over cnt = 10(0%), over = 14, worst = 2
PHY-1002 : len = 337744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.767036s wall, 1.140625s user + 0.031250s system = 1.171875s CPU (152.8%)

PHY-1001 : Congestion index: top1 = 33.58, top5 = 27.74, top10 = 24.84, top15 = 22.99.
PHY-1001 : End incremental global routing;  0.917036s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (143.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.180676s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.224841s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (132.7%)

OPT-1001 : Current memory(MB): used = 328, reserve = 311, peak = 333.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5565/6470.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.040729s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (76.7%)

PHY-1001 : Congestion index: top1 = 33.58, top5 = 27.74, top10 = 24.84, top15 = 22.99.
OPT-1001 : End congestion update;  0.165318s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131150s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.3%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.296604s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 330, reserve = 313, peak = 333.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131199s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5565/6470.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.043521s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.7%)

PHY-1001 : Congestion index: top1 = 33.58, top5 = 27.74, top10 = 24.84, top15 = 22.99.
PHY-1001 : End incremental global routing;  0.170483s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (91.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.170981s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.5%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5565/6470.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 337744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045664s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 33.58, top5 = 27.74, top10 = 24.84, top15 = 22.99.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.127716s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (110.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 33.068966
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.729468s wall, 4.109375s user + 0.031250s system = 4.140625s CPU (111.0%)

RUN-1003 : finish command "place" in  24.255292s wall, 43.453125s user + 12.781250s system = 56.234375s CPU (231.8%)

RUN-1004 : used memory is 303 MB, reserved memory is 285 MB, peak memory is 333 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3215 instances
RUN-1001 : 1514 mslices, 1515 lslices, 144 pads, 14 brams, 19 dsps
RUN-1001 : There are total 6470 nets
RUN-6004 WARNING: There are 44 nets with only 1 pin.
RUN-1001 : 3950 nets have 2 pins
RUN-1001 : 1630 nets have [3 - 5] pins
RUN-1001 : 703 nets have [6 - 10] pins
RUN-1001 : 81 nets have [11 - 20] pins
RUN-1001 : 51 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 26027, tnet num: 6468, tinst num: 3213, tnode num: 31732, tedge num: 48161.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.402423s wall, 1.406250s user + 0.000000s system = 1.406250s CPU (100.3%)

RUN-1004 : used memory is 321 MB, reserved memory is 304 MB, peak memory is 355 MB
PHY-1001 : 1514 mslices, 1515 lslices, 144 pads, 14 brams, 19 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6468 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 324344, over cnt = 481(1%), over = 741, worst = 8
PHY-1002 : len = 326976, over cnt = 284(0%), over = 374, worst = 5
PHY-1002 : len = 329392, over cnt = 117(0%), over = 148, worst = 3
PHY-1002 : len = 331000, over cnt = 4(0%), over = 6, worst = 2
PHY-1002 : len = 331096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.859020s wall, 1.406250s user + 0.062500s system = 1.468750s CPU (171.0%)

PHY-1001 : Congestion index: top1 = 32.97, top5 = 27.67, top10 = 24.77, top15 = 22.92.
PHY-1001 : End global routing;  0.995370s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (161.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 356, reserve = 339, peak = 356.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[10] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[9] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[8] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_02[7] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 607, reserve = 593, peak = 607.
PHY-1001 : End build detailed router design. 3.952223s wall, 3.859375s user + 0.093750s system = 3.953125s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 98016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.338609s wall, 4.312500s user + 0.031250s system = 4.343750s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 640, reserve = 627, peak = 640.
PHY-1001 : End phase 1; 4.345078s wall, 4.312500s user + 0.031250s system = 4.343750s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2490 net; 3.223672s wall, 3.234375s user + 0.000000s system = 3.234375s CPU (100.3%)

PHY-1022 : len = 880752, over cnt = 95(0%), over = 95, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 644, reserve = 631, peak = 644.
PHY-1001 : End initial routed; 13.041134s wall, 23.296875s user + 0.171875s system = 23.468750s CPU (180.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5274(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.680009s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.5%)

PHY-1001 : Current memory(MB): used = 652, reserve = 639, peak = 652.
PHY-1001 : End phase 2; 14.721213s wall, 24.968750s user + 0.171875s system = 25.140625s CPU (170.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 880752, over cnt = 95(0%), over = 95, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.023158s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 880280, over cnt = 17(0%), over = 17, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.099626s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (188.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 880184, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.059549s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (131.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 880136, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.060800s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5274(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.677088s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 16 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.774913s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (100.8%)

PHY-1001 : Current memory(MB): used = 685, reserve = 673, peak = 685.
PHY-1001 : End phase 3; 2.862519s wall, 2.953125s user + 0.000000s system = 2.953125s CPU (103.2%)

PHY-1003 : Routed, final wirelength = 880136
PHY-1001 : Current memory(MB): used = 686, reserve = 674, peak = 686.
PHY-1001 : End export database. 0.022956s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (136.1%)

PHY-1001 : End detail routing;  26.190938s wall, 36.390625s user + 0.312500s system = 36.703125s CPU (140.1%)

RUN-1003 : finish command "route" in  28.855269s wall, 39.593750s user + 0.390625s system = 39.984375s CPU (138.6%)

RUN-1004 : used memory is 620 MB, reserved memory is 607 MB, peak memory is 686 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5161   out of  19600   26.33%
#reg                     2457   out of  19600   12.54%
#le                      5734
  #lut only              3277   out of   5734   57.15%
  #reg only               573   out of   5734    9.99%
  #lut&reg               1884   out of   5734   32.86%
#dsp                       19   out of     29   65.52%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                             Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                  1157
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                               192
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                               47
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                               22
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_cam_vga_out/lt4_syn_58.q1                                        21
#6        u_camera_init/divider2[7]                                  GCLK               mslice             u_cam_vga_out/lt4_syn_58.q0                                        17
#7        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_select/mode[3]_syn_33.f1                                   13
#8        u_image_process/wrreq                                      GCLK               mslice             u_image_process/post_img_Sobel_Erosion_Dilation_b1[13]_syn_5.f0    11
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                   6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                               0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5734   |3854    |1307    |2457    |14      |19      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |645    |444     |108     |384     |2       |0       |
|    command1                          |command                                    |51     |51      |0       |45      |0       |0       |
|    control1                          |control_interface                          |104    |60      |24      |49      |0       |0       |
|    data_path1                        |sdr_data_path                              |1      |1       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |87      |18      |99      |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |87      |18      |99      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |29      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |29      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |129    |66      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |129    |66      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |42     |21      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |22      |0       |31      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |156    |88      |64      |36      |0       |0       |
|  u_camera_init                       |camera_init                                |568    |551     |9       |81      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |174    |172     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |93     |46      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |3949   |2477    |1037    |1790    |12      |19      |
|    u_Dilation_Detector               |Dilation_Detector                          |172    |114     |45      |84      |2       |0       |
|      u_three_martix_4                |three_martix                               |157    |102     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |164    |104     |45      |78      |2       |0       |
|      u_three_martix_3                |three_martix                               |156    |100     |45      |70      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |1329   |877     |306     |685     |0       |15      |
|      u_Divider_1                     |Divider                                    |167    |100     |32      |93      |0       |0       |
|      u_Divider_2                     |Divider                                    |113    |64      |32      |43      |0       |0       |
|      u_Divider_3                     |Divider                                    |167    |88      |33      |97      |0       |0       |
|      u_Divider_4                     |Divider                                    |122    |77      |32      |50      |0       |0       |
|      u_Divider_5                     |Divider                                    |118    |66      |32      |45      |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |169    |114     |45      |71      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |9      |7       |0       |9       |0       |0       |
|      u_three_martix                  |three_martix                               |160    |107     |45      |62      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |741    |451     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |505    |315     |190     |127     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |30      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |52     |32      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |136     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |730    |417     |235     |264     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |494    |304     |190     |126     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |86     |56      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |10      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |16      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |67     |37      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |236    |113     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |85     |41      |14      |61      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |371    |212     |92      |173     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |144    |97      |47      |42      |0       |0       |
|      u_three_martix_2                |three_martix                               |227    |115     |45      |131     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|  u_image_select                      |image_select                               |174    |135     |36      |62      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_vga_display                       |vga_display                                |102    |78      |24      |36      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3881  
    #2          2       821   
    #3          3       445   
    #4          4       316   
    #5        5-10      723   
    #6        11-50      93   
    #7       51-100      11   
    #8       101-500     6    
    #9        >500       1    
  Average     2.82            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3213
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6470, pip num: 62010
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 16
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3107 valid insts, and 182469 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.297370s wall, 66.093750s user + 0.500000s system = 66.593750s CPU (1257.1%)

RUN-1004 : used memory is 641 MB, reserved memory is 634 MB, peak memory is 807 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221030_211051.log"
