block/INPUTMUX:
  items:
  - name: CTIMER0CAP
    array:
      len: 4
      stride: 4
    byte_offset: 32
  - name: TIMER0TRIG
    byte_offset: 48
    fieldset: regs::TIMER0TRIG
  - name: CTIMER1CAP
    array:
      len: 4
      stride: 4
    byte_offset: 64
  - name: TIMER1TRIG
    byte_offset: 80
    fieldset: regs::TIMER1TRIG
  - name: CTIMER2CAP
    array:
      len: 4
      stride: 4
    byte_offset: 96
  - name: TIMER2TRIG
    byte_offset: 112
    fieldset: regs::TIMER2TRIG
  - name: FREQMEAS_REF
    byte_offset: 384
    fieldset: regs::FREQMEAS_REF
  - name: FREQMEAS_TAR
    byte_offset: 388
    fieldset: regs::FREQMEAS_TAR
  - name: CTIMER3CAP
    array:
      len: 4
      stride: 4
    byte_offset: 416
  - name: TIMER3TRIG
    byte_offset: 432
    fieldset: regs::TIMER3TRIG
  - name: CTIMER4CAP
    array:
      len: 4
      stride: 4
    byte_offset: 448
  - name: TIMER4TRIG
    byte_offset: 464
    fieldset: regs::TIMER4TRIG
  - name: AOI1_INPUT
    array:
      len: 16
      stride: 4
    byte_offset: 512
  - name: CMP0_TRIG
    byte_offset: 608
    fieldset: regs::CMP0_TRIG
  - name: ADC0_TRIG
    array:
      len: 4
      stride: 4
    byte_offset: 640
  - name: ADC1_TRIG
    array:
      len: 4
      stride: 4
    byte_offset: 704
  - name: DAC0_TRIG
    byte_offset: 768
    fieldset: regs::DAC0_TRIG
  - name: QDC0_TRIG
    byte_offset: 864
    fieldset: regs::QDC0_TRIG
  - name: QDC0_HOME
    byte_offset: 868
    fieldset: regs::QDC0_HOME
  - name: QDC0_INDEX
    byte_offset: 872
    fieldset: regs::QDC0_INDEX
  - name: QDC0_PHASEB
    byte_offset: 876
    fieldset: regs::QDC0_PHASEB
  - name: QDC0_PHASEA
    byte_offset: 880
    fieldset: regs::QDC0_PHASEA
  - name: QDC0_ICAP1
    byte_offset: 884
    fieldset: regs::QDC0_ICAP1
  - name: QDC0_ICAP2
    byte_offset: 888
    fieldset: regs::QDC0_ICAP2
  - name: QDC0_ICAP3
    byte_offset: 892
    fieldset: regs::QDC0_ICAP3
  - name: QDC1_TRIG
    byte_offset: 896
    fieldset: regs::QDC1_TRIG
  - name: QDC1_HOME
    byte_offset: 900
    fieldset: regs::QDC1_HOME
  - name: QDC1_INDEX
    byte_offset: 904
    fieldset: regs::QDC1_INDEX
  - name: QDC1_PHASEB
    byte_offset: 908
    fieldset: regs::QDC1_PHASEB
  - name: QDC1_PHASEA
    byte_offset: 912
    fieldset: regs::QDC1_PHASEA
  - name: QDC1_ICAP1
    byte_offset: 916
    fieldset: regs::QDC1_ICAP1
  - name: QDC1_ICAP2
    byte_offset: 920
    fieldset: regs::QDC1_ICAP2
  - name: QDC1_ICAP3
    byte_offset: 924
    fieldset: regs::QDC1_ICAP3
  - name: FLEXPWM0_SM0_EXTA0
    byte_offset: 928
    fieldset: regs::FLEXPWM0_SM0_EXTA0
  - name: FLEXPWM0_SM0_EXTSYNC
    byte_offset: 932
    fieldset: regs::FLEXPWM0_SM0_EXTSYNC
  - name: FLEXPWM0_SM1_EXTA
    byte_offset: 936
    fieldset: regs::FLEXPWM0_SM1_EXTA
  - name: FLEXPWM0_SM1_EXTSYNC
    byte_offset: 940
    fieldset: regs::FLEXPWM0_SM1_EXTSYNC
  - name: FLEXPWM0_SM2_EXTA
    byte_offset: 944
    fieldset: regs::FLEXPWM0_SM2_EXTA
  - name: FLEXPWM0_SM2_EXTSYNC
    byte_offset: 948
    fieldset: regs::FLEXPWM0_SM2_EXTSYNC
  - name: FLEXPWM0_FAULT
    array:
      len: 4
      stride: 4
    byte_offset: 960
    fieldset: regs::FLEXPWM0_FAULT
  - name: FLEXPWM0_FORCE
    byte_offset: 976
    fieldset: regs::FLEXPWM0_FORCE
  - name: FLEXPWM1_SM0_EXTA0
    byte_offset: 992
    fieldset: regs::FLEXPWM1_SM0_EXTA0
  - name: FLEXPWM1_SM0_EXTSYNC
    byte_offset: 996
    fieldset: regs::FLEXPWM1_SM0_EXTSYNC
  - name: FLEXPWM1_SM1_EXTA
    byte_offset: 1000
    fieldset: regs::FLEXPWM1_SM1_EXTA
  - name: FLEXPWM1_SM1_EXTSYNC
    byte_offset: 1004
    fieldset: regs::FLEXPWM1_SM1_EXTSYNC
  - name: FLEXPWM1_SM2_EXTA
    byte_offset: 1008
    fieldset: regs::FLEXPWM1_SM2_EXTA
  - name: FLEXPWM1_SM2_EXTSYNC
    byte_offset: 1012
    fieldset: regs::FLEXPWM1_SM2_EXTSYNC
  - name: FLEXPWM1_FAULT
    array:
      len: 4
      stride: 4
    byte_offset: 1024
    fieldset: regs::FLEXPWM1_FAULT
  - name: FLEXPWM1_FORCE
    byte_offset: 1040
    fieldset: regs::FLEXPWM1_FORCE
  - name: PWM0_EXT_CLK
    byte_offset: 1056
    fieldset: regs::PWM0_EXT_CLK
  - name: PWM1_EXT_CLK
    byte_offset: 1060
    fieldset: regs::PWM1_EXT_CLK
  - name: AOI0_INPUT
    array:
      len: 16
      stride: 4
    byte_offset: 1088
  - name: USBFS_TRIG
    byte_offset: 1152
    fieldset: regs::USBFS_TRIG
  - name: EXT_TRIG
    array:
      len: 8
      stride: 4
    byte_offset: 1216
  - name: CMP1_TRIG
    byte_offset: 1248
    fieldset: regs::CMP1_TRIG
  - name: LPI2C2_TRIG
    byte_offset: 1344
    fieldset: regs::LPI2C2_TRIG
  - name: OPAMP0_TRIG
    byte_offset: 1408
    fieldset: regs::OPAMP0_TRIG
  - name: LPI2C0_TRIG
    byte_offset: 1440
    fieldset: regs::LPI2C0_TRIG
  - name: LPI2C1_TRIG
    byte_offset: 1472
    fieldset: regs::LPI2C1_TRIG
  - name: LPSPI0_TRIG
    byte_offset: 1504
    fieldset: regs::LPSPI0_TRIG
  - name: LPSPI1_TRIG
    byte_offset: 1536
    fieldset: regs::LPSPI1_TRIG
  - name: LPUART0
    byte_offset: 1568
  - name: LPUART1
    byte_offset: 1600
  - name: LPUART2
    byte_offset: 1632
  - name: LPUART3
    byte_offset: 1664
  - name: LPUART4
    byte_offset: 1696
  - name: FLEXIO_TRIG
    array:
      len: 4
      stride: 4
    byte_offset: 1760
fieldset/regs::ADC0_TRIG:
  description: ADC Trigger input connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::ADC1_TRIG:
  description: ADC Trigger input connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::AOI0_INPUT:
  description: AOI0 trigger input connections 0
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::AOI1_INPUT:
  description: AOI1 trigger input connections 0
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::CMP0_TRIG:
  description: CMP0 input connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::CMP1_TRIG:
  description: CMP1 input connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::CTIMER0CAP:
  description: Capture select register for CTIMER inputs
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::CTIMER1CAP:
  description: Capture select register for CTIMER inputs
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::CTIMER2CAP:
  description: Capture select register for CTIMER inputs
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::CTIMER3CAP:
  description: Capture select register for CTIMER inputs
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::CTIMER4CAP:
  description: Capture select register for CTIMER inputs
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::DAC0_TRIG:
  description: This register selects the DAC0 trigger inputs.
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::EXT_TRIG:
  description: EXT trigger connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 5
fieldset/regs::FLEXIO_TRIG:
  description: FlexIO Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::FLEXPWM0_FAULT:
  description: PWM0 Fault Input Trigger Connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM0_FORCE:
  description: PWM0 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM0_SM0_EXTA0:
  description: PWM0 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM0_SM0_EXTSYNC:
  description: PWM0 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM0_SM1_EXTA:
  description: PWM0 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM0_SM1_EXTSYNC:
  description: PWM0 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM0_SM2_EXTA:
  description: PWM0 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM0_SM2_EXTSYNC:
  description: PWM0 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_FAULT:
  description: PWM1 Fault Input Trigger Connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_FORCE:
  description: PWM1 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_SM0_EXTA0:
  description: PWM1 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_SM0_EXTSYNC:
  description: PWM1 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_SM1_EXTA:
  description: PWM1 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_SM1_EXTSYNC:
  description: PWM1 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_SM2_EXTA:
  description: PWM1 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FLEXPWM1_SM2_EXTSYNC:
  description: PWM1 input trigger connections
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 6
fieldset/regs::FREQMEAS_REF:
  description: Selection for frequency measurement reference clock
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::FREQMEAS_TAR:
  description: Selection for frequency measurement target clock
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::LPI2C0_TRIG:
  description: LPI2C0 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPI2C1_TRIG:
  description: LPI2C1 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPI2C2_TRIG:
  description: LPI2C2 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPSPI0_TRIG:
  description: LPSPI0 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPSPI1_TRIG:
  description: LPSPI1 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPUART0r:
  description: LPUART0 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPUART1r:
  description: LPUART1 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPUART2r:
  description: LPUART2 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPUART3r:
  description: LPUART3 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::LPUART4r:
  description: LPUART4 trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::OPAMP0_TRIG:
  description: OPAMP0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 6
fieldset/regs::PWM0_EXT_CLK:
  description: PWM0 external clock trigger
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 4
fieldset/regs::PWM1_EXT_CLK:
  description: PWM1 external clock trigger
  fields:
  - name: TRIGIN
    bit_offset: 0
    bit_size: 4
fieldset/regs::QDC0_HOME:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC0_ICAP1:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC0_ICAP2:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC0_ICAP3:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC0_INDEX:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC0_PHASEA:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC0_PHASEB:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC0_TRIG:
  description: QDC0 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_HOME:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_ICAP1:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_ICAP2:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_ICAP3:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_INDEX:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_PHASEA:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_PHASEB:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::QDC1_TRIG:
  description: QDC1 Trigger Input Connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::TIMER0TRIG:
  description: Trigger register for TIMER0
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::TIMER1TRIG:
  description: Trigger register for TIMER1
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::TIMER2TRIG:
  description: Trigger register for TIMER2 inputs
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::TIMER3TRIG:
  description: Trigger register for TIMER3
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::TIMER4TRIG:
  description: Trigger register for TIMER4
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 7
fieldset/regs::USBFS_TRIG:
  description: USB-FS trigger input connections
  fields:
  - name: INP
    bit_offset: 0
    bit_size: 4
