Input values: 

allow_unknown                                               true
bus.bandwidth                                               4
bus.latency                                                 25
bus.next                                                    main
bus.protocol                                                MOESI
cpu0.bpred_latency                                          0
cpu0.btb.entries                                            64kB
cpu0.btb.sets                                               4
cpu0.commit_width                                           4
cpu0.dcache_ports                                           2
cpu0.fetch_width                                            4
cpu0.max_ftq_size                                           1
cpu0.max_window_size                                        128
cpu0.pipe_stages                                            5
cpu0.ras.size                                               64
cpu0.twolev.hlength                                         14
cpu0.twolev.l1_size                                         1
cpu0.twolev.l2_size                                         16kB
cpu0.twolev.use_xor                                         1
cpu0.type                                                   timer1
cpu1.bpred_latency                                          0
cpu1.btb.entries                                            64kB
cpu1.btb.sets                                               4
cpu1.commit_width                                           4
cpu1.dcache_ports                                           2
cpu1.fetch_width                                            4
cpu1.max_ftq_size                                           1
cpu1.max_window_size                                        128
cpu1.pipe_stages                                            5
cpu1.ras.size                                               64
cpu1.twolev.hlength                                         14
cpu1.twolev.l1_size                                         1
cpu1.twolev.l2_size                                         16kB
cpu1.twolev.use_xor                                         1
cpu1.type                                                   timer1
cpu2.bpred_latency                                          0
cpu2.btb.entries                                            64kB
cpu2.btb.sets                                               4
cpu2.commit_width                                           4
cpu2.dcache_ports                                           2
cpu2.fetch_width                                            4
cpu2.max_ftq_size                                           1
cpu2.max_window_size                                        128
cpu2.pipe_stages                                            5
cpu2.ras.size                                               64
cpu2.twolev.hlength                                         14
cpu2.twolev.l1_size                                         1
cpu2.twolev.l2_size                                         16kB
cpu2.twolev.use_xor                                         1
cpu2.type                                                   timer1
cpu3.bpred_latency                                          0
cpu3.btb.entries                                            64kB
cpu3.btb.sets                                               4
cpu3.commit_width                                           4
cpu3.dcache_ports                                           2
cpu3.fetch_width                                            4
cpu3.max_ftq_size                                           1
cpu3.max_window_size                                        128
cpu3.pipe_stages                                            5
cpu3.ras.size                                               64
cpu3.twolev.hlength                                         14
cpu3.twolev.l1_size                                         1
cpu3.twolev.l2_size                                         16kB
cpu3.twolev.use_xor                                         1
cpu3.type                                                   timer1
dcache.latency                                              0
dcache.line_size                                            16
dcache.next                                                 l2cache
dcache.num_sets                                             2
dcache.size                                                 16kB
dcache.timing                                               basic
dcache.type                                                 cache
dcache.write_allocate                                       false
dcache.write_policy                                         WT
debug_messages                                              0
disk0.avg_seek_lat                                          2
disk0.blocks_per_track                                      994
disk0.blocksize                                             512
disk0.controller_overhead                                   0
disk0.cylinders                                             72170
disk0.dma_thruput                                           425M
disk0.functional_disk_parameters                            0
disk0.heads                                                 4
disk0.pio_thruput                                           16.6M
disk0.rpm                                                   15000
disk0.tracks                                                288680
disk0.type                                                  simple_disk
disk1.avg_seek_lat                                          2
disk1.blocks_per_track                                      994
disk1.blocksize                                             512
disk1.controller_overhead                                   0
disk1.cylinders                                             72170
disk1.dma_thruput                                           425M
disk1.functional_disk_parameters                            0
disk1.heads                                                 4
disk1.pio_thruput                                           16.6M
disk1.rpm                                                   15000
disk1.tracks                                                288680
disk1.type                                                  simple_disk
disk2.avg_seek_lat                                          2
disk2.blocks_per_track                                      994
disk2.blocksize                                             512
disk2.controller_overhead                                   0
disk2.cylinders                                             72170
disk2.dma_thruput                                           425M
disk2.functional_disk_parameters                            0
disk2.heads                                                 4
disk2.pio_thruput                                           16.6M
disk2.rpm                                                   15000
disk2.tracks                                                288680
disk2.type                                                  simple_disk
disk3.avg_seek_lat                                          2
disk3.blocks_per_track                                      994
disk3.blocksize                                             512
disk3.controller_overhead                                   0
disk3.cylinders                                             72170
disk3.dma_thruput                                           425M
disk3.functional_disk_parameters                            0
disk3.heads                                                 4
disk3.pio_thruput                                           16.6M
disk3.rpm                                                   15000
disk3.tracks                                                288680
disk3.type                                                  simple_disk
dtlb.entries                                                40
dtlb.latency                                                0
dtlb.next                                                   l2tlb
dtlb.num_sets                                               40
dtlb.page_size                                              4kB
dtlb.timing                                                 basic
dtlb.type                                                   tlb
dtlb.write_allocate                                         false
dtlb.write_policy                                           WT
exit_trigger                                                
fastforward                                                 0
heartbeat.logfile                                           ../data/abaeterno.out
heartbeat.type                                              file_last
icache.latency                                              0
icache.line_size                                            16
icache.next                                                 l2cache
icache.num_sets                                             2
icache.size                                                 16kB
icache.timing                                               basic
icache.type                                                 cache
icache.write_allocate                                       false
icache.write_policy                                         WT
init_wait                                                   1M
itlb.entries                                                40
itlb.latency                                                0
itlb.next                                                   l2tlb
itlb.num_sets                                               40
itlb.page_size                                              4kB
itlb.timing                                                 basic
itlb.type                                                   tlb
itlb.write_allocate                                         false
itlb.write_policy                                           WT
l2cache.latency                                             20
l2cache.line_size                                           16
l2cache.next                                                bus
l2cache.num_sets                                            4
l2cache.size                                                512kB
l2cache.timing                                              basic
l2cache.type                                                cache
l2cache.write_allocate                                      true
l2cache.write_policy                                        WB
l2tlb.entries                                               512
l2tlb.latency                                               80
l2tlb.next                                                  tlb_bus
l2tlb.num_sets                                              4
l2tlb.page_size                                             4kB
l2tlb.timing                                                basic
l2tlb.type                                                  tlb
l2tlb.write_allocate                                        true
l2tlb.write_policy                                          WB
log_options                                                 false
log_sim_time                                                false
main.latency                                                150
main.timing                                                 basic
main.type                                                   memory
max_nanos                                                   0
max_samples                                                 3
mp_sync_quantum                                             10000
mp_sync_quantum_sim                                         1000
nic0.min_delay                                              0
nic0.setup                                                  0.0
nic0.thruput                                                1000M
nic0.type                                                   simple_nic
print_unknown                                               false
sampler.functional                                          9800k
sampler.simulation                                          10k
sampler.type                                                interval
sampler.warming                                             10k
slirp                                                       false
time_feedback                                               true
tlb_bus.bandwidth                                           4
tlb_bus.latency                                             25
tlb_bus.next                                                main
tlb_bus.protocol                                            MOESI

Output values: 

cpu0.cycles                                                 19649997
cpu0.haltcount                                              16397171
cpu0.hb_ATC_flush                                           0
cpu0.hb_CR3_different                                       0
cpu0.hb_CR3_equal                                           0
cpu0.hb_ev_Exception                                        0
cpu0.hb_ev_HW_interrupt                                     0
cpu0.hb_ev_SW_interrupt                                     0
cpu0.idlecount                                              17842722
cpu0.instcount                                              1807275
cpu0.invalid_translation_bytes                              0
cpu0.iocount                                                1101164
cpu0.metadata_bytes                                         1108488
cpu0.other_exceptions                                       20643
cpu0.plain_invalidations                                    100
cpu0.range_invalidations                                    0
cpu0.read_mmios                                             88
cpu0.read_pios                                              275
cpu0.segv_exceptions                                        917
cpu0.timer.bpred_used                                       0
cpu0.timer.btb.lookup                                       0
cpu0.timer.btb.miss                                         0
cpu0.timer.btb.pseudohit                                    0
cpu0.timer.btb.update                                       0
cpu0.timer.call_count                                       0
cpu0.timer.call_miss                                        0
cpu0.timer.commit_insn                                      0
cpu0.timer.cond_count                                       0
cpu0.timer.cond_miss                                        0
cpu0.timer.cycles                                           0
cpu0.timer.dcache.data_invalidation                         0
cpu0.timer.dcache.inclusion_invalidation                    0
cpu0.timer.dcache.l2cache.bus.bw                            0
cpu0.timer.dcache.l2cache.bus.main.access                   0
cpu0.timer.dcache.l2cache.bus.main.read                     0
cpu0.timer.dcache.l2cache.bus.main.write                    0
cpu0.timer.dcache.l2cache.bus.read                          0
cpu0.timer.dcache.l2cache.bus.readx                         0
cpu0.timer.dcache.l2cache.bus.snoop_read                    0
cpu0.timer.dcache.l2cache.bus.snoop_readx                   0
cpu0.timer.dcache.l2cache.bus.update                        0
cpu0.timer.dcache.l2cache.bus.wait_time_read                0
cpu0.timer.dcache.l2cache.bus.wait_time_write               0
cpu0.timer.dcache.l2cache.bus.write                         0
cpu0.timer.dcache.l2cache.data_invalidation                 0
cpu0.timer.dcache.l2cache.inclusion_invalidation            0
cpu0.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu0.timer.dcache.l2cache.lookup_INVALID                    0
cpu0.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu0.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu0.timer.dcache.l2cache.lookup_OWNER                      0
cpu0.timer.dcache.l2cache.lookup_SHARED                     0
cpu0.timer.dcache.l2cache.read                              0
cpu0.timer.dcache.l2cache.read_half_miss                    0
cpu0.timer.dcache.l2cache.read_miss                         0
cpu0.timer.dcache.l2cache.snoop                             0
cpu0.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu0.timer.dcache.l2cache.update_INVALID                    0
cpu0.timer.dcache.l2cache.update_MODIFIED                   0
cpu0.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu0.timer.dcache.l2cache.update_OWNER                      0
cpu0.timer.dcache.l2cache.update_SHARED                     0
cpu0.timer.dcache.l2cache.write                             0
cpu0.timer.dcache.l2cache.write_half_miss                   0
cpu0.timer.dcache.l2cache.write_miss                        0
cpu0.timer.dcache.l2cache.writeback                         0
cpu0.timer.dcache.lookup_EXCLUSIVE                          0
cpu0.timer.dcache.lookup_INVALID                            0
cpu0.timer.dcache.lookup_MODIFIED                           0
cpu0.timer.dcache.lookup_NOT_FOUND                          0
cpu0.timer.dcache.lookup_OWNER                              0
cpu0.timer.dcache.lookup_SHARED                             0
cpu0.timer.dcache.read                                      0
cpu0.timer.dcache.read_half_miss                            0
cpu0.timer.dcache.read_miss                                 0
cpu0.timer.dcache.snoop                                     0
cpu0.timer.dcache.update_EXCLUSIVE                          0
cpu0.timer.dcache.update_INVALID                            0
cpu0.timer.dcache.update_MODIFIED                           0
cpu0.timer.dcache.update_NOT_FOUND                          0
cpu0.timer.dcache.update_OWNER                              0
cpu0.timer.dcache.update_SHARED                             0
cpu0.timer.dcache.write                                     0
cpu0.timer.dcache.write_half_miss                           0
cpu0.timer.dcache.write_miss                                0
cpu0.timer.dcache.writeback                                 0
cpu0.timer.dtlb.data_invalidation                           0
cpu0.timer.dtlb.inclusion_invalidation                      0
cpu0.timer.dtlb.l2tlb.data_invalidation                     0
cpu0.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu0.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu0.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu0.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu0.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu0.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu0.timer.dtlb.l2tlb.read                                  0
cpu0.timer.dtlb.l2tlb.read_half_miss                        0
cpu0.timer.dtlb.l2tlb.read_miss                             0
cpu0.timer.dtlb.l2tlb.snoop                                 0
cpu0.timer.dtlb.l2tlb.tlb_bus.bw                            0
cpu0.timer.dtlb.l2tlb.tlb_bus.main.access                   0
cpu0.timer.dtlb.l2tlb.tlb_bus.main.read                     0
cpu0.timer.dtlb.l2tlb.tlb_bus.main.write                    0
cpu0.timer.dtlb.l2tlb.tlb_bus.read                          0
cpu0.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu0.timer.dtlb.l2tlb.tlb_bus.snoop_read                    0
cpu0.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu0.timer.dtlb.l2tlb.tlb_bus.update                        0
cpu0.timer.dtlb.l2tlb.tlb_bus.wait_time_read                0
cpu0.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu0.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu0.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.dtlb.l2tlb.update_INVALID                        0
cpu0.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu0.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu0.timer.dtlb.l2tlb.update_OWNER                          0
cpu0.timer.dtlb.l2tlb.update_SHARED                         0
cpu0.timer.dtlb.l2tlb.write                                 0
cpu0.timer.dtlb.l2tlb.write_half_miss                       0
cpu0.timer.dtlb.l2tlb.write_miss                            0
cpu0.timer.dtlb.l2tlb.writeback                             0
cpu0.timer.dtlb.lookup_EXCLUSIVE                            0
cpu0.timer.dtlb.lookup_INVALID                              0
cpu0.timer.dtlb.lookup_MODIFIED                             0
cpu0.timer.dtlb.lookup_NOT_FOUND                            0
cpu0.timer.dtlb.lookup_OWNER                                0
cpu0.timer.dtlb.lookup_SHARED                               0
cpu0.timer.dtlb.read                                        0
cpu0.timer.dtlb.read_half_miss                              0
cpu0.timer.dtlb.read_miss                                   0
cpu0.timer.dtlb.snoop                                       0
cpu0.timer.dtlb.update_EXCLUSIVE                            0
cpu0.timer.dtlb.update_INVALID                              0
cpu0.timer.dtlb.update_MODIFIED                             0
cpu0.timer.dtlb.update_NOT_FOUND                            0
cpu0.timer.dtlb.update_OWNER                                0
cpu0.timer.dtlb.update_SHARED                               0
cpu0.timer.dtlb.write                                       0
cpu0.timer.dtlb.write_half_miss                             0
cpu0.timer.dtlb.write_miss                                  0
cpu0.timer.dtlb.writeback                                   0
cpu0.timer.fetch_insn                                       0
cpu0.timer.ftq_full                                         0
cpu0.timer.icache.data_invalidation                         0
cpu0.timer.icache.inclusion_invalidation                    0
cpu0.timer.icache.l2cache.bus.bw                            0
cpu0.timer.icache.l2cache.bus.main.access                   0
cpu0.timer.icache.l2cache.bus.main.read                     0
cpu0.timer.icache.l2cache.bus.main.write                    0
cpu0.timer.icache.l2cache.bus.read                          0
cpu0.timer.icache.l2cache.bus.readx                         0
cpu0.timer.icache.l2cache.bus.snoop_read                    0
cpu0.timer.icache.l2cache.bus.snoop_readx                   0
cpu0.timer.icache.l2cache.bus.update                        0
cpu0.timer.icache.l2cache.bus.wait_time_read                0
cpu0.timer.icache.l2cache.bus.wait_time_write               0
cpu0.timer.icache.l2cache.bus.write                         0
cpu0.timer.icache.l2cache.data_invalidation                 0
cpu0.timer.icache.l2cache.inclusion_invalidation            0
cpu0.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu0.timer.icache.l2cache.lookup_INVALID                    0
cpu0.timer.icache.l2cache.lookup_MODIFIED                   0
cpu0.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu0.timer.icache.l2cache.lookup_OWNER                      0
cpu0.timer.icache.l2cache.lookup_SHARED                     0
cpu0.timer.icache.l2cache.read                              0
cpu0.timer.icache.l2cache.read_half_miss                    0
cpu0.timer.icache.l2cache.read_miss                         0
cpu0.timer.icache.l2cache.snoop                             0
cpu0.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu0.timer.icache.l2cache.update_INVALID                    0
cpu0.timer.icache.l2cache.update_MODIFIED                   0
cpu0.timer.icache.l2cache.update_NOT_FOUND                  0
cpu0.timer.icache.l2cache.update_OWNER                      0
cpu0.timer.icache.l2cache.update_SHARED                     0
cpu0.timer.icache.l2cache.write                             0
cpu0.timer.icache.l2cache.write_half_miss                   0
cpu0.timer.icache.l2cache.write_miss                        0
cpu0.timer.icache.l2cache.writeback                         0
cpu0.timer.icache.lookup_EXCLUSIVE                          0
cpu0.timer.icache.lookup_INVALID                            0
cpu0.timer.icache.lookup_MODIFIED                           0
cpu0.timer.icache.lookup_NOT_FOUND                          0
cpu0.timer.icache.lookup_OWNER                              0
cpu0.timer.icache.lookup_SHARED                             0
cpu0.timer.icache.read                                      0
cpu0.timer.icache.read_half_miss                            0
cpu0.timer.icache.read_miss                                 0
cpu0.timer.icache.snoop                                     0
cpu0.timer.icache.update_EXCLUSIVE                          0
cpu0.timer.icache.update_INVALID                            0
cpu0.timer.icache.update_MODIFIED                           0
cpu0.timer.icache.update_NOT_FOUND                          0
cpu0.timer.icache.update_OWNER                              0
cpu0.timer.icache.update_SHARED                             0
cpu0.timer.icache.write                                     0
cpu0.timer.icache.write_half_miss                           0
cpu0.timer.icache.write_miss                                0
cpu0.timer.icache.writeback                                 0
cpu0.timer.instructions                                     0
cpu0.timer.itlb.data_invalidation                           0
cpu0.timer.itlb.inclusion_invalidation                      0
cpu0.timer.itlb.l2tlb.data_invalidation                     0
cpu0.timer.itlb.l2tlb.inclusion_invalidation                0
cpu0.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu0.timer.itlb.l2tlb.lookup_INVALID                        0
cpu0.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu0.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu0.timer.itlb.l2tlb.lookup_OWNER                          0
cpu0.timer.itlb.l2tlb.lookup_SHARED                         0
cpu0.timer.itlb.l2tlb.read                                  0
cpu0.timer.itlb.l2tlb.read_half_miss                        0
cpu0.timer.itlb.l2tlb.read_miss                             0
cpu0.timer.itlb.l2tlb.snoop                                 0
cpu0.timer.itlb.l2tlb.tlb_bus.bw                            0
cpu0.timer.itlb.l2tlb.tlb_bus.main.access                   0
cpu0.timer.itlb.l2tlb.tlb_bus.main.read                     0
cpu0.timer.itlb.l2tlb.tlb_bus.main.write                    0
cpu0.timer.itlb.l2tlb.tlb_bus.read                          0
cpu0.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu0.timer.itlb.l2tlb.tlb_bus.snoop_read                    0
cpu0.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu0.timer.itlb.l2tlb.tlb_bus.update                        0
cpu0.timer.itlb.l2tlb.tlb_bus.wait_time_read                0
cpu0.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu0.timer.itlb.l2tlb.tlb_bus.write                         0
cpu0.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu0.timer.itlb.l2tlb.update_INVALID                        0
cpu0.timer.itlb.l2tlb.update_MODIFIED                       0
cpu0.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu0.timer.itlb.l2tlb.update_OWNER                          0
cpu0.timer.itlb.l2tlb.update_SHARED                         0
cpu0.timer.itlb.l2tlb.write                                 0
cpu0.timer.itlb.l2tlb.write_half_miss                       0
cpu0.timer.itlb.l2tlb.write_miss                            0
cpu0.timer.itlb.l2tlb.writeback                             0
cpu0.timer.itlb.lookup_EXCLUSIVE                            0
cpu0.timer.itlb.lookup_INVALID                              0
cpu0.timer.itlb.lookup_MODIFIED                             0
cpu0.timer.itlb.lookup_NOT_FOUND                            0
cpu0.timer.itlb.lookup_OWNER                                0
cpu0.timer.itlb.lookup_SHARED                               0
cpu0.timer.itlb.read                                        0
cpu0.timer.itlb.read_half_miss                              0
cpu0.timer.itlb.read_miss                                   0
cpu0.timer.itlb.snoop                                       0
cpu0.timer.itlb.update_EXCLUSIVE                            0
cpu0.timer.itlb.update_INVALID                              0
cpu0.timer.itlb.update_MODIFIED                             0
cpu0.timer.itlb.update_NOT_FOUND                            0
cpu0.timer.itlb.update_OWNER                                0
cpu0.timer.itlb.update_SHARED                               0
cpu0.timer.itlb.write                                       0
cpu0.timer.itlb.write_half_miss                             0
cpu0.timer.itlb.write_miss                                  0
cpu0.timer.itlb.writeback                                   0
cpu0.timer.non_branches                                     0
cpu0.timer.non_branches_miss                                0
cpu0.timer.prefetch_count                                   0
cpu0.timer.ret_count                                        0
cpu0.timer.ret_miss                                         0
cpu0.timer.twolev.lookup                                    0
cpu0.timer.twolev.misses                                    0
cpu0.timer.twolev.reset                                     0
cpu0.timer.twolev.update                                    0
cpu0.timer.uncond_count                                     0
cpu0.timer.uncond_miss                                      0
cpu0.timer.window_full                                      0
cpu0.trace_cache_size                                       0
cpu0.valid_translation_bytes                                1772685
cpu0.write_mmios                                            104
cpu0.write_pios                                             1096
cpu1.cycles                                                 19649997
cpu1.haltcount                                              19612068
cpu1.hb_ATC_flush                                           0
cpu1.hb_CR3_different                                       0
cpu1.hb_CR3_equal                                           0
cpu1.hb_ev_Exception                                        0
cpu1.hb_ev_HW_interrupt                                     0
cpu1.hb_ev_SW_interrupt                                     0
cpu1.idlecount                                              19612066
cpu1.instcount                                              37931
cpu1.invalid_translation_bytes                              0
cpu1.iocount                                                0
cpu1.metadata_bytes                                         923544
cpu1.other_exceptions                                       20643
cpu1.plain_invalidations                                    10
cpu1.range_invalidations                                    0
cpu1.read_mmios                                             5
cpu1.read_pios                                              0
cpu1.segv_exceptions                                        917
cpu1.timer.bpred_used                                       0
cpu1.timer.btb.lookup                                       0
cpu1.timer.btb.miss                                         0
cpu1.timer.btb.pseudohit                                    0
cpu1.timer.btb.update                                       0
cpu1.timer.call_count                                       0
cpu1.timer.call_miss                                        0
cpu1.timer.commit_insn                                      0
cpu1.timer.cond_count                                       0
cpu1.timer.cond_miss                                        0
cpu1.timer.cycles                                           0
cpu1.timer.dcache.data_invalidation                         0
cpu1.timer.dcache.inclusion_invalidation                    0
cpu1.timer.dcache.l2cache.bus.bw                            0
cpu1.timer.dcache.l2cache.bus.main.access                   0
cpu1.timer.dcache.l2cache.bus.main.read                     0
cpu1.timer.dcache.l2cache.bus.main.write                    0
cpu1.timer.dcache.l2cache.bus.read                          0
cpu1.timer.dcache.l2cache.bus.readx                         0
cpu1.timer.dcache.l2cache.bus.snoop_read                    0
cpu1.timer.dcache.l2cache.bus.snoop_readx                   0
cpu1.timer.dcache.l2cache.bus.update                        0
cpu1.timer.dcache.l2cache.bus.wait_time_read                0
cpu1.timer.dcache.l2cache.bus.wait_time_write               0
cpu1.timer.dcache.l2cache.bus.write                         0
cpu1.timer.dcache.l2cache.data_invalidation                 0
cpu1.timer.dcache.l2cache.inclusion_invalidation            0
cpu1.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu1.timer.dcache.l2cache.lookup_INVALID                    0
cpu1.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu1.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu1.timer.dcache.l2cache.lookup_OWNER                      0
cpu1.timer.dcache.l2cache.lookup_SHARED                     0
cpu1.timer.dcache.l2cache.read                              0
cpu1.timer.dcache.l2cache.read_half_miss                    0
cpu1.timer.dcache.l2cache.read_miss                         0
cpu1.timer.dcache.l2cache.snoop                             0
cpu1.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu1.timer.dcache.l2cache.update_INVALID                    0
cpu1.timer.dcache.l2cache.update_MODIFIED                   0
cpu1.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu1.timer.dcache.l2cache.update_OWNER                      0
cpu1.timer.dcache.l2cache.update_SHARED                     0
cpu1.timer.dcache.l2cache.write                             0
cpu1.timer.dcache.l2cache.write_half_miss                   0
cpu1.timer.dcache.l2cache.write_miss                        0
cpu1.timer.dcache.l2cache.writeback                         0
cpu1.timer.dcache.lookup_EXCLUSIVE                          0
cpu1.timer.dcache.lookup_INVALID                            0
cpu1.timer.dcache.lookup_MODIFIED                           0
cpu1.timer.dcache.lookup_NOT_FOUND                          0
cpu1.timer.dcache.lookup_OWNER                              0
cpu1.timer.dcache.lookup_SHARED                             0
cpu1.timer.dcache.read                                      0
cpu1.timer.dcache.read_half_miss                            0
cpu1.timer.dcache.read_miss                                 0
cpu1.timer.dcache.snoop                                     0
cpu1.timer.dcache.update_EXCLUSIVE                          0
cpu1.timer.dcache.update_INVALID                            0
cpu1.timer.dcache.update_MODIFIED                           0
cpu1.timer.dcache.update_NOT_FOUND                          0
cpu1.timer.dcache.update_OWNER                              0
cpu1.timer.dcache.update_SHARED                             0
cpu1.timer.dcache.write                                     0
cpu1.timer.dcache.write_half_miss                           0
cpu1.timer.dcache.write_miss                                0
cpu1.timer.dcache.writeback                                 0
cpu1.timer.dtlb.data_invalidation                           0
cpu1.timer.dtlb.inclusion_invalidation                      0
cpu1.timer.dtlb.l2tlb.data_invalidation                     0
cpu1.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu1.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu1.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu1.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu1.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu1.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu1.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu1.timer.dtlb.l2tlb.read                                  0
cpu1.timer.dtlb.l2tlb.read_half_miss                        0
cpu1.timer.dtlb.l2tlb.read_miss                             0
cpu1.timer.dtlb.l2tlb.snoop                                 0
cpu1.timer.dtlb.l2tlb.tlb_bus.bw                            0
cpu1.timer.dtlb.l2tlb.tlb_bus.main.access                   0
cpu1.timer.dtlb.l2tlb.tlb_bus.main.read                     0
cpu1.timer.dtlb.l2tlb.tlb_bus.main.write                    0
cpu1.timer.dtlb.l2tlb.tlb_bus.read                          0
cpu1.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu1.timer.dtlb.l2tlb.tlb_bus.snoop_read                    0
cpu1.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu1.timer.dtlb.l2tlb.tlb_bus.update                        0
cpu1.timer.dtlb.l2tlb.tlb_bus.wait_time_read                0
cpu1.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu1.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu1.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu1.timer.dtlb.l2tlb.update_INVALID                        0
cpu1.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu1.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu1.timer.dtlb.l2tlb.update_OWNER                          0
cpu1.timer.dtlb.l2tlb.update_SHARED                         0
cpu1.timer.dtlb.l2tlb.write                                 0
cpu1.timer.dtlb.l2tlb.write_half_miss                       0
cpu1.timer.dtlb.l2tlb.write_miss                            0
cpu1.timer.dtlb.l2tlb.writeback                             0
cpu1.timer.dtlb.lookup_EXCLUSIVE                            0
cpu1.timer.dtlb.lookup_INVALID                              0
cpu1.timer.dtlb.lookup_MODIFIED                             0
cpu1.timer.dtlb.lookup_NOT_FOUND                            0
cpu1.timer.dtlb.lookup_OWNER                                0
cpu1.timer.dtlb.lookup_SHARED                               0
cpu1.timer.dtlb.read                                        0
cpu1.timer.dtlb.read_half_miss                              0
cpu1.timer.dtlb.read_miss                                   0
cpu1.timer.dtlb.snoop                                       0
cpu1.timer.dtlb.update_EXCLUSIVE                            0
cpu1.timer.dtlb.update_INVALID                              0
cpu1.timer.dtlb.update_MODIFIED                             0
cpu1.timer.dtlb.update_NOT_FOUND                            0
cpu1.timer.dtlb.update_OWNER                                0
cpu1.timer.dtlb.update_SHARED                               0
cpu1.timer.dtlb.write                                       0
cpu1.timer.dtlb.write_half_miss                             0
cpu1.timer.dtlb.write_miss                                  0
cpu1.timer.dtlb.writeback                                   0
cpu1.timer.fetch_insn                                       0
cpu1.timer.ftq_full                                         0
cpu1.timer.icache.data_invalidation                         0
cpu1.timer.icache.inclusion_invalidation                    0
cpu1.timer.icache.l2cache.bus.bw                            0
cpu1.timer.icache.l2cache.bus.main.access                   0
cpu1.timer.icache.l2cache.bus.main.read                     0
cpu1.timer.icache.l2cache.bus.main.write                    0
cpu1.timer.icache.l2cache.bus.read                          0
cpu1.timer.icache.l2cache.bus.readx                         0
cpu1.timer.icache.l2cache.bus.snoop_read                    0
cpu1.timer.icache.l2cache.bus.snoop_readx                   0
cpu1.timer.icache.l2cache.bus.update                        0
cpu1.timer.icache.l2cache.bus.wait_time_read                0
cpu1.timer.icache.l2cache.bus.wait_time_write               0
cpu1.timer.icache.l2cache.bus.write                         0
cpu1.timer.icache.l2cache.data_invalidation                 0
cpu1.timer.icache.l2cache.inclusion_invalidation            0
cpu1.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu1.timer.icache.l2cache.lookup_INVALID                    0
cpu1.timer.icache.l2cache.lookup_MODIFIED                   0
cpu1.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu1.timer.icache.l2cache.lookup_OWNER                      0
cpu1.timer.icache.l2cache.lookup_SHARED                     0
cpu1.timer.icache.l2cache.read                              0
cpu1.timer.icache.l2cache.read_half_miss                    0
cpu1.timer.icache.l2cache.read_miss                         0
cpu1.timer.icache.l2cache.snoop                             0
cpu1.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu1.timer.icache.l2cache.update_INVALID                    0
cpu1.timer.icache.l2cache.update_MODIFIED                   0
cpu1.timer.icache.l2cache.update_NOT_FOUND                  0
cpu1.timer.icache.l2cache.update_OWNER                      0
cpu1.timer.icache.l2cache.update_SHARED                     0
cpu1.timer.icache.l2cache.write                             0
cpu1.timer.icache.l2cache.write_half_miss                   0
cpu1.timer.icache.l2cache.write_miss                        0
cpu1.timer.icache.l2cache.writeback                         0
cpu1.timer.icache.lookup_EXCLUSIVE                          0
cpu1.timer.icache.lookup_INVALID                            0
cpu1.timer.icache.lookup_MODIFIED                           0
cpu1.timer.icache.lookup_NOT_FOUND                          0
cpu1.timer.icache.lookup_OWNER                              0
cpu1.timer.icache.lookup_SHARED                             0
cpu1.timer.icache.read                                      0
cpu1.timer.icache.read_half_miss                            0
cpu1.timer.icache.read_miss                                 0
cpu1.timer.icache.snoop                                     0
cpu1.timer.icache.update_EXCLUSIVE                          0
cpu1.timer.icache.update_INVALID                            0
cpu1.timer.icache.update_MODIFIED                           0
cpu1.timer.icache.update_NOT_FOUND                          0
cpu1.timer.icache.update_OWNER                              0
cpu1.timer.icache.update_SHARED                             0
cpu1.timer.icache.write                                     0
cpu1.timer.icache.write_half_miss                           0
cpu1.timer.icache.write_miss                                0
cpu1.timer.icache.writeback                                 0
cpu1.timer.instructions                                     0
cpu1.timer.itlb.data_invalidation                           0
cpu1.timer.itlb.inclusion_invalidation                      0
cpu1.timer.itlb.l2tlb.data_invalidation                     0
cpu1.timer.itlb.l2tlb.inclusion_invalidation                0
cpu1.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu1.timer.itlb.l2tlb.lookup_INVALID                        0
cpu1.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu1.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu1.timer.itlb.l2tlb.lookup_OWNER                          0
cpu1.timer.itlb.l2tlb.lookup_SHARED                         0
cpu1.timer.itlb.l2tlb.read                                  0
cpu1.timer.itlb.l2tlb.read_half_miss                        0
cpu1.timer.itlb.l2tlb.read_miss                             0
cpu1.timer.itlb.l2tlb.snoop                                 0
cpu1.timer.itlb.l2tlb.tlb_bus.bw                            0
cpu1.timer.itlb.l2tlb.tlb_bus.main.access                   0
cpu1.timer.itlb.l2tlb.tlb_bus.main.read                     0
cpu1.timer.itlb.l2tlb.tlb_bus.main.write                    0
cpu1.timer.itlb.l2tlb.tlb_bus.read                          0
cpu1.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu1.timer.itlb.l2tlb.tlb_bus.snoop_read                    0
cpu1.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu1.timer.itlb.l2tlb.tlb_bus.update                        0
cpu1.timer.itlb.l2tlb.tlb_bus.wait_time_read                0
cpu1.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu1.timer.itlb.l2tlb.tlb_bus.write                         0
cpu1.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu1.timer.itlb.l2tlb.update_INVALID                        0
cpu1.timer.itlb.l2tlb.update_MODIFIED                       0
cpu1.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu1.timer.itlb.l2tlb.update_OWNER                          0
cpu1.timer.itlb.l2tlb.update_SHARED                         0
cpu1.timer.itlb.l2tlb.write                                 0
cpu1.timer.itlb.l2tlb.write_half_miss                       0
cpu1.timer.itlb.l2tlb.write_miss                            0
cpu1.timer.itlb.l2tlb.writeback                             0
cpu1.timer.itlb.lookup_EXCLUSIVE                            0
cpu1.timer.itlb.lookup_INVALID                              0
cpu1.timer.itlb.lookup_MODIFIED                             0
cpu1.timer.itlb.lookup_NOT_FOUND                            0
cpu1.timer.itlb.lookup_OWNER                                0
cpu1.timer.itlb.lookup_SHARED                               0
cpu1.timer.itlb.read                                        0
cpu1.timer.itlb.read_half_miss                              0
cpu1.timer.itlb.read_miss                                   0
cpu1.timer.itlb.snoop                                       0
cpu1.timer.itlb.update_EXCLUSIVE                            0
cpu1.timer.itlb.update_INVALID                              0
cpu1.timer.itlb.update_MODIFIED                             0
cpu1.timer.itlb.update_NOT_FOUND                            0
cpu1.timer.itlb.update_OWNER                                0
cpu1.timer.itlb.update_SHARED                               0
cpu1.timer.itlb.write                                       0
cpu1.timer.itlb.write_half_miss                             0
cpu1.timer.itlb.write_miss                                  0
cpu1.timer.itlb.writeback                                   0
cpu1.timer.non_branches                                     0
cpu1.timer.non_branches_miss                                0
cpu1.timer.prefetch_count                                   0
cpu1.timer.ret_count                                        0
cpu1.timer.ret_miss                                         0
cpu1.timer.twolev.lookup                                    0
cpu1.timer.twolev.misses                                    0
cpu1.timer.twolev.reset                                     0
cpu1.timer.twolev.update                                    0
cpu1.timer.uncond_count                                     0
cpu1.timer.uncond_miss                                      0
cpu1.timer.window_full                                      0
cpu1.trace_cache_size                                       0
cpu1.valid_translation_bytes                                1479733
cpu1.write_mmios                                            0
cpu1.write_pios                                             0
cpu2.cycles                                                 19649997
cpu2.haltcount                                              19649997
cpu2.hb_ATC_flush                                           0
cpu2.hb_CR3_different                                       0
cpu2.hb_CR3_equal                                           0
cpu2.hb_ev_Exception                                        0
cpu2.hb_ev_HW_interrupt                                     0
cpu2.hb_ev_SW_interrupt                                     0
cpu2.idlecount                                              19649997
cpu2.instcount                                              0
cpu2.invalid_translation_bytes                              0
cpu2.iocount                                                0
cpu2.metadata_bytes                                         0
cpu2.other_exceptions                                       20643
cpu2.plain_invalidations                                    0
cpu2.range_invalidations                                    0
cpu2.read_mmios                                             0
cpu2.read_pios                                              0
cpu2.segv_exceptions                                        917
cpu2.timer.bpred_used                                       0
cpu2.timer.btb.lookup                                       0
cpu2.timer.btb.miss                                         0
cpu2.timer.btb.pseudohit                                    0
cpu2.timer.btb.update                                       0
cpu2.timer.call_count                                       0
cpu2.timer.call_miss                                        0
cpu2.timer.commit_insn                                      0
cpu2.timer.cond_count                                       0
cpu2.timer.cond_miss                                        0
cpu2.timer.cycles                                           0
cpu2.timer.dcache.data_invalidation                         0
cpu2.timer.dcache.inclusion_invalidation                    0
cpu2.timer.dcache.l2cache.bus.bw                            0
cpu2.timer.dcache.l2cache.bus.main.access                   0
cpu2.timer.dcache.l2cache.bus.main.read                     0
cpu2.timer.dcache.l2cache.bus.main.write                    0
cpu2.timer.dcache.l2cache.bus.read                          0
cpu2.timer.dcache.l2cache.bus.readx                         0
cpu2.timer.dcache.l2cache.bus.snoop_read                    0
cpu2.timer.dcache.l2cache.bus.snoop_readx                   0
cpu2.timer.dcache.l2cache.bus.update                        0
cpu2.timer.dcache.l2cache.bus.wait_time_read                0
cpu2.timer.dcache.l2cache.bus.wait_time_write               0
cpu2.timer.dcache.l2cache.bus.write                         0
cpu2.timer.dcache.l2cache.data_invalidation                 0
cpu2.timer.dcache.l2cache.inclusion_invalidation            0
cpu2.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu2.timer.dcache.l2cache.lookup_INVALID                    0
cpu2.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu2.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu2.timer.dcache.l2cache.lookup_OWNER                      0
cpu2.timer.dcache.l2cache.lookup_SHARED                     0
cpu2.timer.dcache.l2cache.read                              0
cpu2.timer.dcache.l2cache.read_half_miss                    0
cpu2.timer.dcache.l2cache.read_miss                         0
cpu2.timer.dcache.l2cache.snoop                             0
cpu2.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu2.timer.dcache.l2cache.update_INVALID                    0
cpu2.timer.dcache.l2cache.update_MODIFIED                   0
cpu2.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu2.timer.dcache.l2cache.update_OWNER                      0
cpu2.timer.dcache.l2cache.update_SHARED                     0
cpu2.timer.dcache.l2cache.write                             0
cpu2.timer.dcache.l2cache.write_half_miss                   0
cpu2.timer.dcache.l2cache.write_miss                        0
cpu2.timer.dcache.l2cache.writeback                         0
cpu2.timer.dcache.lookup_EXCLUSIVE                          0
cpu2.timer.dcache.lookup_INVALID                            0
cpu2.timer.dcache.lookup_MODIFIED                           0
cpu2.timer.dcache.lookup_NOT_FOUND                          0
cpu2.timer.dcache.lookup_OWNER                              0
cpu2.timer.dcache.lookup_SHARED                             0
cpu2.timer.dcache.read                                      0
cpu2.timer.dcache.read_half_miss                            0
cpu2.timer.dcache.read_miss                                 0
cpu2.timer.dcache.snoop                                     0
cpu2.timer.dcache.update_EXCLUSIVE                          0
cpu2.timer.dcache.update_INVALID                            0
cpu2.timer.dcache.update_MODIFIED                           0
cpu2.timer.dcache.update_NOT_FOUND                          0
cpu2.timer.dcache.update_OWNER                              0
cpu2.timer.dcache.update_SHARED                             0
cpu2.timer.dcache.write                                     0
cpu2.timer.dcache.write_half_miss                           0
cpu2.timer.dcache.write_miss                                0
cpu2.timer.dcache.writeback                                 0
cpu2.timer.dtlb.data_invalidation                           0
cpu2.timer.dtlb.inclusion_invalidation                      0
cpu2.timer.dtlb.l2tlb.data_invalidation                     0
cpu2.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu2.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu2.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu2.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu2.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu2.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu2.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu2.timer.dtlb.l2tlb.read                                  0
cpu2.timer.dtlb.l2tlb.read_half_miss                        0
cpu2.timer.dtlb.l2tlb.read_miss                             0
cpu2.timer.dtlb.l2tlb.snoop                                 0
cpu2.timer.dtlb.l2tlb.tlb_bus.bw                            0
cpu2.timer.dtlb.l2tlb.tlb_bus.main.access                   0
cpu2.timer.dtlb.l2tlb.tlb_bus.main.read                     0
cpu2.timer.dtlb.l2tlb.tlb_bus.main.write                    0
cpu2.timer.dtlb.l2tlb.tlb_bus.read                          0
cpu2.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu2.timer.dtlb.l2tlb.tlb_bus.snoop_read                    0
cpu2.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu2.timer.dtlb.l2tlb.tlb_bus.update                        0
cpu2.timer.dtlb.l2tlb.tlb_bus.wait_time_read                0
cpu2.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu2.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu2.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu2.timer.dtlb.l2tlb.update_INVALID                        0
cpu2.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu2.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu2.timer.dtlb.l2tlb.update_OWNER                          0
cpu2.timer.dtlb.l2tlb.update_SHARED                         0
cpu2.timer.dtlb.l2tlb.write                                 0
cpu2.timer.dtlb.l2tlb.write_half_miss                       0
cpu2.timer.dtlb.l2tlb.write_miss                            0
cpu2.timer.dtlb.l2tlb.writeback                             0
cpu2.timer.dtlb.lookup_EXCLUSIVE                            0
cpu2.timer.dtlb.lookup_INVALID                              0
cpu2.timer.dtlb.lookup_MODIFIED                             0
cpu2.timer.dtlb.lookup_NOT_FOUND                            0
cpu2.timer.dtlb.lookup_OWNER                                0
cpu2.timer.dtlb.lookup_SHARED                               0
cpu2.timer.dtlb.read                                        0
cpu2.timer.dtlb.read_half_miss                              0
cpu2.timer.dtlb.read_miss                                   0
cpu2.timer.dtlb.snoop                                       0
cpu2.timer.dtlb.update_EXCLUSIVE                            0
cpu2.timer.dtlb.update_INVALID                              0
cpu2.timer.dtlb.update_MODIFIED                             0
cpu2.timer.dtlb.update_NOT_FOUND                            0
cpu2.timer.dtlb.update_OWNER                                0
cpu2.timer.dtlb.update_SHARED                               0
cpu2.timer.dtlb.write                                       0
cpu2.timer.dtlb.write_half_miss                             0
cpu2.timer.dtlb.write_miss                                  0
cpu2.timer.dtlb.writeback                                   0
cpu2.timer.fetch_insn                                       0
cpu2.timer.ftq_full                                         0
cpu2.timer.icache.data_invalidation                         0
cpu2.timer.icache.inclusion_invalidation                    0
cpu2.timer.icache.l2cache.bus.bw                            0
cpu2.timer.icache.l2cache.bus.main.access                   0
cpu2.timer.icache.l2cache.bus.main.read                     0
cpu2.timer.icache.l2cache.bus.main.write                    0
cpu2.timer.icache.l2cache.bus.read                          0
cpu2.timer.icache.l2cache.bus.readx                         0
cpu2.timer.icache.l2cache.bus.snoop_read                    0
cpu2.timer.icache.l2cache.bus.snoop_readx                   0
cpu2.timer.icache.l2cache.bus.update                        0
cpu2.timer.icache.l2cache.bus.wait_time_read                0
cpu2.timer.icache.l2cache.bus.wait_time_write               0
cpu2.timer.icache.l2cache.bus.write                         0
cpu2.timer.icache.l2cache.data_invalidation                 0
cpu2.timer.icache.l2cache.inclusion_invalidation            0
cpu2.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu2.timer.icache.l2cache.lookup_INVALID                    0
cpu2.timer.icache.l2cache.lookup_MODIFIED                   0
cpu2.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu2.timer.icache.l2cache.lookup_OWNER                      0
cpu2.timer.icache.l2cache.lookup_SHARED                     0
cpu2.timer.icache.l2cache.read                              0
cpu2.timer.icache.l2cache.read_half_miss                    0
cpu2.timer.icache.l2cache.read_miss                         0
cpu2.timer.icache.l2cache.snoop                             0
cpu2.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu2.timer.icache.l2cache.update_INVALID                    0
cpu2.timer.icache.l2cache.update_MODIFIED                   0
cpu2.timer.icache.l2cache.update_NOT_FOUND                  0
cpu2.timer.icache.l2cache.update_OWNER                      0
cpu2.timer.icache.l2cache.update_SHARED                     0
cpu2.timer.icache.l2cache.write                             0
cpu2.timer.icache.l2cache.write_half_miss                   0
cpu2.timer.icache.l2cache.write_miss                        0
cpu2.timer.icache.l2cache.writeback                         0
cpu2.timer.icache.lookup_EXCLUSIVE                          0
cpu2.timer.icache.lookup_INVALID                            0
cpu2.timer.icache.lookup_MODIFIED                           0
cpu2.timer.icache.lookup_NOT_FOUND                          0
cpu2.timer.icache.lookup_OWNER                              0
cpu2.timer.icache.lookup_SHARED                             0
cpu2.timer.icache.read                                      0
cpu2.timer.icache.read_half_miss                            0
cpu2.timer.icache.read_miss                                 0
cpu2.timer.icache.snoop                                     0
cpu2.timer.icache.update_EXCLUSIVE                          0
cpu2.timer.icache.update_INVALID                            0
cpu2.timer.icache.update_MODIFIED                           0
cpu2.timer.icache.update_NOT_FOUND                          0
cpu2.timer.icache.update_OWNER                              0
cpu2.timer.icache.update_SHARED                             0
cpu2.timer.icache.write                                     0
cpu2.timer.icache.write_half_miss                           0
cpu2.timer.icache.write_miss                                0
cpu2.timer.icache.writeback                                 0
cpu2.timer.instructions                                     0
cpu2.timer.itlb.data_invalidation                           0
cpu2.timer.itlb.inclusion_invalidation                      0
cpu2.timer.itlb.l2tlb.data_invalidation                     0
cpu2.timer.itlb.l2tlb.inclusion_invalidation                0
cpu2.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu2.timer.itlb.l2tlb.lookup_INVALID                        0
cpu2.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu2.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu2.timer.itlb.l2tlb.lookup_OWNER                          0
cpu2.timer.itlb.l2tlb.lookup_SHARED                         0
cpu2.timer.itlb.l2tlb.read                                  0
cpu2.timer.itlb.l2tlb.read_half_miss                        0
cpu2.timer.itlb.l2tlb.read_miss                             0
cpu2.timer.itlb.l2tlb.snoop                                 0
cpu2.timer.itlb.l2tlb.tlb_bus.bw                            0
cpu2.timer.itlb.l2tlb.tlb_bus.main.access                   0
cpu2.timer.itlb.l2tlb.tlb_bus.main.read                     0
cpu2.timer.itlb.l2tlb.tlb_bus.main.write                    0
cpu2.timer.itlb.l2tlb.tlb_bus.read                          0
cpu2.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu2.timer.itlb.l2tlb.tlb_bus.snoop_read                    0
cpu2.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu2.timer.itlb.l2tlb.tlb_bus.update                        0
cpu2.timer.itlb.l2tlb.tlb_bus.wait_time_read                0
cpu2.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu2.timer.itlb.l2tlb.tlb_bus.write                         0
cpu2.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu2.timer.itlb.l2tlb.update_INVALID                        0
cpu2.timer.itlb.l2tlb.update_MODIFIED                       0
cpu2.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu2.timer.itlb.l2tlb.update_OWNER                          0
cpu2.timer.itlb.l2tlb.update_SHARED                         0
cpu2.timer.itlb.l2tlb.write                                 0
cpu2.timer.itlb.l2tlb.write_half_miss                       0
cpu2.timer.itlb.l2tlb.write_miss                            0
cpu2.timer.itlb.l2tlb.writeback                             0
cpu2.timer.itlb.lookup_EXCLUSIVE                            0
cpu2.timer.itlb.lookup_INVALID                              0
cpu2.timer.itlb.lookup_MODIFIED                             0
cpu2.timer.itlb.lookup_NOT_FOUND                            0
cpu2.timer.itlb.lookup_OWNER                                0
cpu2.timer.itlb.lookup_SHARED                               0
cpu2.timer.itlb.read                                        0
cpu2.timer.itlb.read_half_miss                              0
cpu2.timer.itlb.read_miss                                   0
cpu2.timer.itlb.snoop                                       0
cpu2.timer.itlb.update_EXCLUSIVE                            0
cpu2.timer.itlb.update_INVALID                              0
cpu2.timer.itlb.update_MODIFIED                             0
cpu2.timer.itlb.update_NOT_FOUND                            0
cpu2.timer.itlb.update_OWNER                                0
cpu2.timer.itlb.update_SHARED                               0
cpu2.timer.itlb.write                                       0
cpu2.timer.itlb.write_half_miss                             0
cpu2.timer.itlb.write_miss                                  0
cpu2.timer.itlb.writeback                                   0
cpu2.timer.non_branches                                     0
cpu2.timer.non_branches_miss                                0
cpu2.timer.prefetch_count                                   0
cpu2.timer.ret_count                                        0
cpu2.timer.ret_miss                                         0
cpu2.timer.twolev.lookup                                    0
cpu2.timer.twolev.misses                                    0
cpu2.timer.twolev.reset                                     0
cpu2.timer.twolev.update                                    0
cpu2.timer.uncond_count                                     0
cpu2.timer.uncond_miss                                      0
cpu2.timer.window_full                                      0
cpu2.trace_cache_size                                       0
cpu2.valid_translation_bytes                                0
cpu2.write_mmios                                            0
cpu2.write_pios                                             0
cpu3.cycles                                                 19649997
cpu3.haltcount                                              19649997
cpu3.hb_ATC_flush                                           0
cpu3.hb_CR3_different                                       0
cpu3.hb_CR3_equal                                           0
cpu3.hb_ev_Exception                                        0
cpu3.hb_ev_HW_interrupt                                     0
cpu3.hb_ev_SW_interrupt                                     0
cpu3.idlecount                                              19649997
cpu3.instcount                                              0
cpu3.invalid_translation_bytes                              0
cpu3.iocount                                                0
cpu3.metadata_bytes                                         0
cpu3.other_exceptions                                       20643
cpu3.plain_invalidations                                    0
cpu3.range_invalidations                                    0
cpu3.read_mmios                                             0
cpu3.read_pios                                              0
cpu3.segv_exceptions                                        917
cpu3.timer.bpred_used                                       0
cpu3.timer.btb.lookup                                       0
cpu3.timer.btb.miss                                         0
cpu3.timer.btb.pseudohit                                    0
cpu3.timer.btb.update                                       0
cpu3.timer.call_count                                       0
cpu3.timer.call_miss                                        0
cpu3.timer.commit_insn                                      0
cpu3.timer.cond_count                                       0
cpu3.timer.cond_miss                                        0
cpu3.timer.cycles                                           0
cpu3.timer.dcache.data_invalidation                         0
cpu3.timer.dcache.inclusion_invalidation                    0
cpu3.timer.dcache.l2cache.bus.bw                            0
cpu3.timer.dcache.l2cache.bus.main.access                   0
cpu3.timer.dcache.l2cache.bus.main.read                     0
cpu3.timer.dcache.l2cache.bus.main.write                    0
cpu3.timer.dcache.l2cache.bus.read                          0
cpu3.timer.dcache.l2cache.bus.readx                         0
cpu3.timer.dcache.l2cache.bus.snoop_read                    0
cpu3.timer.dcache.l2cache.bus.snoop_readx                   0
cpu3.timer.dcache.l2cache.bus.update                        0
cpu3.timer.dcache.l2cache.bus.wait_time_read                0
cpu3.timer.dcache.l2cache.bus.wait_time_write               0
cpu3.timer.dcache.l2cache.bus.write                         0
cpu3.timer.dcache.l2cache.data_invalidation                 0
cpu3.timer.dcache.l2cache.inclusion_invalidation            0
cpu3.timer.dcache.l2cache.lookup_EXCLUSIVE                  0
cpu3.timer.dcache.l2cache.lookup_INVALID                    0
cpu3.timer.dcache.l2cache.lookup_MODIFIED                   0
cpu3.timer.dcache.l2cache.lookup_NOT_FOUND                  0
cpu3.timer.dcache.l2cache.lookup_OWNER                      0
cpu3.timer.dcache.l2cache.lookup_SHARED                     0
cpu3.timer.dcache.l2cache.read                              0
cpu3.timer.dcache.l2cache.read_half_miss                    0
cpu3.timer.dcache.l2cache.read_miss                         0
cpu3.timer.dcache.l2cache.snoop                             0
cpu3.timer.dcache.l2cache.update_EXCLUSIVE                  0
cpu3.timer.dcache.l2cache.update_INVALID                    0
cpu3.timer.dcache.l2cache.update_MODIFIED                   0
cpu3.timer.dcache.l2cache.update_NOT_FOUND                  0
cpu3.timer.dcache.l2cache.update_OWNER                      0
cpu3.timer.dcache.l2cache.update_SHARED                     0
cpu3.timer.dcache.l2cache.write                             0
cpu3.timer.dcache.l2cache.write_half_miss                   0
cpu3.timer.dcache.l2cache.write_miss                        0
cpu3.timer.dcache.l2cache.writeback                         0
cpu3.timer.dcache.lookup_EXCLUSIVE                          0
cpu3.timer.dcache.lookup_INVALID                            0
cpu3.timer.dcache.lookup_MODIFIED                           0
cpu3.timer.dcache.lookup_NOT_FOUND                          0
cpu3.timer.dcache.lookup_OWNER                              0
cpu3.timer.dcache.lookup_SHARED                             0
cpu3.timer.dcache.read                                      0
cpu3.timer.dcache.read_half_miss                            0
cpu3.timer.dcache.read_miss                                 0
cpu3.timer.dcache.snoop                                     0
cpu3.timer.dcache.update_EXCLUSIVE                          0
cpu3.timer.dcache.update_INVALID                            0
cpu3.timer.dcache.update_MODIFIED                           0
cpu3.timer.dcache.update_NOT_FOUND                          0
cpu3.timer.dcache.update_OWNER                              0
cpu3.timer.dcache.update_SHARED                             0
cpu3.timer.dcache.write                                     0
cpu3.timer.dcache.write_half_miss                           0
cpu3.timer.dcache.write_miss                                0
cpu3.timer.dcache.writeback                                 0
cpu3.timer.dtlb.data_invalidation                           0
cpu3.timer.dtlb.inclusion_invalidation                      0
cpu3.timer.dtlb.l2tlb.data_invalidation                     0
cpu3.timer.dtlb.l2tlb.inclusion_invalidation                0
cpu3.timer.dtlb.l2tlb.lookup_EXCLUSIVE                      0
cpu3.timer.dtlb.l2tlb.lookup_INVALID                        0
cpu3.timer.dtlb.l2tlb.lookup_MODIFIED                       0
cpu3.timer.dtlb.l2tlb.lookup_NOT_FOUND                      0
cpu3.timer.dtlb.l2tlb.lookup_OWNER                          0
cpu3.timer.dtlb.l2tlb.lookup_SHARED                         0
cpu3.timer.dtlb.l2tlb.read                                  0
cpu3.timer.dtlb.l2tlb.read_half_miss                        0
cpu3.timer.dtlb.l2tlb.read_miss                             0
cpu3.timer.dtlb.l2tlb.snoop                                 0
cpu3.timer.dtlb.l2tlb.tlb_bus.bw                            0
cpu3.timer.dtlb.l2tlb.tlb_bus.main.access                   0
cpu3.timer.dtlb.l2tlb.tlb_bus.main.read                     0
cpu3.timer.dtlb.l2tlb.tlb_bus.main.write                    0
cpu3.timer.dtlb.l2tlb.tlb_bus.read                          0
cpu3.timer.dtlb.l2tlb.tlb_bus.readx                         0
cpu3.timer.dtlb.l2tlb.tlb_bus.snoop_read                    0
cpu3.timer.dtlb.l2tlb.tlb_bus.snoop_readx                   0
cpu3.timer.dtlb.l2tlb.tlb_bus.update                        0
cpu3.timer.dtlb.l2tlb.tlb_bus.wait_time_read                0
cpu3.timer.dtlb.l2tlb.tlb_bus.wait_time_write               0
cpu3.timer.dtlb.l2tlb.tlb_bus.write                         0
cpu3.timer.dtlb.l2tlb.update_EXCLUSIVE                      0
cpu3.timer.dtlb.l2tlb.update_INVALID                        0
cpu3.timer.dtlb.l2tlb.update_MODIFIED                       0
cpu3.timer.dtlb.l2tlb.update_NOT_FOUND                      0
cpu3.timer.dtlb.l2tlb.update_OWNER                          0
cpu3.timer.dtlb.l2tlb.update_SHARED                         0
cpu3.timer.dtlb.l2tlb.write                                 0
cpu3.timer.dtlb.l2tlb.write_half_miss                       0
cpu3.timer.dtlb.l2tlb.write_miss                            0
cpu3.timer.dtlb.l2tlb.writeback                             0
cpu3.timer.dtlb.lookup_EXCLUSIVE                            0
cpu3.timer.dtlb.lookup_INVALID                              0
cpu3.timer.dtlb.lookup_MODIFIED                             0
cpu3.timer.dtlb.lookup_NOT_FOUND                            0
cpu3.timer.dtlb.lookup_OWNER                                0
cpu3.timer.dtlb.lookup_SHARED                               0
cpu3.timer.dtlb.read                                        0
cpu3.timer.dtlb.read_half_miss                              0
cpu3.timer.dtlb.read_miss                                   0
cpu3.timer.dtlb.snoop                                       0
cpu3.timer.dtlb.update_EXCLUSIVE                            0
cpu3.timer.dtlb.update_INVALID                              0
cpu3.timer.dtlb.update_MODIFIED                             0
cpu3.timer.dtlb.update_NOT_FOUND                            0
cpu3.timer.dtlb.update_OWNER                                0
cpu3.timer.dtlb.update_SHARED                               0
cpu3.timer.dtlb.write                                       0
cpu3.timer.dtlb.write_half_miss                             0
cpu3.timer.dtlb.write_miss                                  0
cpu3.timer.dtlb.writeback                                   0
cpu3.timer.fetch_insn                                       0
cpu3.timer.ftq_full                                         0
cpu3.timer.icache.data_invalidation                         0
cpu3.timer.icache.inclusion_invalidation                    0
cpu3.timer.icache.l2cache.bus.bw                            0
cpu3.timer.icache.l2cache.bus.main.access                   0
cpu3.timer.icache.l2cache.bus.main.read                     0
cpu3.timer.icache.l2cache.bus.main.write                    0
cpu3.timer.icache.l2cache.bus.read                          0
cpu3.timer.icache.l2cache.bus.readx                         0
cpu3.timer.icache.l2cache.bus.snoop_read                    0
cpu3.timer.icache.l2cache.bus.snoop_readx                   0
cpu3.timer.icache.l2cache.bus.update                        0
cpu3.timer.icache.l2cache.bus.wait_time_read                0
cpu3.timer.icache.l2cache.bus.wait_time_write               0
cpu3.timer.icache.l2cache.bus.write                         0
cpu3.timer.icache.l2cache.data_invalidation                 0
cpu3.timer.icache.l2cache.inclusion_invalidation            0
cpu3.timer.icache.l2cache.lookup_EXCLUSIVE                  0
cpu3.timer.icache.l2cache.lookup_INVALID                    0
cpu3.timer.icache.l2cache.lookup_MODIFIED                   0
cpu3.timer.icache.l2cache.lookup_NOT_FOUND                  0
cpu3.timer.icache.l2cache.lookup_OWNER                      0
cpu3.timer.icache.l2cache.lookup_SHARED                     0
cpu3.timer.icache.l2cache.read                              0
cpu3.timer.icache.l2cache.read_half_miss                    0
cpu3.timer.icache.l2cache.read_miss                         0
cpu3.timer.icache.l2cache.snoop                             0
cpu3.timer.icache.l2cache.update_EXCLUSIVE                  0
cpu3.timer.icache.l2cache.update_INVALID                    0
cpu3.timer.icache.l2cache.update_MODIFIED                   0
cpu3.timer.icache.l2cache.update_NOT_FOUND                  0
cpu3.timer.icache.l2cache.update_OWNER                      0
cpu3.timer.icache.l2cache.update_SHARED                     0
cpu3.timer.icache.l2cache.write                             0
cpu3.timer.icache.l2cache.write_half_miss                   0
cpu3.timer.icache.l2cache.write_miss                        0
cpu3.timer.icache.l2cache.writeback                         0
cpu3.timer.icache.lookup_EXCLUSIVE                          0
cpu3.timer.icache.lookup_INVALID                            0
cpu3.timer.icache.lookup_MODIFIED                           0
cpu3.timer.icache.lookup_NOT_FOUND                          0
cpu3.timer.icache.lookup_OWNER                              0
cpu3.timer.icache.lookup_SHARED                             0
cpu3.timer.icache.read                                      0
cpu3.timer.icache.read_half_miss                            0
cpu3.timer.icache.read_miss                                 0
cpu3.timer.icache.snoop                                     0
cpu3.timer.icache.update_EXCLUSIVE                          0
cpu3.timer.icache.update_INVALID                            0
cpu3.timer.icache.update_MODIFIED                           0
cpu3.timer.icache.update_NOT_FOUND                          0
cpu3.timer.icache.update_OWNER                              0
cpu3.timer.icache.update_SHARED                             0
cpu3.timer.icache.write                                     0
cpu3.timer.icache.write_half_miss                           0
cpu3.timer.icache.write_miss                                0
cpu3.timer.icache.writeback                                 0
cpu3.timer.instructions                                     0
cpu3.timer.itlb.data_invalidation                           0
cpu3.timer.itlb.inclusion_invalidation                      0
cpu3.timer.itlb.l2tlb.data_invalidation                     0
cpu3.timer.itlb.l2tlb.inclusion_invalidation                0
cpu3.timer.itlb.l2tlb.lookup_EXCLUSIVE                      0
cpu3.timer.itlb.l2tlb.lookup_INVALID                        0
cpu3.timer.itlb.l2tlb.lookup_MODIFIED                       0
cpu3.timer.itlb.l2tlb.lookup_NOT_FOUND                      0
cpu3.timer.itlb.l2tlb.lookup_OWNER                          0
cpu3.timer.itlb.l2tlb.lookup_SHARED                         0
cpu3.timer.itlb.l2tlb.read                                  0
cpu3.timer.itlb.l2tlb.read_half_miss                        0
cpu3.timer.itlb.l2tlb.read_miss                             0
cpu3.timer.itlb.l2tlb.snoop                                 0
cpu3.timer.itlb.l2tlb.tlb_bus.bw                            0
cpu3.timer.itlb.l2tlb.tlb_bus.main.access                   0
cpu3.timer.itlb.l2tlb.tlb_bus.main.read                     0
cpu3.timer.itlb.l2tlb.tlb_bus.main.write                    0
cpu3.timer.itlb.l2tlb.tlb_bus.read                          0
cpu3.timer.itlb.l2tlb.tlb_bus.readx                         0
cpu3.timer.itlb.l2tlb.tlb_bus.snoop_read                    0
cpu3.timer.itlb.l2tlb.tlb_bus.snoop_readx                   0
cpu3.timer.itlb.l2tlb.tlb_bus.update                        0
cpu3.timer.itlb.l2tlb.tlb_bus.wait_time_read                0
cpu3.timer.itlb.l2tlb.tlb_bus.wait_time_write               0
cpu3.timer.itlb.l2tlb.tlb_bus.write                         0
cpu3.timer.itlb.l2tlb.update_EXCLUSIVE                      0
cpu3.timer.itlb.l2tlb.update_INVALID                        0
cpu3.timer.itlb.l2tlb.update_MODIFIED                       0
cpu3.timer.itlb.l2tlb.update_NOT_FOUND                      0
cpu3.timer.itlb.l2tlb.update_OWNER                          0
cpu3.timer.itlb.l2tlb.update_SHARED                         0
cpu3.timer.itlb.l2tlb.write                                 0
cpu3.timer.itlb.l2tlb.write_half_miss                       0
cpu3.timer.itlb.l2tlb.write_miss                            0
cpu3.timer.itlb.l2tlb.writeback                             0
cpu3.timer.itlb.lookup_EXCLUSIVE                            0
cpu3.timer.itlb.lookup_INVALID                              0
cpu3.timer.itlb.lookup_MODIFIED                             0
cpu3.timer.itlb.lookup_NOT_FOUND                            0
cpu3.timer.itlb.lookup_OWNER                                0
cpu3.timer.itlb.lookup_SHARED                               0
cpu3.timer.itlb.read                                        0
cpu3.timer.itlb.read_half_miss                              0
cpu3.timer.itlb.read_miss                                   0
cpu3.timer.itlb.snoop                                       0
cpu3.timer.itlb.update_EXCLUSIVE                            0
cpu3.timer.itlb.update_INVALID                              0
cpu3.timer.itlb.update_MODIFIED                             0
cpu3.timer.itlb.update_NOT_FOUND                            0
cpu3.timer.itlb.update_OWNER                                0
cpu3.timer.itlb.update_SHARED                               0
cpu3.timer.itlb.write                                       0
cpu3.timer.itlb.write_half_miss                             0
cpu3.timer.itlb.write_miss                                  0
cpu3.timer.itlb.writeback                                   0
cpu3.timer.non_branches                                     0
cpu3.timer.non_branches_miss                                0
cpu3.timer.prefetch_count                                   0
cpu3.timer.ret_count                                        0
cpu3.timer.ret_miss                                         0
cpu3.timer.twolev.lookup                                    0
cpu3.timer.twolev.misses                                    0
cpu3.timer.twolev.reset                                     0
cpu3.timer.twolev.update                                    0
cpu3.timer.uncond_count                                     0
cpu3.timer.uncond_miss                                      0
cpu3.timer.window_full                                      0
cpu3.trace_cache_size                                       0
cpu3.valid_translation_bytes                                0
cpu3.write_mmios                                            0
cpu3.write_pios                                             0
cycles                                                      19649997
cycles_per_usec                                             3000
disk0.timer.bytes_read                                      8192
disk0.timer.bytes_written                                   0
disk0.timer.num_reads                                       2
disk0.timer.num_writes                                      0
disk0.timer.tot_rdelay                                      6
disk0.timer.tot_wdelay                                      0
disk1.timer.bytes_read                                      0
disk1.timer.bytes_written                                   0
disk1.timer.num_reads                                       0
disk1.timer.num_writes                                      0
disk1.timer.tot_rdelay                                      0
disk1.timer.tot_wdelay                                      0
disk2.timer.bytes_read                                      0
disk2.timer.bytes_written                                   0
disk2.timer.num_reads                                       0
disk2.timer.num_writes                                      0
disk2.timer.tot_rdelay                                      0
disk2.timer.tot_wdelay                                      0
disk3.timer.bytes_read                                      0
disk3.timer.bytes_written                                   0
disk3.timer.num_reads                                       0
disk3.timer.num_writes                                      0
disk3.timer.tot_rdelay                                      0
disk3.timer.tot_wdelay                                      0
nFullWarming                                                6666
nFunctional                                                 6533334
nSimpleWarming                                              0
nSimulation                                                 9999
nanos                                                       6549999
nic20.timer.bytes_read                                      0
nic20.timer.bytes_written                                   0
nic20.timer.pack_read                                       0
nic20.timer.pack_written                                    0
nic20.timer.tot_rdelay                                      0
nic20.timer.tot_wdelay                                      0
cpu0.timer.btb.miss_rate                                    -nan
cpu0.timer.call_miss_rate                                   -nan
cpu0.timer.cond_miss_rate                                   -nan
cpu0.timer.dcache.l2cache.bus.av_bw                         -nan
cpu0.timer.dcache.l2cache.bus.av_wait_time_read             -nan
cpu0.timer.dcache.l2cache.bus.av_wait_time_readx            -nan
cpu0.timer.dcache.l2cache.bus.av_wait_time_write            -nan
cpu0.timer.dcache.l2cache.read_miss_rate                    -nan
cpu0.timer.dcache.l2cache.write_miss_rate                   -nan
cpu0.timer.dcache.read_miss_rate                            -nan
cpu0.timer.dcache.write_miss_rate                           -nan
cpu0.timer.dtlb.l2tlb.read_miss_rate                        -nan
cpu0.timer.dtlb.l2tlb.tlb_bus.av_bw                         -nan
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu0.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu0.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu0.timer.dtlb.read_miss_rate                              -nan
cpu0.timer.dtlb.write_miss_rate                             -nan
cpu0.timer.fetch_ipc                                        -nan
cpu0.timer.ftq_full_rate                                    -nan
cpu0.timer.icache.l2cache.bus.av_bw                         -nan
cpu0.timer.icache.l2cache.bus.av_wait_time_read             -nan
cpu0.timer.icache.l2cache.bus.av_wait_time_readx            -nan
cpu0.timer.icache.l2cache.bus.av_wait_time_write            -nan
cpu0.timer.icache.l2cache.read_miss_rate                    -nan
cpu0.timer.icache.l2cache.write_miss_rate                   -nan
cpu0.timer.icache.read_miss_rate                            -nan
cpu0.timer.icache.write_miss_rate                           -nan
cpu0.timer.ipc                                              -nan
cpu0.timer.itlb.l2tlb.read_miss_rate                        -nan
cpu0.timer.itlb.l2tlb.tlb_bus.av_bw                         -nan
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu0.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu0.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu0.timer.itlb.read_miss_rate                              -nan
cpu0.timer.itlb.write_miss_rate                             -nan
cpu0.timer.ret_miss_rate                                    -nan
cpu0.timer.twolev.miss_rate                                 -nan
cpu0.timer.uncond_miss_rate                                 -nan
cpu0.timer.window_full_rate                                 -nan
cpu1.timer.btb.miss_rate                                    -nan
cpu1.timer.call_miss_rate                                   -nan
cpu1.timer.cond_miss_rate                                   -nan
cpu1.timer.dcache.l2cache.bus.av_bw                         -nan
cpu1.timer.dcache.l2cache.bus.av_wait_time_read             -nan
cpu1.timer.dcache.l2cache.bus.av_wait_time_readx            -nan
cpu1.timer.dcache.l2cache.bus.av_wait_time_write            -nan
cpu1.timer.dcache.l2cache.read_miss_rate                    -nan
cpu1.timer.dcache.l2cache.write_miss_rate                   -nan
cpu1.timer.dcache.read_miss_rate                            -nan
cpu1.timer.dcache.write_miss_rate                           -nan
cpu1.timer.dtlb.l2tlb.read_miss_rate                        -nan
cpu1.timer.dtlb.l2tlb.tlb_bus.av_bw                         -nan
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu1.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu1.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu1.timer.dtlb.read_miss_rate                              -nan
cpu1.timer.dtlb.write_miss_rate                             -nan
cpu1.timer.fetch_ipc                                        -nan
cpu1.timer.ftq_full_rate                                    -nan
cpu1.timer.icache.l2cache.bus.av_bw                         -nan
cpu1.timer.icache.l2cache.bus.av_wait_time_read             -nan
cpu1.timer.icache.l2cache.bus.av_wait_time_readx            -nan
cpu1.timer.icache.l2cache.bus.av_wait_time_write            -nan
cpu1.timer.icache.l2cache.read_miss_rate                    -nan
cpu1.timer.icache.l2cache.write_miss_rate                   -nan
cpu1.timer.icache.read_miss_rate                            -nan
cpu1.timer.icache.write_miss_rate                           -nan
cpu1.timer.ipc                                              -nan
cpu1.timer.itlb.l2tlb.read_miss_rate                        -nan
cpu1.timer.itlb.l2tlb.tlb_bus.av_bw                         -nan
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu1.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu1.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu1.timer.itlb.read_miss_rate                              -nan
cpu1.timer.itlb.write_miss_rate                             -nan
cpu1.timer.ret_miss_rate                                    -nan
cpu1.timer.twolev.miss_rate                                 -nan
cpu1.timer.uncond_miss_rate                                 -nan
cpu1.timer.window_full_rate                                 -nan
cpu2.timer.btb.miss_rate                                    -nan
cpu2.timer.call_miss_rate                                   -nan
cpu2.timer.cond_miss_rate                                   -nan
cpu2.timer.dcache.l2cache.bus.av_bw                         -nan
cpu2.timer.dcache.l2cache.bus.av_wait_time_read             -nan
cpu2.timer.dcache.l2cache.bus.av_wait_time_readx            -nan
cpu2.timer.dcache.l2cache.bus.av_wait_time_write            -nan
cpu2.timer.dcache.l2cache.read_miss_rate                    -nan
cpu2.timer.dcache.l2cache.write_miss_rate                   -nan
cpu2.timer.dcache.read_miss_rate                            -nan
cpu2.timer.dcache.write_miss_rate                           -nan
cpu2.timer.dtlb.l2tlb.read_miss_rate                        -nan
cpu2.timer.dtlb.l2tlb.tlb_bus.av_bw                         -nan
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu2.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu2.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu2.timer.dtlb.read_miss_rate                              -nan
cpu2.timer.dtlb.write_miss_rate                             -nan
cpu2.timer.fetch_ipc                                        -nan
cpu2.timer.ftq_full_rate                                    -nan
cpu2.timer.icache.l2cache.bus.av_bw                         -nan
cpu2.timer.icache.l2cache.bus.av_wait_time_read             -nan
cpu2.timer.icache.l2cache.bus.av_wait_time_readx            -nan
cpu2.timer.icache.l2cache.bus.av_wait_time_write            -nan
cpu2.timer.icache.l2cache.read_miss_rate                    -nan
cpu2.timer.icache.l2cache.write_miss_rate                   -nan
cpu2.timer.icache.read_miss_rate                            -nan
cpu2.timer.icache.write_miss_rate                           -nan
cpu2.timer.ipc                                              -nan
cpu2.timer.itlb.l2tlb.read_miss_rate                        -nan
cpu2.timer.itlb.l2tlb.tlb_bus.av_bw                         -nan
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu2.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu2.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu2.timer.itlb.read_miss_rate                              -nan
cpu2.timer.itlb.write_miss_rate                             -nan
cpu2.timer.ret_miss_rate                                    -nan
cpu2.timer.twolev.miss_rate                                 -nan
cpu2.timer.uncond_miss_rate                                 -nan
cpu2.timer.window_full_rate                                 -nan
cpu3.timer.btb.miss_rate                                    -nan
cpu3.timer.call_miss_rate                                   -nan
cpu3.timer.cond_miss_rate                                   -nan
cpu3.timer.dcache.l2cache.bus.av_bw                         -nan
cpu3.timer.dcache.l2cache.bus.av_wait_time_read             -nan
cpu3.timer.dcache.l2cache.bus.av_wait_time_readx            -nan
cpu3.timer.dcache.l2cache.bus.av_wait_time_write            -nan
cpu3.timer.dcache.l2cache.read_miss_rate                    -nan
cpu3.timer.dcache.l2cache.write_miss_rate                   -nan
cpu3.timer.dcache.read_miss_rate                            -nan
cpu3.timer.dcache.write_miss_rate                           -nan
cpu3.timer.dtlb.l2tlb.read_miss_rate                        -nan
cpu3.timer.dtlb.l2tlb.tlb_bus.av_bw                         -nan
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu3.timer.dtlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu3.timer.dtlb.l2tlb.write_miss_rate                       -nan
cpu3.timer.dtlb.read_miss_rate                              -nan
cpu3.timer.dtlb.write_miss_rate                             -nan
cpu3.timer.fetch_ipc                                        -nan
cpu3.timer.ftq_full_rate                                    -nan
cpu3.timer.icache.l2cache.bus.av_bw                         -nan
cpu3.timer.icache.l2cache.bus.av_wait_time_read             -nan
cpu3.timer.icache.l2cache.bus.av_wait_time_readx            -nan
cpu3.timer.icache.l2cache.bus.av_wait_time_write            -nan
cpu3.timer.icache.l2cache.read_miss_rate                    -nan
cpu3.timer.icache.l2cache.write_miss_rate                   -nan
cpu3.timer.icache.read_miss_rate                            -nan
cpu3.timer.icache.write_miss_rate                           -nan
cpu3.timer.ipc                                              -nan
cpu3.timer.itlb.l2tlb.read_miss_rate                        -nan
cpu3.timer.itlb.l2tlb.tlb_bus.av_bw                         -nan
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_read             -nan
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_readx            -nan
cpu3.timer.itlb.l2tlb.tlb_bus.av_wait_time_write            -nan
cpu3.timer.itlb.l2tlb.write_miss_rate                       -nan
cpu3.timer.itlb.read_miss_rate                              -nan
cpu3.timer.itlb.write_miss_rate                             -nan
cpu3.timer.ret_miss_rate                                    -nan
cpu3.timer.twolev.miss_rate                                 -nan
cpu3.timer.uncond_miss_rate                                 -nan
cpu3.timer.window_full_rate                                 -nan
END__DATA
