INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SumatorElementar
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/CountLeadingZero.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CountLeadingZeroes
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftLeft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ShiftLeft
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/SignOut.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity SignOut
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/FractionAdd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FractionAdd
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/ShiftRight.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ShiftRight
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/DepExpBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity DepExpBlock
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/CompExp.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity CompExp
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/UC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UC
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/Normalizare.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Normalizare
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity main
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Adunarea-si-scaderea-numerelor-in-virgula-mobila-main/SSC_P/SSC_P/SSC_P.srcs/sim_1/new/AS_NumereVM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AS_NumereVM_tb
