Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: UART_ME.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART_ME.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART_ME"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : UART_ME
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/tulza/dcm133.vhd" in Library work.
Architecture behavioral of Entity dcm133 is up to date.
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/tulza/UART_ME.vhd" in Library work.
Entity <uart_me> compiled.
Entity <uart_me> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <UART_ME> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <dcm133> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <UART_ME> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/noraw/Documents/VHDL/tulza/UART_ME.vhd" line 69: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'dcm133'.
WARNING:Xst:753 - "C:/Users/noraw/Documents/VHDL/tulza/UART_ME.vhd" line 69: Unconnected output port 'CLK0_OUT' of component 'dcm133'.
INFO:Xst:1561 - "C:/Users/noraw/Documents/VHDL/tulza/UART_ME.vhd" line 94: Mux is complete : default of case is discarded
Entity <UART_ME> analyzed. Unit <UART_ME> generated.

Analyzing Entity <dcm133> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <dcm133>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKFX_DIVIDE =  3" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKFX_MULTIPLY =  16" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "FACTORY_JF =  8080" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_INST> in unit <dcm133>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_INST> in unit <dcm133>.
Entity <dcm133> analyzed. Unit <dcm133> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <dcm133>.
    Related source file is "C:/Users/noraw/Documents/VHDL/tulza/dcm133.vhd".
Unit <dcm133> synthesized.


Synthesizing Unit <UART_ME>.
    Related source file is "C:/Users/noraw/Documents/VHDL/tulza/UART_ME.vhd".
WARNING:Xst:646 - Signal <tmBusy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RstB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <Din> is used but never assigned. This sourceless signal will be automatically connected to value 10100110.
    Found finite state machine <FSM_0> for signal <tmFSM>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 5                                              |
    | Clock              | clk133                    (rising_edge)        |
    | Clock enable       | tmFSM$cmp_le0000          (positive)           |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | firstst                                        |
    | Power Up State     | firstst                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x15-bit ROM for signal <mult$mux0001> created at line 86.
    Found 1-bit register for signal <dout>.
    Found 32-bit up counter for signal <clkmult>.
    Found 32-bit up counter for signal <count1>.
    Found 15-bit register for signal <mult>.
    Found 32-bit up counter for signal <mult16>.
    Found 32-bit comparator equal for signal <mult16$cmp_eq0000> created at line 107.
    Found 8-bit register for signal <RegDin>.
    Found 32-bit comparator greater for signal <RegDin$cmp_gt0000> created at line 147.
    Found 8-bit register for signal <tm_reg>.
    Found 32-bit register for signal <tmcount>.
    Found 32-bit subtractor for signal <tmcount$addsub0000> created at line 165.
    Found 32-bit comparator lessequal for signal <tmFSM$cmp_le0000> created at line 147.
    Found 1-bit register for signal <Top16>.
    Found 1-bit register for signal <Toptm>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <UART_ME> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 8x15-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 7
 1-bit register                                        : 3
 15-bit register                                       : 1
 32-bit register                                       : 1
 8-bit register                                        : 2
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <tmFSM/FSM> on signal <tmFSM[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 firstst  | 00
 secondst | 01
 thirdst  | 11
 fourthst | 10
----------------------
WARNING:Xst:1710 - FF/Latch <RegDin_1> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_2> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_3> (without init value) has a constant value of 0 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_4> (without init value) has a constant value of 0 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_5> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_6> (without init value) has a constant value of 0 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_7> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_1> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_2> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_5> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_7> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RegDin_0> of sequential type is unconnected in block <UART_ME>.
WARNING:Xst:2677 - Node <tm_reg_0> of sequential type is unconnected in block <UART_ME>.
WARNING:Xst:2677 - Node <RegDin_0> of sequential type is unconnected in block <UART_ME>.
WARNING:Xst:2677 - Node <tm_reg_0> of sequential type is unconnected in block <UART_ME>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 8x15-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 32-bit subtractor                                     : 1
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 64
 Flip-Flops                                            : 64
# Comparators                                          : 3
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <RegDin_1> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_2> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_3> (without init value) has a constant value of 0 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_4> (without init value) has a constant value of 0 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_5> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_6> (without init value) has a constant value of 0 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <RegDin_7> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_1> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_2> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_5> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tm_reg_7> (without init value) has a constant value of 1 in block <UART_ME>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <tm_reg_3> in Unit <UART_ME> is equivalent to the following 2 FFs/Latches, which will be removed : <tm_reg_4> <tm_reg_6> 
INFO:Xst:2261 - The FF/Latch <mult_4> in Unit <UART_ME> is equivalent to the following FF/Latch, which will be removed : <mult_13> 
INFO:Xst:2261 - The FF/Latch <mult_5> in Unit <UART_ME> is equivalent to the following FF/Latch, which will be removed : <mult_14> 

Optimizing unit <UART_ME> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART_ME, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 147
 Flip-Flops                                            : 147

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : UART_ME.ngr
Top Level Output File Name         : UART_ME
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 7

Cell Usage :
# BELS                             : 569
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 32
#      LUT2                        : 101
#      LUT3                        : 29
#      LUT4                        : 67
#      LUT4_L                      : 1
#      MUXCY                       : 171
#      VCC                         : 1
#      XORCY                       : 128
# FlipFlops/Latches                : 147
#      FDC                         : 47
#      FDCE                        : 66
#      FDE                         : 33
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 7
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 1
# DCMs                             : 1
#      DCM                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      141  out of   1920     7%  
 Number of Slice Flip Flops:            147  out of   3840     3%  
 Number of 4 input LUTs:                268  out of   3840     6%  
 Number of IOs:                           7
 Number of bonded IOBs:                   7  out of     97     7%  
 Number of GCLKs:                         2  out of      8    25%  
 Number of DCMs:                          1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SysClk                             | u_dcm133/DCM_INST:CLKFX| 147   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 114   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 65.291ns (Maximum Frequency: 15.316MHz)
   Minimum input arrival time before clock: 6.161ns
   Maximum output required time after clock: 7.165ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SysClk'
  Clock period: 65.291ns (frequency: 15.316MHz)
  Total number of paths / destination ports: 67386 / 201
-------------------------------------------------------------------------
Delay:               12.242ns (Levels of Logic = 53)
  Source:            mult_0 (FF)
  Destination:       count1_31 (FF)
  Source Clock:      SysClk rising 5.3X
  Destination Clock: SysClk rising 5.3X

  Data Path: mult_0 to count1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.720   1.216  mult_0 (mult_0)
     LUT2:I0->O            1   0.551   0.000  Mcompar_tmFSM_cmp_le0000_lut<0> (Mcompar_tmFSM_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_tmFSM_cmp_le0000_cy<0> (Mcompar_tmFSM_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<1> (Mcompar_tmFSM_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<2> (Mcompar_tmFSM_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<3> (Mcompar_tmFSM_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<4> (Mcompar_tmFSM_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<5> (Mcompar_tmFSM_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<6> (Mcompar_tmFSM_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<7> (Mcompar_tmFSM_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<8> (Mcompar_tmFSM_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<9> (Mcompar_tmFSM_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<10> (Mcompar_tmFSM_cmp_le0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<11> (Mcompar_tmFSM_cmp_le0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<12> (Mcompar_tmFSM_cmp_le0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<13> (Mcompar_tmFSM_cmp_le0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<14> (Mcompar_tmFSM_cmp_le0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<15> (Mcompar_tmFSM_cmp_le0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcompar_tmFSM_cmp_le0000_cy<16> (Mcompar_tmFSM_cmp_le0000_cy<16>)
     MUXCY:CI->O           1   0.303   0.869  Mcompar_tmFSM_cmp_le0000_cy<17> (Mcompar_tmFSM_cmp_le0000_cy<17>)
     LUT4:I2->O           69   0.551   2.065  Mcompar_tmFSM_cmp_le0000_cy<19>1 (tmFSM_cmp_le0000)
     INV:I->O              1   0.551   0.801  tmFSM_cmp_le0000_inv1_INV_0 (tmFSM_cmp_le0000_inv)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<0> (Mcount_count1_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<1> (Mcount_count1_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<2> (Mcount_count1_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<3> (Mcount_count1_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<4> (Mcount_count1_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<5> (Mcount_count1_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<6> (Mcount_count1_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<7> (Mcount_count1_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<8> (Mcount_count1_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<9> (Mcount_count1_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<10> (Mcount_count1_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<11> (Mcount_count1_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<12> (Mcount_count1_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<13> (Mcount_count1_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<14> (Mcount_count1_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<15> (Mcount_count1_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<16> (Mcount_count1_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<17> (Mcount_count1_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<18> (Mcount_count1_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<19> (Mcount_count1_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<20> (Mcount_count1_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<21> (Mcount_count1_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<22> (Mcount_count1_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<23> (Mcount_count1_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<24> (Mcount_count1_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<25> (Mcount_count1_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<26> (Mcount_count1_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<27> (Mcount_count1_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<28> (Mcount_count1_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_count1_cy<29> (Mcount_count1_cy<29>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_count1_cy<30> (Mcount_count1_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Mcount_count1_xor<31> (Mcount_count131)
     FDE:D                     0.203          count1_31
    ----------------------------------------
    Total                     12.242ns (7.291ns logic, 4.951ns route)
                                       (59.6% logic, 40.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SysClk'
  Total number of paths / destination ports: 68 / 46
-------------------------------------------------------------------------
Offset:              6.161ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       count1_0 (FF)
  Destination Clock: SysClk rising 5.3X

  Data Path: reset to count1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           116   0.821   2.334  reset_IBUF (reset_IBUF)
     INV:I->O             32   0.551   1.853  reset_inv1_INV_0 (reset_inv)
     FDE:CE                    0.602          count1_0
    ----------------------------------------
    Total                      6.161ns (1.974ns logic, 4.187ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SysClk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              7.165ns (Levels of Logic = 1)
  Source:            dout (FF)
  Destination:       dout (PAD)
  Source Clock:      SysClk rising 5.3X

  Data Path: dout to dout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.801  dout (dout_OBUF)
     OBUF:I->O                 5.644          dout_OBUF (dout)
    ----------------------------------------
    Total                      7.165ns (6.364ns logic, 0.801ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.20 secs
 
--> 

Total memory usage is 323116 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   31 (   0 filtered)
Number of infos    :    4 (   0 filtered)

