Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Oct 27 21:33:44 2017
| Host         : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DARC_DCT_Design_wrapper_timing_summary_routed.rpt -rpx DARC_DCT_Design_wrapper_timing_summary_routed.rpx
| Design       : DARC_DCT_Design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.144      -17.395                     40                34351        0.041        0.000                      0                34351        3.750        0.000                       0                 12756  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.144      -17.395                     40                34351        0.041        0.000                      0                34351        3.750        0.000                       0                 12756  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           40  Failing Endpoints,  Worst Slack       -1.144ns,  Total Violation      -17.395ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.144ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.959ns  (logic 3.642ns (33.232%)  route 7.317ns (66.768%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.521     4.067    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X81Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.191 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          0.756     4.947    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X81Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.724     5.795    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_04d
    SLICE_X80Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.919 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.972     6.891    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.015 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           0.971     7.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.382     8.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.830     9.446    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.152     9.598 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.639    10.237    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X72Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.824 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.465    11.623    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.303    11.926 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.472    12.398    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.783 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.783    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.096 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry__0/O[3]
                         net (fo=2, routed)           0.585    13.681    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/mul12s2ot[9]
    SLICE_X68Y40         LUT4 (Prop_lut4_I3_O)        0.306    13.987 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[9]_i_1/O
                         net (fo=1, routed)           0.000    13.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[9]
    SLICE_X68Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.556    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X68Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X68Y40         FDRE (Setup_fdre_C_D)        0.032    12.843    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[9]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -13.987    
  -------------------------------------------------------------------
                         slack                                 -1.144    

Slack (VIOLATED) :        -1.120ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.936ns  (logic 3.837ns (35.086%)  route 7.099ns (64.914%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.674     4.220    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.344 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22/O
                         net (fo=28, routed)          0.874     5.218    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86[10]_i_11/O
                         net (fo=1, routed)           1.130     6.472    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86[10]_i_11_n_0
    SLICE_X74Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.596 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86[10]_i_4/O
                         net (fo=5, routed)           0.782     7.378    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[10]_5
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.502 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_34/O
                         net (fo=1, routed)           0.721     8.223    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_34_n_0
    SLICE_X75Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.347 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=17, routed)          0.672     9.019    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X76Y40         LUT2 (Prop_lut2_I0_O)        0.150     9.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.565     9.734    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X74Y39         LUT4 (Prop_lut4_I3_O)        0.326    10.060 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.438    10.498    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[10]_0[0]
    SLICE_X73Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.622 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    10.622    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/RG_68_reg[4][0]
    SLICE_X73Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.228 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[3]
                         net (fo=3, routed)           0.786    12.014    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_4
    SLICE_X74Y41         LUT5 (Prop_lut5_I1_O)        0.306    12.320 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    12.320    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_7__0_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.870    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.204 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__1/O[1]
                         net (fo=1, routed)           0.457    13.661    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[8]_0[11]
    SLICE_X71Y42         LUT4 (Prop_lut4_I1_O)        0.303    13.964 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[11]_i_1/O
                         net (fo=1, routed)           0.000    13.964    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[11]
    SLICE_X71Y42         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.557    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X71Y42         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X71Y42         FDRE (Setup_fdre_C_D)        0.032    12.844    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[11]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                 -1.120    

Slack (VIOLATED) :        -1.062ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.873ns  (logic 3.265ns (30.027%)  route 7.608ns (69.973%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X80Y37         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y37         FDRE (Prop_fdre_C_Q)         0.456     3.484 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[5]/Q
                         net (fo=158, routed)         1.111     4.595    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/B01_streg[5]
    SLICE_X82Y37         LUT5 (Prop_lut5_I1_O)        0.124     4.719 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_188/O
                         net (fo=12, routed)          1.095     5.814    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_188_n_0
    SLICE_X75Y34         LUT6 (Prop_lut6_I1_O)        0.124     5.938 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_179/O
                         net (fo=1, routed)           0.670     6.608    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_179_n_0
    SLICE_X75Y34         LUT5 (Prop_lut5_I0_O)        0.124     6.732 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_132/O
                         net (fo=1, routed)           0.845     7.578    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_132_n_0
    SLICE_X74Y35         LUT6 (Prop_lut6_I3_O)        0.124     7.702 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_53/O
                         net (fo=1, routed)           0.421     8.123    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_53_n_0
    SLICE_X74Y36         LUT6 (Prop_lut6_I5_O)        0.124     8.247 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_17/O
                         net (fo=6, routed)           0.807     9.054    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[6]
    SLICE_X74Y38         LUT2 (Prop_lut2_I0_O)        0.124     9.178 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_11__0/O
                         net (fo=3, routed)           0.736     9.914    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_11__0_n_0
    SLICE_X75Y40         LUT4 (Prop_lut4_I3_O)        0.124    10.038 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1__0/O
                         net (fo=1, routed)           0.337    10.375    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/DI[2]
    SLICE_X73Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.760 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.760    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.982 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[0]
                         net (fo=3, routed)           0.843    11.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/O[0]
    SLICE_X74Y40         LUT5 (Prop_lut5_I1_O)        0.299    12.123 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__36_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.123    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/RG_69_reg[1][0]
    SLICE_X74Y40         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.521 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.521    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.855 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/O[1]
                         net (fo=2, routed)           0.743    13.598    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_68_reg[9][7]
    SLICE_X68Y40         LUT4 (Prop_lut4_I3_O)        0.303    13.901 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86[8]_i_1/O
                         net (fo=1, routed)           0.000    13.901    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_t[8]
    SLICE_X68Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.556    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X68Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X68Y40         FDRE (Setup_fdre_C_D)        0.029    12.840    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[8]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -13.901    
  -------------------------------------------------------------------
                         slack                                 -1.062    

Slack (VIOLATED) :        -1.050ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.866ns  (logic 3.564ns (32.799%)  route 7.302ns (67.201%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.521     4.067    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X81Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.191 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          0.756     4.947    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X81Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.724     5.795    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_04d
    SLICE_X80Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.919 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.972     6.891    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.015 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           0.971     7.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.382     8.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.830     9.446    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.152     9.598 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.639    10.237    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X72Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.824 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.465    11.623    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.303    11.926 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.472    12.398    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.783 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.783    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.022 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry__0/O[2]
                         net (fo=2, routed)           0.570    13.592    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_74_reg[11]_0[6]
    SLICE_X68Y41         LUT4 (Prop_lut4_I0_O)        0.302    13.894 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86[9]_i_1/O
                         net (fo=1, routed)           0.000    13.894    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_t[9]
    SLICE_X68Y41         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.557    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X68Y41         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X68Y41         FDRE (Setup_fdre_C_D)        0.032    12.844    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[9]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -13.894    
  -------------------------------------------------------------------
                         slack                                 -1.050    

Slack (VIOLATED) :        -0.993ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.808ns  (logic 3.642ns (33.697%)  route 7.166ns (66.303%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.521     4.067    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X81Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.191 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          0.756     4.947    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X81Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.724     5.795    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_04d
    SLICE_X80Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.919 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.972     6.891    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.015 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           0.971     7.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.382     8.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.830     9.446    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.152     9.598 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.639    10.237    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X72Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.824 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.465    11.623    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.303    11.926 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.472    12.398    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.783 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.783    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.096 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry__0/O[3]
                         net (fo=2, routed)           0.434    13.530    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_74_reg[11]_0[7]
    SLICE_X70Y40         LUT4 (Prop_lut4_I0_O)        0.306    13.836 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86[10]_i_1/O
                         net (fo=1, routed)           0.000    13.836    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_t[10]
    SLICE_X70Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.556    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X70Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X70Y40         FDRE (Setup_fdre_C_D)        0.032    12.843    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_86_reg[10]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -13.836    
  -------------------------------------------------------------------
                         slack                                 -0.993    

Slack (VIOLATED) :        -0.967ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.782ns  (logic 3.721ns (34.510%)  route 7.061ns (65.490%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.674     4.220    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X80Y38         LUT2 (Prop_lut2_I1_O)        0.124     4.344 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22/O
                         net (fo=28, routed)          0.874     5.218    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/dct_output_r_reg_0_63_0_0_i_22_n_0
    SLICE_X82Y38         LUT6 (Prop_lut6_I0_O)        0.124     5.342 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86[10]_i_11/O
                         net (fo=1, routed)           1.130     6.472    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86[10]_i_11_n_0
    SLICE_X74Y36         LUT6 (Prop_lut6_I2_O)        0.124     6.596 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86[10]_i_4/O
                         net (fo=5, routed)           0.782     7.378    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[10]_5
    SLICE_X76Y41         LUT6 (Prop_lut6_I5_O)        0.124     7.502 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_34/O
                         net (fo=1, routed)           0.721     8.223    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_34_n_0
    SLICE_X75Y39         LUT6 (Prop_lut6_I4_O)        0.124     8.347 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_14__0/O
                         net (fo=17, routed)          0.672     9.019    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[2]_0
    SLICE_X76Y40         LUT2 (Prop_lut2_I0_O)        0.150     9.169 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0/O
                         net (fo=4, routed)           0.565     9.734    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_10__0_n_0
    SLICE_X74Y39         LUT4 (Prop_lut4_I3_O)        0.326    10.060 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.438    10.498    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_86_reg[10]_0[0]
    SLICE_X73Y40         LUT6 (Prop_lut6_I2_O)        0.124    10.622 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    10.622    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/RG_68_reg[4][0]
    SLICE_X73Y40         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.228 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0/O[3]
                         net (fo=3, routed)           0.786    12.014    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__0_carry__0_n_4
    SLICE_X74Y41         LUT5 (Prop_lut5_I1_O)        0.306    12.320 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    12.320    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_i_7__0_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.870 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.870    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__0_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.092 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_1/so1__36_carry__1/O[0]
                         net (fo=1, routed)           0.419    13.511    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_68_reg[8]_0[10]
    SLICE_X71Y42         LUT4 (Prop_lut4_I1_O)        0.299    13.810 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[10]_i_1/O
                         net (fo=1, routed)           0.000    13.810    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[10]
    SLICE_X71Y42         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.557    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X71Y42         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X71Y42         FDRE (Setup_fdre_C_D)        0.031    12.843    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[10]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -13.810    
  -------------------------------------------------------------------
                         slack                                 -0.967    

Slack (VIOLATED) :        -0.922ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.737ns  (logic 3.564ns (33.194%)  route 7.173ns (66.806%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.521     4.067    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X81Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.191 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          0.756     4.947    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X81Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.724     5.795    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_04d
    SLICE_X80Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.919 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.972     6.891    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.015 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           0.971     7.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.382     8.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.830     9.446    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.152     9.598 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.639    10.237    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X72Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.824 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.465    11.623    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.303    11.926 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.472    12.398    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.783 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.783    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.022 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry__0/O[2]
                         net (fo=2, routed)           0.441    13.463    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/mul12s2ot[8]
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.302    13.765 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[8]_i_1/O
                         net (fo=1, routed)           0.000    13.765    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[8]
    SLICE_X70Y41         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.557    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X70Y41         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X70Y41         FDRE (Setup_fdre_C_D)        0.031    12.843    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[8]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -13.765    
  -------------------------------------------------------------------
                         slack                                 -0.922    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.720ns  (logic 3.544ns (33.060%)  route 7.176ns (66.940%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.521     4.067    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X81Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.191 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          0.756     4.947    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X81Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.724     5.795    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_04d
    SLICE_X80Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.919 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.972     6.891    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.015 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           0.971     7.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.382     8.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.830     9.446    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.152     9.598 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.639    10.237    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X72Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.824 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.465    11.623    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.303    11.926 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.472    12.398    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.783 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.783    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.005 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry__0/O[0]
                         net (fo=2, routed)           0.444    13.449    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/mul12s2ot[6]
    SLICE_X70Y40         LUT4 (Prop_lut4_I3_O)        0.299    13.748 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[6]_i_1/O
                         net (fo=1, routed)           0.000    13.748    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[6]
    SLICE_X70Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.556    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X70Y40         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]/C
                         clock pessimism              0.230    12.965    
                         clock uncertainty           -0.154    12.811    
    SLICE_X70Y40         FDRE (Setup_fdre_C_D)        0.029    12.840    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[6]
  -------------------------------------------------------------------
                         required time                         12.840    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.899ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.714ns  (logic 3.660ns (34.160%)  route 7.054ns (65.840%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.521     4.067    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X81Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.191 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          0.756     4.947    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X81Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.724     5.795    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_04d
    SLICE_X80Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.919 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.972     6.891    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.015 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           0.971     7.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.382     8.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.830     9.446    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.152     9.598 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.639    10.237    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X72Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.824 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[1]
                         net (fo=3, routed)           0.465    11.623    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][1]
    SLICE_X68Y40         LUT6 (Prop_lut6_I0_O)        0.303    11.926 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1/O
                         net (fo=1, routed)           0.472    12.398    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_1_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.783 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    12.783    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_n_0
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.117 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry__0/O[1]
                         net (fo=2, routed)           0.322    13.439    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/mul12s2ot[7]
    SLICE_X70Y41         LUT4 (Prop_lut4_I3_O)        0.303    13.742 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[7]_i_1/O
                         net (fo=1, routed)           0.000    13.742    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[7]
    SLICE_X70Y41         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.557    12.736    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X70Y41         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]/C
                         clock pessimism              0.230    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X70Y41         FDRE (Setup_fdre_C_D)        0.032    12.844    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[7]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                 -0.899    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 3.266ns (30.593%)  route 7.410ns (69.407%))
  Logic Levels:           12  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.028ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.734     3.028    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/s00_axi_aclk
    SLICE_X82Y36         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y36         FDRE (Prop_fdre_C_Q)         0.518     3.546 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg_reg[1]/Q
                         net (fo=107, routed)         0.521     4.067    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/out[1]
    SLICE_X81Y37         LUT2 (Prop_lut2_I1_O)        0.124     4.191 f  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3/O
                         net (fo=36, routed)          0.756     4.947    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/FSM_sequential_B01_streg[6]_i_3_n_0
    SLICE_X81Y39         LUT6 (Prop_lut6_I2_O)        0.124     5.071 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/o1_carry_i_11/O
                         net (fo=21, routed)          0.724     5.795    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/ST1_04d
    SLICE_X80Y39         LUT6 (Prop_lut6_I4_O)        0.124     5.919 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24/O
                         net (fo=6, routed)           0.972     6.891    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_80[3]_i_24_n_0
    SLICE_X77Y40         LUT4 (Prop_lut4_I2_O)        0.124     7.015 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0/O
                         net (fo=1, routed)           0.971     7.987    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_16__0_n_0
    SLICE_X70Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.111 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13/O
                         net (fo=19, routed)          0.382     8.492    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_13_n_0
    SLICE_X70Y39         LUT5 (Prop_lut5_I0_O)        0.124     8.616 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9/O
                         net (fo=3, routed)           0.830     9.446    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_9_n_0
    SLICE_X73Y38         LUT3 (Prop_lut3_I1_O)        0.152     9.598 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/so1__0_carry_i_1/O
                         net (fo=1, routed)           0.639    10.237    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[3][2]
    SLICE_X72Y39         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    10.824 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.824    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry_n_0
    SLICE_X72Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.046 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__0_carry__0/O[0]
                         net (fo=3, routed)           0.434    11.480    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/RG_86_reg[10][0]
    SLICE_X69Y40         LUT6 (Prop_lut6_I0_O)        0.299    11.779 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_2/O
                         net (fo=1, routed)           0.464    12.243    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry_i_2_n_0
    SLICE_X71Y39         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438    12.681 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/INST_mul12s_2/so1__36_carry/O[3]
                         net (fo=2, routed)           0.717    13.398    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/mul12s2ot[5]
    SLICE_X78Y39         LUT4 (Prop_lut4_I3_O)        0.306    13.704 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_fsm/RG_74[5]_i_1/O
                         net (fo=1, routed)           0.000    13.704    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/FSM_sequential_B01_streg_reg[3]_4[5]
    SLICE_X78Y39         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       1.559    12.738    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/s00_axi_aclk
    SLICE_X78Y39         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[5]/C
                         clock pessimism              0.230    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X78Y39         FDRE (Setup_fdre_C_D)        0.032    12.846    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/RG_74_reg[5]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                 -0.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.554     0.890    DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y88         FDRE                                         r  DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.099     1.130    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X36Y88         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.822     1.188    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y88         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.906    
    SLICE_X36Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.130%)  route 0.118ns (47.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.656     0.992    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.118     1.238    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][27]
    SLICE_X28Y99         FDRE                                         r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.845     1.211    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.017     1.193    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/slv_reg20_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a20_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.657%)  route 0.213ns (53.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.555     0.891    DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y95         FDRE                                         r  DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/slv_reg20_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/slv_reg20_reg[10]/Q
                         net (fo=4, routed)           0.213     1.244    DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/slv_reg20_reg[11][10]
    SLICE_X53Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.289 r  DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a20_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.289    DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/add12s_1043ot[7]
    SLICE_X53Y93         FDRE                                         r  DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a20_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.820     1.186    DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/s00_axi_aclk
    SLICE_X53Y93         FDRE                                         r  DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a20_r_reg[7]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.091     1.242    DARC_DCT_Design_i/DARC_QUANTZ_0/inst/DARC_QUANTZ_v1_0_S00_AXI_inst/quantz0/INST_dat/quantization_out_a20_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[14]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.164ns (30.287%)  route 0.377ns (69.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.564     0.900    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y44         FDRE                                         r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[14]_rep__0/Q
                         net (fo=24, routed)          0.377     1.441    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/slv_reg2_reg[15]_rep__0[14]
    RAMB36_X2Y10         RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.867     1.233    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/s00_axi_aclk
    RAMB36_X2Y10         RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.386    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.141ns (25.432%)  route 0.413ns (74.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.564     0.900    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y43         FDRE                                         r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[5]_rep__0/Q
                         net (fo=24, routed)          0.413     1.454    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/slv_reg2_reg[15]_rep__0[5]
    RAMB36_X2Y10         RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.867     1.233    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/s00_axi_aclk
    RAMB36_X2Y10         RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.386    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.164ns (29.304%)  route 0.396ns (70.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.564     0.900    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y43         FDRE                                         r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[2]_rep__0/Q
                         net (fo=24, routed)          0.396     1.459    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/slv_reg2_reg[15]_rep__0[2]
    RAMB36_X2Y10         RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.867     1.233    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/s00_axi_aclk
    RAMB36_X2Y10         RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8/CLKARDCLK
                         clock pessimism             -0.030     1.203    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.386    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_8
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.554     0.890    DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X41Y89         FDRE                                         r  DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.119     1.136    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X38Y88         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.822     1.188    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y88         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X38Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.177%)  route 0.201ns (58.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.238ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.564     0.900    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y43         FDRE                                         r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/slv_reg2_reg[5]_rep__0/Q
                         net (fo=24, routed)          0.201     1.242    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/slv_reg2_reg[15]_rep__0[5]
    RAMB36_X2Y8          RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.872     1.238    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_8/CLKARDCLK
                         clock pessimism             -0.263     0.975    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.158    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_8
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.555     0.891    DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y90         FDRE                                         r  DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  DARC_DCT_Design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.168     1.200    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y90         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.824     1.190    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    DARC_DCT_Design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg131_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.231ns (42.229%)  route 0.316ns (57.771%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.578     0.914    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y99         FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg131_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg131_reg[18]/Q
                         net (fo=1, routed)           0.097     1.151    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/slv_reg131_reg_n_0_[18]
    SLICE_X56Y99         LUT6 (Prop_lut6_I4_O)        0.045     1.196 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata[18]_i_2/O
                         net (fo=1, routed)           0.219     1.416    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata[18]_i_2_n_0
    SLICE_X55Y100        LUT5 (Prop_lut5_I1_O)        0.045     1.461 r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.461    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X55Y100        FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  DARC_DCT_Design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12756, routed)       0.932     1.298    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y100        FDRE                                         r  DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.091     1.354    DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.461    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DARC_DCT_Design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y13   DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y8    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_2_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y13   DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y14   DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y11   DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_5_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y26   DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_6_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4    DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_6_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y27   DARC_DCT_Design_i/DARC_BRAM_0/inst/DARC_BRAM_v1_0_S00_AXI_inst/bram0/mem_reg_7_2/CLKARDCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y129  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_0_0/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y129  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y129  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_10_10/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y129  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_10_10/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y131  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_11_11/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y131  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_11_11/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y131  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_1_1/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y131  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y130  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_2_2/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X36Y130  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y132  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_4_4/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y132  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y132  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_5_5/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y132  DARC_DCT_Design_i/DARC_RLE_0/inst/DARC_RLE_v1_0_S00_AXI_inst/rle0/INST_dat/zz/INST_MEM_zz_subD_1/zz_r_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y51   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_2_2/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y51   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y51   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_3_3/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y51   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y54   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_8_8/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y54   DARC_DCT_Design_i/DARC_DCT_0/inst/DARC_DCT_v1_0_S00_AXI_inst/dct0/INST_dat/dct_output/INST_MEM_dct_output_subD_1/dct_output_r_reg_0_63_8_8/SP/CLK



