
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120227                       # Number of seconds simulated
sim_ticks                                120227168184                       # Number of ticks simulated
final_tick                               690058461318                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135290                       # Simulator instruction rate (inst/s)
host_op_rate                                   175985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7076419                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891856                       # Number of bytes of host memory used
host_seconds                                 16989.83                       # Real time elapsed on the host
sim_insts                                  2298553813                       # Number of instructions simulated
sim_ops                                    2989959531                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      4438656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3996928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8439168                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1488768                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1488768                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        34677                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        31226                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 65931                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11631                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11631                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     36918910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14905                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33244799                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70193519                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14905                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29810                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12382958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12382958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12382958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     36918910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14905                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33244799                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               82576477                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               288314553                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21151716                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18788325                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1828716                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11123734                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10836467                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339923                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52546                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228241003                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119762250                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21151716                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12176390                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24206172                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5612461                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2882181                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13966820                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1821671                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259103638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.520564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.769370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       234897466     90.66%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097019      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038154      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765160      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3588608      1.39%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4342323      1.68%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043860      0.40%     96.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          566404      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9764644      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259103638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073363                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.415387                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226259586                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4880317                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24169618                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24689                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3769427                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061695                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134806041                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3769427                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226545867                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2642053                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1309555                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23901382                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       935352                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134661935                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          119                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89127                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       620272                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177735914                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    608829062                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    608829062                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31024715                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18465                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9245                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2750791                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23491119                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4143461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        73822                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       929023                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134159827                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127390418                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79835                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20461781                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42719587                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259103638                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491658                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.174469                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204545518     78.94%     78.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22900973      8.84%     87.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11748828      4.53%     92.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6729449      2.60%     94.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7499463      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3755008      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1507097      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350448      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66854      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259103638                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233868     47.44%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        184364     37.40%     84.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74783     15.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99975277     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005731      0.79%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22278579     17.49%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121611      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127390418                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.441845                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             493015                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003870                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    514457324                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154640371                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124435763                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127883433                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225072                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3965310                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          259                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       114553                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3769427                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1875725                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        74631                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134178293                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6265                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23491119                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4143461                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9245                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37262                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          726                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       822369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1104332                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1926701                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126271918                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22004070                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118500                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26125642                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19520200                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121572                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.437966                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124469740                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124435763                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71143150                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164097655                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.431597                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433542                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21533421                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833141                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255334211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.441183                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.290884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213129379     83.47%     83.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15992122      6.26%     89.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12503474      4.90%     94.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469918      0.97%     95.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3113093      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1056740      0.41%     97.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4523042      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1005480      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1540963      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255334211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1540963                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           387975881                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272134754                       # The number of ROB writes
system.switch_cpus0.timesIdled                6078482                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               29210915                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.883145                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.883145                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.346843                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.346843                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       584764457                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162267395                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142645480                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               288314553                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25202960                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20431977                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2319155                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10250441                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9549521                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2735543                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109800                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    218402932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             140517159                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25202960                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12285064                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30931213                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7068770                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6827522                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13492545                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2316955                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    260881351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.661571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.019591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       229950138     88.14%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2155362      0.83%     88.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3912215      1.50%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3623092      1.39%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2304357      0.88%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1892287      0.73%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1083882      0.42%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1119961      0.43%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14840057      5.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    260881351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087415                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.487374                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       216162728                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9087392                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         30857142                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        54618                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4719465                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4375995                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          219                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     172480878                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1260                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4719465                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       216715544                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1492592                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6312172                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30325538                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1316034                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     172337951                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        230923                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       560460                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    244444067                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    802782076                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    802782076                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201292404                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        43151633                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39639                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        19820                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4818489                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16253235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8420062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        96600                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1869909                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         171217612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39640                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        161724950                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       136350                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     25780173                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     54154599                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    260881351                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.619918                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.294227                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    191138320     73.27%     73.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     29524215     11.32%     84.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15879984      6.09%     90.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8047296      3.08%     93.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9597390      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3103658      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2910369      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       512137      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       167982      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    260881351                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         487558     59.67%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167902     20.55%     80.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161619     19.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136001543     84.09%     84.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2319868      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        19819      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14990390      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8393330      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     161724950                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.560932                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             817079                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005052                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    585284679                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    197037669                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158230552                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     162542029                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       314836                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3131215                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          244                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       107506                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4719465                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1018061                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135108                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    171257252                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9774                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16253235                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8420062                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        19820                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        116176                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          244                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1238654                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1290180                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2528834                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159393835                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14463098                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2331114                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22856260                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22501096                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8393162                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.552847                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158230588                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158230552                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91298678                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254324176                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.548812                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358985                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117232438                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144347254                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26910378                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        39640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2348667                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    256161886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.563500                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363162                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195371518     76.27%     76.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     27984790     10.92%     87.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     14513437      5.67%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4667079      1.82%     94.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      6407939      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2152708      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1238398      0.48%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1099467      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2726550      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    256161886                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117232438                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144347254                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21434576                       # Number of memory references committed
system.switch_cpus1.commit.loads             13122020                       # Number of loads committed
system.switch_cpus1.commit.membars              19820                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20835108                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130045635                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2977197                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2726550                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           424692968                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347234784                       # The number of ROB writes
system.switch_cpus1.timesIdled                3380471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27433202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117232438                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144347254                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117232438                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.459341                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.459341                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406613                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406613                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       716918766                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      221423946                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      159183028                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         39640                       # number of misc regfile writes
system.l20.replacements                         34779                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           21571                       # Total number of references to valid blocks.
system.l20.sampled_refs                         35291                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.611232                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.211615                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.134849                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   504.006321                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             4.647215                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006273                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000263                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.984387                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.009077                       # Average percentage of cache occupancy
system.l20.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        16582                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  16582                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            4654                       # number of Writeback hits
system.l20.Writeback_hits::total                 4654                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        16582                       # number of demand (read+write) hits
system.l20.demand_hits::total                   16582                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        16582                       # number of overall hits
system.l20.overall_hits::total                  16582                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        34677                       # number of ReadReq misses
system.l20.ReadReq_misses::total                34691                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        34677                       # number of demand (read+write) misses
system.l20.demand_misses::total                 34691                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        34677                       # number of overall misses
system.l20.overall_misses::total                34691                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3065381                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7167185264                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7170250645                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3065381                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7167185264                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7170250645                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3065381                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7167185264                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7170250645                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        51259                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              51273                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         4654                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             4654                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        51259                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               51273                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        51259                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              51273                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.676506                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.676594                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.676506                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.676594                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.676506                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.676594                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 218955.785714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 206684.121002                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 206689.073391                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 218955.785714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 206684.121002                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 206689.073391                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 218955.785714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 206684.121002                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 206689.073391                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3563                       # number of writebacks
system.l20.writebacks::total                     3563                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        34677                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           34691                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        34677                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            34691                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        34677                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           34691                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2225474                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5087324472                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5089549946                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2225474                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5087324472                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5089549946                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2225474                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5087324472                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5089549946                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.676506                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.676594                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.676506                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.676594                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.676506                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.676594                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 158962.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146706.014707                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 146710.960941                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 158962.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 146706.014707                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 146710.960941                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 158962.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 146706.014707                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 146710.960941                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         31428                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           24562                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31940                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.769004                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.539308                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.169515                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   499.758204                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             5.532973                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012772                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000331                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.976090                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.010807                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        14446                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  14446                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9755                       # number of Writeback hits
system.l21.Writeback_hits::total                 9755                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        14446                       # number of demand (read+write) hits
system.l21.demand_hits::total                   14446                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        14446                       # number of overall hits
system.l21.overall_hits::total                  14446                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        31226                       # number of ReadReq misses
system.l21.ReadReq_misses::total                31240                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        31226                       # number of demand (read+write) misses
system.l21.demand_misses::total                 31240                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        31226                       # number of overall misses
system.l21.overall_misses::total                31240                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2692274                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6713242324                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6715934598                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2692274                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6713242324                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6715934598                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2692274                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6713242324                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6715934598                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        45672                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              45686                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9755                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9755                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        45672                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               45686                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        45672                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              45686                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.683701                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.683798                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.683701                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.683798                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.683701                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.683798                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 192305.285714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 214988.865817                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 214978.700320                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 192305.285714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 214988.865817                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 214978.700320                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 192305.285714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 214988.865817                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 214978.700320                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                8068                       # number of writebacks
system.l21.writebacks::total                     8068                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        31226                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           31240                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        31226                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            31240                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        31226                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           31240                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1850381                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4835214253                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4837064634                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1850381                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4835214253                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4837064634                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1850381                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4835214253                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4837064634                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.683701                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.683798                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.683701                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.683798                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.683701                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.683798                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132170.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154845.777653                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 154835.615685                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 132170.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 154845.777653                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 154835.615685                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 132170.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 154845.777653                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 154835.615685                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.992626                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013998921                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874304.844732                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.992626                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022424                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13966805                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13966805                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13966805                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13966805                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13966805                       # number of overall hits
system.cpu0.icache.overall_hits::total       13966805                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3531589                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3531589                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3531589                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3531589                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3531589                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3531589                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13966820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13966820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13966820                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13966820                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13966820                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13966820                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 235439.266667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 235439.266667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 235439.266667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 235439.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 235439.266667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 235439.266667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3181581                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3181581                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3181581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3181581                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3181581                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3181581                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 227255.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 227255.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 227255.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 227255.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 227255.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 227255.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51259                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246988339                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51515                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4794.493623                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.866266                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.133734                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.811978                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.188022                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20079038                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20079038                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9247                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24089472                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24089472                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24089472                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24089472                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       204406                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       204406                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       204406                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        204406                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       204406                       # number of overall misses
system.cpu0.dcache.overall_misses::total       204406                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  34310675184                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  34310675184                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  34310675184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34310675184                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  34310675184                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34310675184                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20283444                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20283444                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9247                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24293878                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24293878                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24293878                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24293878                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010077                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008414                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008414                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008414                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008414                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 167855.518840                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 167855.518840                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 167855.518840                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 167855.518840                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 167855.518840                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 167855.518840                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4654                       # number of writebacks
system.cpu0.dcache.writebacks::total             4654                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       153147                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       153147                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       153147                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       153147                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       153147                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       153147                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51259                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51259                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51259                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51259                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51259                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8534750740                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8534750740                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8534750740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8534750740                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8534750740                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8534750740                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002527                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002110                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002110                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166502.482296                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166502.482296                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166502.482296                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166502.482296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166502.482296                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166502.482296                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.997784                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1094821547                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2364625.371490                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997784                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13492530                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13492530                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13492530                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13492530                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13492530                       # number of overall hits
system.cpu1.icache.overall_hits::total       13492530                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3237412                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3237412                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3237412                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3237412                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3237412                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3237412                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13492545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13492545                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13492545                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13492545                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13492545                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13492545                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 215827.466667                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 215827.466667                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 215827.466667                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 215827.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 215827.466667                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 215827.466667                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2808474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2808474                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2808474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2808474                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2808474                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2808474                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 200605.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 200605.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 200605.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 200605.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 200605.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 200605.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45672                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               183300528                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45928                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3991.040934                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.684960                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.315040                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908926                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091074                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10866624                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10866624                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8274915                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8274915                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        19820                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        19820                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        19820                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        19820                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19141539                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19141539                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19141539                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19141539                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       137563                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       137563                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       137563                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        137563                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       137563                       # number of overall misses
system.cpu1.dcache.overall_misses::total       137563                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25784015648                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25784015648                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25784015648                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25784015648                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25784015648                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25784015648                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11004187                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11004187                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8274915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8274915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        19820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        19820                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        19820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        19820                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19279102                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19279102                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19279102                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19279102                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012501                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007135                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007135                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 187434.234845                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 187434.234845                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 187434.234845                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 187434.234845                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 187434.234845                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 187434.234845                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9755                       # number of writebacks
system.cpu1.dcache.writebacks::total             9755                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        91891                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        91891                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        91891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        91891                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        91891                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        91891                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45672                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45672                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45672                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7919093156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7919093156                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7919093156                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7919093156                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7919093156                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7919093156                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004150                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002369                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002369                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 173390.549045                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 173390.549045                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 173390.549045                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 173390.549045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 173390.549045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 173390.549045                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
