
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.64

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.30 source latency a_reg[1]$_DFFE_PN0P_/CLK ^
  -0.29 target latency product[11]$_DFFE_PN0N_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: done$_DFFE_PN0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.16    0.19    0.22    1.00 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.00    1.01 ^ done$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.01   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     7    0.04    0.08    0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_0__leaf_clk (net)
                  0.08    0.00    0.29 ^ done$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.29   clock reconvergence pessimism
                          0.37    0.66   library removal time
                                  0.66   data required time
-----------------------------------------------------------------------------
                                  0.66   data required time
                                 -1.01   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: multiplicand[1] (input port clocked by core_clock)
Endpoint: a_reg[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ multiplicand[1] (in)
                                         multiplicand[1] (net)
                  0.00    0.00    0.20 ^ input2/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.04    0.06    0.26 ^ input2/X (sky130_fd_sc_hd__clkbuf_1)
                                         net3 (net)
                  0.04    0.00    0.26 ^ _549_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.37 ^ _549_/X (sky130_fd_sc_hd__mux2_1)
                                         _001_ (net)
                  0.04    0.00    0.37 ^ a_reg[1]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.37   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.09    0.17    0.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    0.30 ^ a_reg[1]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.30   clock reconvergence pessimism
                         -0.03    0.27   library hold time
                                  0.27   data required time
-----------------------------------------------------------------------------
                                  0.27   data required time
                                 -0.37   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_reg[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.16    0.19    0.22    1.00 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.02    1.02 ^ b_reg[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.09    0.17    5.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    5.30 ^ b_reg[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.30   clock reconvergence pessimism
                          0.18    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: a_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.09    0.17    0.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    0.30 ^ a_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.05    0.38    0.68 v a_reg[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         a_reg[7] (net)
                  0.05    0.00    0.68 v _451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.19    0.87 v _451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _039_ (net)
                  0.09    0.00    0.87 v _460_/B (sky130_fd_sc_hd__and2_1)
     3    0.02    0.11    0.24    1.11 v _460_/X (sky130_fd_sc_hd__and2_1)
                                         _253_ (net)
                  0.11    0.00    1.11 v _706_/B (sky130_fd_sc_hd__fa_2)
     1    0.00    0.05    0.54    1.65 ^ _706_/SUM (sky130_fd_sc_hd__fa_2)
                                         _292_ (net)
                  0.05    0.00    1.65 ^ _494_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.04    0.05    1.70 v _494_/Y (sky130_fd_sc_hd__inv_1)
                                         _293_ (net)
                  0.04    0.00    1.70 v _707_/CIN (sky130_fd_sc_hd__fa_4)
     4    0.03    0.12    0.81    2.51 ^ _707_/SUM (sky130_fd_sc_hd__fa_4)
                                         _295_ (net)
                  0.12    0.00    2.51 ^ _709_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.09    0.42    2.93 v _709_/SUM (sky130_fd_sc_hd__fa_1)
                                         _302_ (net)
                  0.09    0.00    2.93 v _710_/B (sky130_fd_sc_hd__fa_1)
     1    0.00    0.05    0.51    3.44 ^ _710_/SUM (sky130_fd_sc_hd__fa_1)
                                         _305_ (net)
                  0.05    0.00    3.44 ^ _517_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.02    0.04    3.48 v _517_/Y (sky130_fd_sc_hd__inv_1)
                                         _381_ (net)
                  0.02    0.00    3.48 v _736_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.26    3.75 ^ _736_/SUM (sky130_fd_sc_hd__ha_1)
                                         _384_ (net)
                  0.05    0.00    3.75 ^ _592_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.13    0.17    3.91 ^ _592_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _066_ (net)
                  0.13    0.00    3.91 ^ _611_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.06    3.98 v _611_/Y (sky130_fd_sc_hd__nand2_1)
                                         _083_ (net)
                  0.05    0.00    3.98 v _613_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.21    0.20    4.17 ^ _613_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _085_ (net)
                  0.21    0.00    4.17 ^ _614_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.12    0.21    4.38 ^ _614_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _086_ (net)
                  0.12    0.00    4.38 ^ _615_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.06    4.44 v _615_/Y (sky130_fd_sc_hd__nor2_1)
                                         _087_ (net)
                  0.05    0.00    4.44 v _620_/A2 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    0.12    0.14    4.57 ^ _620_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _022_ (net)
                  0.12    0.00    4.57 ^ product[14]$_DFFE_PN0N_/D (sky130_fd_sc_hd__dfrtp_1)
                                  4.57   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.16    5.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    5.29 ^ product[14]$_DFFE_PN0N_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.07    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: b_reg[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.12    0.58    0.78 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net36 (net)
                  0.12    0.00    0.78 ^ hold1/A (sky130_fd_sc_hd__buf_12)
    35    0.16    0.19    0.22    1.00 ^ hold1/X (sky130_fd_sc_hd__buf_12)
                                         net1 (net)
                  0.19    0.02    1.02 ^ b_reg[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.02   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.09    0.17    5.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    5.30 ^ b_reg[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.30   clock reconvergence pessimism
                          0.18    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.02   data arrival time
-----------------------------------------------------------------------------
                                  4.46   slack (MET)


Startpoint: a_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    0.13 ^ clkbuf_2_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    13    0.04    0.09    0.17    0.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_2__leaf_clk (net)
                  0.09    0.00    0.30 ^ a_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.00    0.05    0.38    0.68 v a_reg[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         a_reg[7] (net)
                  0.05    0.00    0.68 v _451_/A (sky130_fd_sc_hd__clkbuf_4)
    10    0.04    0.09    0.19    0.87 v _451_/X (sky130_fd_sc_hd__clkbuf_4)
                                         _039_ (net)
                  0.09    0.00    0.87 v _460_/B (sky130_fd_sc_hd__and2_1)
     3    0.02    0.11    0.24    1.11 v _460_/X (sky130_fd_sc_hd__and2_1)
                                         _253_ (net)
                  0.11    0.00    1.11 v _706_/B (sky130_fd_sc_hd__fa_2)
     1    0.00    0.05    0.54    1.65 ^ _706_/SUM (sky130_fd_sc_hd__fa_2)
                                         _292_ (net)
                  0.05    0.00    1.65 ^ _494_/A (sky130_fd_sc_hd__inv_1)
     1    0.01    0.04    0.05    1.70 v _494_/Y (sky130_fd_sc_hd__inv_1)
                                         _293_ (net)
                  0.04    0.00    1.70 v _707_/CIN (sky130_fd_sc_hd__fa_4)
     4    0.03    0.12    0.81    2.51 ^ _707_/SUM (sky130_fd_sc_hd__fa_4)
                                         _295_ (net)
                  0.12    0.00    2.51 ^ _709_/A (sky130_fd_sc_hd__fa_1)
     1    0.01    0.09    0.42    2.93 v _709_/SUM (sky130_fd_sc_hd__fa_1)
                                         _302_ (net)
                  0.09    0.00    2.93 v _710_/B (sky130_fd_sc_hd__fa_1)
     1    0.00    0.05    0.51    3.44 ^ _710_/SUM (sky130_fd_sc_hd__fa_1)
                                         _305_ (net)
                  0.05    0.00    3.44 ^ _517_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.02    0.04    3.48 v _517_/Y (sky130_fd_sc_hd__inv_1)
                                         _381_ (net)
                  0.02    0.00    3.48 v _736_/A (sky130_fd_sc_hd__ha_1)
     1    0.00    0.05    0.26    3.75 ^ _736_/SUM (sky130_fd_sc_hd__ha_1)
                                         _384_ (net)
                  0.05    0.00    3.75 ^ _592_/A (sky130_fd_sc_hd__clkbuf_2)
     7    0.02    0.13    0.17    3.91 ^ _592_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _066_ (net)
                  0.13    0.00    3.91 ^ _611_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.05    0.06    3.98 v _611_/Y (sky130_fd_sc_hd__nand2_1)
                                         _083_ (net)
                  0.05    0.00    3.98 v _613_/A2 (sky130_fd_sc_hd__o21ai_1)
     2    0.01    0.21    0.20    4.17 ^ _613_/Y (sky130_fd_sc_hd__o21ai_1)
                                         _085_ (net)
                  0.21    0.00    4.17 ^ _614_/S (sky130_fd_sc_hd__mux2i_1)
     1    0.00    0.12    0.21    4.38 ^ _614_/Y (sky130_fd_sc_hd__mux2i_1)
                                         _086_ (net)
                  0.12    0.00    4.38 ^ _615_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.06    4.44 v _615_/Y (sky130_fd_sc_hd__nor2_1)
                                         _087_ (net)
                  0.05    0.00    4.44 v _620_/A2 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    0.12    0.14    4.57 ^ _620_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _022_ (net)
                  0.12    0.00    4.57 ^ product[14]$_DFFE_PN0N_/D (sky130_fd_sc_hd__dfrtp_1)
                                  4.57   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     4    0.03    0.07    0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.07    0.00    5.13 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.04    0.08    0.16    5.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_2_1__leaf_clk (net)
                  0.08    0.00    5.29 ^ product[14]$_DFFE_PN0N_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.29   clock reconvergence pessimism
                         -0.07    5.22   library setup time
                                  5.22   data required time
-----------------------------------------------------------------------------
                                  5.22   data required time
                                 -4.57   data arrival time
-----------------------------------------------------------------------------
                                  0.64   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.1464658975601196

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4872859716415405

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7708

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.039167165756225586

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.047616999596357346

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8225

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: a_reg[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[14]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.30 ^ clkbuf_2_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.30 ^ a_reg[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.68 v a_reg[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.19    0.87 v _451_/X (sky130_fd_sc_hd__clkbuf_4)
   0.24    1.11 v _460_/X (sky130_fd_sc_hd__and2_1)
   0.54    1.65 ^ _706_/SUM (sky130_fd_sc_hd__fa_2)
   0.05    1.70 v _494_/Y (sky130_fd_sc_hd__inv_1)
   0.81    2.51 ^ _707_/SUM (sky130_fd_sc_hd__fa_4)
   0.42    2.93 v _709_/SUM (sky130_fd_sc_hd__fa_1)
   0.51    3.44 ^ _710_/SUM (sky130_fd_sc_hd__fa_1)
   0.04    3.48 v _517_/Y (sky130_fd_sc_hd__inv_1)
   0.26    3.75 ^ _736_/SUM (sky130_fd_sc_hd__ha_1)
   0.17    3.91 ^ _592_/X (sky130_fd_sc_hd__clkbuf_2)
   0.06    3.98 v _611_/Y (sky130_fd_sc_hd__nand2_1)
   0.20    4.17 ^ _613_/Y (sky130_fd_sc_hd__o21ai_1)
   0.21    4.38 ^ _614_/Y (sky130_fd_sc_hd__mux2i_1)
   0.06    4.44 v _615_/Y (sky130_fd_sc_hd__nor2_1)
   0.14    4.57 ^ _620_/Y (sky130_fd_sc_hd__o22ai_1)
   0.00    4.57 ^ product[14]$_DFFE_PN0N_/D (sky130_fd_sc_hd__dfrtp_1)
           4.57   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.13    5.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    5.29 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.29 ^ product[14]$_DFFE_PN0N_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.29   clock reconvergence pessimism
  -0.07    5.22   library setup time
           5.22   data required time
---------------------------------------------------------
           5.22   data required time
          -4.57   data arrival time
---------------------------------------------------------
           0.64   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: product[0]$_DFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: product[0]$_DFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ product[0]$_DFFE_PN0N_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.35    0.64 ^ product[0]$_DFFE_PN0N_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.05    0.69 v _570_/Y (sky130_fd_sc_hd__nand2_1)
   0.05    0.74 ^ _574_/Y (sky130_fd_sc_hd__nand2_1)
   0.00    0.74 ^ product[0]$_DFFE_PN0N_/D (sky130_fd_sc_hd__dfrtp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.13    0.13 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    0.29 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.29 ^ product[0]$_DFFE_PN0N_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.29   clock reconvergence pessimism
  -0.03    0.26   library hold time
           0.26   data required time
---------------------------------------------------------
           0.26   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.47   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2975

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2933

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.5735

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.6439

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
14.078933

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.19e-04   8.87e-05   4.12e-10   5.07e-04   8.5%
Combinational          2.38e-03   2.90e-03   1.49e-09   5.27e-03  87.9%
Clock                  9.98e-05   1.22e-04   4.08e-11   2.22e-04   3.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.90e-03   3.11e-03   1.94e-09   6.00e-03 100.0%
                          48.3%      51.7%       0.0%
