
ex02-lista04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002db0  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000080  08002e6c  08002e6c  00012e6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002eec  08002eec  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002eec  08002eec  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002eec  08002eec  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002eec  08002eec  00012eec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ef0  08002ef0  00012ef0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002ef4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  2000000c  08002f00  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000098  08002f00  00020098  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007a06  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001663  00000000  00000000  00027a3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a0  00000000  00000000  000290a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000006e8  00000000  00000000  00029840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001aad3  00000000  00000000  00029f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000081e5  00000000  00000000  000449fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000af673  00000000  00000000  0004cbe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fc253  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a80  00000000  00000000  000fc2a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002e54 	.word	0x08002e54

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002e54 	.word	0x08002e54

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__aeabi_dmul>:
 800021c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800021e:	4657      	mov	r7, sl
 8000220:	464e      	mov	r6, r9
 8000222:	4645      	mov	r5, r8
 8000224:	46de      	mov	lr, fp
 8000226:	b5e0      	push	{r5, r6, r7, lr}
 8000228:	4698      	mov	r8, r3
 800022a:	030c      	lsls	r4, r1, #12
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	0006      	movs	r6, r0
 8000230:	4692      	mov	sl, r2
 8000232:	b087      	sub	sp, #28
 8000234:	0b24      	lsrs	r4, r4, #12
 8000236:	0d5b      	lsrs	r3, r3, #21
 8000238:	0fcf      	lsrs	r7, r1, #31
 800023a:	2b00      	cmp	r3, #0
 800023c:	d06c      	beq.n	8000318 <__aeabi_dmul+0xfc>
 800023e:	4add      	ldr	r2, [pc, #884]	; (80005b4 <__aeabi_dmul+0x398>)
 8000240:	4293      	cmp	r3, r2
 8000242:	d100      	bne.n	8000246 <__aeabi_dmul+0x2a>
 8000244:	e086      	b.n	8000354 <__aeabi_dmul+0x138>
 8000246:	0f42      	lsrs	r2, r0, #29
 8000248:	00e4      	lsls	r4, r4, #3
 800024a:	4314      	orrs	r4, r2
 800024c:	2280      	movs	r2, #128	; 0x80
 800024e:	0412      	lsls	r2, r2, #16
 8000250:	4314      	orrs	r4, r2
 8000252:	4ad9      	ldr	r2, [pc, #868]	; (80005b8 <__aeabi_dmul+0x39c>)
 8000254:	00c5      	lsls	r5, r0, #3
 8000256:	4694      	mov	ip, r2
 8000258:	4463      	add	r3, ip
 800025a:	9300      	str	r3, [sp, #0]
 800025c:	2300      	movs	r3, #0
 800025e:	4699      	mov	r9, r3
 8000260:	469b      	mov	fp, r3
 8000262:	4643      	mov	r3, r8
 8000264:	4642      	mov	r2, r8
 8000266:	031e      	lsls	r6, r3, #12
 8000268:	0fd2      	lsrs	r2, r2, #31
 800026a:	005b      	lsls	r3, r3, #1
 800026c:	4650      	mov	r0, sl
 800026e:	4690      	mov	r8, r2
 8000270:	0b36      	lsrs	r6, r6, #12
 8000272:	0d5b      	lsrs	r3, r3, #21
 8000274:	d100      	bne.n	8000278 <__aeabi_dmul+0x5c>
 8000276:	e078      	b.n	800036a <__aeabi_dmul+0x14e>
 8000278:	4ace      	ldr	r2, [pc, #824]	; (80005b4 <__aeabi_dmul+0x398>)
 800027a:	4293      	cmp	r3, r2
 800027c:	d01d      	beq.n	80002ba <__aeabi_dmul+0x9e>
 800027e:	49ce      	ldr	r1, [pc, #824]	; (80005b8 <__aeabi_dmul+0x39c>)
 8000280:	0f42      	lsrs	r2, r0, #29
 8000282:	468c      	mov	ip, r1
 8000284:	9900      	ldr	r1, [sp, #0]
 8000286:	4463      	add	r3, ip
 8000288:	00f6      	lsls	r6, r6, #3
 800028a:	468c      	mov	ip, r1
 800028c:	4316      	orrs	r6, r2
 800028e:	2280      	movs	r2, #128	; 0x80
 8000290:	449c      	add	ip, r3
 8000292:	0412      	lsls	r2, r2, #16
 8000294:	4663      	mov	r3, ip
 8000296:	4316      	orrs	r6, r2
 8000298:	00c2      	lsls	r2, r0, #3
 800029a:	2000      	movs	r0, #0
 800029c:	9300      	str	r3, [sp, #0]
 800029e:	9900      	ldr	r1, [sp, #0]
 80002a0:	4643      	mov	r3, r8
 80002a2:	3101      	adds	r1, #1
 80002a4:	468c      	mov	ip, r1
 80002a6:	4649      	mov	r1, r9
 80002a8:	407b      	eors	r3, r7
 80002aa:	9301      	str	r3, [sp, #4]
 80002ac:	290f      	cmp	r1, #15
 80002ae:	d900      	bls.n	80002b2 <__aeabi_dmul+0x96>
 80002b0:	e07e      	b.n	80003b0 <__aeabi_dmul+0x194>
 80002b2:	4bc2      	ldr	r3, [pc, #776]	; (80005bc <__aeabi_dmul+0x3a0>)
 80002b4:	0089      	lsls	r1, r1, #2
 80002b6:	5859      	ldr	r1, [r3, r1]
 80002b8:	468f      	mov	pc, r1
 80002ba:	4652      	mov	r2, sl
 80002bc:	9b00      	ldr	r3, [sp, #0]
 80002be:	4332      	orrs	r2, r6
 80002c0:	d000      	beq.n	80002c4 <__aeabi_dmul+0xa8>
 80002c2:	e156      	b.n	8000572 <__aeabi_dmul+0x356>
 80002c4:	49bb      	ldr	r1, [pc, #748]	; (80005b4 <__aeabi_dmul+0x398>)
 80002c6:	2600      	movs	r6, #0
 80002c8:	468c      	mov	ip, r1
 80002ca:	4463      	add	r3, ip
 80002cc:	4649      	mov	r1, r9
 80002ce:	9300      	str	r3, [sp, #0]
 80002d0:	2302      	movs	r3, #2
 80002d2:	4319      	orrs	r1, r3
 80002d4:	4689      	mov	r9, r1
 80002d6:	2002      	movs	r0, #2
 80002d8:	e7e1      	b.n	800029e <__aeabi_dmul+0x82>
 80002da:	4643      	mov	r3, r8
 80002dc:	9301      	str	r3, [sp, #4]
 80002de:	0034      	movs	r4, r6
 80002e0:	0015      	movs	r5, r2
 80002e2:	4683      	mov	fp, r0
 80002e4:	465b      	mov	r3, fp
 80002e6:	2b02      	cmp	r3, #2
 80002e8:	d05e      	beq.n	80003a8 <__aeabi_dmul+0x18c>
 80002ea:	2b03      	cmp	r3, #3
 80002ec:	d100      	bne.n	80002f0 <__aeabi_dmul+0xd4>
 80002ee:	e1f3      	b.n	80006d8 <__aeabi_dmul+0x4bc>
 80002f0:	2b01      	cmp	r3, #1
 80002f2:	d000      	beq.n	80002f6 <__aeabi_dmul+0xda>
 80002f4:	e118      	b.n	8000528 <__aeabi_dmul+0x30c>
 80002f6:	2200      	movs	r2, #0
 80002f8:	2400      	movs	r4, #0
 80002fa:	2500      	movs	r5, #0
 80002fc:	9b01      	ldr	r3, [sp, #4]
 80002fe:	0512      	lsls	r2, r2, #20
 8000300:	4322      	orrs	r2, r4
 8000302:	07db      	lsls	r3, r3, #31
 8000304:	431a      	orrs	r2, r3
 8000306:	0028      	movs	r0, r5
 8000308:	0011      	movs	r1, r2
 800030a:	b007      	add	sp, #28
 800030c:	bcf0      	pop	{r4, r5, r6, r7}
 800030e:	46bb      	mov	fp, r7
 8000310:	46b2      	mov	sl, r6
 8000312:	46a9      	mov	r9, r5
 8000314:	46a0      	mov	r8, r4
 8000316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000318:	0025      	movs	r5, r4
 800031a:	4305      	orrs	r5, r0
 800031c:	d100      	bne.n	8000320 <__aeabi_dmul+0x104>
 800031e:	e141      	b.n	80005a4 <__aeabi_dmul+0x388>
 8000320:	2c00      	cmp	r4, #0
 8000322:	d100      	bne.n	8000326 <__aeabi_dmul+0x10a>
 8000324:	e1ad      	b.n	8000682 <__aeabi_dmul+0x466>
 8000326:	0020      	movs	r0, r4
 8000328:	f000 fa9c 	bl	8000864 <__clzsi2>
 800032c:	0001      	movs	r1, r0
 800032e:	0002      	movs	r2, r0
 8000330:	390b      	subs	r1, #11
 8000332:	231d      	movs	r3, #29
 8000334:	0010      	movs	r0, r2
 8000336:	1a5b      	subs	r3, r3, r1
 8000338:	0031      	movs	r1, r6
 800033a:	0035      	movs	r5, r6
 800033c:	3808      	subs	r0, #8
 800033e:	4084      	lsls	r4, r0
 8000340:	40d9      	lsrs	r1, r3
 8000342:	4085      	lsls	r5, r0
 8000344:	430c      	orrs	r4, r1
 8000346:	489e      	ldr	r0, [pc, #632]	; (80005c0 <__aeabi_dmul+0x3a4>)
 8000348:	1a83      	subs	r3, r0, r2
 800034a:	9300      	str	r3, [sp, #0]
 800034c:	2300      	movs	r3, #0
 800034e:	4699      	mov	r9, r3
 8000350:	469b      	mov	fp, r3
 8000352:	e786      	b.n	8000262 <__aeabi_dmul+0x46>
 8000354:	0005      	movs	r5, r0
 8000356:	4325      	orrs	r5, r4
 8000358:	d000      	beq.n	800035c <__aeabi_dmul+0x140>
 800035a:	e11c      	b.n	8000596 <__aeabi_dmul+0x37a>
 800035c:	2208      	movs	r2, #8
 800035e:	9300      	str	r3, [sp, #0]
 8000360:	2302      	movs	r3, #2
 8000362:	2400      	movs	r4, #0
 8000364:	4691      	mov	r9, r2
 8000366:	469b      	mov	fp, r3
 8000368:	e77b      	b.n	8000262 <__aeabi_dmul+0x46>
 800036a:	4652      	mov	r2, sl
 800036c:	4332      	orrs	r2, r6
 800036e:	d100      	bne.n	8000372 <__aeabi_dmul+0x156>
 8000370:	e10a      	b.n	8000588 <__aeabi_dmul+0x36c>
 8000372:	2e00      	cmp	r6, #0
 8000374:	d100      	bne.n	8000378 <__aeabi_dmul+0x15c>
 8000376:	e176      	b.n	8000666 <__aeabi_dmul+0x44a>
 8000378:	0030      	movs	r0, r6
 800037a:	f000 fa73 	bl	8000864 <__clzsi2>
 800037e:	0002      	movs	r2, r0
 8000380:	3a0b      	subs	r2, #11
 8000382:	231d      	movs	r3, #29
 8000384:	0001      	movs	r1, r0
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	4652      	mov	r2, sl
 800038a:	3908      	subs	r1, #8
 800038c:	40da      	lsrs	r2, r3
 800038e:	408e      	lsls	r6, r1
 8000390:	4316      	orrs	r6, r2
 8000392:	4652      	mov	r2, sl
 8000394:	408a      	lsls	r2, r1
 8000396:	9b00      	ldr	r3, [sp, #0]
 8000398:	4989      	ldr	r1, [pc, #548]	; (80005c0 <__aeabi_dmul+0x3a4>)
 800039a:	1a18      	subs	r0, r3, r0
 800039c:	0003      	movs	r3, r0
 800039e:	468c      	mov	ip, r1
 80003a0:	4463      	add	r3, ip
 80003a2:	2000      	movs	r0, #0
 80003a4:	9300      	str	r3, [sp, #0]
 80003a6:	e77a      	b.n	800029e <__aeabi_dmul+0x82>
 80003a8:	2400      	movs	r4, #0
 80003aa:	2500      	movs	r5, #0
 80003ac:	4a81      	ldr	r2, [pc, #516]	; (80005b4 <__aeabi_dmul+0x398>)
 80003ae:	e7a5      	b.n	80002fc <__aeabi_dmul+0xe0>
 80003b0:	0c2f      	lsrs	r7, r5, #16
 80003b2:	042d      	lsls	r5, r5, #16
 80003b4:	0c2d      	lsrs	r5, r5, #16
 80003b6:	002b      	movs	r3, r5
 80003b8:	0c11      	lsrs	r1, r2, #16
 80003ba:	0412      	lsls	r2, r2, #16
 80003bc:	0c12      	lsrs	r2, r2, #16
 80003be:	4353      	muls	r3, r2
 80003c0:	4698      	mov	r8, r3
 80003c2:	0013      	movs	r3, r2
 80003c4:	0028      	movs	r0, r5
 80003c6:	437b      	muls	r3, r7
 80003c8:	4699      	mov	r9, r3
 80003ca:	4348      	muls	r0, r1
 80003cc:	4448      	add	r0, r9
 80003ce:	4683      	mov	fp, r0
 80003d0:	4640      	mov	r0, r8
 80003d2:	000b      	movs	r3, r1
 80003d4:	0c00      	lsrs	r0, r0, #16
 80003d6:	4682      	mov	sl, r0
 80003d8:	4658      	mov	r0, fp
 80003da:	437b      	muls	r3, r7
 80003dc:	4450      	add	r0, sl
 80003de:	9302      	str	r3, [sp, #8]
 80003e0:	4581      	cmp	r9, r0
 80003e2:	d906      	bls.n	80003f2 <__aeabi_dmul+0x1d6>
 80003e4:	469a      	mov	sl, r3
 80003e6:	2380      	movs	r3, #128	; 0x80
 80003e8:	025b      	lsls	r3, r3, #9
 80003ea:	4699      	mov	r9, r3
 80003ec:	44ca      	add	sl, r9
 80003ee:	4653      	mov	r3, sl
 80003f0:	9302      	str	r3, [sp, #8]
 80003f2:	0c03      	lsrs	r3, r0, #16
 80003f4:	469b      	mov	fp, r3
 80003f6:	4643      	mov	r3, r8
 80003f8:	041b      	lsls	r3, r3, #16
 80003fa:	0400      	lsls	r0, r0, #16
 80003fc:	0c1b      	lsrs	r3, r3, #16
 80003fe:	4698      	mov	r8, r3
 8000400:	0003      	movs	r3, r0
 8000402:	4443      	add	r3, r8
 8000404:	9304      	str	r3, [sp, #16]
 8000406:	0c33      	lsrs	r3, r6, #16
 8000408:	4699      	mov	r9, r3
 800040a:	002b      	movs	r3, r5
 800040c:	0436      	lsls	r6, r6, #16
 800040e:	0c36      	lsrs	r6, r6, #16
 8000410:	4373      	muls	r3, r6
 8000412:	4698      	mov	r8, r3
 8000414:	0033      	movs	r3, r6
 8000416:	437b      	muls	r3, r7
 8000418:	469a      	mov	sl, r3
 800041a:	464b      	mov	r3, r9
 800041c:	435d      	muls	r5, r3
 800041e:	435f      	muls	r7, r3
 8000420:	4643      	mov	r3, r8
 8000422:	4455      	add	r5, sl
 8000424:	0c18      	lsrs	r0, r3, #16
 8000426:	1940      	adds	r0, r0, r5
 8000428:	4582      	cmp	sl, r0
 800042a:	d903      	bls.n	8000434 <__aeabi_dmul+0x218>
 800042c:	2380      	movs	r3, #128	; 0x80
 800042e:	025b      	lsls	r3, r3, #9
 8000430:	469a      	mov	sl, r3
 8000432:	4457      	add	r7, sl
 8000434:	0c05      	lsrs	r5, r0, #16
 8000436:	19eb      	adds	r3, r5, r7
 8000438:	9305      	str	r3, [sp, #20]
 800043a:	4643      	mov	r3, r8
 800043c:	041d      	lsls	r5, r3, #16
 800043e:	0c2d      	lsrs	r5, r5, #16
 8000440:	0400      	lsls	r0, r0, #16
 8000442:	1940      	adds	r0, r0, r5
 8000444:	0c25      	lsrs	r5, r4, #16
 8000446:	0424      	lsls	r4, r4, #16
 8000448:	0c24      	lsrs	r4, r4, #16
 800044a:	0027      	movs	r7, r4
 800044c:	4357      	muls	r7, r2
 800044e:	436a      	muls	r2, r5
 8000450:	4690      	mov	r8, r2
 8000452:	002a      	movs	r2, r5
 8000454:	0c3b      	lsrs	r3, r7, #16
 8000456:	469a      	mov	sl, r3
 8000458:	434a      	muls	r2, r1
 800045a:	4361      	muls	r1, r4
 800045c:	4441      	add	r1, r8
 800045e:	4451      	add	r1, sl
 8000460:	4483      	add	fp, r0
 8000462:	4588      	cmp	r8, r1
 8000464:	d903      	bls.n	800046e <__aeabi_dmul+0x252>
 8000466:	2380      	movs	r3, #128	; 0x80
 8000468:	025b      	lsls	r3, r3, #9
 800046a:	4698      	mov	r8, r3
 800046c:	4442      	add	r2, r8
 800046e:	043f      	lsls	r7, r7, #16
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	0c3f      	lsrs	r7, r7, #16
 8000474:	0409      	lsls	r1, r1, #16
 8000476:	19c9      	adds	r1, r1, r7
 8000478:	0027      	movs	r7, r4
 800047a:	4698      	mov	r8, r3
 800047c:	464b      	mov	r3, r9
 800047e:	4377      	muls	r7, r6
 8000480:	435c      	muls	r4, r3
 8000482:	436e      	muls	r6, r5
 8000484:	435d      	muls	r5, r3
 8000486:	0c3b      	lsrs	r3, r7, #16
 8000488:	4699      	mov	r9, r3
 800048a:	19a4      	adds	r4, r4, r6
 800048c:	444c      	add	r4, r9
 800048e:	4442      	add	r2, r8
 8000490:	9503      	str	r5, [sp, #12]
 8000492:	42a6      	cmp	r6, r4
 8000494:	d904      	bls.n	80004a0 <__aeabi_dmul+0x284>
 8000496:	2380      	movs	r3, #128	; 0x80
 8000498:	025b      	lsls	r3, r3, #9
 800049a:	4698      	mov	r8, r3
 800049c:	4445      	add	r5, r8
 800049e:	9503      	str	r5, [sp, #12]
 80004a0:	9b02      	ldr	r3, [sp, #8]
 80004a2:	043f      	lsls	r7, r7, #16
 80004a4:	445b      	add	r3, fp
 80004a6:	001e      	movs	r6, r3
 80004a8:	4283      	cmp	r3, r0
 80004aa:	4180      	sbcs	r0, r0
 80004ac:	0423      	lsls	r3, r4, #16
 80004ae:	4698      	mov	r8, r3
 80004b0:	9b05      	ldr	r3, [sp, #20]
 80004b2:	0c3f      	lsrs	r7, r7, #16
 80004b4:	4447      	add	r7, r8
 80004b6:	4698      	mov	r8, r3
 80004b8:	1876      	adds	r6, r6, r1
 80004ba:	428e      	cmp	r6, r1
 80004bc:	4189      	sbcs	r1, r1
 80004be:	4447      	add	r7, r8
 80004c0:	4240      	negs	r0, r0
 80004c2:	183d      	adds	r5, r7, r0
 80004c4:	46a8      	mov	r8, r5
 80004c6:	4693      	mov	fp, r2
 80004c8:	4249      	negs	r1, r1
 80004ca:	468a      	mov	sl, r1
 80004cc:	44c3      	add	fp, r8
 80004ce:	429f      	cmp	r7, r3
 80004d0:	41bf      	sbcs	r7, r7
 80004d2:	4580      	cmp	r8, r0
 80004d4:	4180      	sbcs	r0, r0
 80004d6:	9b03      	ldr	r3, [sp, #12]
 80004d8:	44da      	add	sl, fp
 80004da:	4698      	mov	r8, r3
 80004dc:	4653      	mov	r3, sl
 80004de:	4240      	negs	r0, r0
 80004e0:	427f      	negs	r7, r7
 80004e2:	4307      	orrs	r7, r0
 80004e4:	0c24      	lsrs	r4, r4, #16
 80004e6:	4593      	cmp	fp, r2
 80004e8:	4192      	sbcs	r2, r2
 80004ea:	458a      	cmp	sl, r1
 80004ec:	4189      	sbcs	r1, r1
 80004ee:	193f      	adds	r7, r7, r4
 80004f0:	0ddc      	lsrs	r4, r3, #23
 80004f2:	9b04      	ldr	r3, [sp, #16]
 80004f4:	0275      	lsls	r5, r6, #9
 80004f6:	431d      	orrs	r5, r3
 80004f8:	1e68      	subs	r0, r5, #1
 80004fa:	4185      	sbcs	r5, r0
 80004fc:	4653      	mov	r3, sl
 80004fe:	4252      	negs	r2, r2
 8000500:	4249      	negs	r1, r1
 8000502:	430a      	orrs	r2, r1
 8000504:	18bf      	adds	r7, r7, r2
 8000506:	4447      	add	r7, r8
 8000508:	0df6      	lsrs	r6, r6, #23
 800050a:	027f      	lsls	r7, r7, #9
 800050c:	4335      	orrs	r5, r6
 800050e:	025a      	lsls	r2, r3, #9
 8000510:	433c      	orrs	r4, r7
 8000512:	4315      	orrs	r5, r2
 8000514:	01fb      	lsls	r3, r7, #7
 8000516:	d400      	bmi.n	800051a <__aeabi_dmul+0x2fe>
 8000518:	e0c1      	b.n	800069e <__aeabi_dmul+0x482>
 800051a:	2101      	movs	r1, #1
 800051c:	086a      	lsrs	r2, r5, #1
 800051e:	400d      	ands	r5, r1
 8000520:	4315      	orrs	r5, r2
 8000522:	07e2      	lsls	r2, r4, #31
 8000524:	4315      	orrs	r5, r2
 8000526:	0864      	lsrs	r4, r4, #1
 8000528:	4926      	ldr	r1, [pc, #152]	; (80005c4 <__aeabi_dmul+0x3a8>)
 800052a:	4461      	add	r1, ip
 800052c:	2900      	cmp	r1, #0
 800052e:	dd56      	ble.n	80005de <__aeabi_dmul+0x3c2>
 8000530:	076b      	lsls	r3, r5, #29
 8000532:	d009      	beq.n	8000548 <__aeabi_dmul+0x32c>
 8000534:	220f      	movs	r2, #15
 8000536:	402a      	ands	r2, r5
 8000538:	2a04      	cmp	r2, #4
 800053a:	d005      	beq.n	8000548 <__aeabi_dmul+0x32c>
 800053c:	1d2a      	adds	r2, r5, #4
 800053e:	42aa      	cmp	r2, r5
 8000540:	41ad      	sbcs	r5, r5
 8000542:	426d      	negs	r5, r5
 8000544:	1964      	adds	r4, r4, r5
 8000546:	0015      	movs	r5, r2
 8000548:	01e3      	lsls	r3, r4, #7
 800054a:	d504      	bpl.n	8000556 <__aeabi_dmul+0x33a>
 800054c:	2180      	movs	r1, #128	; 0x80
 800054e:	4a1e      	ldr	r2, [pc, #120]	; (80005c8 <__aeabi_dmul+0x3ac>)
 8000550:	00c9      	lsls	r1, r1, #3
 8000552:	4014      	ands	r4, r2
 8000554:	4461      	add	r1, ip
 8000556:	4a1d      	ldr	r2, [pc, #116]	; (80005cc <__aeabi_dmul+0x3b0>)
 8000558:	4291      	cmp	r1, r2
 800055a:	dd00      	ble.n	800055e <__aeabi_dmul+0x342>
 800055c:	e724      	b.n	80003a8 <__aeabi_dmul+0x18c>
 800055e:	0762      	lsls	r2, r4, #29
 8000560:	08ed      	lsrs	r5, r5, #3
 8000562:	0264      	lsls	r4, r4, #9
 8000564:	0549      	lsls	r1, r1, #21
 8000566:	4315      	orrs	r5, r2
 8000568:	0b24      	lsrs	r4, r4, #12
 800056a:	0d4a      	lsrs	r2, r1, #21
 800056c:	e6c6      	b.n	80002fc <__aeabi_dmul+0xe0>
 800056e:	9701      	str	r7, [sp, #4]
 8000570:	e6b8      	b.n	80002e4 <__aeabi_dmul+0xc8>
 8000572:	4a10      	ldr	r2, [pc, #64]	; (80005b4 <__aeabi_dmul+0x398>)
 8000574:	2003      	movs	r0, #3
 8000576:	4694      	mov	ip, r2
 8000578:	4463      	add	r3, ip
 800057a:	464a      	mov	r2, r9
 800057c:	9300      	str	r3, [sp, #0]
 800057e:	2303      	movs	r3, #3
 8000580:	431a      	orrs	r2, r3
 8000582:	4691      	mov	r9, r2
 8000584:	4652      	mov	r2, sl
 8000586:	e68a      	b.n	800029e <__aeabi_dmul+0x82>
 8000588:	4649      	mov	r1, r9
 800058a:	2301      	movs	r3, #1
 800058c:	4319      	orrs	r1, r3
 800058e:	4689      	mov	r9, r1
 8000590:	2600      	movs	r6, #0
 8000592:	2001      	movs	r0, #1
 8000594:	e683      	b.n	800029e <__aeabi_dmul+0x82>
 8000596:	220c      	movs	r2, #12
 8000598:	9300      	str	r3, [sp, #0]
 800059a:	2303      	movs	r3, #3
 800059c:	0005      	movs	r5, r0
 800059e:	4691      	mov	r9, r2
 80005a0:	469b      	mov	fp, r3
 80005a2:	e65e      	b.n	8000262 <__aeabi_dmul+0x46>
 80005a4:	2304      	movs	r3, #4
 80005a6:	4699      	mov	r9, r3
 80005a8:	2300      	movs	r3, #0
 80005aa:	9300      	str	r3, [sp, #0]
 80005ac:	3301      	adds	r3, #1
 80005ae:	2400      	movs	r4, #0
 80005b0:	469b      	mov	fp, r3
 80005b2:	e656      	b.n	8000262 <__aeabi_dmul+0x46>
 80005b4:	000007ff 	.word	0x000007ff
 80005b8:	fffffc01 	.word	0xfffffc01
 80005bc:	08002e6c 	.word	0x08002e6c
 80005c0:	fffffc0d 	.word	0xfffffc0d
 80005c4:	000003ff 	.word	0x000003ff
 80005c8:	feffffff 	.word	0xfeffffff
 80005cc:	000007fe 	.word	0x000007fe
 80005d0:	2300      	movs	r3, #0
 80005d2:	2480      	movs	r4, #128	; 0x80
 80005d4:	2500      	movs	r5, #0
 80005d6:	4a44      	ldr	r2, [pc, #272]	; (80006e8 <__aeabi_dmul+0x4cc>)
 80005d8:	9301      	str	r3, [sp, #4]
 80005da:	0324      	lsls	r4, r4, #12
 80005dc:	e68e      	b.n	80002fc <__aeabi_dmul+0xe0>
 80005de:	2001      	movs	r0, #1
 80005e0:	1a40      	subs	r0, r0, r1
 80005e2:	2838      	cmp	r0, #56	; 0x38
 80005e4:	dd00      	ble.n	80005e8 <__aeabi_dmul+0x3cc>
 80005e6:	e686      	b.n	80002f6 <__aeabi_dmul+0xda>
 80005e8:	281f      	cmp	r0, #31
 80005ea:	dd5b      	ble.n	80006a4 <__aeabi_dmul+0x488>
 80005ec:	221f      	movs	r2, #31
 80005ee:	0023      	movs	r3, r4
 80005f0:	4252      	negs	r2, r2
 80005f2:	1a51      	subs	r1, r2, r1
 80005f4:	40cb      	lsrs	r3, r1
 80005f6:	0019      	movs	r1, r3
 80005f8:	2820      	cmp	r0, #32
 80005fa:	d003      	beq.n	8000604 <__aeabi_dmul+0x3e8>
 80005fc:	4a3b      	ldr	r2, [pc, #236]	; (80006ec <__aeabi_dmul+0x4d0>)
 80005fe:	4462      	add	r2, ip
 8000600:	4094      	lsls	r4, r2
 8000602:	4325      	orrs	r5, r4
 8000604:	1e6a      	subs	r2, r5, #1
 8000606:	4195      	sbcs	r5, r2
 8000608:	002a      	movs	r2, r5
 800060a:	430a      	orrs	r2, r1
 800060c:	2107      	movs	r1, #7
 800060e:	000d      	movs	r5, r1
 8000610:	2400      	movs	r4, #0
 8000612:	4015      	ands	r5, r2
 8000614:	4211      	tst	r1, r2
 8000616:	d05b      	beq.n	80006d0 <__aeabi_dmul+0x4b4>
 8000618:	210f      	movs	r1, #15
 800061a:	2400      	movs	r4, #0
 800061c:	4011      	ands	r1, r2
 800061e:	2904      	cmp	r1, #4
 8000620:	d053      	beq.n	80006ca <__aeabi_dmul+0x4ae>
 8000622:	1d11      	adds	r1, r2, #4
 8000624:	4291      	cmp	r1, r2
 8000626:	4192      	sbcs	r2, r2
 8000628:	4252      	negs	r2, r2
 800062a:	18a4      	adds	r4, r4, r2
 800062c:	000a      	movs	r2, r1
 800062e:	0223      	lsls	r3, r4, #8
 8000630:	d54b      	bpl.n	80006ca <__aeabi_dmul+0x4ae>
 8000632:	2201      	movs	r2, #1
 8000634:	2400      	movs	r4, #0
 8000636:	2500      	movs	r5, #0
 8000638:	e660      	b.n	80002fc <__aeabi_dmul+0xe0>
 800063a:	2380      	movs	r3, #128	; 0x80
 800063c:	031b      	lsls	r3, r3, #12
 800063e:	421c      	tst	r4, r3
 8000640:	d009      	beq.n	8000656 <__aeabi_dmul+0x43a>
 8000642:	421e      	tst	r6, r3
 8000644:	d107      	bne.n	8000656 <__aeabi_dmul+0x43a>
 8000646:	4333      	orrs	r3, r6
 8000648:	031c      	lsls	r4, r3, #12
 800064a:	4643      	mov	r3, r8
 800064c:	0015      	movs	r5, r2
 800064e:	0b24      	lsrs	r4, r4, #12
 8000650:	4a25      	ldr	r2, [pc, #148]	; (80006e8 <__aeabi_dmul+0x4cc>)
 8000652:	9301      	str	r3, [sp, #4]
 8000654:	e652      	b.n	80002fc <__aeabi_dmul+0xe0>
 8000656:	2280      	movs	r2, #128	; 0x80
 8000658:	0312      	lsls	r2, r2, #12
 800065a:	4314      	orrs	r4, r2
 800065c:	0324      	lsls	r4, r4, #12
 800065e:	4a22      	ldr	r2, [pc, #136]	; (80006e8 <__aeabi_dmul+0x4cc>)
 8000660:	0b24      	lsrs	r4, r4, #12
 8000662:	9701      	str	r7, [sp, #4]
 8000664:	e64a      	b.n	80002fc <__aeabi_dmul+0xe0>
 8000666:	f000 f8fd 	bl	8000864 <__clzsi2>
 800066a:	0003      	movs	r3, r0
 800066c:	001a      	movs	r2, r3
 800066e:	3215      	adds	r2, #21
 8000670:	3020      	adds	r0, #32
 8000672:	2a1c      	cmp	r2, #28
 8000674:	dc00      	bgt.n	8000678 <__aeabi_dmul+0x45c>
 8000676:	e684      	b.n	8000382 <__aeabi_dmul+0x166>
 8000678:	4656      	mov	r6, sl
 800067a:	3b08      	subs	r3, #8
 800067c:	2200      	movs	r2, #0
 800067e:	409e      	lsls	r6, r3
 8000680:	e689      	b.n	8000396 <__aeabi_dmul+0x17a>
 8000682:	f000 f8ef 	bl	8000864 <__clzsi2>
 8000686:	0001      	movs	r1, r0
 8000688:	0002      	movs	r2, r0
 800068a:	3115      	adds	r1, #21
 800068c:	3220      	adds	r2, #32
 800068e:	291c      	cmp	r1, #28
 8000690:	dc00      	bgt.n	8000694 <__aeabi_dmul+0x478>
 8000692:	e64e      	b.n	8000332 <__aeabi_dmul+0x116>
 8000694:	0034      	movs	r4, r6
 8000696:	3808      	subs	r0, #8
 8000698:	2500      	movs	r5, #0
 800069a:	4084      	lsls	r4, r0
 800069c:	e653      	b.n	8000346 <__aeabi_dmul+0x12a>
 800069e:	9b00      	ldr	r3, [sp, #0]
 80006a0:	469c      	mov	ip, r3
 80006a2:	e741      	b.n	8000528 <__aeabi_dmul+0x30c>
 80006a4:	4912      	ldr	r1, [pc, #72]	; (80006f0 <__aeabi_dmul+0x4d4>)
 80006a6:	0022      	movs	r2, r4
 80006a8:	4461      	add	r1, ip
 80006aa:	002e      	movs	r6, r5
 80006ac:	408d      	lsls	r5, r1
 80006ae:	408a      	lsls	r2, r1
 80006b0:	40c6      	lsrs	r6, r0
 80006b2:	1e69      	subs	r1, r5, #1
 80006b4:	418d      	sbcs	r5, r1
 80006b6:	4332      	orrs	r2, r6
 80006b8:	432a      	orrs	r2, r5
 80006ba:	40c4      	lsrs	r4, r0
 80006bc:	0753      	lsls	r3, r2, #29
 80006be:	d0b6      	beq.n	800062e <__aeabi_dmul+0x412>
 80006c0:	210f      	movs	r1, #15
 80006c2:	4011      	ands	r1, r2
 80006c4:	2904      	cmp	r1, #4
 80006c6:	d1ac      	bne.n	8000622 <__aeabi_dmul+0x406>
 80006c8:	e7b1      	b.n	800062e <__aeabi_dmul+0x412>
 80006ca:	0765      	lsls	r5, r4, #29
 80006cc:	0264      	lsls	r4, r4, #9
 80006ce:	0b24      	lsrs	r4, r4, #12
 80006d0:	08d2      	lsrs	r2, r2, #3
 80006d2:	4315      	orrs	r5, r2
 80006d4:	2200      	movs	r2, #0
 80006d6:	e611      	b.n	80002fc <__aeabi_dmul+0xe0>
 80006d8:	2280      	movs	r2, #128	; 0x80
 80006da:	0312      	lsls	r2, r2, #12
 80006dc:	4314      	orrs	r4, r2
 80006de:	0324      	lsls	r4, r4, #12
 80006e0:	4a01      	ldr	r2, [pc, #4]	; (80006e8 <__aeabi_dmul+0x4cc>)
 80006e2:	0b24      	lsrs	r4, r4, #12
 80006e4:	e60a      	b.n	80002fc <__aeabi_dmul+0xe0>
 80006e6:	46c0      	nop			; (mov r8, r8)
 80006e8:	000007ff 	.word	0x000007ff
 80006ec:	0000043e 	.word	0x0000043e
 80006f0:	0000041e 	.word	0x0000041e

080006f4 <__aeabi_i2d>:
 80006f4:	b570      	push	{r4, r5, r6, lr}
 80006f6:	2800      	cmp	r0, #0
 80006f8:	d016      	beq.n	8000728 <__aeabi_i2d+0x34>
 80006fa:	17c3      	asrs	r3, r0, #31
 80006fc:	18c5      	adds	r5, r0, r3
 80006fe:	405d      	eors	r5, r3
 8000700:	0fc4      	lsrs	r4, r0, #31
 8000702:	0028      	movs	r0, r5
 8000704:	f000 f8ae 	bl	8000864 <__clzsi2>
 8000708:	4a11      	ldr	r2, [pc, #68]	; (8000750 <__aeabi_i2d+0x5c>)
 800070a:	1a12      	subs	r2, r2, r0
 800070c:	280a      	cmp	r0, #10
 800070e:	dc16      	bgt.n	800073e <__aeabi_i2d+0x4a>
 8000710:	0003      	movs	r3, r0
 8000712:	002e      	movs	r6, r5
 8000714:	3315      	adds	r3, #21
 8000716:	409e      	lsls	r6, r3
 8000718:	230b      	movs	r3, #11
 800071a:	1a18      	subs	r0, r3, r0
 800071c:	40c5      	lsrs	r5, r0
 800071e:	0553      	lsls	r3, r2, #21
 8000720:	032d      	lsls	r5, r5, #12
 8000722:	0b2d      	lsrs	r5, r5, #12
 8000724:	0d5b      	lsrs	r3, r3, #21
 8000726:	e003      	b.n	8000730 <__aeabi_i2d+0x3c>
 8000728:	2400      	movs	r4, #0
 800072a:	2300      	movs	r3, #0
 800072c:	2500      	movs	r5, #0
 800072e:	2600      	movs	r6, #0
 8000730:	051b      	lsls	r3, r3, #20
 8000732:	432b      	orrs	r3, r5
 8000734:	07e4      	lsls	r4, r4, #31
 8000736:	4323      	orrs	r3, r4
 8000738:	0030      	movs	r0, r6
 800073a:	0019      	movs	r1, r3
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	380b      	subs	r0, #11
 8000740:	4085      	lsls	r5, r0
 8000742:	0553      	lsls	r3, r2, #21
 8000744:	032d      	lsls	r5, r5, #12
 8000746:	2600      	movs	r6, #0
 8000748:	0b2d      	lsrs	r5, r5, #12
 800074a:	0d5b      	lsrs	r3, r3, #21
 800074c:	e7f0      	b.n	8000730 <__aeabi_i2d+0x3c>
 800074e:	46c0      	nop			; (mov r8, r8)
 8000750:	0000041e 	.word	0x0000041e

08000754 <__aeabi_d2f>:
 8000754:	0002      	movs	r2, r0
 8000756:	004b      	lsls	r3, r1, #1
 8000758:	b5f0      	push	{r4, r5, r6, r7, lr}
 800075a:	0308      	lsls	r0, r1, #12
 800075c:	0d5b      	lsrs	r3, r3, #21
 800075e:	4e3d      	ldr	r6, [pc, #244]	; (8000854 <__aeabi_d2f+0x100>)
 8000760:	0fcc      	lsrs	r4, r1, #31
 8000762:	0a40      	lsrs	r0, r0, #9
 8000764:	0f51      	lsrs	r1, r2, #29
 8000766:	1c5f      	adds	r7, r3, #1
 8000768:	4308      	orrs	r0, r1
 800076a:	00d5      	lsls	r5, r2, #3
 800076c:	4237      	tst	r7, r6
 800076e:	d00a      	beq.n	8000786 <__aeabi_d2f+0x32>
 8000770:	4939      	ldr	r1, [pc, #228]	; (8000858 <__aeabi_d2f+0x104>)
 8000772:	185e      	adds	r6, r3, r1
 8000774:	2efe      	cmp	r6, #254	; 0xfe
 8000776:	dd16      	ble.n	80007a6 <__aeabi_d2f+0x52>
 8000778:	23ff      	movs	r3, #255	; 0xff
 800077a:	2100      	movs	r1, #0
 800077c:	05db      	lsls	r3, r3, #23
 800077e:	430b      	orrs	r3, r1
 8000780:	07e0      	lsls	r0, r4, #31
 8000782:	4318      	orrs	r0, r3
 8000784:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000786:	2b00      	cmp	r3, #0
 8000788:	d106      	bne.n	8000798 <__aeabi_d2f+0x44>
 800078a:	4328      	orrs	r0, r5
 800078c:	d027      	beq.n	80007de <__aeabi_d2f+0x8a>
 800078e:	2105      	movs	r1, #5
 8000790:	0189      	lsls	r1, r1, #6
 8000792:	0a49      	lsrs	r1, r1, #9
 8000794:	b2db      	uxtb	r3, r3
 8000796:	e7f1      	b.n	800077c <__aeabi_d2f+0x28>
 8000798:	4305      	orrs	r5, r0
 800079a:	d0ed      	beq.n	8000778 <__aeabi_d2f+0x24>
 800079c:	2180      	movs	r1, #128	; 0x80
 800079e:	03c9      	lsls	r1, r1, #15
 80007a0:	23ff      	movs	r3, #255	; 0xff
 80007a2:	4301      	orrs	r1, r0
 80007a4:	e7ea      	b.n	800077c <__aeabi_d2f+0x28>
 80007a6:	2e00      	cmp	r6, #0
 80007a8:	dd1c      	ble.n	80007e4 <__aeabi_d2f+0x90>
 80007aa:	0192      	lsls	r2, r2, #6
 80007ac:	0011      	movs	r1, r2
 80007ae:	1e4a      	subs	r2, r1, #1
 80007b0:	4191      	sbcs	r1, r2
 80007b2:	00c0      	lsls	r0, r0, #3
 80007b4:	0f6d      	lsrs	r5, r5, #29
 80007b6:	4301      	orrs	r1, r0
 80007b8:	4329      	orrs	r1, r5
 80007ba:	074b      	lsls	r3, r1, #29
 80007bc:	d048      	beq.n	8000850 <__aeabi_d2f+0xfc>
 80007be:	230f      	movs	r3, #15
 80007c0:	400b      	ands	r3, r1
 80007c2:	2b04      	cmp	r3, #4
 80007c4:	d000      	beq.n	80007c8 <__aeabi_d2f+0x74>
 80007c6:	3104      	adds	r1, #4
 80007c8:	2380      	movs	r3, #128	; 0x80
 80007ca:	04db      	lsls	r3, r3, #19
 80007cc:	400b      	ands	r3, r1
 80007ce:	d03f      	beq.n	8000850 <__aeabi_d2f+0xfc>
 80007d0:	1c72      	adds	r2, r6, #1
 80007d2:	2efe      	cmp	r6, #254	; 0xfe
 80007d4:	d0d0      	beq.n	8000778 <__aeabi_d2f+0x24>
 80007d6:	0189      	lsls	r1, r1, #6
 80007d8:	0a49      	lsrs	r1, r1, #9
 80007da:	b2d3      	uxtb	r3, r2
 80007dc:	e7ce      	b.n	800077c <__aeabi_d2f+0x28>
 80007de:	2300      	movs	r3, #0
 80007e0:	2100      	movs	r1, #0
 80007e2:	e7cb      	b.n	800077c <__aeabi_d2f+0x28>
 80007e4:	0032      	movs	r2, r6
 80007e6:	3217      	adds	r2, #23
 80007e8:	db22      	blt.n	8000830 <__aeabi_d2f+0xdc>
 80007ea:	2180      	movs	r1, #128	; 0x80
 80007ec:	221e      	movs	r2, #30
 80007ee:	0409      	lsls	r1, r1, #16
 80007f0:	4308      	orrs	r0, r1
 80007f2:	1b92      	subs	r2, r2, r6
 80007f4:	2a1f      	cmp	r2, #31
 80007f6:	dd1d      	ble.n	8000834 <__aeabi_d2f+0xe0>
 80007f8:	2102      	movs	r1, #2
 80007fa:	4249      	negs	r1, r1
 80007fc:	1b8e      	subs	r6, r1, r6
 80007fe:	0001      	movs	r1, r0
 8000800:	40f1      	lsrs	r1, r6
 8000802:	000e      	movs	r6, r1
 8000804:	2a20      	cmp	r2, #32
 8000806:	d004      	beq.n	8000812 <__aeabi_d2f+0xbe>
 8000808:	4a14      	ldr	r2, [pc, #80]	; (800085c <__aeabi_d2f+0x108>)
 800080a:	4694      	mov	ip, r2
 800080c:	4463      	add	r3, ip
 800080e:	4098      	lsls	r0, r3
 8000810:	4305      	orrs	r5, r0
 8000812:	0029      	movs	r1, r5
 8000814:	1e4d      	subs	r5, r1, #1
 8000816:	41a9      	sbcs	r1, r5
 8000818:	4331      	orrs	r1, r6
 800081a:	2600      	movs	r6, #0
 800081c:	074b      	lsls	r3, r1, #29
 800081e:	d1ce      	bne.n	80007be <__aeabi_d2f+0x6a>
 8000820:	2080      	movs	r0, #128	; 0x80
 8000822:	000b      	movs	r3, r1
 8000824:	04c0      	lsls	r0, r0, #19
 8000826:	2201      	movs	r2, #1
 8000828:	4003      	ands	r3, r0
 800082a:	4201      	tst	r1, r0
 800082c:	d1d3      	bne.n	80007d6 <__aeabi_d2f+0x82>
 800082e:	e7af      	b.n	8000790 <__aeabi_d2f+0x3c>
 8000830:	2300      	movs	r3, #0
 8000832:	e7ac      	b.n	800078e <__aeabi_d2f+0x3a>
 8000834:	490a      	ldr	r1, [pc, #40]	; (8000860 <__aeabi_d2f+0x10c>)
 8000836:	468c      	mov	ip, r1
 8000838:	0029      	movs	r1, r5
 800083a:	4463      	add	r3, ip
 800083c:	40d1      	lsrs	r1, r2
 800083e:	409d      	lsls	r5, r3
 8000840:	000a      	movs	r2, r1
 8000842:	0029      	movs	r1, r5
 8000844:	4098      	lsls	r0, r3
 8000846:	1e4d      	subs	r5, r1, #1
 8000848:	41a9      	sbcs	r1, r5
 800084a:	4301      	orrs	r1, r0
 800084c:	4311      	orrs	r1, r2
 800084e:	e7e4      	b.n	800081a <__aeabi_d2f+0xc6>
 8000850:	0033      	movs	r3, r6
 8000852:	e79d      	b.n	8000790 <__aeabi_d2f+0x3c>
 8000854:	000007fe 	.word	0x000007fe
 8000858:	fffffc80 	.word	0xfffffc80
 800085c:	fffffca2 	.word	0xfffffca2
 8000860:	fffffc82 	.word	0xfffffc82

08000864 <__clzsi2>:
 8000864:	211c      	movs	r1, #28
 8000866:	2301      	movs	r3, #1
 8000868:	041b      	lsls	r3, r3, #16
 800086a:	4298      	cmp	r0, r3
 800086c:	d301      	bcc.n	8000872 <__clzsi2+0xe>
 800086e:	0c00      	lsrs	r0, r0, #16
 8000870:	3910      	subs	r1, #16
 8000872:	0a1b      	lsrs	r3, r3, #8
 8000874:	4298      	cmp	r0, r3
 8000876:	d301      	bcc.n	800087c <__clzsi2+0x18>
 8000878:	0a00      	lsrs	r0, r0, #8
 800087a:	3908      	subs	r1, #8
 800087c:	091b      	lsrs	r3, r3, #4
 800087e:	4298      	cmp	r0, r3
 8000880:	d301      	bcc.n	8000886 <__clzsi2+0x22>
 8000882:	0900      	lsrs	r0, r0, #4
 8000884:	3904      	subs	r1, #4
 8000886:	a202      	add	r2, pc, #8	; (adr r2, 8000890 <__clzsi2+0x2c>)
 8000888:	5c10      	ldrb	r0, [r2, r0]
 800088a:	1840      	adds	r0, r0, r1
 800088c:	4770      	bx	lr
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	02020304 	.word	0x02020304
 8000894:	01010101 	.word	0x01010101
	...

080008a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_ADC_Start(&hadc1);
 80008a4:	4b1a      	ldr	r3, [pc, #104]	; (8000910 <main+0x70>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f000 fdb2 	bl	8001410 <HAL_ADC_Start>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ac:	f000 fa18 	bl	8000ce0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b0:	f000 f838 	bl	8000924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b4:	f000 f8fe 	bl	8000ab4 <MX_GPIO_Init>
  MX_ADC1_Init();
 80008b8:	f000 f892 	bl	80009e0 <MX_ADC1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //iniciando convers√£o
	  HAL_ADC_Start(&hadc1);
 80008bc:	4b14      	ldr	r3, [pc, #80]	; (8000910 <main+0x70>)
 80008be:	0018      	movs	r0, r3
 80008c0:	f000 fda6 	bl	8001410 <HAL_ADC_Start>

	  //tempo de espera para completar ciclo
	  HAL_ADC_PollForConversion(&hadc1, 1);
 80008c4:	4b12      	ldr	r3, [pc, #72]	; (8000910 <main+0x70>)
 80008c6:	2101      	movs	r1, #1
 80008c8:	0018      	movs	r0, r3
 80008ca:	f000 fdef 	bl	80014ac <HAL_ADC_PollForConversion>

	  pot = HAL_ADC_GetValue(&hadc1);
 80008ce:	4b10      	ldr	r3, [pc, #64]	; (8000910 <main+0x70>)
 80008d0:	0018      	movs	r0, r3
 80008d2:	f000 fe7f 	bl	80015d4 <HAL_ADC_GetValue>
 80008d6:	0003      	movs	r3, r0
 80008d8:	b29a      	uxth	r2, r3
 80008da:	4b0e      	ldr	r3, [pc, #56]	; (8000914 <main+0x74>)
 80008dc:	801a      	strh	r2, [r3, #0]

	  //tempo de espera para completar ciclo
	  HAL_ADC_PollForConversion(&hadc1, 1);
 80008de:	4b0c      	ldr	r3, [pc, #48]	; (8000910 <main+0x70>)
 80008e0:	2101      	movs	r1, #1
 80008e2:	0018      	movs	r0, r3
 80008e4:	f000 fde2 	bl	80014ac <HAL_ADC_PollForConversion>

	  volt = 3.3 / 4095.0 * pot;
 80008e8:	4b0a      	ldr	r3, [pc, #40]	; (8000914 <main+0x74>)
 80008ea:	881b      	ldrh	r3, [r3, #0]
 80008ec:	0018      	movs	r0, r3
 80008ee:	f7ff ff01 	bl	80006f4 <__aeabi_i2d>
 80008f2:	4a09      	ldr	r2, [pc, #36]	; (8000918 <main+0x78>)
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <main+0x7c>)
 80008f6:	f7ff fc91 	bl	800021c <__aeabi_dmul>
 80008fa:	0002      	movs	r2, r0
 80008fc:	000b      	movs	r3, r1
 80008fe:	0010      	movs	r0, r2
 8000900:	0019      	movs	r1, r3
 8000902:	f7ff ff27 	bl	8000754 <__aeabi_d2f>
 8000906:	1c02      	adds	r2, r0, #0
 8000908:	4b05      	ldr	r3, [pc, #20]	; (8000920 <main+0x80>)
 800090a:	601a      	str	r2, [r3, #0]
	  HAL_ADC_Start(&hadc1);
 800090c:	e7d6      	b.n	80008bc <main+0x1c>
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	20000028 	.word	0x20000028
 8000914:	2000008c 	.word	0x2000008c
 8000918:	e734d9b4 	.word	0xe734d9b4
 800091c:	3f4a680c 	.word	0x3f4a680c
 8000920:	20000090 	.word	0x20000090

08000924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000924:	b590      	push	{r4, r7, lr}
 8000926:	b095      	sub	sp, #84	; 0x54
 8000928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800092a:	2414      	movs	r4, #20
 800092c:	193b      	adds	r3, r7, r4
 800092e:	0018      	movs	r0, r3
 8000930:	233c      	movs	r3, #60	; 0x3c
 8000932:	001a      	movs	r2, r3
 8000934:	2100      	movs	r1, #0
 8000936:	f002 fa85 	bl	8002e44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	0018      	movs	r0, r3
 800093e:	2310      	movs	r3, #16
 8000940:	001a      	movs	r2, r3
 8000942:	2100      	movs	r1, #0
 8000944:	f002 fa7e 	bl	8002e44 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	009b      	lsls	r3, r3, #2
 800094c:	0018      	movs	r0, r3
 800094e:	f001 fae9 	bl	8001f24 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000952:	193b      	adds	r3, r7, r4
 8000954:	2202      	movs	r2, #2
 8000956:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000958:	193b      	adds	r3, r7, r4
 800095a:	2280      	movs	r2, #128	; 0x80
 800095c:	0052      	lsls	r2, r2, #1
 800095e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000960:	0021      	movs	r1, r4
 8000962:	187b      	adds	r3, r7, r1
 8000964:	2200      	movs	r2, #0
 8000966:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000968:	187b      	adds	r3, r7, r1
 800096a:	2240      	movs	r2, #64	; 0x40
 800096c:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800096e:	187b      	adds	r3, r7, r1
 8000970:	2202      	movs	r2, #2
 8000972:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000974:	187b      	adds	r3, r7, r1
 8000976:	2202      	movs	r2, #2
 8000978:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800097a:	187b      	adds	r3, r7, r1
 800097c:	2200      	movs	r2, #0
 800097e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000980:	187b      	adds	r3, r7, r1
 8000982:	2208      	movs	r2, #8
 8000984:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000986:	187b      	adds	r3, r7, r1
 8000988:	2280      	movs	r2, #128	; 0x80
 800098a:	0292      	lsls	r2, r2, #10
 800098c:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2280      	movs	r2, #128	; 0x80
 8000992:	0492      	lsls	r2, r2, #18
 8000994:	635a      	str	r2, [r3, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2280      	movs	r2, #128	; 0x80
 800099a:	0592      	lsls	r2, r2, #22
 800099c:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	0018      	movs	r0, r3
 80009a2:	f001 faff 	bl	8001fa4 <HAL_RCC_OscConfig>
 80009a6:	1e03      	subs	r3, r0, #0
 80009a8:	d001      	beq.n	80009ae <SystemClock_Config+0x8a>
  {
    Error_Handler();
 80009aa:	f000 f8c9 	bl	8000b40 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009ae:	1d3b      	adds	r3, r7, #4
 80009b0:	2207      	movs	r2, #7
 80009b2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009b4:	1d3b      	adds	r3, r7, #4
 80009b6:	2202      	movs	r2, #2
 80009b8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009c6:	1d3b      	adds	r3, r7, #4
 80009c8:	2102      	movs	r1, #2
 80009ca:	0018      	movs	r0, r3
 80009cc:	f001 fe50 	bl	8002670 <HAL_RCC_ClockConfig>
 80009d0:	1e03      	subs	r3, r0, #0
 80009d2:	d001      	beq.n	80009d8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80009d4:	f000 f8b4 	bl	8000b40 <Error_Handler>
  }
}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	b015      	add	sp, #84	; 0x54
 80009de:	bd90      	pop	{r4, r7, pc}

080009e0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b084      	sub	sp, #16
 80009e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	0018      	movs	r0, r3
 80009ea:	230c      	movs	r3, #12
 80009ec:	001a      	movs	r2, r3
 80009ee:	2100      	movs	r1, #0
 80009f0:	f002 fa28 	bl	8002e44 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80009f4:	4b2d      	ldr	r3, [pc, #180]	; (8000aac <MX_ADC1_Init+0xcc>)
 80009f6:	4a2e      	ldr	r2, [pc, #184]	; (8000ab0 <MX_ADC1_Init+0xd0>)
 80009f8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80009fa:	4b2c      	ldr	r3, [pc, #176]	; (8000aac <MX_ADC1_Init+0xcc>)
 80009fc:	2280      	movs	r2, #128	; 0x80
 80009fe:	05d2      	lsls	r2, r2, #23
 8000a00:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000a02:	4b2a      	ldr	r3, [pc, #168]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000a08:	4b28      	ldr	r3, [pc, #160]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000a0e:	4b27      	ldr	r3, [pc, #156]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000a14:	4b25      	ldr	r3, [pc, #148]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a16:	2204      	movs	r2, #4
 8000a18:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000a1a:	4b24      	ldr	r3, [pc, #144]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000a20:	4b22      	ldr	r3, [pc, #136]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000a26:	4b21      	ldr	r3, [pc, #132]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000a2c:	4b1f      	ldr	r3, [pc, #124]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a2e:	2201      	movs	r2, #1
 8000a30:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000a32:	4b1e      	ldr	r3, [pc, #120]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a34:	2220      	movs	r2, #32
 8000a36:	2100      	movs	r1, #0
 8000a38:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000a3a:	4b1c      	ldr	r3, [pc, #112]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000a40:	4b1a      	ldr	r3, [pc, #104]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000a46:	4b19      	ldr	r3, [pc, #100]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a48:	222c      	movs	r2, #44	; 0x2c
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000a4e:	4b17      	ldr	r3, [pc, #92]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 8000a54:	4b15      	ldr	r3, [pc, #84]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a56:	2204      	movs	r2, #4
 8000a58:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8000a5a:	4b14      	ldr	r3, [pc, #80]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000a60:	4b12      	ldr	r3, [pc, #72]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a62:	223c      	movs	r2, #60	; 0x3c
 8000a64:	2100      	movs	r1, #0
 8000a66:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000a68:	4b10      	ldr	r3, [pc, #64]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a70:	0018      	movs	r0, r3
 8000a72:	f000 faef 	bl	8001054 <HAL_ADC_Init>
 8000a76:	1e03      	subs	r3, r0, #0
 8000a78:	d001      	beq.n	8000a7e <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8000a7a:	f000 f861 	bl	8000b40 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000a7e:	1d3b      	adds	r3, r7, #4
 8000a80:	2201      	movs	r2, #1
 8000a82:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a84:	1d3b      	adds	r3, r7, #4
 8000a86:	2200      	movs	r2, #0
 8000a88:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000a8a:	1d3b      	adds	r3, r7, #4
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000a90:	1d3a      	adds	r2, r7, #4
 8000a92:	4b06      	ldr	r3, [pc, #24]	; (8000aac <MX_ADC1_Init+0xcc>)
 8000a94:	0011      	movs	r1, r2
 8000a96:	0018      	movs	r0, r3
 8000a98:	f000 fda8 	bl	80015ec <HAL_ADC_ConfigChannel>
 8000a9c:	1e03      	subs	r3, r0, #0
 8000a9e:	d001      	beq.n	8000aa4 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 8000aa0:	f000 f84e 	bl	8000b40 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000aa4:	46c0      	nop			; (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	b004      	add	sp, #16
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20000028 	.word	0x20000028
 8000ab0:	40012400 	.word	0x40012400

08000ab4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ab4:	b590      	push	{r4, r7, lr}
 8000ab6:	b089      	sub	sp, #36	; 0x24
 8000ab8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aba:	240c      	movs	r4, #12
 8000abc:	193b      	adds	r3, r7, r4
 8000abe:	0018      	movs	r0, r3
 8000ac0:	2314      	movs	r3, #20
 8000ac2:	001a      	movs	r2, r3
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	f002 f9bd 	bl	8002e44 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aca:	4b1b      	ldr	r3, [pc, #108]	; (8000b38 <MX_GPIO_Init+0x84>)
 8000acc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ace:	4b1a      	ldr	r3, [pc, #104]	; (8000b38 <MX_GPIO_Init+0x84>)
 8000ad0:	2104      	movs	r1, #4
 8000ad2:	430a      	orrs	r2, r1
 8000ad4:	635a      	str	r2, [r3, #52]	; 0x34
 8000ad6:	4b18      	ldr	r3, [pc, #96]	; (8000b38 <MX_GPIO_Init+0x84>)
 8000ad8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000ada:	2204      	movs	r2, #4
 8000adc:	4013      	ands	r3, r2
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	4b15      	ldr	r3, [pc, #84]	; (8000b38 <MX_GPIO_Init+0x84>)
 8000ae4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ae6:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <MX_GPIO_Init+0x84>)
 8000ae8:	2101      	movs	r1, #1
 8000aea:	430a      	orrs	r2, r1
 8000aec:	635a      	str	r2, [r3, #52]	; 0x34
 8000aee:	4b12      	ldr	r3, [pc, #72]	; (8000b38 <MX_GPIO_Init+0x84>)
 8000af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000af2:	2201      	movs	r2, #1
 8000af4:	4013      	ands	r3, r2
 8000af6:	607b      	str	r3, [r7, #4]
 8000af8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED02_Pin|LED03_Pin|LED01_Pin, GPIO_PIN_RESET);
 8000afa:	23e0      	movs	r3, #224	; 0xe0
 8000afc:	015b      	lsls	r3, r3, #5
 8000afe:	480f      	ldr	r0, [pc, #60]	; (8000b3c <MX_GPIO_Init+0x88>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	0019      	movs	r1, r3
 8000b04:	f001 f9f0 	bl	8001ee8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED02_Pin LED03_Pin LED01_Pin */
  GPIO_InitStruct.Pin = LED02_Pin|LED03_Pin|LED01_Pin;
 8000b08:	193b      	adds	r3, r7, r4
 8000b0a:	22e0      	movs	r2, #224	; 0xe0
 8000b0c:	0152      	lsls	r2, r2, #5
 8000b0e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b10:	193b      	adds	r3, r7, r4
 8000b12:	2201      	movs	r2, #1
 8000b14:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b16:	193b      	adds	r3, r7, r4
 8000b18:	2200      	movs	r2, #0
 8000b1a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1c:	193b      	adds	r3, r7, r4
 8000b1e:	2200      	movs	r2, #0
 8000b20:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b22:	193b      	adds	r3, r7, r4
 8000b24:	4a05      	ldr	r2, [pc, #20]	; (8000b3c <MX_GPIO_Init+0x88>)
 8000b26:	0019      	movs	r1, r3
 8000b28:	0010      	movs	r0, r2
 8000b2a:	f001 f871 	bl	8001c10 <HAL_GPIO_Init>

}
 8000b2e:	46c0      	nop			; (mov r8, r8)
 8000b30:	46bd      	mov	sp, r7
 8000b32:	b009      	add	sp, #36	; 0x24
 8000b34:	bd90      	pop	{r4, r7, pc}
 8000b36:	46c0      	nop			; (mov r8, r8)
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	50000800 	.word	0x50000800

08000b40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b44:	b672      	cpsid	i
}
 8000b46:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b48:	e7fe      	b.n	8000b48 <Error_Handler+0x8>
	...

08000b4c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b082      	sub	sp, #8
 8000b50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b52:	4b11      	ldr	r3, [pc, #68]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000b56:	4b10      	ldr	r3, [pc, #64]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b58:	2101      	movs	r1, #1
 8000b5a:	430a      	orrs	r2, r1
 8000b5c:	641a      	str	r2, [r3, #64]	; 0x40
 8000b5e:	4b0e      	ldr	r3, [pc, #56]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b62:	2201      	movs	r2, #1
 8000b64:	4013      	ands	r3, r2
 8000b66:	607b      	str	r3, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6a:	4b0b      	ldr	r3, [pc, #44]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b6c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b6e:	4b0a      	ldr	r3, [pc, #40]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b70:	2180      	movs	r1, #128	; 0x80
 8000b72:	0549      	lsls	r1, r1, #21
 8000b74:	430a      	orrs	r2, r1
 8000b76:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b78:	4b07      	ldr	r3, [pc, #28]	; (8000b98 <HAL_MspInit+0x4c>)
 8000b7a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000b7c:	2380      	movs	r3, #128	; 0x80
 8000b7e:	055b      	lsls	r3, r3, #21
 8000b80:	4013      	ands	r3, r2
 8000b82:	603b      	str	r3, [r7, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000b86:	23c0      	movs	r3, #192	; 0xc0
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f000 f92e 	bl	8000dec <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b90:	46c0      	nop			; (mov r8, r8)
 8000b92:	46bd      	mov	sp, r7
 8000b94:	b002      	add	sp, #8
 8000b96:	bd80      	pop	{r7, pc}
 8000b98:	40021000 	.word	0x40021000

08000b9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b9c:	b590      	push	{r4, r7, lr}
 8000b9e:	b09d      	sub	sp, #116	; 0x74
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba4:	235c      	movs	r3, #92	; 0x5c
 8000ba6:	18fb      	adds	r3, r7, r3
 8000ba8:	0018      	movs	r0, r3
 8000baa:	2314      	movs	r3, #20
 8000bac:	001a      	movs	r2, r3
 8000bae:	2100      	movs	r1, #0
 8000bb0:	f002 f948 	bl	8002e44 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000bb4:	2410      	movs	r4, #16
 8000bb6:	193b      	adds	r3, r7, r4
 8000bb8:	0018      	movs	r0, r3
 8000bba:	234c      	movs	r3, #76	; 0x4c
 8000bbc:	001a      	movs	r2, r3
 8000bbe:	2100      	movs	r1, #0
 8000bc0:	f002 f940 	bl	8002e44 <memset>
  if(hadc->Instance==ADC1)
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a20      	ldr	r2, [pc, #128]	; (8000c4c <HAL_ADC_MspInit+0xb0>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d139      	bne.n	8000c42 <HAL_ADC_MspInit+0xa6>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bce:	193b      	adds	r3, r7, r4
 8000bd0:	2280      	movs	r2, #128	; 0x80
 8000bd2:	01d2      	lsls	r2, r2, #7
 8000bd4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000bd6:	193b      	adds	r3, r7, r4
 8000bd8:	2200      	movs	r2, #0
 8000bda:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bdc:	193b      	adds	r3, r7, r4
 8000bde:	0018      	movs	r0, r3
 8000be0:	f001 fed0 	bl	8002984 <HAL_RCCEx_PeriphCLKConfig>
 8000be4:	1e03      	subs	r3, r0, #0
 8000be6:	d001      	beq.n	8000bec <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000be8:	f7ff ffaa 	bl	8000b40 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000bec:	4b18      	ldr	r3, [pc, #96]	; (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000bee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bf0:	4b17      	ldr	r3, [pc, #92]	; (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000bf2:	2180      	movs	r1, #128	; 0x80
 8000bf4:	0349      	lsls	r1, r1, #13
 8000bf6:	430a      	orrs	r2, r1
 8000bf8:	641a      	str	r2, [r3, #64]	; 0x40
 8000bfa:	4b15      	ldr	r3, [pc, #84]	; (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000bfc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000bfe:	2380      	movs	r3, #128	; 0x80
 8000c00:	035b      	lsls	r3, r3, #13
 8000c02:	4013      	ands	r3, r2
 8000c04:	60fb      	str	r3, [r7, #12]
 8000c06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c08:	4b11      	ldr	r3, [pc, #68]	; (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000c0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c0c:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000c0e:	2101      	movs	r1, #1
 8000c10:	430a      	orrs	r2, r1
 8000c12:	635a      	str	r2, [r3, #52]	; 0x34
 8000c14:	4b0e      	ldr	r3, [pc, #56]	; (8000c50 <HAL_ADC_MspInit+0xb4>)
 8000c16:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c18:	2201      	movs	r2, #1
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	60bb      	str	r3, [r7, #8]
 8000c1e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000c20:	215c      	movs	r1, #92	; 0x5c
 8000c22:	187b      	adds	r3, r7, r1
 8000c24:	2201      	movs	r2, #1
 8000c26:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c28:	187b      	adds	r3, r7, r1
 8000c2a:	2203      	movs	r2, #3
 8000c2c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2e:	187b      	adds	r3, r7, r1
 8000c30:	2200      	movs	r2, #0
 8000c32:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c34:	187a      	adds	r2, r7, r1
 8000c36:	23a0      	movs	r3, #160	; 0xa0
 8000c38:	05db      	lsls	r3, r3, #23
 8000c3a:	0011      	movs	r1, r2
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f000 ffe7 	bl	8001c10 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b01d      	add	sp, #116	; 0x74
 8000c48:	bd90      	pop	{r4, r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	40012400 	.word	0x40012400
 8000c50:	40021000 	.word	0x40021000

08000c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000c58:	e7fe      	b.n	8000c58 <NMI_Handler+0x4>

08000c5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c5e:	e7fe      	b.n	8000c5e <HardFault_Handler+0x4>

08000c60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c64:	46c0      	nop			; (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c78:	f000 f89c 	bl	8000db4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c7c:	46c0      	nop			; (mov r8, r8)
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}

08000c8c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c8c:	480d      	ldr	r0, [pc, #52]	; (8000cc4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c8e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000c90:	f7ff fff7 	bl	8000c82 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c94:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000c96:	490d      	ldr	r1, [pc, #52]	; (8000ccc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c98:	4a0d      	ldr	r2, [pc, #52]	; (8000cd0 <LoopForever+0xe>)
  movs r3, #0
 8000c9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c9c:	e002      	b.n	8000ca4 <LoopCopyDataInit>

08000c9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ca0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ca2:	3304      	adds	r3, #4

08000ca4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ca4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ca6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca8:	d3f9      	bcc.n	8000c9e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000caa:	4a0a      	ldr	r2, [pc, #40]	; (8000cd4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cac:	4c0a      	ldr	r4, [pc, #40]	; (8000cd8 <LoopForever+0x16>)
  movs r3, #0
 8000cae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cb0:	e001      	b.n	8000cb6 <LoopFillZerobss>

08000cb2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cb2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cb4:	3204      	adds	r2, #4

08000cb6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cb6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb8:	d3fb      	bcc.n	8000cb2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000cba:	f002 f89f 	bl	8002dfc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000cbe:	f7ff fdef 	bl	80008a0 <main>

08000cc2 <LoopForever>:

LoopForever:
  b LoopForever
 8000cc2:	e7fe      	b.n	8000cc2 <LoopForever>
  ldr   r0, =_estack
 8000cc4:	20024000 	.word	0x20024000
  ldr r0, =_sdata
 8000cc8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ccc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000cd0:	08002ef4 	.word	0x08002ef4
  ldr r2, =_sbss
 8000cd4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000cd8:	20000098 	.word	0x20000098

08000cdc <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cdc:	e7fe      	b.n	8000cdc <ADC1_COMP_IRQHandler>
	...

08000ce0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b082      	sub	sp, #8
 8000ce4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ce6:	1dfb      	adds	r3, r7, #7
 8000ce8:	2200      	movs	r2, #0
 8000cea:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cec:	4b0b      	ldr	r3, [pc, #44]	; (8000d1c <HAL_Init+0x3c>)
 8000cee:	681a      	ldr	r2, [r3, #0]
 8000cf0:	4b0a      	ldr	r3, [pc, #40]	; (8000d1c <HAL_Init+0x3c>)
 8000cf2:	2180      	movs	r1, #128	; 0x80
 8000cf4:	0049      	lsls	r1, r1, #1
 8000cf6:	430a      	orrs	r2, r1
 8000cf8:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cfa:	2003      	movs	r0, #3
 8000cfc:	f000 f810 	bl	8000d20 <HAL_InitTick>
 8000d00:	1e03      	subs	r3, r0, #0
 8000d02:	d003      	beq.n	8000d0c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d04:	1dfb      	adds	r3, r7, #7
 8000d06:	2201      	movs	r2, #1
 8000d08:	701a      	strb	r2, [r3, #0]
 8000d0a:	e001      	b.n	8000d10 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000d0c:	f7ff ff1e 	bl	8000b4c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d10:	1dfb      	adds	r3, r7, #7
 8000d12:	781b      	ldrb	r3, [r3, #0]
}
 8000d14:	0018      	movs	r0, r3
 8000d16:	46bd      	mov	sp, r7
 8000d18:	b002      	add	sp, #8
 8000d1a:	bd80      	pop	{r7, pc}
 8000d1c:	40022000 	.word	0x40022000

08000d20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d20:	b590      	push	{r4, r7, lr}
 8000d22:	b085      	sub	sp, #20
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d28:	230f      	movs	r3, #15
 8000d2a:	18fb      	adds	r3, r7, r3
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000d30:	4b1d      	ldr	r3, [pc, #116]	; (8000da8 <HAL_InitTick+0x88>)
 8000d32:	781b      	ldrb	r3, [r3, #0]
 8000d34:	2b00      	cmp	r3, #0
 8000d36:	d02b      	beq.n	8000d90 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000d38:	4b1c      	ldr	r3, [pc, #112]	; (8000dac <HAL_InitTick+0x8c>)
 8000d3a:	681c      	ldr	r4, [r3, #0]
 8000d3c:	4b1a      	ldr	r3, [pc, #104]	; (8000da8 <HAL_InitTick+0x88>)
 8000d3e:	781b      	ldrb	r3, [r3, #0]
 8000d40:	0019      	movs	r1, r3
 8000d42:	23fa      	movs	r3, #250	; 0xfa
 8000d44:	0098      	lsls	r0, r3, #2
 8000d46:	f7ff f9dd 	bl	8000104 <__udivsi3>
 8000d4a:	0003      	movs	r3, r0
 8000d4c:	0019      	movs	r1, r3
 8000d4e:	0020      	movs	r0, r4
 8000d50:	f7ff f9d8 	bl	8000104 <__udivsi3>
 8000d54:	0003      	movs	r3, r0
 8000d56:	0018      	movs	r0, r3
 8000d58:	f000 ff4d 	bl	8001bf6 <HAL_SYSTICK_Config>
 8000d5c:	1e03      	subs	r3, r0, #0
 8000d5e:	d112      	bne.n	8000d86 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	2b03      	cmp	r3, #3
 8000d64:	d80a      	bhi.n	8000d7c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d66:	6879      	ldr	r1, [r7, #4]
 8000d68:	2301      	movs	r3, #1
 8000d6a:	425b      	negs	r3, r3
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	0018      	movs	r0, r3
 8000d70:	f000 ff2c 	bl	8001bcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d74:	4b0e      	ldr	r3, [pc, #56]	; (8000db0 <HAL_InitTick+0x90>)
 8000d76:	687a      	ldr	r2, [r7, #4]
 8000d78:	601a      	str	r2, [r3, #0]
 8000d7a:	e00d      	b.n	8000d98 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000d7c:	230f      	movs	r3, #15
 8000d7e:	18fb      	adds	r3, r7, r3
 8000d80:	2201      	movs	r2, #1
 8000d82:	701a      	strb	r2, [r3, #0]
 8000d84:	e008      	b.n	8000d98 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d86:	230f      	movs	r3, #15
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]
 8000d8e:	e003      	b.n	8000d98 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d90:	230f      	movs	r3, #15
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	2201      	movs	r2, #1
 8000d96:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000d98:	230f      	movs	r3, #15
 8000d9a:	18fb      	adds	r3, r7, r3
 8000d9c:	781b      	ldrb	r3, [r3, #0]
}
 8000d9e:	0018      	movs	r0, r3
 8000da0:	46bd      	mov	sp, r7
 8000da2:	b005      	add	sp, #20
 8000da4:	bd90      	pop	{r4, r7, pc}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	20000008 	.word	0x20000008
 8000dac:	20000000 	.word	0x20000000
 8000db0:	20000004 	.word	0x20000004

08000db4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <HAL_IncTick+0x1c>)
 8000dba:	781b      	ldrb	r3, [r3, #0]
 8000dbc:	001a      	movs	r2, r3
 8000dbe:	4b05      	ldr	r3, [pc, #20]	; (8000dd4 <HAL_IncTick+0x20>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	18d2      	adds	r2, r2, r3
 8000dc4:	4b03      	ldr	r3, [pc, #12]	; (8000dd4 <HAL_IncTick+0x20>)
 8000dc6:	601a      	str	r2, [r3, #0]
}
 8000dc8:	46c0      	nop			; (mov r8, r8)
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	bd80      	pop	{r7, pc}
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	20000094 	.word	0x20000094

08000dd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  return uwTick;
 8000ddc:	4b02      	ldr	r3, [pc, #8]	; (8000de8 <HAL_GetTick+0x10>)
 8000dde:	681b      	ldr	r3, [r3, #0]
}
 8000de0:	0018      	movs	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	46c0      	nop			; (mov r8, r8)
 8000de8:	20000094 	.word	0x20000094

08000dec <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b082      	sub	sp, #8
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000df4:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a06      	ldr	r2, [pc, #24]	; (8000e14 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	0019      	movs	r1, r3
 8000dfe:	4b04      	ldr	r3, [pc, #16]	; (8000e10 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e00:	687a      	ldr	r2, [r7, #4]
 8000e02:	430a      	orrs	r2, r1
 8000e04:	601a      	str	r2, [r3, #0]
}
 8000e06:	46c0      	nop			; (mov r8, r8)
 8000e08:	46bd      	mov	sp, r7
 8000e0a:	b002      	add	sp, #8
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	46c0      	nop			; (mov r8, r8)
 8000e10:	40010000 	.word	0x40010000
 8000e14:	fffff9ff 	.word	0xfffff9ff

08000e18 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
 8000e20:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	4a05      	ldr	r2, [pc, #20]	; (8000e3c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000e28:	401a      	ands	r2, r3
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	601a      	str	r2, [r3, #0]
}
 8000e32:	46c0      	nop			; (mov r8, r8)
 8000e34:	46bd      	mov	sp, r7
 8000e36:	b002      	add	sp, #8
 8000e38:	bd80      	pop	{r7, pc}
 8000e3a:	46c0      	nop			; (mov r8, r8)
 8000e3c:	fe3fffff 	.word	0xfe3fffff

08000e40 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681a      	ldr	r2, [r3, #0]
 8000e4c:	23e0      	movs	r3, #224	; 0xe0
 8000e4e:	045b      	lsls	r3, r3, #17
 8000e50:	4013      	ands	r3, r2
}
 8000e52:	0018      	movs	r0, r3
 8000e54:	46bd      	mov	sp, r7
 8000e56:	b002      	add	sp, #8
 8000e58:	bd80      	pop	{r7, pc}

08000e5a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	b084      	sub	sp, #16
 8000e5e:	af00      	add	r7, sp, #0
 8000e60:	60f8      	str	r0, [r7, #12]
 8000e62:	60b9      	str	r1, [r7, #8]
 8000e64:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	695b      	ldr	r3, [r3, #20]
 8000e6a:	68ba      	ldr	r2, [r7, #8]
 8000e6c:	2104      	movs	r1, #4
 8000e6e:	400a      	ands	r2, r1
 8000e70:	2107      	movs	r1, #7
 8000e72:	4091      	lsls	r1, r2
 8000e74:	000a      	movs	r2, r1
 8000e76:	43d2      	mvns	r2, r2
 8000e78:	401a      	ands	r2, r3
 8000e7a:	68bb      	ldr	r3, [r7, #8]
 8000e7c:	2104      	movs	r1, #4
 8000e7e:	400b      	ands	r3, r1
 8000e80:	6879      	ldr	r1, [r7, #4]
 8000e82:	4099      	lsls	r1, r3
 8000e84:	000b      	movs	r3, r1
 8000e86:	431a      	orrs	r2, r3
 8000e88:	68fb      	ldr	r3, [r7, #12]
 8000e8a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000e8c:	46c0      	nop			; (mov r8, r8)
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	b004      	add	sp, #16
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	68da      	ldr	r2, [r3, #12]
 8000ea0:	23c0      	movs	r3, #192	; 0xc0
 8000ea2:	011b      	lsls	r3, r3, #4
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	d101      	bne.n	8000eac <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	e000      	b.n	8000eae <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000eac:	2300      	movs	r3, #0
}
 8000eae:	0018      	movs	r0, r3
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	b002      	add	sp, #8
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000eb6:	b580      	push	{r7, lr}
 8000eb8:	b084      	sub	sp, #16
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	60f8      	str	r0, [r7, #12]
 8000ebe:	60b9      	str	r1, [r7, #8]
 8000ec0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	211f      	movs	r1, #31
 8000eca:	400a      	ands	r2, r1
 8000ecc:	210f      	movs	r1, #15
 8000ece:	4091      	lsls	r1, r2
 8000ed0:	000a      	movs	r2, r1
 8000ed2:	43d2      	mvns	r2, r2
 8000ed4:	401a      	ands	r2, r3
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	0e9b      	lsrs	r3, r3, #26
 8000eda:	210f      	movs	r1, #15
 8000edc:	4019      	ands	r1, r3
 8000ede:	68bb      	ldr	r3, [r7, #8]
 8000ee0:	201f      	movs	r0, #31
 8000ee2:	4003      	ands	r3, r0
 8000ee4:	4099      	lsls	r1, r3
 8000ee6:	000b      	movs	r3, r1
 8000ee8:	431a      	orrs	r2, r3
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	b004      	add	sp, #16
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	6078      	str	r0, [r7, #4]
 8000efe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	035b      	lsls	r3, r3, #13
 8000f08:	0b5b      	lsrs	r3, r3, #13
 8000f0a:	431a      	orrs	r2, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f10:	46c0      	nop			; (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b002      	add	sp, #8
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f26:	683a      	ldr	r2, [r7, #0]
 8000f28:	0352      	lsls	r2, r2, #13
 8000f2a:	0b52      	lsrs	r2, r2, #13
 8000f2c:	43d2      	mvns	r2, r2
 8000f2e:	401a      	ands	r2, r3
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f34:	46c0      	nop			; (mov r8, r8)
 8000f36:	46bd      	mov	sp, r7
 8000f38:	b002      	add	sp, #8
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	60f8      	str	r0, [r7, #12]
 8000f44:	60b9      	str	r1, [r7, #8]
 8000f46:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	695b      	ldr	r3, [r3, #20]
 8000f4c:	68ba      	ldr	r2, [r7, #8]
 8000f4e:	0212      	lsls	r2, r2, #8
 8000f50:	43d2      	mvns	r2, r2
 8000f52:	401a      	ands	r2, r3
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	021b      	lsls	r3, r3, #8
 8000f58:	6879      	ldr	r1, [r7, #4]
 8000f5a:	400b      	ands	r3, r1
 8000f5c:	4904      	ldr	r1, [pc, #16]	; (8000f70 <LL_ADC_SetChannelSamplingTime+0x34>)
 8000f5e:	400b      	ands	r3, r1
 8000f60:	431a      	orrs	r2, r3
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b004      	add	sp, #16
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	46c0      	nop			; (mov r8, r8)
 8000f70:	07ffff00 	.word	0x07ffff00

08000f74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	689b      	ldr	r3, [r3, #8]
 8000f80:	4a05      	ldr	r2, [pc, #20]	; (8000f98 <LL_ADC_EnableInternalRegulator+0x24>)
 8000f82:	4013      	ands	r3, r2
 8000f84:	2280      	movs	r2, #128	; 0x80
 8000f86:	0552      	lsls	r2, r2, #21
 8000f88:	431a      	orrs	r2, r3
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	b002      	add	sp, #8
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	6fffffe8 	.word	0x6fffffe8

08000f9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	689a      	ldr	r2, [r3, #8]
 8000fa8:	2380      	movs	r3, #128	; 0x80
 8000faa:	055b      	lsls	r3, r3, #21
 8000fac:	401a      	ands	r2, r3
 8000fae:	2380      	movs	r3, #128	; 0x80
 8000fb0:	055b      	lsls	r3, r3, #21
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d101      	bne.n	8000fba <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e000      	b.n	8000fbc <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8000fba:	2300      	movs	r3, #0
}
 8000fbc:	0018      	movs	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	b002      	add	sp, #8
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	689b      	ldr	r3, [r3, #8]
 8000fd0:	4a04      	ldr	r2, [pc, #16]	; (8000fe4 <LL_ADC_Enable+0x20>)
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	431a      	orrs	r2, r3
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000fdc:	46c0      	nop			; (mov r8, r8)
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	b002      	add	sp, #8
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	7fffffe8 	.word	0x7fffffe8

08000fe8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	689b      	ldr	r3, [r3, #8]
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d101      	bne.n	8001000 <LL_ADC_IsEnabled+0x18>
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	e000      	b.n	8001002 <LL_ADC_IsEnabled+0x1a>
 8001000:	2300      	movs	r3, #0
}
 8001002:	0018      	movs	r0, r3
 8001004:	46bd      	mov	sp, r7
 8001006:	b002      	add	sp, #8
 8001008:	bd80      	pop	{r7, pc}
	...

0800100c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	689b      	ldr	r3, [r3, #8]
 8001018:	4a04      	ldr	r2, [pc, #16]	; (800102c <LL_ADC_REG_StartConversion+0x20>)
 800101a:	4013      	ands	r3, r2
 800101c:	2204      	movs	r2, #4
 800101e:	431a      	orrs	r2, r3
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001024:	46c0      	nop			; (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	b002      	add	sp, #8
 800102a:	bd80      	pop	{r7, pc}
 800102c:	7fffffe8 	.word	0x7fffffe8

08001030 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	689b      	ldr	r3, [r3, #8]
 800103c:	2204      	movs	r2, #4
 800103e:	4013      	ands	r3, r2
 8001040:	2b04      	cmp	r3, #4
 8001042:	d101      	bne.n	8001048 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001044:	2301      	movs	r3, #1
 8001046:	e000      	b.n	800104a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001048:	2300      	movs	r3, #0
}
 800104a:	0018      	movs	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	b002      	add	sp, #8
 8001050:	bd80      	pop	{r7, pc}
	...

08001054 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800105c:	231f      	movs	r3, #31
 800105e:	18fb      	adds	r3, r7, r3
 8001060:	2200      	movs	r2, #0
 8001062:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001064:	2300      	movs	r3, #0
 8001066:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001068:	2300      	movs	r3, #0
 800106a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800106c:	2300      	movs	r3, #0
 800106e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d101      	bne.n	800107a <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001076:	2301      	movs	r3, #1
 8001078:	e1b1      	b.n	80013de <HAL_ADC_Init+0x38a>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800107e:	2b00      	cmp	r3, #0
 8001080:	d10a      	bne.n	8001098 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	0018      	movs	r0, r3
 8001086:	f7ff fd89 	bl	8000b9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2200      	movs	r2, #0
 800108e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2254      	movs	r2, #84	; 0x54
 8001094:	2100      	movs	r1, #0
 8001096:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	0018      	movs	r0, r3
 800109e:	f7ff ff7d 	bl	8000f9c <LL_ADC_IsInternalRegulatorEnabled>
 80010a2:	1e03      	subs	r3, r0, #0
 80010a4:	d115      	bne.n	80010d2 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	0018      	movs	r0, r3
 80010ac:	f7ff ff62 	bl	8000f74 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80010b0:	4bcd      	ldr	r3, [pc, #820]	; (80013e8 <HAL_ADC_Init+0x394>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	49cd      	ldr	r1, [pc, #820]	; (80013ec <HAL_ADC_Init+0x398>)
 80010b6:	0018      	movs	r0, r3
 80010b8:	f7ff f824 	bl	8000104 <__udivsi3>
 80010bc:	0003      	movs	r3, r0
 80010be:	3301      	adds	r3, #1
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80010c4:	e002      	b.n	80010cc <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80010c6:	68bb      	ldr	r3, [r7, #8]
 80010c8:	3b01      	subs	r3, #1
 80010ca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d1f9      	bne.n	80010c6 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	0018      	movs	r0, r3
 80010d8:	f7ff ff60 	bl	8000f9c <LL_ADC_IsInternalRegulatorEnabled>
 80010dc:	1e03      	subs	r3, r0, #0
 80010de:	d10f      	bne.n	8001100 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010e4:	2210      	movs	r2, #16
 80010e6:	431a      	orrs	r2, r3
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80010f0:	2201      	movs	r2, #1
 80010f2:	431a      	orrs	r2, r3
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80010f8:	231f      	movs	r3, #31
 80010fa:	18fb      	adds	r3, r7, r3
 80010fc:	2201      	movs	r2, #1
 80010fe:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	0018      	movs	r0, r3
 8001106:	f7ff ff93 	bl	8001030 <LL_ADC_REG_IsConversionOngoing>
 800110a:	0003      	movs	r3, r0
 800110c:	60fb      	str	r3, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001112:	2210      	movs	r2, #16
 8001114:	4013      	ands	r3, r2
 8001116:	d000      	beq.n	800111a <HAL_ADC_Init+0xc6>
 8001118:	e154      	b.n	80013c4 <HAL_ADC_Init+0x370>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d000      	beq.n	8001122 <HAL_ADC_Init+0xce>
 8001120:	e150      	b.n	80013c4 <HAL_ADC_Init+0x370>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001126:	4ab2      	ldr	r2, [pc, #712]	; (80013f0 <HAL_ADC_Init+0x39c>)
 8001128:	4013      	ands	r3, r2
 800112a:	2202      	movs	r2, #2
 800112c:	431a      	orrs	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	0018      	movs	r0, r3
 8001138:	f7ff ff56 	bl	8000fe8 <LL_ADC_IsEnabled>
 800113c:	1e03      	subs	r3, r0, #0
 800113e:	d156      	bne.n	80011ee <HAL_ADC_Init+0x19a>
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	2218      	movs	r2, #24
 8001148:	4393      	bics	r3, r2
 800114a:	0019      	movs	r1, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	689a      	ldr	r2, [r3, #8]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	430a      	orrs	r2, r1
 8001156:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	0f9b      	lsrs	r3, r3, #30
 800115e:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001164:	4313      	orrs	r3, r2
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	4313      	orrs	r3, r2
 800116a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	223c      	movs	r2, #60	; 0x3c
 8001170:	5c9b      	ldrb	r3, [r3, r2]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d111      	bne.n	800119a <HAL_ADC_Init+0x146>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	0f9b      	lsrs	r3, r3, #30
 800117c:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001182:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001188:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 800118e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001190:	697b      	ldr	r3, [r7, #20]
 8001192:	4313      	orrs	r3, r2
 8001194:	2201      	movs	r2, #1
 8001196:	4313      	orrs	r3, r2
 8001198:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	691b      	ldr	r3, [r3, #16]
 80011a0:	4a94      	ldr	r2, [pc, #592]	; (80013f4 <HAL_ADC_Init+0x3a0>)
 80011a2:	4013      	ands	r3, r2
 80011a4:	0019      	movs	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	697a      	ldr	r2, [r7, #20]
 80011ac:	430a      	orrs	r2, r1
 80011ae:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	685a      	ldr	r2, [r3, #4]
 80011b4:	23c0      	movs	r3, #192	; 0xc0
 80011b6:	061b      	lsls	r3, r3, #24
 80011b8:	429a      	cmp	r2, r3
 80011ba:	d018      	beq.n	80011ee <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80011c0:	2380      	movs	r3, #128	; 0x80
 80011c2:	05db      	lsls	r3, r3, #23
 80011c4:	429a      	cmp	r2, r3
 80011c6:	d012      	beq.n	80011ee <HAL_ADC_Init+0x19a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80011cc:	2380      	movs	r3, #128	; 0x80
 80011ce:	061b      	lsls	r3, r3, #24
 80011d0:	429a      	cmp	r2, r3
 80011d2:	d00c      	beq.n	80011ee <HAL_ADC_Init+0x19a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80011d4:	4b88      	ldr	r3, [pc, #544]	; (80013f8 <HAL_ADC_Init+0x3a4>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a88      	ldr	r2, [pc, #544]	; (80013fc <HAL_ADC_Init+0x3a8>)
 80011da:	4013      	ands	r3, r2
 80011dc:	0019      	movs	r1, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	685a      	ldr	r2, [r3, #4]
 80011e2:	23f0      	movs	r3, #240	; 0xf0
 80011e4:	039b      	lsls	r3, r3, #14
 80011e6:	401a      	ands	r2, r3
 80011e8:	4b83      	ldr	r3, [pc, #524]	; (80013f8 <HAL_ADC_Init+0x3a4>)
 80011ea:	430a      	orrs	r2, r1
 80011ec:	601a      	str	r2, [r3, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	7e1b      	ldrb	r3, [r3, #24]
 80011f2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	7e5b      	ldrb	r3, [r3, #25]
 80011f8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80011fa:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	7e9b      	ldrb	r3, [r3, #26]
 8001200:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001202:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <HAL_ADC_Init+0x1be>
 800120c:	2380      	movs	r3, #128	; 0x80
 800120e:	015b      	lsls	r3, r3, #5
 8001210:	e000      	b.n	8001214 <HAL_ADC_Init+0x1c0>
 8001212:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001214:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800121a:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	691b      	ldr	r3, [r3, #16]
 8001220:	2b00      	cmp	r3, #0
 8001222:	da04      	bge.n	800122e <HAL_ADC_Init+0x1da>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	691b      	ldr	r3, [r3, #16]
 8001228:	005b      	lsls	r3, r3, #1
 800122a:	085b      	lsrs	r3, r3, #1
 800122c:	e001      	b.n	8001232 <HAL_ADC_Init+0x1de>
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	039b      	lsls	r3, r3, #14
                 hadc->Init.DataAlign                                           |
 8001232:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	212c      	movs	r1, #44	; 0x2c
 8001238:	5c5b      	ldrb	r3, [r3, r1]
 800123a:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800123c:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	4313      	orrs	r3, r2
 8001242:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	2220      	movs	r2, #32
 8001248:	5c9b      	ldrb	r3, [r3, r2]
 800124a:	2b01      	cmp	r3, #1
 800124c:	d115      	bne.n	800127a <HAL_ADC_Init+0x226>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	7e9b      	ldrb	r3, [r3, #26]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d105      	bne.n	8001262 <HAL_ADC_Init+0x20e>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001256:	69bb      	ldr	r3, [r7, #24]
 8001258:	2280      	movs	r2, #128	; 0x80
 800125a:	0252      	lsls	r2, r2, #9
 800125c:	4313      	orrs	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
 8001260:	e00b      	b.n	800127a <HAL_ADC_Init+0x226>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001266:	2220      	movs	r2, #32
 8001268:	431a      	orrs	r2, r3
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001272:	2201      	movs	r2, #1
 8001274:	431a      	orrs	r2, r3
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00a      	beq.n	8001298 <HAL_ADC_Init+0x244>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001286:	23e0      	movs	r3, #224	; 0xe0
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	401a      	ands	r2, r3
                   hadc->Init.ExternalTrigConvEdge);
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001290:	4313      	orrs	r3, r2
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4313      	orrs	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	68db      	ldr	r3, [r3, #12]
 800129e:	4a58      	ldr	r2, [pc, #352]	; (8001400 <HAL_ADC_Init+0x3ac>)
 80012a0:	4013      	ands	r3, r2
 80012a2:	0019      	movs	r1, r3
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	430a      	orrs	r2, r1
 80012ac:	60da      	str	r2, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	691b      	ldr	r3, [r3, #16]
 80012b4:	4a53      	ldr	r2, [pc, #332]	; (8001404 <HAL_ADC_Init+0x3b0>)
 80012b6:	4013      	ands	r3, r2
 80012b8:	0019      	movs	r1, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	697a      	ldr	r2, [r7, #20]
 80012c0:	430a      	orrs	r2, r1
 80012c2:	611a      	str	r2, [r3, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	6818      	ldr	r0, [r3, #0]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012cc:	001a      	movs	r2, r3
 80012ce:	2100      	movs	r1, #0
 80012d0:	f7ff fdc3 	bl	8000e5a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6818      	ldr	r0, [r3, #0]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012dc:	494a      	ldr	r1, [pc, #296]	; (8001408 <HAL_ADC_Init+0x3b4>)
 80012de:	001a      	movs	r2, r3
 80012e0:	f7ff fdbb 	bl	8000e5a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	691b      	ldr	r3, [r3, #16]
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d109      	bne.n	8001300 <HAL_ADC_Init+0x2ac>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	2110      	movs	r1, #16
 80012f8:	4249      	negs	r1, r1
 80012fa:	430a      	orrs	r2, r1
 80012fc:	629a      	str	r2, [r3, #40]	; 0x28
 80012fe:	e03a      	b.n	8001376 <HAL_ADC_Init+0x322>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	691a      	ldr	r2, [r3, #16]
 8001304:	2380      	movs	r3, #128	; 0x80
 8001306:	039b      	lsls	r3, r3, #14
 8001308:	429a      	cmp	r2, r3
 800130a:	d134      	bne.n	8001376 <HAL_ADC_Init+0x322>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 800130c:	2300      	movs	r3, #0
 800130e:	613b      	str	r3, [r7, #16]
 8001310:	e00c      	b.n	800132c <HAL_ADC_Init+0x2d8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	009b      	lsls	r3, r3, #2
 800131a:	40da      	lsrs	r2, r3
 800131c:	0013      	movs	r3, r2
 800131e:	220f      	movs	r2, #15
 8001320:	4013      	ands	r3, r2
 8001322:	2b0f      	cmp	r3, #15
 8001324:	d006      	beq.n	8001334 <HAL_ADC_Init+0x2e0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001326:	693b      	ldr	r3, [r7, #16]
 8001328:	3301      	adds	r3, #1
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	2b07      	cmp	r3, #7
 8001330:	d9ef      	bls.n	8001312 <HAL_ADC_Init+0x2be>
 8001332:	e000      	b.n	8001336 <HAL_ADC_Init+0x2e2>
            ADC_CHSELR_SQ1)
        {
          break;
 8001334:	46c0      	nop			; (mov r8, r8)
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	2b01      	cmp	r3, #1
 800133a:	d109      	bne.n	8001350 <HAL_ADC_Init+0x2fc>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	681b      	ldr	r3, [r3, #0]
 8001346:	2110      	movs	r1, #16
 8001348:	4249      	negs	r1, r1
 800134a:	430a      	orrs	r2, r1
 800134c:	629a      	str	r2, [r3, #40]	; 0x28
 800134e:	e012      	b.n	8001376 <HAL_ADC_Init+0x322>
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	3b01      	subs	r3, #1
 800135c:	009b      	lsls	r3, r3, #2
 800135e:	221c      	movs	r2, #28
 8001360:	4013      	ands	r3, r2
 8001362:	2210      	movs	r2, #16
 8001364:	4252      	negs	r2, r2
 8001366:	409a      	lsls	r2, r3
 8001368:	0011      	movs	r1, r2
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	430a      	orrs	r2, r1
 8001374:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	4a23      	ldr	r2, [pc, #140]	; (800140c <HAL_ADC_Init+0x3b8>)
 800137e:	4013      	ands	r3, r2
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	429a      	cmp	r2, r3
 8001384:	d10b      	bne.n	800139e <HAL_ADC_Init+0x34a>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	2200      	movs	r2, #0
 800138a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001390:	2203      	movs	r2, #3
 8001392:	4393      	bics	r3, r2
 8001394:	2201      	movs	r2, #1
 8001396:	431a      	orrs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800139c:	e01c      	b.n	80013d8 <HAL_ADC_Init+0x384>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a2:	2212      	movs	r2, #18
 80013a4:	4393      	bics	r3, r2
 80013a6:	2210      	movs	r2, #16
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80013b2:	2201      	movs	r2, #1
 80013b4:	431a      	orrs	r2, r3
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 80013ba:	231f      	movs	r3, #31
 80013bc:	18fb      	adds	r3, r7, r3
 80013be:	2201      	movs	r2, #1
 80013c0:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 80013c2:	e009      	b.n	80013d8 <HAL_ADC_Init+0x384>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013c8:	2210      	movs	r2, #16
 80013ca:	431a      	orrs	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80013d0:	231f      	movs	r3, #31
 80013d2:	18fb      	adds	r3, r7, r3
 80013d4:	2201      	movs	r2, #1
 80013d6:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80013d8:	231f      	movs	r3, #31
 80013da:	18fb      	adds	r3, r7, r3
 80013dc:	781b      	ldrb	r3, [r3, #0]
}
 80013de:	0018      	movs	r0, r3
 80013e0:	46bd      	mov	sp, r7
 80013e2:	b008      	add	sp, #32
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	46c0      	nop			; (mov r8, r8)
 80013e8:	20000000 	.word	0x20000000
 80013ec:	00030d40 	.word	0x00030d40
 80013f0:	fffffefd 	.word	0xfffffefd
 80013f4:	1ffffc02 	.word	0x1ffffc02
 80013f8:	40012708 	.word	0x40012708
 80013fc:	ffc3ffff 	.word	0xffc3ffff
 8001400:	fffe0219 	.word	0xfffe0219
 8001404:	dffffc02 	.word	0xdffffc02
 8001408:	07ffff04 	.word	0x07ffff04
 800140c:	833fffe7 	.word	0x833fffe7

08001410 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001410:	b5b0      	push	{r4, r5, r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	0018      	movs	r0, r3
 800141e:	f7ff fe07 	bl	8001030 <LL_ADC_REG_IsConversionOngoing>
 8001422:	1e03      	subs	r3, r0, #0
 8001424:	d135      	bne.n	8001492 <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2254      	movs	r2, #84	; 0x54
 800142a:	5c9b      	ldrb	r3, [r3, r2]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d101      	bne.n	8001434 <HAL_ADC_Start+0x24>
 8001430:	2302      	movs	r3, #2
 8001432:	e035      	b.n	80014a0 <HAL_ADC_Start+0x90>
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2254      	movs	r2, #84	; 0x54
 8001438:	2101      	movs	r1, #1
 800143a:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800143c:	250f      	movs	r5, #15
 800143e:	197c      	adds	r4, r7, r5
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	0018      	movs	r0, r3
 8001444:	f000 faaa 	bl	800199c <ADC_Enable>
 8001448:	0003      	movs	r3, r0
 800144a:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800144c:	197b      	adds	r3, r7, r5
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d119      	bne.n	8001488 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001458:	4a13      	ldr	r2, [pc, #76]	; (80014a8 <HAL_ADC_Start+0x98>)
 800145a:	4013      	ands	r3, r2
 800145c:	2280      	movs	r2, #128	; 0x80
 800145e:	0052      	lsls	r2, r2, #1
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	221c      	movs	r2, #28
 8001472:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2254      	movs	r2, #84	; 0x54
 8001478:	2100      	movs	r1, #0
 800147a:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	0018      	movs	r0, r3
 8001482:	f7ff fdc3 	bl	800100c <LL_ADC_REG_StartConversion>
 8001486:	e008      	b.n	800149a <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2254      	movs	r2, #84	; 0x54
 800148c:	2100      	movs	r1, #0
 800148e:	5499      	strb	r1, [r3, r2]
 8001490:	e003      	b.n	800149a <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001492:	230f      	movs	r3, #15
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	2202      	movs	r2, #2
 8001498:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800149a:	230f      	movs	r3, #15
 800149c:	18fb      	adds	r3, r7, r3
 800149e:	781b      	ldrb	r3, [r3, #0]
}
 80014a0:	0018      	movs	r0, r3
 80014a2:	46bd      	mov	sp, r7
 80014a4:	b004      	add	sp, #16
 80014a6:	bdb0      	pop	{r4, r5, r7, pc}
 80014a8:	fffff0fe 	.word	0xfffff0fe

080014ac <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
 80014b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	2b08      	cmp	r3, #8
 80014bc:	d102      	bne.n	80014c4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 80014be:	2308      	movs	r3, #8
 80014c0:	60fb      	str	r3, [r7, #12]
 80014c2:	e00f      	b.n	80014e4 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	2201      	movs	r2, #1
 80014cc:	4013      	ands	r3, r2
 80014ce:	d007      	beq.n	80014e0 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d4:	2220      	movs	r2, #32
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	e072      	b.n	80015c6 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80014e0:	2304      	movs	r3, #4
 80014e2:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80014e4:	f7ff fc78 	bl	8000dd8 <HAL_GetTick>
 80014e8:	0003      	movs	r3, r0
 80014ea:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80014ec:	e01f      	b.n	800152e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	3301      	adds	r3, #1
 80014f2:	d01c      	beq.n	800152e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80014f4:	f7ff fc70 	bl	8000dd8 <HAL_GetTick>
 80014f8:	0002      	movs	r2, r0
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	683a      	ldr	r2, [r7, #0]
 8001500:	429a      	cmp	r2, r3
 8001502:	d302      	bcc.n	800150a <HAL_ADC_PollForConversion+0x5e>
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d111      	bne.n	800152e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68fa      	ldr	r2, [r7, #12]
 8001512:	4013      	ands	r3, r2
 8001514:	d10b      	bne.n	800152e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800151a:	2204      	movs	r2, #4
 800151c:	431a      	orrs	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	2254      	movs	r2, #84	; 0x54
 8001526:	2100      	movs	r1, #0
 8001528:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800152a:	2303      	movs	r3, #3
 800152c:	e04b      	b.n	80015c6 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	4013      	ands	r3, r2
 8001538:	d0d9      	beq.n	80014ee <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800153e:	2280      	movs	r2, #128	; 0x80
 8001540:	0092      	lsls	r2, r2, #2
 8001542:	431a      	orrs	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	0018      	movs	r0, r3
 800154e:	f7ff fca1 	bl	8000e94 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001552:	1e03      	subs	r3, r0, #0
 8001554:	d02e      	beq.n	80015b4 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	7e9b      	ldrb	r3, [r3, #26]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d12a      	bne.n	80015b4 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	2208      	movs	r2, #8
 8001566:	4013      	ands	r3, r2
 8001568:	2b08      	cmp	r3, #8
 800156a:	d123      	bne.n	80015b4 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	0018      	movs	r0, r3
 8001572:	f7ff fd5d 	bl	8001030 <LL_ADC_REG_IsConversionOngoing>
 8001576:	1e03      	subs	r3, r0, #0
 8001578:	d110      	bne.n	800159c <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	685a      	ldr	r2, [r3, #4]
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	210c      	movs	r1, #12
 8001586:	438a      	bics	r2, r1
 8001588:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158e:	4a10      	ldr	r2, [pc, #64]	; (80015d0 <HAL_ADC_PollForConversion+0x124>)
 8001590:	4013      	ands	r3, r2
 8001592:	2201      	movs	r2, #1
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	659a      	str	r2, [r3, #88]	; 0x58
 800159a:	e00b      	b.n	80015b4 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015a0:	2220      	movs	r2, #32
 80015a2:	431a      	orrs	r2, r3
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80015ac:	2201      	movs	r2, #1
 80015ae:	431a      	orrs	r2, r3
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	7e1b      	ldrb	r3, [r3, #24]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d103      	bne.n	80015c4 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	220c      	movs	r2, #12
 80015c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80015c4:	2300      	movs	r3, #0
}
 80015c6:	0018      	movs	r0, r3
 80015c8:	46bd      	mov	sp, r7
 80015ca:	b004      	add	sp, #16
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	46c0      	nop			; (mov r8, r8)
 80015d0:	fffffefe 	.word	0xfffffefe

080015d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80015e2:	0018      	movs	r0, r3
 80015e4:	46bd      	mov	sp, r7
 80015e6:	b002      	add	sp, #8
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015f6:	2317      	movs	r3, #23
 80015f8:	18fb      	adds	r3, r7, r3
 80015fa:	2200      	movs	r2, #0
 80015fc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80015fe:	2300      	movs	r3, #0
 8001600:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2254      	movs	r2, #84	; 0x54
 8001606:	5c9b      	ldrb	r3, [r3, r2]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d101      	bne.n	8001610 <HAL_ADC_ConfigChannel+0x24>
 800160c:	2302      	movs	r3, #2
 800160e:	e1c0      	b.n	8001992 <HAL_ADC_ConfigChannel+0x3a6>
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2254      	movs	r2, #84	; 0x54
 8001614:	2101      	movs	r1, #1
 8001616:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	0018      	movs	r0, r3
 800161e:	f7ff fd07 	bl	8001030 <LL_ADC_REG_IsConversionOngoing>
 8001622:	1e03      	subs	r3, r0, #0
 8001624:	d000      	beq.n	8001628 <HAL_ADC_ConfigChannel+0x3c>
 8001626:	e1a3      	b.n	8001970 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	685b      	ldr	r3, [r3, #4]
 800162c:	2b02      	cmp	r3, #2
 800162e:	d100      	bne.n	8001632 <HAL_ADC_ConfigChannel+0x46>
 8001630:	e143      	b.n	80018ba <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	691a      	ldr	r2, [r3, #16]
 8001636:	2380      	movs	r3, #128	; 0x80
 8001638:	061b      	lsls	r3, r3, #24
 800163a:	429a      	cmp	r2, r3
 800163c:	d004      	beq.n	8001648 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001642:	4ac1      	ldr	r2, [pc, #772]	; (8001948 <HAL_ADC_ConfigChannel+0x35c>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d108      	bne.n	800165a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	0019      	movs	r1, r3
 8001652:	0010      	movs	r0, r2
 8001654:	f7ff fc4f 	bl	8000ef6 <LL_ADC_REG_SetSequencerChAdd>
 8001658:	e0c9      	b.n	80017ee <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800165e:	683b      	ldr	r3, [r7, #0]
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	211f      	movs	r1, #31
 8001664:	400b      	ands	r3, r1
 8001666:	210f      	movs	r1, #15
 8001668:	4099      	lsls	r1, r3
 800166a:	000b      	movs	r3, r1
 800166c:	43db      	mvns	r3, r3
 800166e:	4013      	ands	r3, r2
 8001670:	0019      	movs	r1, r3
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	035b      	lsls	r3, r3, #13
 8001678:	0b5b      	lsrs	r3, r3, #13
 800167a:	d105      	bne.n	8001688 <HAL_ADC_ConfigChannel+0x9c>
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	0e9b      	lsrs	r3, r3, #26
 8001682:	221f      	movs	r2, #31
 8001684:	4013      	ands	r3, r2
 8001686:	e098      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2201      	movs	r2, #1
 800168e:	4013      	ands	r3, r2
 8001690:	d000      	beq.n	8001694 <HAL_ADC_ConfigChannel+0xa8>
 8001692:	e091      	b.n	80017b8 <HAL_ADC_ConfigChannel+0x1cc>
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2202      	movs	r2, #2
 800169a:	4013      	ands	r3, r2
 800169c:	d000      	beq.n	80016a0 <HAL_ADC_ConfigChannel+0xb4>
 800169e:	e089      	b.n	80017b4 <HAL_ADC_ConfigChannel+0x1c8>
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2204      	movs	r2, #4
 80016a6:	4013      	ands	r3, r2
 80016a8:	d000      	beq.n	80016ac <HAL_ADC_ConfigChannel+0xc0>
 80016aa:	e081      	b.n	80017b0 <HAL_ADC_ConfigChannel+0x1c4>
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2208      	movs	r2, #8
 80016b2:	4013      	ands	r3, r2
 80016b4:	d000      	beq.n	80016b8 <HAL_ADC_ConfigChannel+0xcc>
 80016b6:	e079      	b.n	80017ac <HAL_ADC_ConfigChannel+0x1c0>
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	2210      	movs	r2, #16
 80016be:	4013      	ands	r3, r2
 80016c0:	d000      	beq.n	80016c4 <HAL_ADC_ConfigChannel+0xd8>
 80016c2:	e071      	b.n	80017a8 <HAL_ADC_ConfigChannel+0x1bc>
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2220      	movs	r2, #32
 80016ca:	4013      	ands	r3, r2
 80016cc:	d000      	beq.n	80016d0 <HAL_ADC_ConfigChannel+0xe4>
 80016ce:	e069      	b.n	80017a4 <HAL_ADC_ConfigChannel+0x1b8>
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2240      	movs	r2, #64	; 0x40
 80016d6:	4013      	ands	r3, r2
 80016d8:	d000      	beq.n	80016dc <HAL_ADC_ConfigChannel+0xf0>
 80016da:	e061      	b.n	80017a0 <HAL_ADC_ConfigChannel+0x1b4>
 80016dc:	683b      	ldr	r3, [r7, #0]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2280      	movs	r2, #128	; 0x80
 80016e2:	4013      	ands	r3, r2
 80016e4:	d000      	beq.n	80016e8 <HAL_ADC_ConfigChannel+0xfc>
 80016e6:	e059      	b.n	800179c <HAL_ADC_ConfigChannel+0x1b0>
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	; 0x80
 80016ee:	005b      	lsls	r3, r3, #1
 80016f0:	4013      	ands	r3, r2
 80016f2:	d151      	bne.n	8001798 <HAL_ADC_ConfigChannel+0x1ac>
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	681a      	ldr	r2, [r3, #0]
 80016f8:	2380      	movs	r3, #128	; 0x80
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	4013      	ands	r3, r2
 80016fe:	d149      	bne.n	8001794 <HAL_ADC_ConfigChannel+0x1a8>
 8001700:	683b      	ldr	r3, [r7, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	00db      	lsls	r3, r3, #3
 8001708:	4013      	ands	r3, r2
 800170a:	d141      	bne.n	8001790 <HAL_ADC_ConfigChannel+0x1a4>
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	681a      	ldr	r2, [r3, #0]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	011b      	lsls	r3, r3, #4
 8001714:	4013      	ands	r3, r2
 8001716:	d139      	bne.n	800178c <HAL_ADC_ConfigChannel+0x1a0>
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	2380      	movs	r3, #128	; 0x80
 800171e:	015b      	lsls	r3, r3, #5
 8001720:	4013      	ands	r3, r2
 8001722:	d131      	bne.n	8001788 <HAL_ADC_ConfigChannel+0x19c>
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	2380      	movs	r3, #128	; 0x80
 800172a:	019b      	lsls	r3, r3, #6
 800172c:	4013      	ands	r3, r2
 800172e:	d129      	bne.n	8001784 <HAL_ADC_ConfigChannel+0x198>
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	681a      	ldr	r2, [r3, #0]
 8001734:	2380      	movs	r3, #128	; 0x80
 8001736:	01db      	lsls	r3, r3, #7
 8001738:	4013      	ands	r3, r2
 800173a:	d121      	bne.n	8001780 <HAL_ADC_ConfigChannel+0x194>
 800173c:	683b      	ldr	r3, [r7, #0]
 800173e:	681a      	ldr	r2, [r3, #0]
 8001740:	2380      	movs	r3, #128	; 0x80
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	4013      	ands	r3, r2
 8001746:	d119      	bne.n	800177c <HAL_ADC_ConfigChannel+0x190>
 8001748:	683b      	ldr	r3, [r7, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	025b      	lsls	r3, r3, #9
 8001750:	4013      	ands	r3, r2
 8001752:	d111      	bne.n	8001778 <HAL_ADC_ConfigChannel+0x18c>
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	2380      	movs	r3, #128	; 0x80
 800175a:	029b      	lsls	r3, r3, #10
 800175c:	4013      	ands	r3, r2
 800175e:	d109      	bne.n	8001774 <HAL_ADC_ConfigChannel+0x188>
 8001760:	683b      	ldr	r3, [r7, #0]
 8001762:	681a      	ldr	r2, [r3, #0]
 8001764:	2380      	movs	r3, #128	; 0x80
 8001766:	02db      	lsls	r3, r3, #11
 8001768:	4013      	ands	r3, r2
 800176a:	d001      	beq.n	8001770 <HAL_ADC_ConfigChannel+0x184>
 800176c:	2312      	movs	r3, #18
 800176e:	e024      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001770:	2300      	movs	r3, #0
 8001772:	e022      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001774:	2311      	movs	r3, #17
 8001776:	e020      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001778:	2310      	movs	r3, #16
 800177a:	e01e      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 800177c:	230f      	movs	r3, #15
 800177e:	e01c      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001780:	230e      	movs	r3, #14
 8001782:	e01a      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001784:	230d      	movs	r3, #13
 8001786:	e018      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001788:	230c      	movs	r3, #12
 800178a:	e016      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 800178c:	230b      	movs	r3, #11
 800178e:	e014      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001790:	230a      	movs	r3, #10
 8001792:	e012      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001794:	2309      	movs	r3, #9
 8001796:	e010      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 8001798:	2308      	movs	r3, #8
 800179a:	e00e      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 800179c:	2307      	movs	r3, #7
 800179e:	e00c      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 80017a0:	2306      	movs	r3, #6
 80017a2:	e00a      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 80017a4:	2305      	movs	r3, #5
 80017a6:	e008      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 80017a8:	2304      	movs	r3, #4
 80017aa:	e006      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 80017ac:	2303      	movs	r3, #3
 80017ae:	e004      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 80017b0:	2302      	movs	r3, #2
 80017b2:	e002      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 80017b4:	2301      	movs	r3, #1
 80017b6:	e000      	b.n	80017ba <HAL_ADC_ConfigChannel+0x1ce>
 80017b8:	2300      	movs	r3, #0
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	6852      	ldr	r2, [r2, #4]
 80017be:	201f      	movs	r0, #31
 80017c0:	4002      	ands	r2, r0
 80017c2:	4093      	lsls	r3, r2
 80017c4:	000a      	movs	r2, r1
 80017c6:	431a      	orrs	r2, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	089b      	lsrs	r3, r3, #2
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d808      	bhi.n	80017ee <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6818      	ldr	r0, [r3, #0]
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	6859      	ldr	r1, [r3, #4]
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	001a      	movs	r2, r3
 80017ea:	f7ff fb64 	bl	8000eb6 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6818      	ldr	r0, [r3, #0]
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	6819      	ldr	r1, [r3, #0]
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	689b      	ldr	r3, [r3, #8]
 80017fa:	001a      	movs	r2, r3
 80017fc:	f7ff fb9e 	bl	8000f3c <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2b00      	cmp	r3, #0
 8001806:	db00      	blt.n	800180a <HAL_ADC_ConfigChannel+0x21e>
 8001808:	e0bc      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800180a:	4b50      	ldr	r3, [pc, #320]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 800180c:	0018      	movs	r0, r3
 800180e:	f7ff fb17 	bl	8000e40 <LL_ADC_GetCommonPathInternalCh>
 8001812:	0003      	movs	r3, r0
 8001814:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	4a4d      	ldr	r2, [pc, #308]	; (8001950 <HAL_ADC_ConfigChannel+0x364>)
 800181c:	4293      	cmp	r3, r2
 800181e:	d122      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	2380      	movs	r3, #128	; 0x80
 8001824:	041b      	lsls	r3, r3, #16
 8001826:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001828:	d11d      	bne.n	8001866 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800182a:	693b      	ldr	r3, [r7, #16]
 800182c:	2280      	movs	r2, #128	; 0x80
 800182e:	0412      	lsls	r2, r2, #16
 8001830:	4313      	orrs	r3, r2
 8001832:	4a46      	ldr	r2, [pc, #280]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 8001834:	0019      	movs	r1, r3
 8001836:	0010      	movs	r0, r2
 8001838:	f7ff faee 	bl	8000e18 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800183c:	4b45      	ldr	r3, [pc, #276]	; (8001954 <HAL_ADC_ConfigChannel+0x368>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4945      	ldr	r1, [pc, #276]	; (8001958 <HAL_ADC_ConfigChannel+0x36c>)
 8001842:	0018      	movs	r0, r3
 8001844:	f7fe fc5e 	bl	8000104 <__udivsi3>
 8001848:	0003      	movs	r3, r0
 800184a:	1c5a      	adds	r2, r3, #1
 800184c:	0013      	movs	r3, r2
 800184e:	005b      	lsls	r3, r3, #1
 8001850:	189b      	adds	r3, r3, r2
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001856:	e002      	b.n	800185e <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	3b01      	subs	r3, #1
 800185c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d1f9      	bne.n	8001858 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001864:	e08e      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4a3c      	ldr	r2, [pc, #240]	; (800195c <HAL_ADC_ConfigChannel+0x370>)
 800186c:	4293      	cmp	r3, r2
 800186e:	d10e      	bne.n	800188e <HAL_ADC_ConfigChannel+0x2a2>
 8001870:	693a      	ldr	r2, [r7, #16]
 8001872:	2380      	movs	r3, #128	; 0x80
 8001874:	045b      	lsls	r3, r3, #17
 8001876:	4013      	ands	r3, r2
 8001878:	d109      	bne.n	800188e <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	2280      	movs	r2, #128	; 0x80
 800187e:	0452      	lsls	r2, r2, #17
 8001880:	4313      	orrs	r3, r2
 8001882:	4a32      	ldr	r2, [pc, #200]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 8001884:	0019      	movs	r1, r3
 8001886:	0010      	movs	r0, r2
 8001888:	f7ff fac6 	bl	8000e18 <LL_ADC_SetCommonPathInternalCh>
 800188c:	e07a      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	4a33      	ldr	r2, [pc, #204]	; (8001960 <HAL_ADC_ConfigChannel+0x374>)
 8001894:	4293      	cmp	r3, r2
 8001896:	d000      	beq.n	800189a <HAL_ADC_ConfigChannel+0x2ae>
 8001898:	e074      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800189a:	693a      	ldr	r2, [r7, #16]
 800189c:	2380      	movs	r3, #128	; 0x80
 800189e:	03db      	lsls	r3, r3, #15
 80018a0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 80018a2:	d000      	beq.n	80018a6 <HAL_ADC_ConfigChannel+0x2ba>
 80018a4:	e06e      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	2280      	movs	r2, #128	; 0x80
 80018aa:	03d2      	lsls	r2, r2, #15
 80018ac:	4313      	orrs	r3, r2
 80018ae:	4a27      	ldr	r2, [pc, #156]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 80018b0:	0019      	movs	r1, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	f7ff fab0 	bl	8000e18 <LL_ADC_SetCommonPathInternalCh>
 80018b8:	e064      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	691a      	ldr	r2, [r3, #16]
 80018be:	2380      	movs	r3, #128	; 0x80
 80018c0:	061b      	lsls	r3, r3, #24
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d004      	beq.n	80018d0 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80018ca:	4a1f      	ldr	r2, [pc, #124]	; (8001948 <HAL_ADC_ConfigChannel+0x35c>)
 80018cc:	4293      	cmp	r3, r2
 80018ce:	d107      	bne.n	80018e0 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681a      	ldr	r2, [r3, #0]
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	0019      	movs	r1, r3
 80018da:	0010      	movs	r0, r2
 80018dc:	f7ff fb1c 	bl	8000f18 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	da4d      	bge.n	8001984 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80018e8:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 80018ea:	0018      	movs	r0, r3
 80018ec:	f7ff faa8 	bl	8000e40 <LL_ADC_GetCommonPathInternalCh>
 80018f0:	0003      	movs	r3, r0
 80018f2:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a15      	ldr	r2, [pc, #84]	; (8001950 <HAL_ADC_ConfigChannel+0x364>)
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d108      	bne.n	8001910 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	4a18      	ldr	r2, [pc, #96]	; (8001964 <HAL_ADC_ConfigChannel+0x378>)
 8001902:	4013      	ands	r3, r2
 8001904:	4a11      	ldr	r2, [pc, #68]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 8001906:	0019      	movs	r1, r3
 8001908:	0010      	movs	r0, r2
 800190a:	f7ff fa85 	bl	8000e18 <LL_ADC_SetCommonPathInternalCh>
 800190e:	e039      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a11      	ldr	r2, [pc, #68]	; (800195c <HAL_ADC_ConfigChannel+0x370>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d108      	bne.n	800192c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	4a12      	ldr	r2, [pc, #72]	; (8001968 <HAL_ADC_ConfigChannel+0x37c>)
 800191e:	4013      	ands	r3, r2
 8001920:	4a0a      	ldr	r2, [pc, #40]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 8001922:	0019      	movs	r1, r3
 8001924:	0010      	movs	r0, r2
 8001926:	f7ff fa77 	bl	8000e18 <LL_ADC_SetCommonPathInternalCh>
 800192a:	e02b      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	4a0b      	ldr	r2, [pc, #44]	; (8001960 <HAL_ADC_ConfigChannel+0x374>)
 8001932:	4293      	cmp	r3, r2
 8001934:	d126      	bne.n	8001984 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	4a0c      	ldr	r2, [pc, #48]	; (800196c <HAL_ADC_ConfigChannel+0x380>)
 800193a:	4013      	ands	r3, r2
 800193c:	4a03      	ldr	r2, [pc, #12]	; (800194c <HAL_ADC_ConfigChannel+0x360>)
 800193e:	0019      	movs	r1, r3
 8001940:	0010      	movs	r0, r2
 8001942:	f7ff fa69 	bl	8000e18 <LL_ADC_SetCommonPathInternalCh>
 8001946:	e01d      	b.n	8001984 <HAL_ADC_ConfigChannel+0x398>
 8001948:	80000004 	.word	0x80000004
 800194c:	40012708 	.word	0x40012708
 8001950:	b0001000 	.word	0xb0001000
 8001954:	20000000 	.word	0x20000000
 8001958:	00030d40 	.word	0x00030d40
 800195c:	b8004000 	.word	0xb8004000
 8001960:	b4002000 	.word	0xb4002000
 8001964:	ff7fffff 	.word	0xff7fffff
 8001968:	feffffff 	.word	0xfeffffff
 800196c:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001974:	2220      	movs	r2, #32
 8001976:	431a      	orrs	r2, r3
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800197c:	2317      	movs	r3, #23
 800197e:	18fb      	adds	r3, r7, r3
 8001980:	2201      	movs	r2, #1
 8001982:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2254      	movs	r2, #84	; 0x54
 8001988:	2100      	movs	r1, #0
 800198a:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800198c:	2317      	movs	r3, #23
 800198e:	18fb      	adds	r3, r7, r3
 8001990:	781b      	ldrb	r3, [r3, #0]
}
 8001992:	0018      	movs	r0, r3
 8001994:	46bd      	mov	sp, r7
 8001996:	b006      	add	sp, #24
 8001998:	bd80      	pop	{r7, pc}
 800199a:	46c0      	nop			; (mov r8, r8)

0800199c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b084      	sub	sp, #16
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80019a4:	2300      	movs	r3, #0
 80019a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	0018      	movs	r0, r3
 80019ae:	f7ff fb1b 	bl	8000fe8 <LL_ADC_IsEnabled>
 80019b2:	1e03      	subs	r3, r0, #0
 80019b4:	d000      	beq.n	80019b8 <ADC_Enable+0x1c>
 80019b6:	e069      	b.n	8001a8c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	4a36      	ldr	r2, [pc, #216]	; (8001a98 <ADC_Enable+0xfc>)
 80019c0:	4013      	ands	r3, r2
 80019c2:	d00d      	beq.n	80019e0 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019c8:	2210      	movs	r2, #16
 80019ca:	431a      	orrs	r2, r3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019d4:	2201      	movs	r2, #1
 80019d6:	431a      	orrs	r2, r3
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80019dc:	2301      	movs	r3, #1
 80019de:	e056      	b.n	8001a8e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	0018      	movs	r0, r3
 80019e6:	f7ff faed 	bl	8000fc4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80019ea:	4b2c      	ldr	r3, [pc, #176]	; (8001a9c <ADC_Enable+0x100>)
 80019ec:	0018      	movs	r0, r3
 80019ee:	f7ff fa27 	bl	8000e40 <LL_ADC_GetCommonPathInternalCh>
 80019f2:	0002      	movs	r2, r0
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	041b      	lsls	r3, r3, #16
 80019f8:	4013      	ands	r3, r2
 80019fa:	d00f      	beq.n	8001a1c <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019fc:	4b28      	ldr	r3, [pc, #160]	; (8001aa0 <ADC_Enable+0x104>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4928      	ldr	r1, [pc, #160]	; (8001aa4 <ADC_Enable+0x108>)
 8001a02:	0018      	movs	r0, r3
 8001a04:	f7fe fb7e 	bl	8000104 <__udivsi3>
 8001a08:	0003      	movs	r3, r0
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001a0e:	e002      	b.n	8001a16 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001a10:	68bb      	ldr	r3, [r7, #8]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1f9      	bne.n	8001a10 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7e5b      	ldrb	r3, [r3, #25]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d033      	beq.n	8001a8c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001a24:	f7ff f9d8 	bl	8000dd8 <HAL_GetTick>
 8001a28:	0003      	movs	r3, r0
 8001a2a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a2c:	e027      	b.n	8001a7e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	0018      	movs	r0, r3
 8001a34:	f7ff fad8 	bl	8000fe8 <LL_ADC_IsEnabled>
 8001a38:	1e03      	subs	r3, r0, #0
 8001a3a:	d104      	bne.n	8001a46 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	0018      	movs	r0, r3
 8001a42:	f7ff fabf 	bl	8000fc4 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a46:	f7ff f9c7 	bl	8000dd8 <HAL_GetTick>
 8001a4a:	0002      	movs	r2, r0
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	2b02      	cmp	r3, #2
 8001a52:	d914      	bls.n	8001a7e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d00d      	beq.n	8001a7e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a66:	2210      	movs	r2, #16
 8001a68:	431a      	orrs	r2, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a72:	2201      	movs	r2, #1
 8001a74:	431a      	orrs	r2, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e007      	b.n	8001a8e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2201      	movs	r2, #1
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b01      	cmp	r3, #1
 8001a8a:	d1d0      	bne.n	8001a2e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	0018      	movs	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b004      	add	sp, #16
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	46c0      	nop			; (mov r8, r8)
 8001a98:	80000017 	.word	0x80000017
 8001a9c:	40012708 	.word	0x40012708
 8001aa0:	20000000 	.word	0x20000000
 8001aa4:	00030d40 	.word	0x00030d40

08001aa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001aa8:	b590      	push	{r4, r7, lr}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	0002      	movs	r2, r0
 8001ab0:	6039      	str	r1, [r7, #0]
 8001ab2:	1dfb      	adds	r3, r7, #7
 8001ab4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001ab6:	1dfb      	adds	r3, r7, #7
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b7f      	cmp	r3, #127	; 0x7f
 8001abc:	d828      	bhi.n	8001b10 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001abe:	4a2f      	ldr	r2, [pc, #188]	; (8001b7c <__NVIC_SetPriority+0xd4>)
 8001ac0:	1dfb      	adds	r3, r7, #7
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	b25b      	sxtb	r3, r3
 8001ac6:	089b      	lsrs	r3, r3, #2
 8001ac8:	33c0      	adds	r3, #192	; 0xc0
 8001aca:	009b      	lsls	r3, r3, #2
 8001acc:	589b      	ldr	r3, [r3, r2]
 8001ace:	1dfa      	adds	r2, r7, #7
 8001ad0:	7812      	ldrb	r2, [r2, #0]
 8001ad2:	0011      	movs	r1, r2
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	400a      	ands	r2, r1
 8001ad8:	00d2      	lsls	r2, r2, #3
 8001ada:	21ff      	movs	r1, #255	; 0xff
 8001adc:	4091      	lsls	r1, r2
 8001ade:	000a      	movs	r2, r1
 8001ae0:	43d2      	mvns	r2, r2
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	019b      	lsls	r3, r3, #6
 8001aea:	22ff      	movs	r2, #255	; 0xff
 8001aec:	401a      	ands	r2, r3
 8001aee:	1dfb      	adds	r3, r7, #7
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	0018      	movs	r0, r3
 8001af4:	2303      	movs	r3, #3
 8001af6:	4003      	ands	r3, r0
 8001af8:	00db      	lsls	r3, r3, #3
 8001afa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001afc:	481f      	ldr	r0, [pc, #124]	; (8001b7c <__NVIC_SetPriority+0xd4>)
 8001afe:	1dfb      	adds	r3, r7, #7
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	b25b      	sxtb	r3, r3
 8001b04:	089b      	lsrs	r3, r3, #2
 8001b06:	430a      	orrs	r2, r1
 8001b08:	33c0      	adds	r3, #192	; 0xc0
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001b0e:	e031      	b.n	8001b74 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b10:	4a1b      	ldr	r2, [pc, #108]	; (8001b80 <__NVIC_SetPriority+0xd8>)
 8001b12:	1dfb      	adds	r3, r7, #7
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	0019      	movs	r1, r3
 8001b18:	230f      	movs	r3, #15
 8001b1a:	400b      	ands	r3, r1
 8001b1c:	3b08      	subs	r3, #8
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	3306      	adds	r3, #6
 8001b22:	009b      	lsls	r3, r3, #2
 8001b24:	18d3      	adds	r3, r2, r3
 8001b26:	3304      	adds	r3, #4
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	1dfa      	adds	r2, r7, #7
 8001b2c:	7812      	ldrb	r2, [r2, #0]
 8001b2e:	0011      	movs	r1, r2
 8001b30:	2203      	movs	r2, #3
 8001b32:	400a      	ands	r2, r1
 8001b34:	00d2      	lsls	r2, r2, #3
 8001b36:	21ff      	movs	r1, #255	; 0xff
 8001b38:	4091      	lsls	r1, r2
 8001b3a:	000a      	movs	r2, r1
 8001b3c:	43d2      	mvns	r2, r2
 8001b3e:	401a      	ands	r2, r3
 8001b40:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	019b      	lsls	r3, r3, #6
 8001b46:	22ff      	movs	r2, #255	; 0xff
 8001b48:	401a      	ands	r2, r3
 8001b4a:	1dfb      	adds	r3, r7, #7
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	0018      	movs	r0, r3
 8001b50:	2303      	movs	r3, #3
 8001b52:	4003      	ands	r3, r0
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b58:	4809      	ldr	r0, [pc, #36]	; (8001b80 <__NVIC_SetPriority+0xd8>)
 8001b5a:	1dfb      	adds	r3, r7, #7
 8001b5c:	781b      	ldrb	r3, [r3, #0]
 8001b5e:	001c      	movs	r4, r3
 8001b60:	230f      	movs	r3, #15
 8001b62:	4023      	ands	r3, r4
 8001b64:	3b08      	subs	r3, #8
 8001b66:	089b      	lsrs	r3, r3, #2
 8001b68:	430a      	orrs	r2, r1
 8001b6a:	3306      	adds	r3, #6
 8001b6c:	009b      	lsls	r3, r3, #2
 8001b6e:	18c3      	adds	r3, r0, r3
 8001b70:	3304      	adds	r3, #4
 8001b72:	601a      	str	r2, [r3, #0]
}
 8001b74:	46c0      	nop			; (mov r8, r8)
 8001b76:	46bd      	mov	sp, r7
 8001b78:	b003      	add	sp, #12
 8001b7a:	bd90      	pop	{r4, r7, pc}
 8001b7c:	e000e100 	.word	0xe000e100
 8001b80:	e000ed00 	.word	0xe000ed00

08001b84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	1e5a      	subs	r2, r3, #1
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	045b      	lsls	r3, r3, #17
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d301      	bcc.n	8001b9c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b98:	2301      	movs	r3, #1
 8001b9a:	e010      	b.n	8001bbe <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b9c:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <SysTick_Config+0x44>)
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	3a01      	subs	r2, #1
 8001ba2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	425b      	negs	r3, r3
 8001ba8:	2103      	movs	r1, #3
 8001baa:	0018      	movs	r0, r3
 8001bac:	f7ff ff7c 	bl	8001aa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bb0:	4b05      	ldr	r3, [pc, #20]	; (8001bc8 <SysTick_Config+0x44>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bb6:	4b04      	ldr	r3, [pc, #16]	; (8001bc8 <SysTick_Config+0x44>)
 8001bb8:	2207      	movs	r2, #7
 8001bba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bbc:	2300      	movs	r3, #0
}
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b002      	add	sp, #8
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	e000e010 	.word	0xe000e010

08001bcc <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	607a      	str	r2, [r7, #4]
 8001bd6:	210f      	movs	r1, #15
 8001bd8:	187b      	adds	r3, r7, r1
 8001bda:	1c02      	adds	r2, r0, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	187b      	adds	r3, r7, r1
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	b25b      	sxtb	r3, r3
 8001be6:	0011      	movs	r1, r2
 8001be8:	0018      	movs	r0, r3
 8001bea:	f7ff ff5d 	bl	8001aa8 <__NVIC_SetPriority>
}
 8001bee:	46c0      	nop			; (mov r8, r8)
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	b004      	add	sp, #16
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b082      	sub	sp, #8
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	0018      	movs	r0, r3
 8001c02:	f7ff ffbf 	bl	8001b84 <SysTick_Config>
 8001c06:	0003      	movs	r3, r0
}
 8001c08:	0018      	movs	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	b002      	add	sp, #8
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b086      	sub	sp, #24
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
 8001c18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c1e:	e14d      	b.n	8001ebc <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2101      	movs	r1, #1
 8001c26:	697a      	ldr	r2, [r7, #20]
 8001c28:	4091      	lsls	r1, r2
 8001c2a:	000a      	movs	r2, r1
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d100      	bne.n	8001c38 <HAL_GPIO_Init+0x28>
 8001c36:	e13e      	b.n	8001eb6 <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2203      	movs	r2, #3
 8001c3e:	4013      	ands	r3, r2
 8001c40:	2b01      	cmp	r3, #1
 8001c42:	d005      	beq.n	8001c50 <HAL_GPIO_Init+0x40>
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	2203      	movs	r2, #3
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d130      	bne.n	8001cb2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	2203      	movs	r2, #3
 8001c5c:	409a      	lsls	r2, r3
 8001c5e:	0013      	movs	r3, r2
 8001c60:	43da      	mvns	r2, r3
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	4013      	ands	r3, r2
 8001c66:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	68da      	ldr	r2, [r3, #12]
 8001c6c:	697b      	ldr	r3, [r7, #20]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	409a      	lsls	r2, r3
 8001c72:	0013      	movs	r3, r2
 8001c74:	693a      	ldr	r2, [r7, #16]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	685b      	ldr	r3, [r3, #4]
 8001c84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c86:	2201      	movs	r2, #1
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	409a      	lsls	r2, r3
 8001c8c:	0013      	movs	r3, r2
 8001c8e:	43da      	mvns	r2, r3
 8001c90:	693b      	ldr	r3, [r7, #16]
 8001c92:	4013      	ands	r3, r2
 8001c94:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c96:	683b      	ldr	r3, [r7, #0]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	091b      	lsrs	r3, r3, #4
 8001c9c:	2201      	movs	r2, #1
 8001c9e:	401a      	ands	r2, r3
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	409a      	lsls	r2, r3
 8001ca4:	0013      	movs	r3, r2
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	2203      	movs	r2, #3
 8001cb8:	4013      	ands	r3, r2
 8001cba:	2b03      	cmp	r3, #3
 8001cbc:	d017      	beq.n	8001cee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	2203      	movs	r2, #3
 8001cca:	409a      	lsls	r2, r3
 8001ccc:	0013      	movs	r3, r2
 8001cce:	43da      	mvns	r2, r3
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001cd6:	683b      	ldr	r3, [r7, #0]
 8001cd8:	689a      	ldr	r2, [r3, #8]
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	005b      	lsls	r3, r3, #1
 8001cde:	409a      	lsls	r2, r3
 8001ce0:	0013      	movs	r3, r2
 8001ce2:	693a      	ldr	r2, [r7, #16]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	685b      	ldr	r3, [r3, #4]
 8001cf2:	2203      	movs	r2, #3
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	2b02      	cmp	r3, #2
 8001cf8:	d123      	bne.n	8001d42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	08da      	lsrs	r2, r3, #3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3208      	adds	r2, #8
 8001d02:	0092      	lsls	r2, r2, #2
 8001d04:	58d3      	ldr	r3, [r2, r3]
 8001d06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	2207      	movs	r2, #7
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	220f      	movs	r2, #15
 8001d12:	409a      	lsls	r2, r3
 8001d14:	0013      	movs	r3, r2
 8001d16:	43da      	mvns	r2, r3
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	691a      	ldr	r2, [r3, #16]
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	2107      	movs	r1, #7
 8001d26:	400b      	ands	r3, r1
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	409a      	lsls	r2, r3
 8001d2c:	0013      	movs	r3, r2
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4313      	orrs	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	08da      	lsrs	r2, r3, #3
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	3208      	adds	r2, #8
 8001d3c:	0092      	lsls	r2, r2, #2
 8001d3e:	6939      	ldr	r1, [r7, #16]
 8001d40:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	005b      	lsls	r3, r3, #1
 8001d4c:	2203      	movs	r2, #3
 8001d4e:	409a      	lsls	r2, r3
 8001d50:	0013      	movs	r3, r2
 8001d52:	43da      	mvns	r2, r3
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	2203      	movs	r2, #3
 8001d60:	401a      	ands	r2, r3
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	005b      	lsls	r3, r3, #1
 8001d66:	409a      	lsls	r2, r3
 8001d68:	0013      	movs	r3, r2
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	693a      	ldr	r2, [r7, #16]
 8001d74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	23c0      	movs	r3, #192	; 0xc0
 8001d7c:	029b      	lsls	r3, r3, #10
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d100      	bne.n	8001d84 <HAL_GPIO_Init+0x174>
 8001d82:	e098      	b.n	8001eb6 <HAL_GPIO_Init+0x2a6>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001d84:	4a53      	ldr	r2, [pc, #332]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	089b      	lsrs	r3, r3, #2
 8001d8a:	3318      	adds	r3, #24
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	589b      	ldr	r3, [r3, r2]
 8001d90:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001d92:	697b      	ldr	r3, [r7, #20]
 8001d94:	2203      	movs	r2, #3
 8001d96:	4013      	ands	r3, r2
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	220f      	movs	r2, #15
 8001d9c:	409a      	lsls	r2, r3
 8001d9e:	0013      	movs	r3, r2
 8001da0:	43da      	mvns	r2, r3
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	4013      	ands	r3, r2
 8001da6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	23a0      	movs	r3, #160	; 0xa0
 8001dac:	05db      	lsls	r3, r3, #23
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d019      	beq.n	8001de6 <HAL_GPIO_Init+0x1d6>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	4a48      	ldr	r2, [pc, #288]	; (8001ed8 <HAL_GPIO_Init+0x2c8>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d013      	beq.n	8001de2 <HAL_GPIO_Init+0x1d2>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	4a47      	ldr	r2, [pc, #284]	; (8001edc <HAL_GPIO_Init+0x2cc>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d00d      	beq.n	8001dde <HAL_GPIO_Init+0x1ce>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a46      	ldr	r2, [pc, #280]	; (8001ee0 <HAL_GPIO_Init+0x2d0>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d007      	beq.n	8001dda <HAL_GPIO_Init+0x1ca>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	4a45      	ldr	r2, [pc, #276]	; (8001ee4 <HAL_GPIO_Init+0x2d4>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d101      	bne.n	8001dd6 <HAL_GPIO_Init+0x1c6>
 8001dd2:	2304      	movs	r3, #4
 8001dd4:	e008      	b.n	8001de8 <HAL_GPIO_Init+0x1d8>
 8001dd6:	2305      	movs	r3, #5
 8001dd8:	e006      	b.n	8001de8 <HAL_GPIO_Init+0x1d8>
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e004      	b.n	8001de8 <HAL_GPIO_Init+0x1d8>
 8001dde:	2302      	movs	r3, #2
 8001de0:	e002      	b.n	8001de8 <HAL_GPIO_Init+0x1d8>
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <HAL_GPIO_Init+0x1d8>
 8001de6:	2300      	movs	r3, #0
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	2103      	movs	r1, #3
 8001dec:	400a      	ands	r2, r1
 8001dee:	00d2      	lsls	r2, r2, #3
 8001df0:	4093      	lsls	r3, r2
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001df8:	4936      	ldr	r1, [pc, #216]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	089b      	lsrs	r3, r3, #2
 8001dfe:	3318      	adds	r3, #24
 8001e00:	009b      	lsls	r3, r3, #2
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e06:	4a33      	ldr	r2, [pc, #204]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001e08:	2380      	movs	r3, #128	; 0x80
 8001e0a:	58d3      	ldr	r3, [r2, r3]
 8001e0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	43da      	mvns	r2, r3
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	4013      	ands	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e18:	683b      	ldr	r3, [r7, #0]
 8001e1a:	685a      	ldr	r2, [r3, #4]
 8001e1c:	2380      	movs	r3, #128	; 0x80
 8001e1e:	025b      	lsls	r3, r3, #9
 8001e20:	4013      	ands	r3, r2
 8001e22:	d003      	beq.n	8001e2c <HAL_GPIO_Init+0x21c>
        {
          temp |= iocurrent;
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e2c:	4929      	ldr	r1, [pc, #164]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001e2e:	2280      	movs	r2, #128	; 0x80
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8001e34:	4a27      	ldr	r2, [pc, #156]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001e36:	2384      	movs	r3, #132	; 0x84
 8001e38:	58d3      	ldr	r3, [r2, r3]
 8001e3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	685a      	ldr	r2, [r3, #4]
 8001e4a:	2380      	movs	r3, #128	; 0x80
 8001e4c:	029b      	lsls	r3, r3, #10
 8001e4e:	4013      	ands	r3, r2
 8001e50:	d003      	beq.n	8001e5a <HAL_GPIO_Init+0x24a>
        {
          temp |= iocurrent;
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e5a:	491e      	ldr	r1, [pc, #120]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001e5c:	2284      	movs	r2, #132	; 0x84
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001e62:	4b1c      	ldr	r3, [pc, #112]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	43da      	mvns	r2, r3
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	685a      	ldr	r2, [r3, #4]
 8001e76:	2380      	movs	r3, #128	; 0x80
 8001e78:	035b      	lsls	r3, r3, #13
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d003      	beq.n	8001e86 <HAL_GPIO_Init+0x276>
        {
          temp |= iocurrent;
 8001e7e:	693a      	ldr	r2, [r7, #16]
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	4313      	orrs	r3, r2
 8001e84:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e86:	4b13      	ldr	r3, [pc, #76]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	43da      	mvns	r2, r3
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	4013      	ands	r3, r2
 8001e9a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	685a      	ldr	r2, [r3, #4]
 8001ea0:	2380      	movs	r3, #128	; 0x80
 8001ea2:	039b      	lsls	r3, r3, #14
 8001ea4:	4013      	ands	r3, r2
 8001ea6:	d003      	beq.n	8001eb0 <HAL_GPIO_Init+0x2a0>
        {
          temp |= iocurrent;
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	4313      	orrs	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001eb0:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <HAL_GPIO_Init+0x2c4>)
 8001eb2:	693a      	ldr	r2, [r7, #16]
 8001eb4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	3301      	adds	r3, #1
 8001eba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	681a      	ldr	r2, [r3, #0]
 8001ec0:	697b      	ldr	r3, [r7, #20]
 8001ec2:	40da      	lsrs	r2, r3
 8001ec4:	1e13      	subs	r3, r2, #0
 8001ec6:	d000      	beq.n	8001eca <HAL_GPIO_Init+0x2ba>
 8001ec8:	e6aa      	b.n	8001c20 <HAL_GPIO_Init+0x10>
  }
}
 8001eca:	46c0      	nop			; (mov r8, r8)
 8001ecc:	46c0      	nop			; (mov r8, r8)
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	b006      	add	sp, #24
 8001ed2:	bd80      	pop	{r7, pc}
 8001ed4:	40021800 	.word	0x40021800
 8001ed8:	50000400 	.word	0x50000400
 8001edc:	50000800 	.word	0x50000800
 8001ee0:	50000c00 	.word	0x50000c00
 8001ee4:	50001000 	.word	0x50001000

08001ee8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b082      	sub	sp, #8
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
 8001ef0:	0008      	movs	r0, r1
 8001ef2:	0011      	movs	r1, r2
 8001ef4:	1cbb      	adds	r3, r7, #2
 8001ef6:	1c02      	adds	r2, r0, #0
 8001ef8:	801a      	strh	r2, [r3, #0]
 8001efa:	1c7b      	adds	r3, r7, #1
 8001efc:	1c0a      	adds	r2, r1, #0
 8001efe:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001f00:	1c7b      	adds	r3, r7, #1
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d004      	beq.n	8001f12 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f08:	1cbb      	adds	r3, r7, #2
 8001f0a:	881a      	ldrh	r2, [r3, #0]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f10:	e003      	b.n	8001f1a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f12:	1cbb      	adds	r3, r7, #2
 8001f14:	881a      	ldrh	r2, [r3, #0]
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f1a:	46c0      	nop			; (mov r8, r8)
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	b002      	add	sp, #8
 8001f20:	bd80      	pop	{r7, pc}
	...

08001f24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001f2c:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a19      	ldr	r2, [pc, #100]	; (8001f98 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001f32:	4013      	ands	r3, r2
 8001f34:	0019      	movs	r1, r3
 8001f36:	4b17      	ldr	r3, [pc, #92]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	430a      	orrs	r2, r1
 8001f3c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	2380      	movs	r3, #128	; 0x80
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d11f      	bne.n	8001f88 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001f48:	4b14      	ldr	r3, [pc, #80]	; (8001f9c <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	0013      	movs	r3, r2
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	189b      	adds	r3, r3, r2
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	4912      	ldr	r1, [pc, #72]	; (8001fa0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001f56:	0018      	movs	r0, r3
 8001f58:	f7fe f8d4 	bl	8000104 <__udivsi3>
 8001f5c:	0003      	movs	r3, r0
 8001f5e:	3301      	adds	r3, #1
 8001f60:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f62:	e008      	b.n	8001f76 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	60fb      	str	r3, [r7, #12]
 8001f70:	e001      	b.n	8001f76 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e009      	b.n	8001f8a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001f76:	4b07      	ldr	r3, [pc, #28]	; (8001f94 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001f78:	695a      	ldr	r2, [r3, #20]
 8001f7a:	2380      	movs	r3, #128	; 0x80
 8001f7c:	00db      	lsls	r3, r3, #3
 8001f7e:	401a      	ands	r2, r3
 8001f80:	2380      	movs	r3, #128	; 0x80
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d0ed      	beq.n	8001f64 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	b004      	add	sp, #16
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	46c0      	nop			; (mov r8, r8)
 8001f94:	40007000 	.word	0x40007000
 8001f98:	fffff9ff 	.word	0xfffff9ff
 8001f9c:	20000000 	.word	0x20000000
 8001fa0:	000f4240 	.word	0x000f4240

08001fa4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b088      	sub	sp, #32
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d102      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	f000 fb56 	bl	8002664 <HAL_RCC_OscConfig+0x6c0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2201      	movs	r2, #1
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d100      	bne.n	8001fc4 <HAL_RCC_OscConfig+0x20>
 8001fc2:	e07d      	b.n	80020c0 <HAL_RCC_OscConfig+0x11c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fc4:	4bc3      	ldr	r3, [pc, #780]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8001fc6:	689b      	ldr	r3, [r3, #8]
 8001fc8:	2238      	movs	r2, #56	; 0x38
 8001fca:	4013      	ands	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fce:	4bc1      	ldr	r3, [pc, #772]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8001fd0:	68db      	ldr	r3, [r3, #12]
 8001fd2:	2203      	movs	r2, #3
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001fd8:	69bb      	ldr	r3, [r7, #24]
 8001fda:	2b10      	cmp	r3, #16
 8001fdc:	d102      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x40>
 8001fde:	697b      	ldr	r3, [r7, #20]
 8001fe0:	2b03      	cmp	r3, #3
 8001fe2:	d002      	beq.n	8001fea <HAL_RCC_OscConfig+0x46>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001fe4:	69bb      	ldr	r3, [r7, #24]
 8001fe6:	2b08      	cmp	r3, #8
 8001fe8:	d10c      	bne.n	8002004 <HAL_RCC_OscConfig+0x60>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fea:	4bba      	ldr	r3, [pc, #744]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8001fec:	681a      	ldr	r2, [r3, #0]
 8001fee:	2380      	movs	r3, #128	; 0x80
 8001ff0:	029b      	lsls	r3, r3, #10
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	d063      	beq.n	80020be <HAL_RCC_OscConfig+0x11a>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d15f      	bne.n	80020be <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	f000 fb30 	bl	8002664 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	685a      	ldr	r2, [r3, #4]
 8002008:	2380      	movs	r3, #128	; 0x80
 800200a:	025b      	lsls	r3, r3, #9
 800200c:	429a      	cmp	r2, r3
 800200e:	d107      	bne.n	8002020 <HAL_RCC_OscConfig+0x7c>
 8002010:	4bb0      	ldr	r3, [pc, #704]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	4baf      	ldr	r3, [pc, #700]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002016:	2180      	movs	r1, #128	; 0x80
 8002018:	0249      	lsls	r1, r1, #9
 800201a:	430a      	orrs	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	e020      	b.n	8002062 <HAL_RCC_OscConfig+0xbe>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	685a      	ldr	r2, [r3, #4]
 8002024:	23a0      	movs	r3, #160	; 0xa0
 8002026:	02db      	lsls	r3, r3, #11
 8002028:	429a      	cmp	r2, r3
 800202a:	d10e      	bne.n	800204a <HAL_RCC_OscConfig+0xa6>
 800202c:	4ba9      	ldr	r3, [pc, #676]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	4ba8      	ldr	r3, [pc, #672]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002032:	2180      	movs	r1, #128	; 0x80
 8002034:	02c9      	lsls	r1, r1, #11
 8002036:	430a      	orrs	r2, r1
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	4ba6      	ldr	r3, [pc, #664]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	4ba5      	ldr	r3, [pc, #660]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002040:	2180      	movs	r1, #128	; 0x80
 8002042:	0249      	lsls	r1, r1, #9
 8002044:	430a      	orrs	r2, r1
 8002046:	601a      	str	r2, [r3, #0]
 8002048:	e00b      	b.n	8002062 <HAL_RCC_OscConfig+0xbe>
 800204a:	4ba2      	ldr	r3, [pc, #648]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800204c:	681a      	ldr	r2, [r3, #0]
 800204e:	4ba1      	ldr	r3, [pc, #644]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002050:	49a1      	ldr	r1, [pc, #644]	; (80022d8 <HAL_RCC_OscConfig+0x334>)
 8002052:	400a      	ands	r2, r1
 8002054:	601a      	str	r2, [r3, #0]
 8002056:	4b9f      	ldr	r3, [pc, #636]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	4b9e      	ldr	r3, [pc, #632]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800205c:	499f      	ldr	r1, [pc, #636]	; (80022dc <HAL_RCC_OscConfig+0x338>)
 800205e:	400a      	ands	r2, r1
 8002060:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d014      	beq.n	8002094 <HAL_RCC_OscConfig+0xf0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800206a:	f7fe feb5 	bl	8000dd8 <HAL_GetTick>
 800206e:	0003      	movs	r3, r0
 8002070:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002072:	e008      	b.n	8002086 <HAL_RCC_OscConfig+0xe2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002074:	f7fe feb0 	bl	8000dd8 <HAL_GetTick>
 8002078:	0002      	movs	r2, r0
 800207a:	693b      	ldr	r3, [r7, #16]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	2b64      	cmp	r3, #100	; 0x64
 8002080:	d901      	bls.n	8002086 <HAL_RCC_OscConfig+0xe2>
          {
            return HAL_TIMEOUT;
 8002082:	2303      	movs	r3, #3
 8002084:	e2ee      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002086:	4b93      	ldr	r3, [pc, #588]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	2380      	movs	r3, #128	; 0x80
 800208c:	029b      	lsls	r3, r3, #10
 800208e:	4013      	ands	r3, r2
 8002090:	d0f0      	beq.n	8002074 <HAL_RCC_OscConfig+0xd0>
 8002092:	e015      	b.n	80020c0 <HAL_RCC_OscConfig+0x11c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7fe fea0 	bl	8000dd8 <HAL_GetTick>
 8002098:	0003      	movs	r3, r0
 800209a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800209c:	e008      	b.n	80020b0 <HAL_RCC_OscConfig+0x10c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800209e:	f7fe fe9b 	bl	8000dd8 <HAL_GetTick>
 80020a2:	0002      	movs	r2, r0
 80020a4:	693b      	ldr	r3, [r7, #16]
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b64      	cmp	r3, #100	; 0x64
 80020aa:	d901      	bls.n	80020b0 <HAL_RCC_OscConfig+0x10c>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e2d9      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020b0:	4b88      	ldr	r3, [pc, #544]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	2380      	movs	r3, #128	; 0x80
 80020b6:	029b      	lsls	r3, r3, #10
 80020b8:	4013      	ands	r3, r2
 80020ba:	d1f0      	bne.n	800209e <HAL_RCC_OscConfig+0xfa>
 80020bc:	e000      	b.n	80020c0 <HAL_RCC_OscConfig+0x11c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020be:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2202      	movs	r2, #2
 80020c6:	4013      	ands	r3, r2
 80020c8:	d100      	bne.n	80020cc <HAL_RCC_OscConfig+0x128>
 80020ca:	e099      	b.n	8002200 <HAL_RCC_OscConfig+0x25c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020cc:	4b81      	ldr	r3, [pc, #516]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	2238      	movs	r2, #56	; 0x38
 80020d2:	4013      	ands	r3, r2
 80020d4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80020d6:	4b7f      	ldr	r3, [pc, #508]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	2203      	movs	r2, #3
 80020dc:	4013      	ands	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	2b10      	cmp	r3, #16
 80020e4:	d102      	bne.n	80020ec <HAL_RCC_OscConfig+0x148>
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	2b02      	cmp	r3, #2
 80020ea:	d002      	beq.n	80020f2 <HAL_RCC_OscConfig+0x14e>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80020ec:	69bb      	ldr	r3, [r7, #24]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d135      	bne.n	800215e <HAL_RCC_OscConfig+0x1ba>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020f2:	4b78      	ldr	r3, [pc, #480]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	2380      	movs	r3, #128	; 0x80
 80020f8:	00db      	lsls	r3, r3, #3
 80020fa:	4013      	ands	r3, r2
 80020fc:	d005      	beq.n	800210a <HAL_RCC_OscConfig+0x166>
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <HAL_RCC_OscConfig+0x166>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	e2ac      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210a:	4b72      	ldr	r3, [pc, #456]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	4a74      	ldr	r2, [pc, #464]	; (80022e0 <HAL_RCC_OscConfig+0x33c>)
 8002110:	4013      	ands	r3, r2
 8002112:	0019      	movs	r1, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	695b      	ldr	r3, [r3, #20]
 8002118:	021a      	lsls	r2, r3, #8
 800211a:	4b6e      	ldr	r3, [pc, #440]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800211c:	430a      	orrs	r2, r1
 800211e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002120:	69bb      	ldr	r3, [r7, #24]
 8002122:	2b00      	cmp	r3, #0
 8002124:	d112      	bne.n	800214c <HAL_RCC_OscConfig+0x1a8>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002126:	4b6b      	ldr	r3, [pc, #428]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	4a6e      	ldr	r2, [pc, #440]	; (80022e4 <HAL_RCC_OscConfig+0x340>)
 800212c:	4013      	ands	r3, r2
 800212e:	0019      	movs	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691a      	ldr	r2, [r3, #16]
 8002134:	4b67      	ldr	r3, [pc, #412]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002136:	430a      	orrs	r2, r1
 8002138:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800213a:	4b66      	ldr	r3, [pc, #408]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	0adb      	lsrs	r3, r3, #11
 8002140:	2207      	movs	r2, #7
 8002142:	4013      	ands	r3, r2
 8002144:	4a68      	ldr	r2, [pc, #416]	; (80022e8 <HAL_RCC_OscConfig+0x344>)
 8002146:	40da      	lsrs	r2, r3
 8002148:	4b68      	ldr	r3, [pc, #416]	; (80022ec <HAL_RCC_OscConfig+0x348>)
 800214a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800214c:	4b68      	ldr	r3, [pc, #416]	; (80022f0 <HAL_RCC_OscConfig+0x34c>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	0018      	movs	r0, r3
 8002152:	f7fe fde5 	bl	8000d20 <HAL_InitTick>
 8002156:	1e03      	subs	r3, r0, #0
 8002158:	d051      	beq.n	80021fe <HAL_RCC_OscConfig+0x25a>
        {
          return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e282      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d030      	beq.n	80021c8 <HAL_RCC_OscConfig+0x224>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002166:	4b5b      	ldr	r3, [pc, #364]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a5e      	ldr	r2, [pc, #376]	; (80022e4 <HAL_RCC_OscConfig+0x340>)
 800216c:	4013      	ands	r3, r2
 800216e:	0019      	movs	r1, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	691a      	ldr	r2, [r3, #16]
 8002174:	4b57      	ldr	r3, [pc, #348]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800217a:	4b56      	ldr	r3, [pc, #344]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800217c:	681a      	ldr	r2, [r3, #0]
 800217e:	4b55      	ldr	r3, [pc, #340]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002180:	2180      	movs	r1, #128	; 0x80
 8002182:	0049      	lsls	r1, r1, #1
 8002184:	430a      	orrs	r2, r1
 8002186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002188:	f7fe fe26 	bl	8000dd8 <HAL_GetTick>
 800218c:	0003      	movs	r3, r0
 800218e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002192:	f7fe fe21 	bl	8000dd8 <HAL_GetTick>
 8002196:	0002      	movs	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e25f      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021a4:	4b4b      	ldr	r3, [pc, #300]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	2380      	movs	r3, #128	; 0x80
 80021aa:	00db      	lsls	r3, r3, #3
 80021ac:	4013      	ands	r3, r2
 80021ae:	d0f0      	beq.n	8002192 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b0:	4b48      	ldr	r3, [pc, #288]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	4a4a      	ldr	r2, [pc, #296]	; (80022e0 <HAL_RCC_OscConfig+0x33c>)
 80021b6:	4013      	ands	r3, r2
 80021b8:	0019      	movs	r1, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	021a      	lsls	r2, r3, #8
 80021c0:	4b44      	ldr	r3, [pc, #272]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80021c2:	430a      	orrs	r2, r1
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	e01b      	b.n	8002200 <HAL_RCC_OscConfig+0x25c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80021c8:	4b42      	ldr	r3, [pc, #264]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80021ca:	681a      	ldr	r2, [r3, #0]
 80021cc:	4b41      	ldr	r3, [pc, #260]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80021ce:	4949      	ldr	r1, [pc, #292]	; (80022f4 <HAL_RCC_OscConfig+0x350>)
 80021d0:	400a      	ands	r2, r1
 80021d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d4:	f7fe fe00 	bl	8000dd8 <HAL_GetTick>
 80021d8:	0003      	movs	r3, r0
 80021da:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021dc:	e008      	b.n	80021f0 <HAL_RCC_OscConfig+0x24c>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021de:	f7fe fdfb 	bl	8000dd8 <HAL_GetTick>
 80021e2:	0002      	movs	r2, r0
 80021e4:	693b      	ldr	r3, [r7, #16]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	2b02      	cmp	r3, #2
 80021ea:	d901      	bls.n	80021f0 <HAL_RCC_OscConfig+0x24c>
          {
            return HAL_TIMEOUT;
 80021ec:	2303      	movs	r3, #3
 80021ee:	e239      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021f0:	4b38      	ldr	r3, [pc, #224]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	2380      	movs	r3, #128	; 0x80
 80021f6:	00db      	lsls	r3, r3, #3
 80021f8:	4013      	ands	r3, r2
 80021fa:	d1f0      	bne.n	80021de <HAL_RCC_OscConfig+0x23a>
 80021fc:	e000      	b.n	8002200 <HAL_RCC_OscConfig+0x25c>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021fe:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	2208      	movs	r2, #8
 8002206:	4013      	ands	r3, r2
 8002208:	d047      	beq.n	800229a <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800220a:	4b32      	ldr	r3, [pc, #200]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	2238      	movs	r2, #56	; 0x38
 8002210:	4013      	ands	r3, r2
 8002212:	2b18      	cmp	r3, #24
 8002214:	d10a      	bne.n	800222c <HAL_RCC_OscConfig+0x288>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002216:	4b2f      	ldr	r3, [pc, #188]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002218:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800221a:	2202      	movs	r2, #2
 800221c:	4013      	ands	r3, r2
 800221e:	d03c      	beq.n	800229a <HAL_RCC_OscConfig+0x2f6>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	699b      	ldr	r3, [r3, #24]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d138      	bne.n	800229a <HAL_RCC_OscConfig+0x2f6>
      {
        return HAL_ERROR;
 8002228:	2301      	movs	r3, #1
 800222a:	e21b      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	699b      	ldr	r3, [r3, #24]
 8002230:	2b00      	cmp	r3, #0
 8002232:	d019      	beq.n	8002268 <HAL_RCC_OscConfig+0x2c4>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002234:	4b27      	ldr	r3, [pc, #156]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002236:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002238:	4b26      	ldr	r3, [pc, #152]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800223a:	2101      	movs	r1, #1
 800223c:	430a      	orrs	r2, r1
 800223e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002240:	f7fe fdca 	bl	8000dd8 <HAL_GetTick>
 8002244:	0003      	movs	r3, r0
 8002246:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002248:	e008      	b.n	800225c <HAL_RCC_OscConfig+0x2b8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800224a:	f7fe fdc5 	bl	8000dd8 <HAL_GetTick>
 800224e:	0002      	movs	r2, r0
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	1ad3      	subs	r3, r2, r3
 8002254:	2b02      	cmp	r3, #2
 8002256:	d901      	bls.n	800225c <HAL_RCC_OscConfig+0x2b8>
          {
            return HAL_TIMEOUT;
 8002258:	2303      	movs	r3, #3
 800225a:	e203      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800225c:	4b1d      	ldr	r3, [pc, #116]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800225e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002260:	2202      	movs	r2, #2
 8002262:	4013      	ands	r3, r2
 8002264:	d0f1      	beq.n	800224a <HAL_RCC_OscConfig+0x2a6>
 8002266:	e018      	b.n	800229a <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002268:	4b1a      	ldr	r3, [pc, #104]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800226a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800226c:	4b19      	ldr	r3, [pc, #100]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 800226e:	2101      	movs	r1, #1
 8002270:	438a      	bics	r2, r1
 8002272:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002274:	f7fe fdb0 	bl	8000dd8 <HAL_GetTick>
 8002278:	0003      	movs	r3, r0
 800227a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800227c:	e008      	b.n	8002290 <HAL_RCC_OscConfig+0x2ec>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800227e:	f7fe fdab 	bl	8000dd8 <HAL_GetTick>
 8002282:	0002      	movs	r2, r0
 8002284:	693b      	ldr	r3, [r7, #16]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	2b02      	cmp	r3, #2
 800228a:	d901      	bls.n	8002290 <HAL_RCC_OscConfig+0x2ec>
          {
            return HAL_TIMEOUT;
 800228c:	2303      	movs	r3, #3
 800228e:	e1e9      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002290:	4b10      	ldr	r3, [pc, #64]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 8002292:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002294:	2202      	movs	r2, #2
 8002296:	4013      	ands	r3, r2
 8002298:	d1f1      	bne.n	800227e <HAL_RCC_OscConfig+0x2da>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2204      	movs	r2, #4
 80022a0:	4013      	ands	r3, r2
 80022a2:	d100      	bne.n	80022a6 <HAL_RCC_OscConfig+0x302>
 80022a4:	e0c6      	b.n	8002434 <HAL_RCC_OscConfig+0x490>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022a6:	231f      	movs	r3, #31
 80022a8:	18fb      	adds	r3, r7, r3
 80022aa:	2200      	movs	r2, #0
 80022ac:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80022ae:	4b09      	ldr	r3, [pc, #36]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80022b0:	689b      	ldr	r3, [r3, #8]
 80022b2:	2238      	movs	r2, #56	; 0x38
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b20      	cmp	r3, #32
 80022b8:	d11e      	bne.n	80022f8 <HAL_RCC_OscConfig+0x354>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80022ba:	4b06      	ldr	r3, [pc, #24]	; (80022d4 <HAL_RCC_OscConfig+0x330>)
 80022bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022be:	2202      	movs	r2, #2
 80022c0:	4013      	ands	r3, r2
 80022c2:	d100      	bne.n	80022c6 <HAL_RCC_OscConfig+0x322>
 80022c4:	e0b6      	b.n	8002434 <HAL_RCC_OscConfig+0x490>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d000      	beq.n	80022d0 <HAL_RCC_OscConfig+0x32c>
 80022ce:	e0b1      	b.n	8002434 <HAL_RCC_OscConfig+0x490>
      {
        return HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	e1c7      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
 80022d4:	40021000 	.word	0x40021000
 80022d8:	fffeffff 	.word	0xfffeffff
 80022dc:	fffbffff 	.word	0xfffbffff
 80022e0:	ffff80ff 	.word	0xffff80ff
 80022e4:	ffffc7ff 	.word	0xffffc7ff
 80022e8:	00f42400 	.word	0x00f42400
 80022ec:	20000000 	.word	0x20000000
 80022f0:	20000004 	.word	0x20000004
 80022f4:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80022f8:	4bb8      	ldr	r3, [pc, #736]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80022fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80022fc:	2380      	movs	r3, #128	; 0x80
 80022fe:	055b      	lsls	r3, r3, #21
 8002300:	4013      	ands	r3, r2
 8002302:	d101      	bne.n	8002308 <HAL_RCC_OscConfig+0x364>
 8002304:	2301      	movs	r3, #1
 8002306:	e000      	b.n	800230a <HAL_RCC_OscConfig+0x366>
 8002308:	2300      	movs	r3, #0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d011      	beq.n	8002332 <HAL_RCC_OscConfig+0x38e>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800230e:	4bb3      	ldr	r3, [pc, #716]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002310:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002312:	4bb2      	ldr	r3, [pc, #712]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	0549      	lsls	r1, r1, #21
 8002318:	430a      	orrs	r2, r1
 800231a:	63da      	str	r2, [r3, #60]	; 0x3c
 800231c:	4baf      	ldr	r3, [pc, #700]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800231e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002320:	2380      	movs	r3, #128	; 0x80
 8002322:	055b      	lsls	r3, r3, #21
 8002324:	4013      	ands	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]
 8002328:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800232a:	231f      	movs	r3, #31
 800232c:	18fb      	adds	r3, r7, r3
 800232e:	2201      	movs	r2, #1
 8002330:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002332:	4bab      	ldr	r3, [pc, #684]	; (80025e0 <HAL_RCC_OscConfig+0x63c>)
 8002334:	681a      	ldr	r2, [r3, #0]
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	005b      	lsls	r3, r3, #1
 800233a:	4013      	ands	r3, r2
 800233c:	d11a      	bne.n	8002374 <HAL_RCC_OscConfig+0x3d0>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800233e:	4ba8      	ldr	r3, [pc, #672]	; (80025e0 <HAL_RCC_OscConfig+0x63c>)
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	4ba7      	ldr	r3, [pc, #668]	; (80025e0 <HAL_RCC_OscConfig+0x63c>)
 8002344:	2180      	movs	r1, #128	; 0x80
 8002346:	0049      	lsls	r1, r1, #1
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800234c:	f7fe fd44 	bl	8000dd8 <HAL_GetTick>
 8002350:	0003      	movs	r3, r0
 8002352:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x3c4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002356:	f7fe fd3f 	bl	8000dd8 <HAL_GetTick>
 800235a:	0002      	movs	r2, r0
 800235c:	693b      	ldr	r3, [r7, #16]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x3c4>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e17d      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002368:	4b9d      	ldr	r3, [pc, #628]	; (80025e0 <HAL_RCC_OscConfig+0x63c>)
 800236a:	681a      	ldr	r2, [r3, #0]
 800236c:	2380      	movs	r3, #128	; 0x80
 800236e:	005b      	lsls	r3, r3, #1
 8002370:	4013      	ands	r3, r2
 8002372:	d0f0      	beq.n	8002356 <HAL_RCC_OscConfig+0x3b2>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	2b01      	cmp	r3, #1
 800237a:	d106      	bne.n	800238a <HAL_RCC_OscConfig+0x3e6>
 800237c:	4b97      	ldr	r3, [pc, #604]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800237e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002380:	4b96      	ldr	r3, [pc, #600]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002382:	2101      	movs	r1, #1
 8002384:	430a      	orrs	r2, r1
 8002386:	65da      	str	r2, [r3, #92]	; 0x5c
 8002388:	e01c      	b.n	80023c4 <HAL_RCC_OscConfig+0x420>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	2b05      	cmp	r3, #5
 8002390:	d10c      	bne.n	80023ac <HAL_RCC_OscConfig+0x408>
 8002392:	4b92      	ldr	r3, [pc, #584]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002394:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002396:	4b91      	ldr	r3, [pc, #580]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002398:	2104      	movs	r1, #4
 800239a:	430a      	orrs	r2, r1
 800239c:	65da      	str	r2, [r3, #92]	; 0x5c
 800239e:	4b8f      	ldr	r3, [pc, #572]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80023a0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023a2:	4b8e      	ldr	r3, [pc, #568]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80023a4:	2101      	movs	r1, #1
 80023a6:	430a      	orrs	r2, r1
 80023a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80023aa:	e00b      	b.n	80023c4 <HAL_RCC_OscConfig+0x420>
 80023ac:	4b8b      	ldr	r3, [pc, #556]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80023ae:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023b0:	4b8a      	ldr	r3, [pc, #552]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80023b2:	2101      	movs	r1, #1
 80023b4:	438a      	bics	r2, r1
 80023b6:	65da      	str	r2, [r3, #92]	; 0x5c
 80023b8:	4b88      	ldr	r3, [pc, #544]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80023ba:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80023bc:	4b87      	ldr	r3, [pc, #540]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80023be:	2104      	movs	r1, #4
 80023c0:	438a      	bics	r2, r1
 80023c2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d014      	beq.n	80023f6 <HAL_RCC_OscConfig+0x452>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023cc:	f7fe fd04 	bl	8000dd8 <HAL_GetTick>
 80023d0:	0003      	movs	r3, r0
 80023d2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023d4:	e009      	b.n	80023ea <HAL_RCC_OscConfig+0x446>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d6:	f7fe fcff 	bl	8000dd8 <HAL_GetTick>
 80023da:	0002      	movs	r2, r0
 80023dc:	693b      	ldr	r3, [r7, #16]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	4a80      	ldr	r2, [pc, #512]	; (80025e4 <HAL_RCC_OscConfig+0x640>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e13c      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023ea:	4b7c      	ldr	r3, [pc, #496]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80023ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023ee:	2202      	movs	r2, #2
 80023f0:	4013      	ands	r3, r2
 80023f2:	d0f0      	beq.n	80023d6 <HAL_RCC_OscConfig+0x432>
 80023f4:	e013      	b.n	800241e <HAL_RCC_OscConfig+0x47a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023f6:	f7fe fcef 	bl	8000dd8 <HAL_GetTick>
 80023fa:	0003      	movs	r3, r0
 80023fc:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80023fe:	e009      	b.n	8002414 <HAL_RCC_OscConfig+0x470>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002400:	f7fe fcea 	bl	8000dd8 <HAL_GetTick>
 8002404:	0002      	movs	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	4a76      	ldr	r2, [pc, #472]	; (80025e4 <HAL_RCC_OscConfig+0x640>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x470>
          {
            return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e127      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002414:	4b71      	ldr	r3, [pc, #452]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002418:	2202      	movs	r2, #2
 800241a:	4013      	ands	r3, r2
 800241c:	d1f0      	bne.n	8002400 <HAL_RCC_OscConfig+0x45c>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800241e:	231f      	movs	r3, #31
 8002420:	18fb      	adds	r3, r7, r3
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d105      	bne.n	8002434 <HAL_RCC_OscConfig+0x490>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002428:	4b6c      	ldr	r3, [pc, #432]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800242a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800242c:	4b6b      	ldr	r3, [pc, #428]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800242e:	496e      	ldr	r1, [pc, #440]	; (80025e8 <HAL_RCC_OscConfig+0x644>)
 8002430:	400a      	ands	r2, r1
 8002432:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2220      	movs	r2, #32
 800243a:	4013      	ands	r3, r2
 800243c:	d039      	beq.n	80024b2 <HAL_RCC_OscConfig+0x50e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69db      	ldr	r3, [r3, #28]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d01b      	beq.n	800247e <HAL_RCC_OscConfig+0x4da>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002446:	4b65      	ldr	r3, [pc, #404]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	4b64      	ldr	r3, [pc, #400]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800244c:	2180      	movs	r1, #128	; 0x80
 800244e:	03c9      	lsls	r1, r1, #15
 8002450:	430a      	orrs	r2, r1
 8002452:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002454:	f7fe fcc0 	bl	8000dd8 <HAL_GetTick>
 8002458:	0003      	movs	r3, r0
 800245a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x4cc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800245e:	f7fe fcbb 	bl	8000dd8 <HAL_GetTick>
 8002462:	0002      	movs	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e0f9      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002470:	4b5a      	ldr	r3, [pc, #360]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	2380      	movs	r3, #128	; 0x80
 8002476:	041b      	lsls	r3, r3, #16
 8002478:	4013      	ands	r3, r2
 800247a:	d0f0      	beq.n	800245e <HAL_RCC_OscConfig+0x4ba>
 800247c:	e019      	b.n	80024b2 <HAL_RCC_OscConfig+0x50e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800247e:	4b57      	ldr	r3, [pc, #348]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	4b56      	ldr	r3, [pc, #344]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002484:	4959      	ldr	r1, [pc, #356]	; (80025ec <HAL_RCC_OscConfig+0x648>)
 8002486:	400a      	ands	r2, r1
 8002488:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800248a:	f7fe fca5 	bl	8000dd8 <HAL_GetTick>
 800248e:	0003      	movs	r3, r0
 8002490:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002492:	e008      	b.n	80024a6 <HAL_RCC_OscConfig+0x502>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002494:	f7fe fca0 	bl	8000dd8 <HAL_GetTick>
 8002498:	0002      	movs	r2, r0
 800249a:	693b      	ldr	r3, [r7, #16]
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	2b02      	cmp	r3, #2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_OscConfig+0x502>
        {
          return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e0de      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80024a6:	4b4d      	ldr	r3, [pc, #308]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	2380      	movs	r3, #128	; 0x80
 80024ac:	041b      	lsls	r3, r3, #16
 80024ae:	4013      	ands	r3, r2
 80024b0:	d1f0      	bne.n	8002494 <HAL_RCC_OscConfig+0x4f0>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d100      	bne.n	80024bc <HAL_RCC_OscConfig+0x518>
 80024ba:	e0d2      	b.n	8002662 <HAL_RCC_OscConfig+0x6be>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024bc:	4b47      	ldr	r3, [pc, #284]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	2238      	movs	r2, #56	; 0x38
 80024c2:	4013      	ands	r3, r2
 80024c4:	2b10      	cmp	r3, #16
 80024c6:	d100      	bne.n	80024ca <HAL_RCC_OscConfig+0x526>
 80024c8:	e081      	b.n	80025ce <HAL_RCC_OscConfig+0x62a>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6a1b      	ldr	r3, [r3, #32]
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d156      	bne.n	8002580 <HAL_RCC_OscConfig+0x5dc>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024d2:	4b42      	ldr	r3, [pc, #264]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	4b41      	ldr	r3, [pc, #260]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80024d8:	4945      	ldr	r1, [pc, #276]	; (80025f0 <HAL_RCC_OscConfig+0x64c>)
 80024da:	400a      	ands	r2, r1
 80024dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024de:	f7fe fc7b 	bl	8000dd8 <HAL_GetTick>
 80024e2:	0003      	movs	r3, r0
 80024e4:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024e6:	e008      	b.n	80024fa <HAL_RCC_OscConfig+0x556>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024e8:	f7fe fc76 	bl	8000dd8 <HAL_GetTick>
 80024ec:	0002      	movs	r2, r0
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d901      	bls.n	80024fa <HAL_RCC_OscConfig+0x556>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e0b4      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80024fa:	4b38      	ldr	r3, [pc, #224]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	2380      	movs	r3, #128	; 0x80
 8002500:	049b      	lsls	r3, r3, #18
 8002502:	4013      	ands	r3, r2
 8002504:	d1f0      	bne.n	80024e8 <HAL_RCC_OscConfig+0x544>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002506:	4b35      	ldr	r3, [pc, #212]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002508:	68db      	ldr	r3, [r3, #12]
 800250a:	4a3a      	ldr	r2, [pc, #232]	; (80025f4 <HAL_RCC_OscConfig+0x650>)
 800250c:	4013      	ands	r3, r2
 800250e:	0019      	movs	r1, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002518:	431a      	orrs	r2, r3
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800251e:	021b      	lsls	r3, r3, #8
 8002520:	431a      	orrs	r2, r3
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002526:	431a      	orrs	r2, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800252c:	431a      	orrs	r2, r3
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002532:	431a      	orrs	r2, r3
 8002534:	4b29      	ldr	r3, [pc, #164]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002536:	430a      	orrs	r2, r1
 8002538:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800253a:	4b28      	ldr	r3, [pc, #160]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800253c:	681a      	ldr	r2, [r3, #0]
 800253e:	4b27      	ldr	r3, [pc, #156]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002540:	2180      	movs	r1, #128	; 0x80
 8002542:	0449      	lsls	r1, r1, #17
 8002544:	430a      	orrs	r2, r1
 8002546:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002548:	4b24      	ldr	r3, [pc, #144]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800254a:	68da      	ldr	r2, [r3, #12]
 800254c:	4b23      	ldr	r3, [pc, #140]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800254e:	2180      	movs	r1, #128	; 0x80
 8002550:	0549      	lsls	r1, r1, #21
 8002552:	430a      	orrs	r2, r1
 8002554:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002556:	f7fe fc3f 	bl	8000dd8 <HAL_GetTick>
 800255a:	0003      	movs	r3, r0
 800255c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800255e:	e008      	b.n	8002572 <HAL_RCC_OscConfig+0x5ce>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002560:	f7fe fc3a 	bl	8000dd8 <HAL_GetTick>
 8002564:	0002      	movs	r2, r0
 8002566:	693b      	ldr	r3, [r7, #16]
 8002568:	1ad3      	subs	r3, r2, r3
 800256a:	2b02      	cmp	r3, #2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x5ce>
          {
            return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e078      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002572:	4b1a      	ldr	r3, [pc, #104]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	2380      	movs	r3, #128	; 0x80
 8002578:	049b      	lsls	r3, r3, #18
 800257a:	4013      	ands	r3, r2
 800257c:	d0f0      	beq.n	8002560 <HAL_RCC_OscConfig+0x5bc>
 800257e:	e070      	b.n	8002662 <HAL_RCC_OscConfig+0x6be>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002580:	4b16      	ldr	r3, [pc, #88]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	4b15      	ldr	r3, [pc, #84]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002586:	491a      	ldr	r1, [pc, #104]	; (80025f0 <HAL_RCC_OscConfig+0x64c>)
 8002588:	400a      	ands	r2, r1
 800258a:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800258c:	4b13      	ldr	r3, [pc, #76]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800258e:	68da      	ldr	r2, [r3, #12]
 8002590:	4b12      	ldr	r3, [pc, #72]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 8002592:	2103      	movs	r1, #3
 8002594:	438a      	bics	r2, r1
 8002596:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8002598:	4b10      	ldr	r3, [pc, #64]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 800259e:	4916      	ldr	r1, [pc, #88]	; (80025f8 <HAL_RCC_OscConfig+0x654>)
 80025a0:	400a      	ands	r2, r1
 80025a2:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025a4:	f7fe fc18 	bl	8000dd8 <HAL_GetTick>
 80025a8:	0003      	movs	r3, r0
 80025aa:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x61c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025ae:	f7fe fc13 	bl	8000dd8 <HAL_GetTick>
 80025b2:	0002      	movs	r2, r0
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e051      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80025c0:	4b06      	ldr	r3, [pc, #24]	; (80025dc <HAL_RCC_OscConfig+0x638>)
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	2380      	movs	r3, #128	; 0x80
 80025c6:	049b      	lsls	r3, r3, #18
 80025c8:	4013      	ands	r3, r2
 80025ca:	d1f0      	bne.n	80025ae <HAL_RCC_OscConfig+0x60a>
 80025cc:	e049      	b.n	8002662 <HAL_RCC_OscConfig+0x6be>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6a1b      	ldr	r3, [r3, #32]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d112      	bne.n	80025fc <HAL_RCC_OscConfig+0x658>
      {
        return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e044      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	40021000 	.word	0x40021000
 80025e0:	40007000 	.word	0x40007000
 80025e4:	00001388 	.word	0x00001388
 80025e8:	efffffff 	.word	0xefffffff
 80025ec:	ffbfffff 	.word	0xffbfffff
 80025f0:	feffffff 	.word	0xfeffffff
 80025f4:	11c1808c 	.word	0x11c1808c
 80025f8:	eefeffff 	.word	0xeefeffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80025fc:	4b1b      	ldr	r3, [pc, #108]	; (800266c <HAL_RCC_OscConfig+0x6c8>)
 80025fe:	68db      	ldr	r3, [r3, #12]
 8002600:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2203      	movs	r2, #3
 8002606:	401a      	ands	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800260c:	429a      	cmp	r2, r3
 800260e:	d126      	bne.n	800265e <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	2270      	movs	r2, #112	; 0x70
 8002614:	401a      	ands	r2, r3
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800261a:	429a      	cmp	r2, r3
 800261c:	d11f      	bne.n	800265e <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	23fe      	movs	r3, #254	; 0xfe
 8002622:	01db      	lsls	r3, r3, #7
 8002624:	401a      	ands	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800262a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800262c:	429a      	cmp	r2, r3
 800262e:	d116      	bne.n	800265e <HAL_RCC_OscConfig+0x6ba>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	23f8      	movs	r3, #248	; 0xf8
 8002634:	039b      	lsls	r3, r3, #14
 8002636:	401a      	ands	r2, r3
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800263c:	429a      	cmp	r2, r3
 800263e:	d10e      	bne.n	800265e <HAL_RCC_OscConfig+0x6ba>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8002640:	697a      	ldr	r2, [r7, #20]
 8002642:	23e0      	movs	r3, #224	; 0xe0
 8002644:	051b      	lsls	r3, r3, #20
 8002646:	401a      	ands	r2, r3
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800264c:	429a      	cmp	r2, r3
 800264e:	d106      	bne.n	800265e <HAL_RCC_OscConfig+0x6ba>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	0f5b      	lsrs	r3, r3, #29
 8002654:	075a      	lsls	r2, r3, #29
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800265a:	429a      	cmp	r2, r3
 800265c:	d001      	beq.n	8002662 <HAL_RCC_OscConfig+0x6be>
        {
          return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e000      	b.n	8002664 <HAL_RCC_OscConfig+0x6c0>
        }
      }
    }
  }
  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	0018      	movs	r0, r3
 8002666:	46bd      	mov	sp, r7
 8002668:	b008      	add	sp, #32
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40021000 	.word	0x40021000

08002670 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b084      	sub	sp, #16
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d101      	bne.n	8002684 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e0e9      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002684:	4b76      	ldr	r3, [pc, #472]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	2207      	movs	r2, #7
 800268a:	4013      	ands	r3, r2
 800268c:	683a      	ldr	r2, [r7, #0]
 800268e:	429a      	cmp	r2, r3
 8002690:	d91e      	bls.n	80026d0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002692:	4b73      	ldr	r3, [pc, #460]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	2207      	movs	r2, #7
 8002698:	4393      	bics	r3, r2
 800269a:	0019      	movs	r1, r3
 800269c:	4b70      	ldr	r3, [pc, #448]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	430a      	orrs	r2, r1
 80026a2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026a4:	f7fe fb98 	bl	8000dd8 <HAL_GetTick>
 80026a8:	0003      	movs	r3, r0
 80026aa:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026ac:	e009      	b.n	80026c2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026ae:	f7fe fb93 	bl	8000dd8 <HAL_GetTick>
 80026b2:	0002      	movs	r2, r0
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	4a6a      	ldr	r2, [pc, #424]	; (8002864 <HAL_RCC_ClockConfig+0x1f4>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d901      	bls.n	80026c2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80026be:	2303      	movs	r3, #3
 80026c0:	e0ca      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80026c2:	4b67      	ldr	r3, [pc, #412]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2207      	movs	r2, #7
 80026c8:	4013      	ands	r3, r2
 80026ca:	683a      	ldr	r2, [r7, #0]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d1ee      	bne.n	80026ae <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	2202      	movs	r2, #2
 80026d6:	4013      	ands	r3, r2
 80026d8:	d015      	beq.n	8002706 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2204      	movs	r2, #4
 80026e0:	4013      	ands	r3, r2
 80026e2:	d006      	beq.n	80026f2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80026e4:	4b60      	ldr	r3, [pc, #384]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 80026e6:	689a      	ldr	r2, [r3, #8]
 80026e8:	4b5f      	ldr	r3, [pc, #380]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 80026ea:	21e0      	movs	r1, #224	; 0xe0
 80026ec:	01c9      	lsls	r1, r1, #7
 80026ee:	430a      	orrs	r2, r1
 80026f0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f2:	4b5d      	ldr	r3, [pc, #372]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	4a5d      	ldr	r2, [pc, #372]	; (800286c <HAL_RCC_ClockConfig+0x1fc>)
 80026f8:	4013      	ands	r3, r2
 80026fa:	0019      	movs	r1, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	4b59      	ldr	r3, [pc, #356]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 8002702:	430a      	orrs	r2, r1
 8002704:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	2201      	movs	r2, #1
 800270c:	4013      	ands	r3, r2
 800270e:	d057      	beq.n	80027c0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	2b01      	cmp	r3, #1
 8002716:	d107      	bne.n	8002728 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002718:	4b53      	ldr	r3, [pc, #332]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	2380      	movs	r3, #128	; 0x80
 800271e:	029b      	lsls	r3, r3, #10
 8002720:	4013      	ands	r3, r2
 8002722:	d12b      	bne.n	800277c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002724:	2301      	movs	r3, #1
 8002726:	e097      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	2b02      	cmp	r3, #2
 800272e:	d107      	bne.n	8002740 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002730:	4b4d      	ldr	r3, [pc, #308]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 8002732:	681a      	ldr	r2, [r3, #0]
 8002734:	2380      	movs	r3, #128	; 0x80
 8002736:	049b      	lsls	r3, r3, #18
 8002738:	4013      	ands	r3, r2
 800273a:	d11f      	bne.n	800277c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800273c:	2301      	movs	r3, #1
 800273e:	e08b      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d107      	bne.n	8002758 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002748:	4b47      	ldr	r3, [pc, #284]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2380      	movs	r3, #128	; 0x80
 800274e:	00db      	lsls	r3, r3, #3
 8002750:	4013      	ands	r3, r2
 8002752:	d113      	bne.n	800277c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	e07f      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	685b      	ldr	r3, [r3, #4]
 800275c:	2b03      	cmp	r3, #3
 800275e:	d106      	bne.n	800276e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002760:	4b41      	ldr	r3, [pc, #260]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 8002762:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002764:	2202      	movs	r2, #2
 8002766:	4013      	ands	r3, r2
 8002768:	d108      	bne.n	800277c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800276a:	2301      	movs	r3, #1
 800276c:	e074      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800276e:	4b3e      	ldr	r3, [pc, #248]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 8002770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002772:	2202      	movs	r2, #2
 8002774:	4013      	ands	r3, r2
 8002776:	d101      	bne.n	800277c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e06d      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800277c:	4b3a      	ldr	r3, [pc, #232]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 800277e:	689b      	ldr	r3, [r3, #8]
 8002780:	2207      	movs	r2, #7
 8002782:	4393      	bics	r3, r2
 8002784:	0019      	movs	r1, r3
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	685a      	ldr	r2, [r3, #4]
 800278a:	4b37      	ldr	r3, [pc, #220]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 800278c:	430a      	orrs	r2, r1
 800278e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002790:	f7fe fb22 	bl	8000dd8 <HAL_GetTick>
 8002794:	0003      	movs	r3, r0
 8002796:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002798:	e009      	b.n	80027ae <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800279a:	f7fe fb1d 	bl	8000dd8 <HAL_GetTick>
 800279e:	0002      	movs	r2, r0
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	1ad3      	subs	r3, r2, r3
 80027a4:	4a2f      	ldr	r2, [pc, #188]	; (8002864 <HAL_RCC_ClockConfig+0x1f4>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d901      	bls.n	80027ae <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80027aa:	2303      	movs	r3, #3
 80027ac:	e054      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ae:	4b2e      	ldr	r3, [pc, #184]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	2238      	movs	r2, #56	; 0x38
 80027b4:	401a      	ands	r2, r3
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	429a      	cmp	r2, r3
 80027be:	d1ec      	bne.n	800279a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80027c0:	4b27      	ldr	r3, [pc, #156]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	2207      	movs	r2, #7
 80027c6:	4013      	ands	r3, r2
 80027c8:	683a      	ldr	r2, [r7, #0]
 80027ca:	429a      	cmp	r2, r3
 80027cc:	d21e      	bcs.n	800280c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027ce:	4b24      	ldr	r3, [pc, #144]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	2207      	movs	r2, #7
 80027d4:	4393      	bics	r3, r2
 80027d6:	0019      	movs	r1, r3
 80027d8:	4b21      	ldr	r3, [pc, #132]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 80027da:	683a      	ldr	r2, [r7, #0]
 80027dc:	430a      	orrs	r2, r1
 80027de:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80027e0:	f7fe fafa 	bl	8000dd8 <HAL_GetTick>
 80027e4:	0003      	movs	r3, r0
 80027e6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027e8:	e009      	b.n	80027fe <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027ea:	f7fe faf5 	bl	8000dd8 <HAL_GetTick>
 80027ee:	0002      	movs	r2, r0
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	4a1b      	ldr	r2, [pc, #108]	; (8002864 <HAL_RCC_ClockConfig+0x1f4>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e02c      	b.n	8002858 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <HAL_RCC_ClockConfig+0x1f0>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	2207      	movs	r2, #7
 8002804:	4013      	ands	r3, r2
 8002806:	683a      	ldr	r2, [r7, #0]
 8002808:	429a      	cmp	r2, r3
 800280a:	d1ee      	bne.n	80027ea <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	2204      	movs	r2, #4
 8002812:	4013      	ands	r3, r2
 8002814:	d009      	beq.n	800282a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002816:	4b14      	ldr	r3, [pc, #80]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	4a15      	ldr	r2, [pc, #84]	; (8002870 <HAL_RCC_ClockConfig+0x200>)
 800281c:	4013      	ands	r3, r2
 800281e:	0019      	movs	r1, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	68da      	ldr	r2, [r3, #12]
 8002824:	4b10      	ldr	r3, [pc, #64]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 8002826:	430a      	orrs	r2, r1
 8002828:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800282a:	f000 f829 	bl	8002880 <HAL_RCC_GetSysClockFreq>
 800282e:	0001      	movs	r1, r0
 8002830:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <HAL_RCC_ClockConfig+0x1f8>)
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	0a1b      	lsrs	r3, r3, #8
 8002836:	220f      	movs	r2, #15
 8002838:	401a      	ands	r2, r3
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <HAL_RCC_ClockConfig+0x204>)
 800283c:	0092      	lsls	r2, r2, #2
 800283e:	58d3      	ldr	r3, [r2, r3]
 8002840:	221f      	movs	r2, #31
 8002842:	4013      	ands	r3, r2
 8002844:	000a      	movs	r2, r1
 8002846:	40da      	lsrs	r2, r3
 8002848:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <HAL_RCC_ClockConfig+0x208>)
 800284a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800284c:	4b0b      	ldr	r3, [pc, #44]	; (800287c <HAL_RCC_ClockConfig+0x20c>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	0018      	movs	r0, r3
 8002852:	f7fe fa65 	bl	8000d20 <HAL_InitTick>
 8002856:	0003      	movs	r3, r0
}
 8002858:	0018      	movs	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	b004      	add	sp, #16
 800285e:	bd80      	pop	{r7, pc}
 8002860:	40022000 	.word	0x40022000
 8002864:	00001388 	.word	0x00001388
 8002868:	40021000 	.word	0x40021000
 800286c:	fffff0ff 	.word	0xfffff0ff
 8002870:	ffff8fff 	.word	0xffff8fff
 8002874:	08002eac 	.word	0x08002eac
 8002878:	20000000 	.word	0x20000000
 800287c:	20000004 	.word	0x20000004

08002880 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b086      	sub	sp, #24
 8002884:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002886:	4b3c      	ldr	r3, [pc, #240]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	2238      	movs	r2, #56	; 0x38
 800288c:	4013      	ands	r3, r2
 800288e:	d10f      	bne.n	80028b0 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002890:	4b39      	ldr	r3, [pc, #228]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	0adb      	lsrs	r3, r3, #11
 8002896:	2207      	movs	r2, #7
 8002898:	4013      	ands	r3, r2
 800289a:	2201      	movs	r2, #1
 800289c:	409a      	lsls	r2, r3
 800289e:	0013      	movs	r3, r2
 80028a0:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80028a2:	6839      	ldr	r1, [r7, #0]
 80028a4:	4835      	ldr	r0, [pc, #212]	; (800297c <HAL_RCC_GetSysClockFreq+0xfc>)
 80028a6:	f7fd fc2d 	bl	8000104 <__udivsi3>
 80028aa:	0003      	movs	r3, r0
 80028ac:	613b      	str	r3, [r7, #16]
 80028ae:	e05d      	b.n	800296c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028b0:	4b31      	ldr	r3, [pc, #196]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	2238      	movs	r2, #56	; 0x38
 80028b6:	4013      	ands	r3, r2
 80028b8:	2b08      	cmp	r3, #8
 80028ba:	d102      	bne.n	80028c2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80028bc:	4b30      	ldr	r3, [pc, #192]	; (8002980 <HAL_RCC_GetSysClockFreq+0x100>)
 80028be:	613b      	str	r3, [r7, #16]
 80028c0:	e054      	b.n	800296c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028c2:	4b2d      	ldr	r3, [pc, #180]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	2238      	movs	r2, #56	; 0x38
 80028c8:	4013      	ands	r3, r2
 80028ca:	2b10      	cmp	r3, #16
 80028cc:	d138      	bne.n	8002940 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80028ce:	4b2a      	ldr	r3, [pc, #168]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028d0:	68db      	ldr	r3, [r3, #12]
 80028d2:	2203      	movs	r2, #3
 80028d4:	4013      	ands	r3, r2
 80028d6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028d8:	4b27      	ldr	r3, [pc, #156]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	2207      	movs	r2, #7
 80028e0:	4013      	ands	r3, r2
 80028e2:	3301      	adds	r3, #1
 80028e4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2b03      	cmp	r3, #3
 80028ea:	d10d      	bne.n	8002908 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028ec:	68b9      	ldr	r1, [r7, #8]
 80028ee:	4824      	ldr	r0, [pc, #144]	; (8002980 <HAL_RCC_GetSysClockFreq+0x100>)
 80028f0:	f7fd fc08 	bl	8000104 <__udivsi3>
 80028f4:	0003      	movs	r3, r0
 80028f6:	0019      	movs	r1, r3
 80028f8:	4b1f      	ldr	r3, [pc, #124]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 80028fa:	68db      	ldr	r3, [r3, #12]
 80028fc:	0a1b      	lsrs	r3, r3, #8
 80028fe:	227f      	movs	r2, #127	; 0x7f
 8002900:	4013      	ands	r3, r2
 8002902:	434b      	muls	r3, r1
 8002904:	617b      	str	r3, [r7, #20]
        break;
 8002906:	e00d      	b.n	8002924 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002908:	68b9      	ldr	r1, [r7, #8]
 800290a:	481c      	ldr	r0, [pc, #112]	; (800297c <HAL_RCC_GetSysClockFreq+0xfc>)
 800290c:	f7fd fbfa 	bl	8000104 <__udivsi3>
 8002910:	0003      	movs	r3, r0
 8002912:	0019      	movs	r1, r3
 8002914:	4b18      	ldr	r3, [pc, #96]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002916:	68db      	ldr	r3, [r3, #12]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	227f      	movs	r2, #127	; 0x7f
 800291c:	4013      	ands	r3, r2
 800291e:	434b      	muls	r3, r1
 8002920:	617b      	str	r3, [r7, #20]
        break;
 8002922:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002924:	4b14      	ldr	r3, [pc, #80]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002926:	68db      	ldr	r3, [r3, #12]
 8002928:	0f5b      	lsrs	r3, r3, #29
 800292a:	2207      	movs	r2, #7
 800292c:	4013      	ands	r3, r2
 800292e:	3301      	adds	r3, #1
 8002930:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8002932:	6879      	ldr	r1, [r7, #4]
 8002934:	6978      	ldr	r0, [r7, #20]
 8002936:	f7fd fbe5 	bl	8000104 <__udivsi3>
 800293a:	0003      	movs	r3, r0
 800293c:	613b      	str	r3, [r7, #16]
 800293e:	e015      	b.n	800296c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002940:	4b0d      	ldr	r3, [pc, #52]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	2238      	movs	r2, #56	; 0x38
 8002946:	4013      	ands	r3, r2
 8002948:	2b20      	cmp	r3, #32
 800294a:	d103      	bne.n	8002954 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800294c:	2380      	movs	r3, #128	; 0x80
 800294e:	021b      	lsls	r3, r3, #8
 8002950:	613b      	str	r3, [r7, #16]
 8002952:	e00b      	b.n	800296c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002954:	4b08      	ldr	r3, [pc, #32]	; (8002978 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	2238      	movs	r2, #56	; 0x38
 800295a:	4013      	ands	r3, r2
 800295c:	2b18      	cmp	r3, #24
 800295e:	d103      	bne.n	8002968 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8002960:	23fa      	movs	r3, #250	; 0xfa
 8002962:	01db      	lsls	r3, r3, #7
 8002964:	613b      	str	r3, [r7, #16]
 8002966:	e001      	b.n	800296c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8002968:	2300      	movs	r3, #0
 800296a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800296c:	693b      	ldr	r3, [r7, #16]
}
 800296e:	0018      	movs	r0, r3
 8002970:	46bd      	mov	sp, r7
 8002972:	b006      	add	sp, #24
 8002974:	bd80      	pop	{r7, pc}
 8002976:	46c0      	nop			; (mov r8, r8)
 8002978:	40021000 	.word	0x40021000
 800297c:	00f42400 	.word	0x00f42400
 8002980:	007a1200 	.word	0x007a1200

08002984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800298c:	2313      	movs	r3, #19
 800298e:	18fb      	adds	r3, r7, r3
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002994:	2312      	movs	r3, #18
 8002996:	18fb      	adds	r3, r7, r3
 8002998:	2200      	movs	r2, #0
 800299a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	2380      	movs	r3, #128	; 0x80
 80029a2:	029b      	lsls	r3, r3, #10
 80029a4:	4013      	ands	r3, r2
 80029a6:	d100      	bne.n	80029aa <HAL_RCCEx_PeriphCLKConfig+0x26>
 80029a8:	e0ad      	b.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    FlagStatus       pwrclkchanged = RESET;
 80029aa:	2011      	movs	r0, #17
 80029ac:	183b      	adds	r3, r7, r0
 80029ae:	2200      	movs	r2, #0
 80029b0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029b2:	4b47      	ldr	r3, [pc, #284]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029b4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029b6:	2380      	movs	r3, #128	; 0x80
 80029b8:	055b      	lsls	r3, r3, #21
 80029ba:	4013      	ands	r3, r2
 80029bc:	d110      	bne.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80029be:	4b44      	ldr	r3, [pc, #272]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029c2:	4b43      	ldr	r3, [pc, #268]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029c4:	2180      	movs	r1, #128	; 0x80
 80029c6:	0549      	lsls	r1, r1, #21
 80029c8:	430a      	orrs	r2, r1
 80029ca:	63da      	str	r2, [r3, #60]	; 0x3c
 80029cc:	4b40      	ldr	r3, [pc, #256]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 80029ce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029d0:	2380      	movs	r3, #128	; 0x80
 80029d2:	055b      	lsls	r3, r3, #21
 80029d4:	4013      	ands	r3, r2
 80029d6:	60bb      	str	r3, [r7, #8]
 80029d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80029da:	183b      	adds	r3, r7, r0
 80029dc:	2201      	movs	r2, #1
 80029de:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029e0:	4b3c      	ldr	r3, [pc, #240]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80029e2:	681a      	ldr	r2, [r3, #0]
 80029e4:	4b3b      	ldr	r3, [pc, #236]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 80029e6:	2180      	movs	r1, #128	; 0x80
 80029e8:	0049      	lsls	r1, r1, #1
 80029ea:	430a      	orrs	r2, r1
 80029ec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80029ee:	f7fe f9f3 	bl	8000dd8 <HAL_GetTick>
 80029f2:	0003      	movs	r3, r0
 80029f4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80029f6:	e00b      	b.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80029f8:	f7fe f9ee 	bl	8000dd8 <HAL_GetTick>
 80029fc:	0002      	movs	r2, r0
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b02      	cmp	r3, #2
 8002a04:	d904      	bls.n	8002a10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8002a06:	2313      	movs	r3, #19
 8002a08:	18fb      	adds	r3, r7, r3
 8002a0a:	2203      	movs	r2, #3
 8002a0c:	701a      	strb	r2, [r3, #0]
        break;
 8002a0e:	e005      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002a10:	4b30      	ldr	r3, [pc, #192]	; (8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x150>)
 8002a12:	681a      	ldr	r2, [r3, #0]
 8002a14:	2380      	movs	r3, #128	; 0x80
 8002a16:	005b      	lsls	r3, r3, #1
 8002a18:	4013      	ands	r3, r2
 8002a1a:	d0ed      	beq.n	80029f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002a1c:	2313      	movs	r3, #19
 8002a1e:	18fb      	adds	r3, r7, r3
 8002a20:	781b      	ldrb	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d15e      	bne.n	8002ae4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002a26:	4b2a      	ldr	r3, [pc, #168]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a28:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a2a:	23c0      	movs	r3, #192	; 0xc0
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	4013      	ands	r3, r2
 8002a30:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d019      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a3c:	697a      	ldr	r2, [r7, #20]
 8002a3e:	429a      	cmp	r2, r3
 8002a40:	d014      	beq.n	8002a6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002a42:	4b23      	ldr	r3, [pc, #140]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a46:	4a24      	ldr	r2, [pc, #144]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002a48:	4013      	ands	r3, r2
 8002a4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002a4c:	4b20      	ldr	r3, [pc, #128]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a50:	4b1f      	ldr	r3, [pc, #124]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a52:	2180      	movs	r1, #128	; 0x80
 8002a54:	0249      	lsls	r1, r1, #9
 8002a56:	430a      	orrs	r2, r1
 8002a58:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002a5a:	4b1d      	ldr	r3, [pc, #116]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002a5e:	4b1c      	ldr	r3, [pc, #112]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a60:	491e      	ldr	r1, [pc, #120]	; (8002adc <HAL_RCCEx_PeriphCLKConfig+0x158>)
 8002a62:	400a      	ands	r2, r1
 8002a64:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002a66:	4b1a      	ldr	r3, [pc, #104]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a68:	697a      	ldr	r2, [r7, #20]
 8002a6a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002a6c:	697b      	ldr	r3, [r7, #20]
 8002a6e:	2201      	movs	r2, #1
 8002a70:	4013      	ands	r3, r2
 8002a72:	d016      	beq.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7fe f9b0 	bl	8000dd8 <HAL_GetTick>
 8002a78:	0003      	movs	r3, r0
 8002a7a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a7c:	e00c      	b.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a7e:	f7fe f9ab 	bl	8000dd8 <HAL_GetTick>
 8002a82:	0002      	movs	r2, r0
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	4a15      	ldr	r2, [pc, #84]	; (8002ae0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d904      	bls.n	8002a98 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002a8e:	2313      	movs	r3, #19
 8002a90:	18fb      	adds	r3, r7, r3
 8002a92:	2203      	movs	r2, #3
 8002a94:	701a      	strb	r2, [r3, #0]
            break;
 8002a96:	e004      	b.n	8002aa2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a98:	4b0d      	ldr	r3, [pc, #52]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d0ed      	beq.n	8002a7e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8002aa2:	2313      	movs	r3, #19
 8002aa4:	18fb      	adds	r3, r7, r3
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d10a      	bne.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002aac:	4b08      	ldr	r3, [pc, #32]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002aae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab0:	4a09      	ldr	r2, [pc, #36]	; (8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x154>)
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	0019      	movs	r1, r3
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002aba:	4b05      	ldr	r3, [pc, #20]	; (8002ad0 <HAL_RCCEx_PeriphCLKConfig+0x14c>)
 8002abc:	430a      	orrs	r2, r1
 8002abe:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ac0:	e016      	b.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002ac2:	2312      	movs	r3, #18
 8002ac4:	18fb      	adds	r3, r7, r3
 8002ac6:	2213      	movs	r2, #19
 8002ac8:	18ba      	adds	r2, r7, r2
 8002aca:	7812      	ldrb	r2, [r2, #0]
 8002acc:	701a      	strb	r2, [r3, #0]
 8002ace:	e00f      	b.n	8002af0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8002ad0:	40021000 	.word	0x40021000
 8002ad4:	40007000 	.word	0x40007000
 8002ad8:	fffffcff 	.word	0xfffffcff
 8002adc:	fffeffff 	.word	0xfffeffff
 8002ae0:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ae4:	2312      	movs	r3, #18
 8002ae6:	18fb      	adds	r3, r7, r3
 8002ae8:	2213      	movs	r2, #19
 8002aea:	18ba      	adds	r2, r7, r2
 8002aec:	7812      	ldrb	r2, [r2, #0]
 8002aee:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002af0:	2311      	movs	r3, #17
 8002af2:	18fb      	adds	r3, r7, r3
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	2b01      	cmp	r3, #1
 8002af8:	d105      	bne.n	8002b06 <HAL_RCCEx_PeriphCLKConfig+0x182>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002afa:	4bb6      	ldr	r3, [pc, #728]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002afc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002afe:	4bb5      	ldr	r3, [pc, #724]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b00:	49b5      	ldr	r1, [pc, #724]	; (8002dd8 <HAL_RCCEx_PeriphCLKConfig+0x454>)
 8002b02:	400a      	ands	r2, r1
 8002b04:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	d009      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002b10:	4bb0      	ldr	r3, [pc, #704]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b14:	2203      	movs	r2, #3
 8002b16:	4393      	bics	r3, r2
 8002b18:	0019      	movs	r1, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685a      	ldr	r2, [r3, #4]
 8002b1e:	4bad      	ldr	r3, [pc, #692]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b20:	430a      	orrs	r2, r1
 8002b22:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2202      	movs	r2, #2
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d009      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002b2e:	4ba9      	ldr	r3, [pc, #676]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b32:	220c      	movs	r2, #12
 8002b34:	4393      	bics	r3, r2
 8002b36:	0019      	movs	r1, r3
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689a      	ldr	r2, [r3, #8]
 8002b3c:	4ba5      	ldr	r3, [pc, #660]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b3e:	430a      	orrs	r2, r1
 8002b40:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART2SEL */

#if defined(RCC_CCIPR_USART3SEL)
  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2204      	movs	r2, #4
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d009      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002b4c:	4ba1      	ldr	r3, [pc, #644]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b50:	2230      	movs	r2, #48	; 0x30
 8002b52:	4393      	bics	r3, r2
 8002b54:	0019      	movs	r1, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	4b9e      	ldr	r3, [pc, #632]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	2210      	movs	r2, #16
 8002b66:	4013      	ands	r3, r2
 8002b68:	d009      	beq.n	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002b6a:	4b9a      	ldr	r3, [pc, #616]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b6e:	4a9b      	ldr	r2, [pc, #620]	; (8002ddc <HAL_RCCEx_PeriphCLKConfig+0x458>)
 8002b70:	4013      	ands	r3, r2
 8002b72:	0019      	movs	r1, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	691a      	ldr	r2, [r3, #16]
 8002b78:	4b96      	ldr	r3, [pc, #600]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART1 */

#if defined(LPUART2)
  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	2380      	movs	r3, #128	; 0x80
 8002b84:	015b      	lsls	r3, r3, #5
 8002b86:	4013      	ands	r3, r2
 8002b88:	d009      	beq.n	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 8002b8a:	4b92      	ldr	r3, [pc, #584]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b8e:	4a94      	ldr	r2, [pc, #592]	; (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	0019      	movs	r1, r3
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	695a      	ldr	r2, [r3, #20]
 8002b98:	4b8e      	ldr	r3, [pc, #568]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002b9a:	430a      	orrs	r2, r1
 8002b9c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681a      	ldr	r2, [r3, #0]
 8002ba2:	2380      	movs	r3, #128	; 0x80
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4013      	ands	r3, r2
 8002ba8:	d009      	beq.n	8002bbe <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002baa:	4b8a      	ldr	r3, [pc, #552]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bae:	4a8d      	ldr	r2, [pc, #564]	; (8002de4 <HAL_RCCEx_PeriphCLKConfig+0x460>)
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	0019      	movs	r1, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002bb8:	4b86      	ldr	r3, [pc, #536]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bba:	430a      	orrs	r2, r1
 8002bbc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	2380      	movs	r3, #128	; 0x80
 8002bc4:	00db      	lsls	r3, r3, #3
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	d009      	beq.n	8002bde <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002bca:	4b82      	ldr	r3, [pc, #520]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bce:	4a86      	ldr	r2, [pc, #536]	; (8002de8 <HAL_RCCEx_PeriphCLKConfig+0x464>)
 8002bd0:	4013      	ands	r3, r2
 8002bd2:	0019      	movs	r1, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bd8:	4b7e      	ldr	r3, [pc, #504]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2220      	movs	r2, #32
 8002be4:	4013      	ands	r3, r2
 8002be6:	d009      	beq.n	8002bfc <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002be8:	4b7a      	ldr	r3, [pc, #488]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bec:	4a7f      	ldr	r2, [pc, #508]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002bee:	4013      	ands	r3, r2
 8002bf0:	0019      	movs	r1, r3
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	699a      	ldr	r2, [r3, #24]
 8002bf6:	4b77      	ldr	r3, [pc, #476]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_I2C2SEL)
  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2240      	movs	r2, #64	; 0x40
 8002c02:	4013      	ands	r3, r2
 8002c04:	d009      	beq.n	8002c1a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c06:	4b73      	ldr	r3, [pc, #460]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c0a:	4a79      	ldr	r2, [pc, #484]	; (8002df0 <HAL_RCCEx_PeriphCLKConfig+0x46c>)
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	0019      	movs	r1, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	69da      	ldr	r2, [r3, #28]
 8002c14:	4b6f      	ldr	r3, [pc, #444]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c16:	430a      	orrs	r2, r1
 8002c18:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	2380      	movs	r3, #128	; 0x80
 8002c20:	01db      	lsls	r3, r3, #7
 8002c22:	4013      	ands	r3, r2
 8002c24:	d015      	beq.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c26:	4b6b      	ldr	r3, [pc, #428]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c2a:	009b      	lsls	r3, r3, #2
 8002c2c:	0899      	lsrs	r1, r3, #2
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c32:	4b68      	ldr	r3, [pc, #416]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c34:	430a      	orrs	r2, r1
 8002c36:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c3c:	2380      	movs	r3, #128	; 0x80
 8002c3e:	05db      	lsls	r3, r3, #23
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d106      	bne.n	8002c52 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002c44:	4b63      	ldr	r3, [pc, #396]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c46:	68da      	ldr	r2, [r3, #12]
 8002c48:	4b62      	ldr	r3, [pc, #392]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c4a:	2180      	movs	r1, #128	; 0x80
 8002c4c:	0249      	lsls	r1, r1, #9
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	031b      	lsls	r3, r3, #12
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d009      	beq.n	8002c72 <HAL_RCCEx_PeriphCLKConfig+0x2ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002c5e:	4b5d      	ldr	r3, [pc, #372]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c62:	2240      	movs	r2, #64	; 0x40
 8002c64:	4393      	bics	r3, r2
 8002c66:	0019      	movs	r1, r3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002c6c:	4b59      	ldr	r3, [pc, #356]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	2380      	movs	r3, #128	; 0x80
 8002c78:	039b      	lsls	r3, r3, #14
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	d016      	beq.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002c7e:	4b55      	ldr	r3, [pc, #340]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c82:	4a5c      	ldr	r2, [pc, #368]	; (8002df4 <HAL_RCCEx_PeriphCLKConfig+0x470>)
 8002c84:	4013      	ands	r3, r2
 8002c86:	0019      	movs	r1, r3
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c8c:	4b51      	ldr	r3, [pc, #324]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002c8e:	430a      	orrs	r2, r1
 8002c90:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c96:	2380      	movs	r3, #128	; 0x80
 8002c98:	03db      	lsls	r3, r3, #15
 8002c9a:	429a      	cmp	r2, r3
 8002c9c:	d106      	bne.n	8002cac <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002c9e:	4b4d      	ldr	r3, [pc, #308]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ca0:	68da      	ldr	r2, [r3, #12]
 8002ca2:	4b4c      	ldr	r3, [pc, #304]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002ca4:	2180      	movs	r1, #128	; 0x80
 8002ca6:	0449      	lsls	r1, r1, #17
 8002ca8:	430a      	orrs	r2, r1
 8002caa:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	2380      	movs	r3, #128	; 0x80
 8002cb2:	03db      	lsls	r3, r3, #15
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	d016      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x362>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002cb8:	4b46      	ldr	r3, [pc, #280]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cbc:	4a4e      	ldr	r2, [pc, #312]	; (8002df8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8002cbe:	4013      	ands	r3, r2
 8002cc0:	0019      	movs	r1, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cc6:	4b43      	ldr	r3, [pc, #268]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cc8:	430a      	orrs	r2, r1
 8002cca:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002cd0:	2380      	movs	r3, #128	; 0x80
 8002cd2:	045b      	lsls	r3, r3, #17
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d106      	bne.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002cd8:	4b3e      	ldr	r3, [pc, #248]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cda:	68da      	ldr	r2, [r3, #12]
 8002cdc:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cde:	2180      	movs	r1, #128	; 0x80
 8002ce0:	0449      	lsls	r1, r1, #17
 8002ce2:	430a      	orrs	r2, r1
 8002ce4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	2380      	movs	r3, #128	; 0x80
 8002cec:	011b      	lsls	r3, r3, #4
 8002cee:	4013      	ands	r3, r2
 8002cf0:	d014      	beq.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002cf2:	4b38      	ldr	r3, [pc, #224]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002cf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cf6:	2203      	movs	r2, #3
 8002cf8:	4393      	bics	r3, r2
 8002cfa:	0019      	movs	r1, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6a1a      	ldr	r2, [r3, #32]
 8002d00:	4b34      	ldr	r3, [pc, #208]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d02:	430a      	orrs	r2, r1
 8002d04:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6a1b      	ldr	r3, [r3, #32]
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d106      	bne.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002d0e:	4b31      	ldr	r3, [pc, #196]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d10:	68da      	ldr	r2, [r3, #12]
 8002d12:	4b30      	ldr	r3, [pc, #192]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d14:	2180      	movs	r1, #128	; 0x80
 8002d16:	0249      	lsls	r1, r1, #9
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(RCC_CCIPR2_I2S2SEL)
  /*-------------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	019b      	lsls	r3, r3, #6
 8002d24:	4013      	ands	r3, r2
 8002d26:	d014      	beq.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002d28:	4b2a      	ldr	r3, [pc, #168]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d2c:	220c      	movs	r2, #12
 8002d2e:	4393      	bics	r3, r2
 8002d30:	0019      	movs	r1, r3
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d36:	4b27      	ldr	r3, [pc, #156]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d106      	bne.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002d44:	4b23      	ldr	r3, [pc, #140]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d46:	68da      	ldr	r2, [r3, #12]
 8002d48:	4b22      	ldr	r3, [pc, #136]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d4a:	2180      	movs	r1, #128	; 0x80
 8002d4c:	0249      	lsls	r1, r1, #9
 8002d4e:	430a      	orrs	r2, r1
 8002d50:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR2_I2S2SEL */

#if defined(STM32G0C1xx) || defined(STM32G0B1xx)  || defined(STM32G0B0xx)
  /*-------------------------- USB clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	2380      	movs	r3, #128	; 0x80
 8002d58:	045b      	lsls	r3, r3, #17
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d016      	beq.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x408>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d5e:	4b1d      	ldr	r3, [pc, #116]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d62:	4a22      	ldr	r2, [pc, #136]	; (8002dec <HAL_RCCEx_PeriphCLKConfig+0x468>)
 8002d64:	4013      	ands	r3, r2
 8002d66:	0019      	movs	r1, r3
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d6c:	4b19      	ldr	r3, [pc, #100]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d6e:	430a      	orrs	r2, r1
 8002d70:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002d76:	2380      	movs	r3, #128	; 0x80
 8002d78:	019b      	lsls	r3, r3, #6
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d106      	bne.n	8002d8c <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002d7e:	4b15      	ldr	r3, [pc, #84]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	4b14      	ldr	r3, [pc, #80]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d84:	2180      	movs	r1, #128	; 0x80
 8002d86:	0449      	lsls	r1, r1, #17
 8002d88:	430a      	orrs	r2, r1
 8002d8a:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32G0C1xx || STM32G0B1xx || STM32G0B0xx */

#if defined(FDCAN1) || defined(FDCAN2)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	2380      	movs	r3, #128	; 0x80
 8002d92:	049b      	lsls	r3, r3, #18
 8002d94:	4013      	ands	r3, r2
 8002d96:	d016      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002d98:	4b0e      	ldr	r3, [pc, #56]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002d9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d9c:	4a10      	ldr	r2, [pc, #64]	; (8002de0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8002d9e:	4013      	ands	r3, r2
 8002da0:	0019      	movs	r1, r3
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002da6:	4b0b      	ldr	r3, [pc, #44]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002da8:	430a      	orrs	r2, r1
 8002daa:	659a      	str	r2, [r3, #88]	; 0x58

    if (PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002db0:	2380      	movs	r3, #128	; 0x80
 8002db2:	005b      	lsls	r3, r3, #1
 8002db4:	429a      	cmp	r2, r3
 8002db6:	d106      	bne.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002db8:	4b06      	ldr	r3, [pc, #24]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 8002dbe:	2180      	movs	r1, #128	; 0x80
 8002dc0:	0449      	lsls	r1, r1, #17
 8002dc2:	430a      	orrs	r2, r1
 8002dc4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002dc6:	2312      	movs	r3, #18
 8002dc8:	18fb      	adds	r3, r7, r3
 8002dca:	781b      	ldrb	r3, [r3, #0]
}
 8002dcc:	0018      	movs	r0, r3
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	b006      	add	sp, #24
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	40021000 	.word	0x40021000
 8002dd8:	efffffff 	.word	0xefffffff
 8002ddc:	fffff3ff 	.word	0xfffff3ff
 8002de0:	fffffcff 	.word	0xfffffcff
 8002de4:	fff3ffff 	.word	0xfff3ffff
 8002de8:	ffcfffff 	.word	0xffcfffff
 8002dec:	ffffcfff 	.word	0xffffcfff
 8002df0:	ffff3fff 	.word	0xffff3fff
 8002df4:	ffbfffff 	.word	0xffbfffff
 8002df8:	feffffff 	.word	0xfeffffff

08002dfc <__libc_init_array>:
 8002dfc:	b570      	push	{r4, r5, r6, lr}
 8002dfe:	2600      	movs	r6, #0
 8002e00:	4d0c      	ldr	r5, [pc, #48]	; (8002e34 <__libc_init_array+0x38>)
 8002e02:	4c0d      	ldr	r4, [pc, #52]	; (8002e38 <__libc_init_array+0x3c>)
 8002e04:	1b64      	subs	r4, r4, r5
 8002e06:	10a4      	asrs	r4, r4, #2
 8002e08:	42a6      	cmp	r6, r4
 8002e0a:	d109      	bne.n	8002e20 <__libc_init_array+0x24>
 8002e0c:	2600      	movs	r6, #0
 8002e0e:	f000 f821 	bl	8002e54 <_init>
 8002e12:	4d0a      	ldr	r5, [pc, #40]	; (8002e3c <__libc_init_array+0x40>)
 8002e14:	4c0a      	ldr	r4, [pc, #40]	; (8002e40 <__libc_init_array+0x44>)
 8002e16:	1b64      	subs	r4, r4, r5
 8002e18:	10a4      	asrs	r4, r4, #2
 8002e1a:	42a6      	cmp	r6, r4
 8002e1c:	d105      	bne.n	8002e2a <__libc_init_array+0x2e>
 8002e1e:	bd70      	pop	{r4, r5, r6, pc}
 8002e20:	00b3      	lsls	r3, r6, #2
 8002e22:	58eb      	ldr	r3, [r5, r3]
 8002e24:	4798      	blx	r3
 8002e26:	3601      	adds	r6, #1
 8002e28:	e7ee      	b.n	8002e08 <__libc_init_array+0xc>
 8002e2a:	00b3      	lsls	r3, r6, #2
 8002e2c:	58eb      	ldr	r3, [r5, r3]
 8002e2e:	4798      	blx	r3
 8002e30:	3601      	adds	r6, #1
 8002e32:	e7f2      	b.n	8002e1a <__libc_init_array+0x1e>
 8002e34:	08002eec 	.word	0x08002eec
 8002e38:	08002eec 	.word	0x08002eec
 8002e3c:	08002eec 	.word	0x08002eec
 8002e40:	08002ef0 	.word	0x08002ef0

08002e44 <memset>:
 8002e44:	0003      	movs	r3, r0
 8002e46:	1882      	adds	r2, r0, r2
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d100      	bne.n	8002e4e <memset+0xa>
 8002e4c:	4770      	bx	lr
 8002e4e:	7019      	strb	r1, [r3, #0]
 8002e50:	3301      	adds	r3, #1
 8002e52:	e7f9      	b.n	8002e48 <memset+0x4>

08002e54 <_init>:
 8002e54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e56:	46c0      	nop			; (mov r8, r8)
 8002e58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e5a:	bc08      	pop	{r3}
 8002e5c:	469e      	mov	lr, r3
 8002e5e:	4770      	bx	lr

08002e60 <_fini>:
 8002e60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002e66:	bc08      	pop	{r3}
 8002e68:	469e      	mov	lr, r3
 8002e6a:	4770      	bx	lr
