
// Generated by Cadence Genus(TM) Synthesis Solution 20.11-s111_1
// Generated on: May 15 2025 06:31:51 EDT (May 15 2025 10:31:51 UTC)

// Verification Directory fv/mcs4_pad_frame 

module mcs4_pad_frame(VDD0, VDD1, VSS, VDD_IOR, VSS_IOR, sysclk,
     poc_pad, clear_pad, p_out, io_pad);
  input sysclk, poc_pad, clear_pad;
  output [9:0] p_out;
  output [7:0] io_pad;
  inout VDD0, VDD1, VSS, VDD_IOR, VSS_IOR;
  wire sysclk, poc_pad, clear_pad;
  wire [9:0] p_out;
  wire [7:0] io_pad;
  wire VDD0, VDD1, VSS, VDD_IOR, VSS_IOR;
  wire [7:0] io_pad_w;
  wire [9:0] p_out_w;
  wire [3:0] mcs4_core_ram_0_opa;
  wire [3:0] mcs4_core_i4004_id_board_opa;
  wire [3:0] mcs4_core_i4004_id_board_opr;
  wire [3:0] mcs4_core_data_out;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[9] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[16] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[14] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[15] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[17] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[19] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[11] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[13] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[6] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[7] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[0] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[1] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[2] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[3] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[4] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[5] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[8] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram1_ram_array[8] ;
  wire [3:0] \mcs4_core_ram_0_ram0_ram_array[18] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[8] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[10] ;
  wire [3:0] \mcs4_core_ram_0_ram3_ram_array[12] ;
  wire [3:0] \mcs4_core_ram_0_ram2_ram_array[8] ;
  wire [4:0] mcs4_core_ram_0_ram_addr;
  wire [3:0] mcs4_core_ram_0_char_num;
  wire [4:0] mcs4_core_ram_0_rfsh_addr;
  wire [3:0] mcs4_core_i4004_alu_board_acc_out;
  wire [3:0] mcs4_core_i4004_tio_board_data_o;
  wire [1:0] mcs4_core_ram_0_reg_num;
  wire [3:0] mcs4_core_i4004_data;
  wire [11:0] mcs4_core_i4004_ip_board_dram_temp;
  wire [7:0] mcs4_core_i4004_sp_board_dram_temp;
  wire [3:0] mcs4_core_data_pad;
  wire [4:0] mcs4_core_clockgen_clockdiv;
  wire [3:0] mcs4_core_i4004_alu_board_acc;
  wire [3:0] mcs4_core_i4004_alu_board_tmp;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[0] ;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[1] ;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[2] ;
  wire [11:0] \mcs4_core_i4004_ip_board_dram_array[3] ;
  wire [3:0] mcs4_core_i4004_ip_board_incr_in;
  wire [3:0] mcs4_core_i4004_sp_board_din_n;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[0] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[1] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[2] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[3] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[4] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[5] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[6] ;
  wire [7:0] \mcs4_core_i4004_sp_board_dram_array[7] ;
  wire [2:0] mcs4_core_i4004_sp_board_reg_rfsh;
  wire [3:0] mcs4_core_oport;
  wire [4:0] mcs4_core_ram_0_rfsh_next;
  wire [3:0] mcs4_core_shiftreg_cp_delay;
  wire [1:0] mcs4_core_i4004_ip_board_row;
  wire [2:0] mcs4_core_i4004_sp_board_row;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, clear_pad_w, mcs4_core_clk1_pad;
  wire mcs4_core_clk2_pad, mcs4_core_cmrom_pad, mcs4_core_data_dir,
       mcs4_core_i4004_a12, mcs4_core_i4004_a22, mcs4_core_i4004_a32,
       mcs4_core_i4004_acc_0, mcs4_core_i4004_alu_board_cy;
  wire mcs4_core_i4004_alu_board_n0403,
       mcs4_core_i4004_alu_board_n0846,
       mcs4_core_i4004_alu_board_n0848,
       mcs4_core_i4004_alu_board_n_105,
       mcs4_core_i4004_alu_board_n_177,
       mcs4_core_i4004_alu_board_n_189,
       mcs4_core_i4004_alu_board_n_201, mcs4_core_i4004_alu_board_n_340;
  wire mcs4_core_i4004_alu_board_n_351,
       mcs4_core_i4004_alu_board_n_352,
       mcs4_core_i4004_alu_board_n_353,
       mcs4_core_i4004_alu_board_n_354,
       mcs4_core_i4004_alu_board_n_355,
       mcs4_core_i4004_alu_board_n_356,
       mcs4_core_i4004_alu_board_n_357, mcs4_core_i4004_alu_board_n_358;
  wire mcs4_core_i4004_alu_board_n_359,
       mcs4_core_i4004_alu_board_n_361,
       mcs4_core_i4004_alu_board_n_362,
       mcs4_core_i4004_alu_board_n_363,
       mcs4_core_i4004_alu_board_n_367, mcs4_core_i4004_com_n,
       mcs4_core_i4004_cy_1, mcs4_core_i4004_dc;
  wire mcs4_core_i4004_id_board_iac, mcs4_core_i4004_id_board_n_36,
       mcs4_core_i4004_id_board_n_41, mcs4_core_i4004_id_board_n_43,
       mcs4_core_i4004_id_board_n_44, mcs4_core_i4004_id_board_n_46,
       mcs4_core_i4004_id_board_n_119, mcs4_core_i4004_id_board_n_305;
  wire mcs4_core_i4004_id_board_n_315, mcs4_core_i4004_id_board_n_332,
       mcs4_core_i4004_id_board_n_341, mcs4_core_i4004_id_board_n_356,
       mcs4_core_i4004_id_board_n_386, mcs4_core_i4004_id_board_n_399,
       mcs4_core_i4004_id_board_n_403, mcs4_core_i4004_id_board_n_408;
  wire mcs4_core_i4004_id_board_n_436, mcs4_core_i4004_id_board_n_437,
       mcs4_core_i4004_id_board_n_439, mcs4_core_i4004_id_board_n_440,
       mcs4_core_i4004_id_board_n_441, mcs4_core_i4004_id_board_n_442,
       mcs4_core_i4004_id_board_n_443, mcs4_core_i4004_id_board_n_444;
  wire mcs4_core_i4004_id_board_n_445, mcs4_core_i4004_id_board_n_446,
       mcs4_core_i4004_id_board_n_447, mcs4_core_i4004_id_board_tcc,
       mcs4_core_i4004_ip_board_addr_ptr_0_master,
       mcs4_core_i4004_ip_board_addr_ptr_0_slave,
       mcs4_core_i4004_ip_board_addr_ptr_1_master,
       mcs4_core_i4004_ip_board_addr_ptr_1_slave;
  wire mcs4_core_i4004_ip_board_addr_rfsh_0_master,
       mcs4_core_i4004_ip_board_addr_rfsh_0_slave,
       mcs4_core_i4004_ip_board_addr_rfsh_1_master,
       mcs4_core_i4004_ip_board_addr_rfsh_1_slave,
       mcs4_core_i4004_ip_board_carry_in,
       mcs4_core_i4004_ip_board_carry_out,
       mcs4_core_i4004_ip_board_n_343, mcs4_core_i4004_ip_board_n_344;
  wire mcs4_core_i4004_ip_board_n_345, mcs4_core_i4004_ip_board_n_346,
       mcs4_core_i4004_ip_board_n_347, mcs4_core_i4004_m12,
       mcs4_core_i4004_m22, mcs4_core_i4004_ope_n, mcs4_core_i4004_poc,
       mcs4_core_i4004_sp_board_n_304;
  wire mcs4_core_i4004_sp_board_n_305,
       mcs4_core_i4004_sp_board_reg_rfsh_0_master,
       mcs4_core_i4004_sp_board_reg_rfsh_1_master,
       mcs4_core_i4004_sp_board_reg_rfsh_2_master,
       mcs4_core_i4004_tio_board_L, mcs4_core_i4004_tio_board_n0700,
       mcs4_core_i4004_tio_board_n_108, mcs4_core_i4004_tio_board_n_111;
  wire mcs4_core_i4004_tio_board_n_112,
       mcs4_core_i4004_tio_board_n_113,
       mcs4_core_i4004_tio_board_timing_generator_a_63,
       mcs4_core_i4004_tio_board_timing_generator_a_64,
       mcs4_core_i4004_tio_board_timing_generator_a_65,
       mcs4_core_i4004_tio_board_timing_generator_m_66,
       mcs4_core_i4004_tio_board_timing_generator_m_67,
       mcs4_core_i4004_tio_board_timing_generator_x_68;
  wire mcs4_core_i4004_tio_board_timing_generator_x_69,
       mcs4_core_i4004_tio_board_timing_generator_x_70,
       mcs4_core_i4004_x12, mcs4_core_i4004_x21_clk2,
       mcs4_core_i4004_x22, mcs4_core_i4004_x31_clk2,
       mcs4_core_i4004_x32, mcs4_core_n_15022;
  wire mcs4_core_n_15056, mcs4_core_n_15067, mcs4_core_n_15069,
       mcs4_core_n_15391, mcs4_core_n_15405, mcs4_core_n_15408,
       mcs4_core_n_15414, mcs4_core_n_15421;
  wire mcs4_core_n_15439, mcs4_core_n_15440, mcs4_core_n_15442,
       mcs4_core_n_15444, mcs4_core_n_15445, mcs4_core_n_15451,
       mcs4_core_n_15456, mcs4_core_n_15458;
  wire mcs4_core_n_15459, mcs4_core_n_15462, mcs4_core_n_15464,
       mcs4_core_n_15466, mcs4_core_n_15471, mcs4_core_n_15799,
       mcs4_core_n_15802, mcs4_core_n_15804;
  wire mcs4_core_n_15807, mcs4_core_n_15809, mcs4_core_n_15812,
       mcs4_core_n_15815, mcs4_core_n_15818, mcs4_core_n_15823,
       mcs4_core_n_15825, mcs4_core_n_15826;
  wire mcs4_core_n_15828, mcs4_core_n_15830, mcs4_core_n_15834,
       mcs4_core_n_15837, mcs4_core_n_15842, mcs4_core_n_15848,
       mcs4_core_n_15852, mcs4_core_n_15853;
  wire mcs4_core_n_15854, mcs4_core_n_15857, mcs4_core_n_15863,
       mcs4_core_n_15864, mcs4_core_n_15865, mcs4_core_n_15867,
       mcs4_core_n_15872, mcs4_core_n_15874;
  wire mcs4_core_n_15875, mcs4_core_n_15876, mcs4_core_n_15877,
       mcs4_core_n_15878, mcs4_core_n_15881, mcs4_core_n_15886,
       mcs4_core_n_15887, mcs4_core_n_15889;
  wire mcs4_core_n_15890, mcs4_core_n_15892, mcs4_core_n_15893,
       mcs4_core_n_15894, mcs4_core_n_15896, mcs4_core_n_15898,
       mcs4_core_n_15900, mcs4_core_n_15901;
  wire mcs4_core_n_15905, mcs4_core_n_15907, mcs4_core_n_15910,
       mcs4_core_n_15911, mcs4_core_n_15912, mcs4_core_n_15913,
       mcs4_core_n_15917, mcs4_core_n_15918;
  wire mcs4_core_n_15921, mcs4_core_n_15931, mcs4_core_n_15932,
       mcs4_core_n_15933, mcs4_core_n_15935, mcs4_core_n_15942,
       mcs4_core_n_15944, mcs4_core_n_15946;
  wire mcs4_core_n_15949, mcs4_core_n_15951, mcs4_core_n_15956,
       mcs4_core_n_15957, mcs4_core_n_15958, mcs4_core_n_15959,
       mcs4_core_n_15960, mcs4_core_n_15961;
  wire mcs4_core_n_15964, mcs4_core_n_15972, mcs4_core_n_15973,
       mcs4_core_n_15974, mcs4_core_n_15975, mcs4_core_n_15976,
       mcs4_core_n_15977, mcs4_core_n_15978;
  wire mcs4_core_n_15979, mcs4_core_n_15980, mcs4_core_n_15981,
       mcs4_core_n_15982, mcs4_core_n_15984, mcs4_core_n_15985,
       mcs4_core_n_15987, mcs4_core_n_15999;
  wire mcs4_core_n_16020, mcs4_core_n_16022, mcs4_core_n_16025,
       mcs4_core_n_21871, mcs4_core_n_21875, mcs4_core_n_21876,
       mcs4_core_n_21880, mcs4_core_n_21881;
  wire mcs4_core_n_21882, mcs4_core_n_21884, mcs4_core_n_21886,
       mcs4_core_n_21888, mcs4_core_n_21889, mcs4_core_n_21890,
       mcs4_core_n_21891, mcs4_core_n_21892;
  wire mcs4_core_n_21893, mcs4_core_n_21895, mcs4_core_n_21896,
       mcs4_core_n_21900, mcs4_core_n_21901, mcs4_core_n_21902,
       mcs4_core_n_21903, mcs4_core_n_21904;
  wire mcs4_core_n_21905, mcs4_core_n_21906, mcs4_core_n_21907,
       mcs4_core_n_21908, mcs4_core_n_21909, mcs4_core_n_21910,
       mcs4_core_n_21911, mcs4_core_n_21912;
  wire mcs4_core_n_21913, mcs4_core_n_21914, mcs4_core_n_21915,
       mcs4_core_n_21916, mcs4_core_n_21917, mcs4_core_n_21918,
       mcs4_core_n_21919, mcs4_core_n_21920;
  wire mcs4_core_n_21921, mcs4_core_n_21922, mcs4_core_n_21923,
       mcs4_core_n_21925, mcs4_core_n_21927, mcs4_core_n_21928,
       mcs4_core_n_21929, mcs4_core_n_21930;
  wire mcs4_core_n_21932, mcs4_core_n_21933, mcs4_core_n_21934,
       mcs4_core_n_21935, mcs4_core_n_21936, mcs4_core_n_21937,
       mcs4_core_n_21938, mcs4_core_n_21939;
  wire mcs4_core_n_21940, mcs4_core_n_21941, mcs4_core_n_21942,
       mcs4_core_n_21943, mcs4_core_n_21944, mcs4_core_n_21945,
       mcs4_core_n_21946, mcs4_core_n_21947;
  wire mcs4_core_n_21948, mcs4_core_n_21949, mcs4_core_n_21950,
       mcs4_core_n_21951, mcs4_core_n_21952, mcs4_core_n_21953,
       mcs4_core_n_21954, mcs4_core_n_21955;
  wire mcs4_core_n_21956, mcs4_core_n_21959, mcs4_core_n_21962,
       mcs4_core_n_21963, mcs4_core_n_21964, mcs4_core_n_21965,
       mcs4_core_n_21967, mcs4_core_n_21968;
  wire mcs4_core_n_21969, mcs4_core_n_21972, mcs4_core_n_21973,
       mcs4_core_n_21974, mcs4_core_n_21975, mcs4_core_n_21976,
       mcs4_core_n_21977, mcs4_core_n_21978;
  wire mcs4_core_n_21979, mcs4_core_n_21982, mcs4_core_n_21983,
       mcs4_core_n_21986, mcs4_core_n_21989, mcs4_core_n_21990,
       mcs4_core_n_21991, mcs4_core_n_21993;
  wire mcs4_core_n_21995, mcs4_core_n_21996, mcs4_core_n_21997,
       mcs4_core_n_21998, mcs4_core_n_21999, mcs4_core_n_22000,
       mcs4_core_n_22001, mcs4_core_n_22002;
  wire mcs4_core_n_22004, mcs4_core_n_22005, mcs4_core_n_22007,
       mcs4_core_n_22008, mcs4_core_n_22011, mcs4_core_n_22012,
       mcs4_core_n_22013, mcs4_core_n_22014;
  wire mcs4_core_n_22015, mcs4_core_n_22016, mcs4_core_n_22017,
       mcs4_core_n_22018, mcs4_core_n_22019, mcs4_core_n_22020,
       mcs4_core_n_22021, mcs4_core_n_22022;
  wire mcs4_core_n_22023, mcs4_core_n_22024, mcs4_core_n_22025,
       mcs4_core_n_22026, mcs4_core_n_22027, mcs4_core_n_22028,
       mcs4_core_n_22029, mcs4_core_n_22030;
  wire mcs4_core_n_22031, mcs4_core_n_22032, mcs4_core_n_22033,
       mcs4_core_n_22034, mcs4_core_n_22035, mcs4_core_n_22036,
       mcs4_core_n_22037, mcs4_core_n_22038;
  wire mcs4_core_n_22039, mcs4_core_n_22040, mcs4_core_n_22041,
       mcs4_core_n_22042, mcs4_core_n_22043, mcs4_core_n_22044,
       mcs4_core_n_22045, mcs4_core_n_22046;
  wire mcs4_core_n_22047, mcs4_core_n_22048, mcs4_core_n_22049,
       mcs4_core_n_22050, mcs4_core_n_22051, mcs4_core_n_22052,
       mcs4_core_n_22053, mcs4_core_n_22054;
  wire mcs4_core_n_22055, mcs4_core_n_22056, mcs4_core_n_22057,
       mcs4_core_n_22058, mcs4_core_n_22059, mcs4_core_n_22060,
       mcs4_core_n_22061, mcs4_core_n_22062;
  wire mcs4_core_n_22063, mcs4_core_n_22064, mcs4_core_n_22065,
       mcs4_core_n_22066, mcs4_core_n_22067, mcs4_core_n_22068,
       mcs4_core_n_22069, mcs4_core_n_22070;
  wire mcs4_core_n_22071, mcs4_core_n_22072, mcs4_core_n_22073,
       mcs4_core_n_22074, mcs4_core_n_22075, mcs4_core_n_22076,
       mcs4_core_n_22077, mcs4_core_n_22078;
  wire mcs4_core_n_22079, mcs4_core_n_22080, mcs4_core_n_22081,
       mcs4_core_n_22082, mcs4_core_n_22083, mcs4_core_n_22084,
       mcs4_core_n_22085, mcs4_core_n_22086;
  wire mcs4_core_n_22087, mcs4_core_n_22088, mcs4_core_n_22089,
       mcs4_core_n_22090, mcs4_core_n_22091, mcs4_core_n_22092,
       mcs4_core_n_22093, mcs4_core_n_22094;
  wire mcs4_core_n_22095, mcs4_core_n_22096, mcs4_core_n_22097,
       mcs4_core_n_22098, mcs4_core_n_22099, mcs4_core_n_22100,
       mcs4_core_n_22101, mcs4_core_n_22102;
  wire mcs4_core_n_22103, mcs4_core_n_22104, mcs4_core_n_22105,
       mcs4_core_n_22106, mcs4_core_n_22107, mcs4_core_n_22108,
       mcs4_core_n_22109, mcs4_core_n_22110;
  wire mcs4_core_n_22111, mcs4_core_n_22112, mcs4_core_n_22113,
       mcs4_core_n_22114, mcs4_core_n_22115, mcs4_core_n_22116,
       mcs4_core_n_22117, mcs4_core_n_22118;
  wire mcs4_core_n_22119, mcs4_core_n_22120, mcs4_core_n_22121,
       mcs4_core_n_22122, mcs4_core_n_22123, mcs4_core_n_22124,
       mcs4_core_n_22125, mcs4_core_n_22126;
  wire mcs4_core_n_22127, mcs4_core_n_22128, mcs4_core_n_22129,
       mcs4_core_n_22130, mcs4_core_n_22131, mcs4_core_n_22132,
       mcs4_core_n_22133, mcs4_core_n_22134;
  wire mcs4_core_n_22136, mcs4_core_n_22138, mcs4_core_n_22140,
       mcs4_core_n_22141, mcs4_core_n_22142, mcs4_core_n_22144,
       mcs4_core_n_22145, mcs4_core_n_22146;
  wire mcs4_core_n_22147, mcs4_core_n_22148, mcs4_core_n_22149,
       mcs4_core_n_22150, mcs4_core_n_22151, mcs4_core_n_22152,
       mcs4_core_n_22153, mcs4_core_n_22154;
  wire mcs4_core_n_22155, mcs4_core_n_22156, mcs4_core_n_22157,
       mcs4_core_n_22158, mcs4_core_n_22159, mcs4_core_n_22160,
       mcs4_core_n_22161, mcs4_core_n_22162;
  wire mcs4_core_n_22163, mcs4_core_n_22164, mcs4_core_n_22165,
       mcs4_core_n_22166, mcs4_core_n_22167, mcs4_core_n_22168,
       mcs4_core_n_22169, mcs4_core_n_22170;
  wire mcs4_core_n_22171, mcs4_core_n_22172, mcs4_core_n_22173,
       mcs4_core_n_22174, mcs4_core_n_22175, mcs4_core_n_22176,
       mcs4_core_n_22177, mcs4_core_n_22178;
  wire mcs4_core_n_22179, mcs4_core_n_22180, mcs4_core_n_22181,
       mcs4_core_n_22182, mcs4_core_n_22183, mcs4_core_n_22184,
       mcs4_core_n_22185, mcs4_core_n_22186;
  wire mcs4_core_n_22187, mcs4_core_n_22188, mcs4_core_n_22189,
       mcs4_core_n_22190, mcs4_core_n_22191, mcs4_core_n_22192,
       mcs4_core_n_22193, mcs4_core_n_22194;
  wire mcs4_core_n_22195, mcs4_core_n_22196, mcs4_core_n_22197,
       mcs4_core_n_22198, mcs4_core_n_22199, mcs4_core_n_22200,
       mcs4_core_n_22201, mcs4_core_n_22203;
  wire mcs4_core_n_22205, mcs4_core_n_22212, mcs4_core_n_22220,
       mcs4_core_n_22228, mcs4_core_n_22236, mcs4_core_n_22244,
       mcs4_core_n_22252, mcs4_core_n_22260;
  wire mcs4_core_n_22268, mcs4_core_n_22283, mcs4_core_n_22290,
       mcs4_core_n_22297, mcs4_core_n_22305, mcs4_core_n_22313,
       mcs4_core_n_22321, mcs4_core_n_22329;
  wire mcs4_core_n_22337, mcs4_core_n_22345, mcs4_core_n_22353,
       mcs4_core_n_22369, mcs4_core_n_22372, mcs4_core_n_22374,
       mcs4_core_n_22376, mcs4_core_n_22378;
  wire mcs4_core_n_22382, mcs4_core_n_22384, mcs4_core_n_22387,
       mcs4_core_n_22393, mcs4_core_n_22394, mcs4_core_n_22395,
       mcs4_core_n_22396, mcs4_core_n_22397;
  wire mcs4_core_n_22403, mcs4_core_n_22404, mcs4_core_n_22406,
       mcs4_core_n_22411, mcs4_core_n_22412, mcs4_core_n_22415,
       mcs4_core_n_22418, mcs4_core_n_22419;
  wire mcs4_core_n_22420, mcs4_core_n_22421, mcs4_core_n_22423,
       mcs4_core_n_22425, mcs4_core_n_22427, mcs4_core_n_22428,
       mcs4_core_n_22429, mcs4_core_n_22431;
  wire mcs4_core_n_22432, mcs4_core_n_22443, mcs4_core_n_22448,
       mcs4_core_n_23284, mcs4_core_n_23285, mcs4_core_n_23286,
       mcs4_core_n_23287, mcs4_core_n_23288;
  wire mcs4_core_n_23289, mcs4_core_n_23290, mcs4_core_n_23291,
       mcs4_core_n_23292, mcs4_core_n_23293, mcs4_core_n_23294,
       mcs4_core_n_23295, mcs4_core_n_23296;
  wire mcs4_core_n_23297, mcs4_core_n_23298, mcs4_core_n_23299,
       mcs4_core_n_23300, mcs4_core_n_23302, mcs4_core_n_23304,
       mcs4_core_n_23305, mcs4_core_n_23306;
  wire mcs4_core_n_23308, mcs4_core_n_23309, mcs4_core_n_23310,
       mcs4_core_n_23311, mcs4_core_n_23313, mcs4_core_n_23314,
       mcs4_core_n_23317, mcs4_core_n_23318;
  wire mcs4_core_n_23319, mcs4_core_n_23322, mcs4_core_n_23323,
       mcs4_core_n_23325, mcs4_core_n_23326, mcs4_core_n_23328,
       mcs4_core_n_23330, mcs4_core_n_23333;
  wire mcs4_core_n_23334, mcs4_core_n_23344, mcs4_core_n_23347,
       mcs4_core_n_23351, mcs4_core_n_23353, mcs4_core_n_23354,
       mcs4_core_n_23355, mcs4_core_n_23356;
  wire mcs4_core_n_23363, mcs4_core_n_23367, mcs4_core_n_23369,
       mcs4_core_n_23371, mcs4_core_n_23373, mcs4_core_n_23376,
       mcs4_core_n_23379, mcs4_core_n_23381;
  wire mcs4_core_n_23383, mcs4_core_n_23386, mcs4_core_n_23389,
       mcs4_core_n_23391, mcs4_core_n_23393, mcs4_core_n_23395,
       mcs4_core_n_23396, mcs4_core_n_23397;
  wire mcs4_core_n_23608, mcs4_core_n_23609, mcs4_core_n_23610,
       mcs4_core_n_23611, mcs4_core_n_23612, mcs4_core_n_23613,
       mcs4_core_n_23614, mcs4_core_n_23616;
  wire mcs4_core_n_23617, mcs4_core_n_23618, mcs4_core_n_23815,
       mcs4_core_n_23817, mcs4_core_n_23819, mcs4_core_n_23822,
       mcs4_core_n_23824, mcs4_core_n_23826;
  wire mcs4_core_n_23833, mcs4_core_n_23834, mcs4_core_n_23835,
       mcs4_core_n_23837, mcs4_core_n_23839, mcs4_core_n_23840,
       mcs4_core_n_23842, mcs4_core_n_23845;
  wire mcs4_core_n_23847, mcs4_core_n_23850, mcs4_core_n_23852,
       mcs4_core_n_23855, mcs4_core_n_23856, mcs4_core_n_23858,
       mcs4_core_n_23859, mcs4_core_n_23861;
  wire mcs4_core_n_23862, mcs4_core_n_23865, mcs4_core_n_23867,
       mcs4_core_n_23868, mcs4_core_n_23870, mcs4_core_n_23872,
       mcs4_core_n_23875, mcs4_core_n_23877;
  wire mcs4_core_n_23878, mcs4_core_n_23879, mcs4_core_n_23882,
       mcs4_core_n_23886, mcs4_core_n_23891, mcs4_core_n_23894,
       mcs4_core_n_23897, mcs4_core_n_23900;
  wire mcs4_core_n_23902, mcs4_core_n_23903, mcs4_core_n_23904,
       mcs4_core_n_23905, mcs4_core_n_23906, mcs4_core_n_23908,
       mcs4_core_n_23909, mcs4_core_n_23910;
  wire mcs4_core_n_23912, mcs4_core_n_23914, mcs4_core_n_23915,
       mcs4_core_n_23918, mcs4_core_n_23920, mcs4_core_n_23924,
       mcs4_core_n_23925, mcs4_core_n_23927;
  wire mcs4_core_n_23928, mcs4_core_n_23929, mcs4_core_n_23931,
       mcs4_core_n_23932, mcs4_core_n_23935, mcs4_core_n_23936,
       mcs4_core_n_23937, mcs4_core_n_23938;
  wire mcs4_core_n_23940, mcs4_core_n_23942, mcs4_core_n_23944,
       mcs4_core_n_23946, mcs4_core_n_23948, mcs4_core_n_23950,
       mcs4_core_n_23952, mcs4_core_n_23954;
  wire mcs4_core_n_23956, mcs4_core_n_23958, mcs4_core_n_23960,
       mcs4_core_n_23962, mcs4_core_n_23964, mcs4_core_n_23966,
       mcs4_core_n_23968, mcs4_core_n_23970;
  wire mcs4_core_n_23972, mcs4_core_n_23974, mcs4_core_n_23976,
       mcs4_core_n_23978, mcs4_core_n_23980, mcs4_core_n_23982,
       mcs4_core_n_23984, mcs4_core_n_23986;
  wire mcs4_core_n_23988, mcs4_core_n_23990, mcs4_core_n_23992,
       mcs4_core_n_23994, mcs4_core_n_23996, mcs4_core_n_23998,
       mcs4_core_n_24000, mcs4_core_n_24002;
  wire mcs4_core_n_24004, mcs4_core_n_24005, mcs4_core_n_24006,
       mcs4_core_n_24008, mcs4_core_n_24009, mcs4_core_n_24010,
       mcs4_core_n_24011, mcs4_core_n_24012;
  wire mcs4_core_n_24028, mcs4_core_n_24030, mcs4_core_n_24032,
       mcs4_core_n_24034, mcs4_core_n_24036, mcs4_core_n_24038,
       mcs4_core_n_24040, mcs4_core_n_24042;
  wire mcs4_core_n_24044, mcs4_core_n_24046, mcs4_core_n_24048,
       mcs4_core_n_24050, mcs4_core_n_24052, mcs4_core_n_24054,
       mcs4_core_n_24056, mcs4_core_n_24058;
  wire mcs4_core_n_24060, mcs4_core_n_24062, mcs4_core_n_24064,
       mcs4_core_n_24066, mcs4_core_n_24068, mcs4_core_n_24070,
       mcs4_core_n_24072, mcs4_core_n_24074;
  wire mcs4_core_n_24076, mcs4_core_n_24078, mcs4_core_n_24080,
       mcs4_core_n_24082, mcs4_core_n_24084, mcs4_core_n_24086,
       mcs4_core_n_24088, mcs4_core_n_24090;
  wire mcs4_core_n_24092, mcs4_core_n_24094, mcs4_core_n_24096,
       mcs4_core_n_24098, mcs4_core_n_24100, mcs4_core_n_24102,
       mcs4_core_n_24104, mcs4_core_n_24106;
  wire mcs4_core_n_24108, mcs4_core_n_24110, mcs4_core_n_24112,
       mcs4_core_n_24114, mcs4_core_n_24116, mcs4_core_n_24118,
       mcs4_core_n_24120, mcs4_core_n_24122;
  wire mcs4_core_n_24124, mcs4_core_n_24125, mcs4_core_n_24174,
       mcs4_core_n_24175, mcs4_core_n_24177, mcs4_core_n_24178,
       mcs4_core_n_24180, mcs4_core_n_24181;
  wire mcs4_core_n_24182, mcs4_core_n_24183, mcs4_core_n_24184,
       mcs4_core_n_24187, mcs4_core_n_24189, mcs4_core_n_24191,
       mcs4_core_n_24192, mcs4_core_n_24194;
  wire mcs4_core_n_24195, mcs4_core_n_24196, mcs4_core_n_24197,
       mcs4_core_n_24198, mcs4_core_n_24200, mcs4_core_n_24201,
       mcs4_core_n_24206, mcs4_core_n_24211;
  wire mcs4_core_n_24216, mcs4_core_n_24221, mcs4_core_n_24226,
       mcs4_core_n_24231, mcs4_core_n_24236, mcs4_core_n_24241,
       mcs4_core_n_24243, mcs4_core_n_24245;
  wire mcs4_core_n_24249, mcs4_core_n_24251, mcs4_core_n_24278,
       mcs4_core_n_24279, mcs4_core_n_24282, mcs4_core_n_24284,
       mcs4_core_n_24293, mcs4_core_n_24294;
  wire mcs4_core_n_24295, mcs4_core_n_24296, mcs4_core_n_24297,
       mcs4_core_n_24298, mcs4_core_n_24299, mcs4_core_n_24300,
       mcs4_core_n_24301, mcs4_core_n_24302;
  wire mcs4_core_n_24303, mcs4_core_n_24304, mcs4_core_n_24306,
       mcs4_core_n_24308, mcs4_core_n_24310, mcs4_core_n_24311,
       mcs4_core_n_24312, mcs4_core_n_24313;
  wire mcs4_core_n_24317, mcs4_core_n_24325, mcs4_core_n_24331,
       mcs4_core_n_24332, mcs4_core_n_24334, mcs4_core_n_24336,
       mcs4_core_n_24337, mcs4_core_n_24338;
  wire mcs4_core_n_24339, mcs4_core_n_24341, mcs4_core_n_24342,
       mcs4_core_n_24344, mcs4_core_n_24345, mcs4_core_n_24350,
       mcs4_core_n_24351, mcs4_core_n_24352;
  wire mcs4_core_n_24353, mcs4_core_n_24355, mcs4_core_n_24356,
       mcs4_core_n_24358, mcs4_core_n_24359, mcs4_core_n_24360,
       mcs4_core_n_24361, mcs4_core_n_24362;
  wire mcs4_core_n_24365, mcs4_core_n_24366, mcs4_core_n_24369,
       mcs4_core_n_24372, mcs4_core_n_24374, mcs4_core_n_24424,
       mcs4_core_n_24425, mcs4_core_n_24426;
  wire mcs4_core_n_24427, mcs4_core_n_24428, mcs4_core_n_24429,
       mcs4_core_n_24430, mcs4_core_n_24436, mcs4_core_n_24442,
       mcs4_core_n_24448, mcs4_core_n_24454;
  wire mcs4_core_n_24455, mcs4_core_n_24459, mcs4_core_n_24461,
       mcs4_core_n_24463, mcs4_core_n_24464, mcs4_core_n_24465,
       mcs4_core_n_24466, mcs4_core_n_24467;
  wire mcs4_core_n_24469, mcs4_core_n_24471, mcs4_core_n_24473,
       mcs4_core_n_24474, mcs4_core_n_24476, mcs4_core_n_24506,
       mcs4_core_n_24507, mcs4_core_n_24508;
  wire mcs4_core_n_24509, mcs4_core_n_24511, mcs4_core_n_24512,
       mcs4_core_n_24513, mcs4_core_n_24516, mcs4_core_n_24519,
       mcs4_core_n_24520, mcs4_core_n_24521;
  wire mcs4_core_n_24523, mcs4_core_n_24526, mcs4_core_n_24540,
       mcs4_core_n_24541, mcs4_core_n_24542, mcs4_core_n_24543,
       mcs4_core_n_24544, mcs4_core_n_24545;
  wire mcs4_core_n_24546, mcs4_core_n_24547, mcs4_core_n_24548,
       mcs4_core_n_24549, mcs4_core_n_24550, mcs4_core_n_24552,
       mcs4_core_n_24555, mcs4_core_n_24556;
  wire mcs4_core_n_24558, mcs4_core_n_24560, mcs4_core_n_24561,
       mcs4_core_n_24562, mcs4_core_n_24564, mcs4_core_n_24566,
       mcs4_core_n_24567, mcs4_core_n_24568;
  wire mcs4_core_n_24570, mcs4_core_n_24571, mcs4_core_n_24573,
       mcs4_core_n_24574, mcs4_core_n_24575, mcs4_core_n_24577,
       mcs4_core_n_24580, mcs4_core_n_24582;
  wire mcs4_core_n_24584, mcs4_core_n_24594, mcs4_core_n_24596,
       mcs4_core_n_24597, mcs4_core_n_24598, mcs4_core_n_24599,
       mcs4_core_n_24600, mcs4_core_n_24601;
  wire mcs4_core_n_24603, mcs4_core_n_24604, mcs4_core_n_24605,
       mcs4_core_n_24606, mcs4_core_n_24608, mcs4_core_n_24609,
       mcs4_core_n_24610, mcs4_core_n_24611;
  wire mcs4_core_n_24615, mcs4_core_n_24625, mcs4_core_n_24626,
       mcs4_core_n_24627, mcs4_core_n_24628, mcs4_core_n_24630,
       mcs4_core_n_24631, mcs4_core_n_24632;
  wire mcs4_core_n_24633, mcs4_core_n_24634, mcs4_core_n_24636,
       mcs4_core_n_24637, mcs4_core_n_24639, mcs4_core_n_24641,
       mcs4_core_n_24642, mcs4_core_n_24644;
  wire mcs4_core_n_24645, mcs4_core_n_24646, mcs4_core_n_24648,
       mcs4_core_n_24650, mcs4_core_n_24651, mcs4_core_n_24652,
       mcs4_core_n_24654, mcs4_core_n_24655;
  wire mcs4_core_n_24656, mcs4_core_n_24657, mcs4_core_n_24660,
       mcs4_core_n_24661, mcs4_core_n_24662, mcs4_core_n_24670,
       mcs4_core_n_24674, mcs4_core_n_24682;
  wire mcs4_core_n_24684, mcs4_core_n_24687, mcs4_core_n_24704,
       mcs4_core_n_24705, mcs4_core_n_24706, mcs4_core_n_24707,
       mcs4_core_n_24708, mcs4_core_n_24709;
  wire mcs4_core_n_24710, mcs4_core_n_24711, mcs4_core_n_24712,
       mcs4_core_n_24713, mcs4_core_n_24717, mcs4_core_n_24721,
       mcs4_core_n_24725, mcs4_core_n_24726;
  wire mcs4_core_n_24728, mcs4_core_n_24729, mcs4_core_n_24731,
       mcs4_core_n_24733, mcs4_core_n_24734, mcs4_core_n_24735,
       mcs4_core_n_24736, mcs4_core_n_24737;
  wire mcs4_core_n_24740, mcs4_core_n_24742, mcs4_core_n_24744,
       mcs4_core_n_24745, mcs4_core_n_24746, mcs4_core_n_24749,
       mcs4_core_n_24751, mcs4_core_n_24752;
  wire mcs4_core_n_24761, mcs4_core_n_24762, mcs4_core_n_24763,
       mcs4_core_n_24765, mcs4_core_n_24766, mcs4_core_n_24767,
       mcs4_core_n_24768, mcs4_core_n_24769;
  wire mcs4_core_n_24770, mcs4_core_n_24772, mcs4_core_n_24773,
       mcs4_core_n_24774, mcs4_core_n_24779, mcs4_core_n_24782,
       mcs4_core_n_24783, mcs4_core_n_24786;
  wire mcs4_core_n_24790, mcs4_core_n_24792, mcs4_core_n_24799,
       mcs4_core_n_24800, mcs4_core_n_24801, mcs4_core_n_24802,
       mcs4_core_n_24803, mcs4_core_n_24804;
  wire mcs4_core_n_24805, mcs4_core_n_24808, mcs4_core_n_24809,
       mcs4_core_n_24811, mcs4_core_n_24813, mcs4_core_n_24815,
       mcs4_core_n_24818, mcs4_core_n_24821;
  wire mcs4_core_n_24823, mcs4_core_n_24825, mcs4_core_n_24828,
       mcs4_core_n_24829, mcs4_core_n_24831, mcs4_core_n_24833,
       mcs4_core_n_24834, mcs4_core_n_24837;
  wire mcs4_core_n_24840, mcs4_core_n_24841, mcs4_core_n_24843,
       mcs4_core_n_24845, mcs4_core_n_24847, mcs4_core_n_24854,
       mcs4_core_n_24855, mcs4_core_n_24857;
  wire mcs4_core_n_24858, mcs4_core_n_24861, mcs4_core_n_24862,
       mcs4_core_n_24909, mcs4_core_n_24910, mcs4_core_n_24911,
       mcs4_core_n_24912, mcs4_core_n_24913;
  wire mcs4_core_n_24915, mcs4_core_n_24916, mcs4_core_n_24917,
       mcs4_core_n_24918, mcs4_core_n_24919, mcs4_core_n_24920,
       mcs4_core_n_24921, mcs4_core_n_24923;
  wire mcs4_core_n_24924, mcs4_core_n_24925, mcs4_core_n_24926,
       mcs4_core_n_24927, mcs4_core_n_24928, mcs4_core_n_24929,
       mcs4_core_n_24930, mcs4_core_n_24931;
  wire mcs4_core_n_24932, mcs4_core_n_24936, mcs4_core_n_24939,
       mcs4_core_n_24941, mcs4_core_n_24942, mcs4_core_n_24944,
       mcs4_core_n_24945, mcs4_core_n_24948;
  wire mcs4_core_n_24949, mcs4_core_n_24950, mcs4_core_n_24952,
       mcs4_core_n_24953, mcs4_core_n_24956, mcs4_core_n_24957,
       mcs4_core_n_24988, mcs4_core_n_25007;
  wire mcs4_core_n_25008, mcs4_core_n_25009, mcs4_core_n_25010,
       mcs4_core_n_25012, mcs4_core_n_25013, mcs4_core_n_25014,
       mcs4_core_n_25016, mcs4_core_n_25017;
  wire mcs4_core_n_25018, mcs4_core_n_25022, mcs4_core_n_25023,
       mcs4_core_n_25025, mcs4_core_n_25027, mcs4_core_n_25034,
       mcs4_core_n_25035, mcs4_core_n_25036;
  wire mcs4_core_n_25037, mcs4_core_n_25038, mcs4_core_n_25039,
       mcs4_core_n_25041, mcs4_core_n_25042, mcs4_core_n_25043,
       mcs4_core_n_25045, mcs4_core_n_25046;
  wire mcs4_core_n_25047, mcs4_core_n_25051, mcs4_core_n_25054,
       mcs4_core_n_25056, mcs4_core_n_25063, mcs4_core_n_25064,
       mcs4_core_n_25065, mcs4_core_n_25066;
  wire mcs4_core_n_25067, mcs4_core_n_25068, mcs4_core_n_25069,
       mcs4_core_n_25070, mcs4_core_n_25074, mcs4_core_n_25078,
       mcs4_core_n_25082, mcs4_core_n_25086;
  wire mcs4_core_n_25090, mcs4_core_n_25094, mcs4_core_n_25098,
       mcs4_core_n_25102, mcs4_core_n_25106, mcs4_core_n_25147,
       mcs4_core_n_25187, mcs4_core_n_25189;
  wire mcs4_core_n_25191, mcs4_core_n_25192, mcs4_core_n_25195,
       mcs4_core_n_25202, mcs4_core_n_25203, mcs4_core_n_25204,
       mcs4_core_n_25205, mcs4_core_n_25206;
  wire mcs4_core_n_25207, mcs4_core_n_25208, mcs4_core_n_25209,
       mcs4_core_n_25210, mcs4_core_n_25211, mcs4_core_n_25212,
       mcs4_core_n_25214, mcs4_core_n_25217;
  wire mcs4_core_n_25218, mcs4_core_n_25219, mcs4_core_n_25220,
       mcs4_core_n_25221, mcs4_core_n_25222, mcs4_core_n_25226,
       mcs4_core_n_25267, mcs4_core_n_25308;
  wire mcs4_core_n_25309, mcs4_core_n_25311, mcs4_core_n_25312,
       mcs4_core_n_25314, mcs4_core_n_25315, mcs4_core_n_25317,
       mcs4_core_n_25459, mcs4_core_n_25473;
  wire mcs4_core_n_25590, mcs4_core_n_25609, mcs4_core_n_25613,
       mcs4_core_n_25620, mcs4_core_n_25632, mcs4_core_n_25634,
       mcs4_core_n_25635, mcs4_core_n_25639;
  wire mcs4_core_n_25641, mcs4_core_n_25655, mcs4_core_n_25669,
       mcs4_core_n_25671, mcs4_core_n_25673, mcs4_core_n_25675,
       mcs4_core_n_25677, mcs4_core_n_25679;
  wire mcs4_core_n_25681, mcs4_core_n_25683, mcs4_core_n_25687,
       mcs4_core_n_25691, mcs4_core_n_25693, mcs4_core_n_25703,
       mcs4_core_n_25714, mcs4_core_n_25716;
  wire mcs4_core_n_25718, mcs4_core_n_25720, mcs4_core_n_25721,
       mcs4_core_n_25727, mcs4_core_n_25732, mcs4_core_n_25743,
       mcs4_core_n_25750, mcs4_core_n_25796;
  wire mcs4_core_n_25819, mcs4_core_n_25959, mcs4_core_n_26003,
       mcs4_core_n_26034, mcs4_core_n_26037, mcs4_core_n_26041,
       mcs4_core_n_26051, mcs4_core_n_26066;
  wire mcs4_core_n_26069, mcs4_core_n_26072, mcs4_core_n_26074,
       mcs4_core_n_26090, mcs4_core_n_26104, mcs4_core_n_26106,
       mcs4_core_n_26110, mcs4_core_n_26134;
  wire mcs4_core_n_26136, mcs4_core_n_26158, mcs4_core_n_26161,
       mcs4_core_n_26181, mcs4_core_n_26185, mcs4_core_n_26189,
       mcs4_core_n_26190, mcs4_core_n_26198;
  wire mcs4_core_n_26204, mcs4_core_ram_0_a12, mcs4_core_ram_0_io,
       mcs4_core_ram_0_m12, mcs4_core_ram_0_m22,
       mcs4_core_ram_0_n_3486, mcs4_core_ram_0_n_3559,
       mcs4_core_ram_0_n_3561;
  wire mcs4_core_ram_0_n_3562, mcs4_core_ram_0_n_3563,
       mcs4_core_ram_0_n_3566, mcs4_core_ram_0_n_12353,
       mcs4_core_ram_0_ram_sel, mcs4_core_ram_0_src_ram_sel,
       mcs4_core_ram_0_timing_recovery_a_53,
       mcs4_core_ram_0_timing_recovery_a_54;
  wire mcs4_core_ram_0_timing_recovery_a_55,
       mcs4_core_ram_0_timing_recovery_a_62,
       mcs4_core_ram_0_timing_recovery_a_63,
       mcs4_core_ram_0_timing_recovery_m_56,
       mcs4_core_ram_0_timing_recovery_m_57,
       mcs4_core_ram_0_timing_recovery_x_58,
       mcs4_core_ram_0_timing_recovery_x_59,
       mcs4_core_ram_0_timing_recovery_x_60;
  wire mcs4_core_ram_0_timing_recovery_x_66, mcs4_core_ram_0_x22,
       mcs4_core_ram_0_x32, mcs4_core_rom_0_m12, mcs4_core_rom_0_m22,
       mcs4_core_rom_0_n_200, mcs4_core_rom_0_n_201,
       mcs4_core_rom_0_srcff;
  wire mcs4_core_rom_0_timing_recovery_a_53,
       mcs4_core_rom_0_timing_recovery_a_54,
       mcs4_core_rom_0_timing_recovery_a_55,
       mcs4_core_rom_0_timing_recovery_a_62,
       mcs4_core_rom_0_timing_recovery_x_58,
       mcs4_core_rom_0_timing_recovery_x_66, mcs4_core_rom_0_x21,
       mcs4_core_rom_0_x22;
  wire mcs4_core_rom_1_a12, mcs4_core_rom_1_a32,
       mcs4_core_rom_1_chipsel, mcs4_core_rom_1_extbusdrive,
       mcs4_core_rom_1_m11, mcs4_core_rom_1_m21, mcs4_core_rom_1_n_207,
       mcs4_core_rom_1_n_208;
  wire mcs4_core_rom_1_srcff, mcs4_core_shiftreg_cp_delayed,
       mcs4_core_sync_pad, n_36, n_37, n_38, n_39, n_42;
  wire n_44, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, n_64, n_65, n_66, n_67, n_68, n_71;
  wire n_72, n_74, n_75, n_76, n_78, n_84, n_90, n_96;
  wire n_102, n_103, n_125, n_193, n_270, n_292, n_298, n_302;
  wire n_303, n_322, n_327, n_332, n_358, n_712, n_895, n_896;
  wire n_897, n_898, n_899, n_900, n_901, n_902, n_945, n_946;
  wire n_947, n_948, n_949, n_950, n_951, n_952, n_995, n_996;
  wire n_997, n_998, n_999, n_1000, n_1001, n_1002, n_1045, n_1046;
  wire n_1047, n_1048, n_1049, n_1050, n_1051, n_1052, n_1077, n_1078;
  wire n_1091, n_1104, n_1116, n_1117, n_1130, n_1143, n_1156, n_1169;
  wire n_1182, n_1195, n_1208, n_1221, n_1234, n_1247, n_1260, n_1272;
  wire n_1273, n_1286, n_1299, n_1312, n_1318, n_1319, n_1320, n_1321;
  wire n_1322, n_1323, n_1324, n_1325, n_1326, n_1327, n_1328, n_1329;
  wire n_1330, n_1331, n_1332, n_1333, n_1334, n_1335, n_1336, n_1337;
  wire poc_pad_w, sysclk_w;
  assign mcs4_core_data_out[2] = 1'b0;
  assign mcs4_core_data_out[3] = 1'b0;
  assign mcs4_core_data_out[1] = 1'b0;
  PADDI pad_clear_pad(.PAD (clear_pad), .Y (clear_pad_w));
  PADDO pad_io_pad0(.A (1'b1), .PAD (io_pad[0]));
  PADDO pad_io_pad1(.A (1'b1), .PAD (io_pad[1]));
  PADDO pad_io_pad2(.A (io_pad_w[2]), .PAD (io_pad[2]));
  PADDO pad_io_pad3(.A (io_pad_w[3]), .PAD (io_pad[3]));
  PADDO pad_io_pad4(.A (1'b1), .PAD (io_pad[4]));
  PADDO pad_io_pad5(.A (1'b1), .PAD (io_pad[5]));
  PADDO pad_io_pad6(.A (io_pad_w[6]), .PAD (io_pad[6]));
  PADDO pad_io_pad7(.A (io_pad_w[7]), .PAD (io_pad[7]));
  PADDO pad_p_out0(.A (p_out_w[0]), .PAD (p_out[0]));
  PADDO pad_p_out1(.A (p_out_w[1]), .PAD (p_out[1]));
  PADDO pad_p_out2(.A (p_out_w[2]), .PAD (p_out[2]));
  PADDO pad_p_out3(.A (p_out_w[3]), .PAD (p_out[3]));
  PADDO pad_p_out4(.A (p_out_w[4]), .PAD (p_out[4]));
  PADDO pad_p_out5(.A (p_out_w[5]), .PAD (p_out[5]));
  PADDO pad_p_out6(.A (p_out_w[6]), .PAD (p_out[6]));
  PADDO pad_p_out7(.A (p_out_w[7]), .PAD (p_out[7]));
  PADDO pad_p_out8(.A (p_out_w[8]), .PAD (p_out[8]));
  PADDO pad_p_out9(.A (p_out_w[9]), .PAD (p_out[9]));
  PADDI pad_poc_pad(.PAD (poc_pad), .Y (poc_pad_w));
  PADDI pad_sysclk(.PAD (sysclk), .Y (sysclk_w));
  PADVDD pad_vdd0(.VDD (VDD0));
  PADVDD pad_vdd1(.VDD (VDD1));
  PADVDDIOR pad_vdd_ior(.VDD (VDD_IOR));
  PADVSS pad_vss(.VSS (VSS));
  PADVSSIOR pad_vss_ior(.VSS (VSS_IOR));
  INVX1 mcs4_core_g17335(.A (mcs4_core_i4004_id_board_n_399), .Y
       (mcs4_core_n_15056));
  CLKINVX6 mcs4_core_g17336(.A (mcs4_core_i4004_tio_board_n0700), .Y
       (mcs4_core_data_dir));
  AND4X4 mcs4_core_g17922__2398(.A (mcs4_core_n_15456), .B
       (mcs4_core_i4004_id_board_n_305), .C
       (mcs4_core_i4004_id_board_tcc), .D (mcs4_core_n_15391), .Y
       (mcs4_core_data_dir));
  AND4X1 mcs4_core_g17923__5107(.A (mcs4_core_i4004_id_board_iac), .B
       (mcs4_core_i4004_id_board_n_44), .C
       (mcs4_core_i4004_id_board_n_46), .D (n_56), .Y
       (mcs4_core_n_15391));
  AND2X4 mcs4_core_g17924__6260(.A (mcs4_core_rom_1_extbusdrive), .B
       (mcs4_core_n_15022), .Y (mcs4_core_data_dir));
  AND2X4 mcs4_core_g17925__4319(.A (mcs4_core_sync_pad), .B
       (mcs4_core_cmrom_pad), .Y (mcs4_core_n_15022));
  NOR2X4 mcs4_core_g17926__8428(.A (mcs4_core_i4004_poc), .B
       (mcs4_core_i4004_com_n), .Y (mcs4_core_cmrom_pad));
  NOR2BX2 mcs4_core_g17927__5526(.AN (mcs4_core_n_15405), .B
       (mcs4_core_i4004_id_board_n_443), .Y (mcs4_core_i4004_com_n));
  AND2X1 mcs4_core_g17930__6783(.A (mcs4_core_n_15408), .B
       (mcs4_core_n_15421), .Y (mcs4_core_n_15405));
  AND4X4 mcs4_core_g17931__3680(.A (mcs4_core_ram_0_opa[3]), .B
       (mcs4_core_ram_0_io), .C (mcs4_core_n_15442), .D
       (mcs4_core_n_15439), .Y (mcs4_core_data_dir));
  NAND3BX2 mcs4_core_g17932__1617(.AN (mcs4_core_i4004_id_board_n_332),
       .B (mcs4_core_i4004_id_board_n_447), .C
       (mcs4_core_i4004_id_board_opa[0]), .Y (mcs4_core_n_15408));
  OR3X1 mcs4_core_g17933__2802(.A (mcs4_core_n_15466), .B
       (mcs4_core_n_15440), .C (mcs4_core_i4004_ope_n), .Y
       (mcs4_core_i4004_id_board_tcc));
  OA21X1 mcs4_core_g17934__1705(.A0 (mcs4_core_i4004_id_board_n_403),
       .A1 (mcs4_core_i4004_ope_n), .B0 (n_36), .Y (mcs4_core_n_15414));
  OR4X1 mcs4_core_g17935__5122(.A (mcs4_core_i4004_id_board_opa[0]), .B
       (mcs4_core_n_15462), .C (mcs4_core_i4004_id_board_n_399), .D
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_iac));
  OR4X1 mcs4_core_g17936__8246(.A (mcs4_core_i4004_id_board_opa[0]), .B
       (mcs4_core_i4004_id_board_opa[1]), .C (mcs4_core_n_15471), .D
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_n_44));
  OR4X1 mcs4_core_g17937__7098(.A (mcs4_core_n_15464), .B
       (mcs4_core_n_15466), .C (mcs4_core_i4004_id_board_n_119), .D
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_n_46));
  NAND2BX1 mcs4_core_g17938__6131(.AN (mcs4_core_i4004_id_board_n_408),
       .B (mcs4_core_i4004_id_board_n_445), .Y (mcs4_core_n_15421));
  OR2X1 mcs4_core_g17939__1881(.A (mcs4_core_n_15464), .B
       (mcs4_core_i4004_id_board_n_408), .Y
       (mcs4_core_i4004_id_board_n_36));
  OR2X2 mcs4_core_g17940__5115(.A (mcs4_core_i4004_id_board_n_386), .B
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_i4004_id_board_n_41));
  OR4X1 mcs4_core_g17941__7482(.A (mcs4_core_i4004_id_board_opr[3]), .B
       (mcs4_core_i4004_id_board_opr[2]), .C
       (mcs4_core_i4004_id_board_opr[0]), .D (mcs4_core_n_15459), .Y
       (mcs4_core_i4004_id_board_n_332));
  OR4X1 mcs4_core_g17942__4733(.A (mcs4_core_i4004_id_board_opa[2]), .B
       (mcs4_core_n_15464), .C (mcs4_core_n_15466), .D
       (mcs4_core_n_15462), .Y (mcs4_core_i4004_id_board_n_386));
  OR3X2 mcs4_core_g17943__6161(.A (mcs4_core_i4004_tio_board_n_113), .B
       (mcs4_core_i4004_poc), .C (mcs4_core_n_15451), .Y
       (mcs4_core_i4004_tio_board_n0700));
  OR3X2 mcs4_core_g17944__9315(.A (mcs4_core_i4004_id_board_opr[0]), .B
       (mcs4_core_n_15459), .C (mcs4_core_n_15444), .Y
       (mcs4_core_i4004_id_board_n_408));
  OR3X4 mcs4_core_g17945__9945(.A (mcs4_core_n_15458), .B
       (mcs4_core_n_15459), .C (mcs4_core_n_15444), .Y
       (mcs4_core_i4004_ope_n));
  OR2X1 mcs4_core_g17946__2883(.A (mcs4_core_i4004_id_board_opa[0]), .B
       (mcs4_core_i4004_id_board_n_119), .Y
       (mcs4_core_i4004_id_board_n_403));
  OR2X1 mcs4_core_g17947__2346(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_n_15444), .Y (mcs4_core_i4004_id_board_n_305));
  NAND2X1 mcs4_core_g17948__1666(.A (mcs4_core_ram_0_opa[1]), .B
       (mcs4_core_n_15445), .Y (mcs4_core_n_15439));
  OR3X1 mcs4_core_g17949__7410(.A (mcs4_core_i4004_id_board_opa[3]), .B
       (mcs4_core_n_15471), .C (mcs4_core_n_15462), .Y
       (mcs4_core_n_15440));
  CLKINVX4 mcs4_core_g17950(.A (mcs4_core_ram_0_n_12353), .Y
       (mcs4_core_n_15442));
  NOR2X1 mcs4_core_g17951__6417(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_ram_0_opa[0]), .Y (mcs4_core_n_15445));
  NAND2X2 mcs4_core_g17952__5477(.A (mcs4_core_ram_0_ram_sel), .B
       (mcs4_core_ram_0_x22), .Y (mcs4_core_ram_0_n_12353));
  NAND2X2 mcs4_core_g17953__2398(.A (mcs4_core_i4004_id_board_opr[3]),
       .B (mcs4_core_i4004_id_board_opr[2]), .Y (mcs4_core_n_15444));
  NOR2BX1 mcs4_core_g17954__5107(.AN (mcs4_core_i4004_tio_board_L), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15451));
  OR2X1 mcs4_core_g17956__6260(.A (mcs4_core_i4004_id_board_opa[2]), .B
       (mcs4_core_i4004_id_board_opa[3]), .Y
       (mcs4_core_i4004_id_board_n_399));
  OR2X1 mcs4_core_g17957__4319(.A (mcs4_core_i4004_id_board_opa[2]), .B
       (mcs4_core_i4004_id_board_opa[1]), .Y
       (mcs4_core_i4004_id_board_n_119));
  INVX2 mcs4_core_g17960(.A (mcs4_core_i4004_id_board_opr[1]), .Y
       (mcs4_core_n_15459));
  INVX2 mcs4_core_g17961(.A (mcs4_core_i4004_id_board_opa[1]), .Y
       (mcs4_core_n_15462));
  INVX2 mcs4_core_g17962(.A (mcs4_core_i4004_id_board_opa[3]), .Y
       (mcs4_core_n_15464));
  AND2XL mcs4_core_g25505__8428(.A (mcs4_core_data_dir), .B
       (mcs4_core_n_21871), .Y (mcs4_core_data_out[1]));
  OAI22XL mcs4_core_g25506__5526(.A0 (mcs4_core_n_22443), .A1
       (mcs4_core_n_21875), .B0 (mcs4_core_n_22415), .B1
       (mcs4_core_n_21896), .Y (mcs4_core_data_out[3]));
  OAI21X1 mcs4_core_g25507__6783(.A0 (mcs4_core_n_22423), .A1
       (mcs4_core_n_21904), .B0 (mcs4_core_n_21876), .Y
       (mcs4_core_n_21871));
  OAI22XL mcs4_core_g25508__3680(.A0 (mcs4_core_n_22443), .A1
       (mcs4_core_n_21881), .B0 (mcs4_core_n_22415), .B1
       (mcs4_core_n_21892), .Y (mcs4_core_data_out[0]));
  OA21X1 mcs4_core_g25509__1617(.A0 (mcs4_core_n_22429), .A1
       (mcs4_core_n_21901), .B0 (n_57), .Y (mcs4_core_n_21875));
  OA21X1 mcs4_core_g25510__2802(.A0 (mcs4_core_n_22429), .A1
       (mcs4_core_n_21905), .B0 (mcs4_core_n_21880), .Y
       (mcs4_core_n_21876));
  OAI22XL mcs4_core_g25511__1705(.A0 (mcs4_core_n_22443), .A1
       (mcs4_core_n_21884), .B0 (mcs4_core_n_22415), .B1
       (mcs4_core_n_21893), .Y (mcs4_core_data_out[2]));
  AND3XL mcs4_core_g25513__5122(.A (mcs4_core_n_21963), .B
       (mcs4_core_n_21962), .C (mcs4_core_n_21886), .Y
       (mcs4_core_n_21880));
  NOR2BX1 mcs4_core_g25514__8246(.AN (mcs4_core_n_21954), .B
       (mcs4_core_n_21882), .Y (mcs4_core_n_21881));
  OAI21X1 mcs4_core_g25515__7098(.A0 (mcs4_core_n_22423), .A1
       (mcs4_core_n_21902), .B0 (mcs4_core_n_21888), .Y
       (mcs4_core_n_21882));
  AOI2BB1X1 mcs4_core_g25516__6131(.A0N (mcs4_core_n_22432), .A1N
       (mcs4_core_n_21903), .B0 (mcs4_core_n_21890), .Y
       (mcs4_core_n_21884));
  OA22X1 mcs4_core_g25518__1881(.A0 (mcs4_core_n_22428), .A1
       (mcs4_core_n_21907), .B0 (mcs4_core_n_22432), .B1
       (mcs4_core_n_21915), .Y (mcs4_core_n_21886));
  AND2X1 mcs4_core_g25519__5115(.A (mcs4_core_n_21895), .B
       (mcs4_core_n_21955), .Y (mcs4_core_n_21888));
  OA22X1 mcs4_core_g25520__7482(.A0 (mcs4_core_n_22423), .A1
       (mcs4_core_n_21900), .B0 (mcs4_core_n_22432), .B1
       (mcs4_core_n_21912), .Y (mcs4_core_n_21889));
  OAI21X4 mcs4_core_g25521__4733(.A0 (mcs4_core_n_22423), .A1
       (mcs4_core_n_21906), .B0 (mcs4_core_n_21891), .Y
       (mcs4_core_n_21890));
  AO21X1 mcs4_core_g25522__6161(.A0 (mcs4_core_n_21978), .A1
       (mcs4_core_n_21914), .B0 (mcs4_core_n_22429), .Y
       (mcs4_core_n_21891));
  AOI21X1 mcs4_core_g25523__9315(.A0 (mcs4_core_n_22290), .A1
       (\mcs4_core_ram_0_ram0_ram_array[16] [0]), .B0 (n_1326), .Y
       (mcs4_core_n_21892));
  AOI21X1 mcs4_core_g25524__9945(.A0 (mcs4_core_n_22290), .A1
       (\mcs4_core_ram_0_ram0_ram_array[16] [2]), .B0 (n_1328), .Y
       (mcs4_core_n_21893));
  AOI21X1 mcs4_core_g25525__2883(.A0 (mcs4_core_n_22431), .A1
       (mcs4_core_n_21913), .B0 (mcs4_core_n_21908), .Y
       (mcs4_core_n_21895));
  AOI21X1 mcs4_core_g25526__2346(.A0 (mcs4_core_n_22290), .A1
       (\mcs4_core_ram_0_ram0_ram_array[16] [3]), .B0 (n_1327), .Y
       (mcs4_core_n_21896));
  AND4X1 mcs4_core_g25530__5477(.A (mcs4_core_n_22005), .B
       (mcs4_core_n_22002), .C (mcs4_core_n_21927), .D
       (mcs4_core_n_21925), .Y (mcs4_core_n_21900));
  AND4X1 mcs4_core_g25531__2398(.A (mcs4_core_n_22030), .B
       (mcs4_core_n_22023), .C (mcs4_core_n_21932), .D
       (mcs4_core_n_21929), .Y (mcs4_core_n_21901));
  AND4X1 mcs4_core_g25532__5107(.A (mcs4_core_n_22031), .B
       (mcs4_core_n_22029), .C (mcs4_core_n_21930), .D
       (mcs4_core_n_21928), .Y (mcs4_core_n_21902));
  AND4X1 mcs4_core_g25533__6260(.A (mcs4_core_n_22079), .B
       (mcs4_core_n_22074), .C (mcs4_core_n_21936), .D
       (mcs4_core_n_21933), .Y (mcs4_core_n_21903));
  AND4X1 mcs4_core_g25534__4319(.A (mcs4_core_n_22080), .B
       (mcs4_core_n_22082), .C (mcs4_core_n_21935), .D
       (mcs4_core_n_21934), .Y (mcs4_core_n_21904));
  AND4X1 mcs4_core_g25535__8428(.A (mcs4_core_n_22099), .B
       (mcs4_core_n_22098), .C (mcs4_core_n_21938), .D
       (mcs4_core_n_21937), .Y (mcs4_core_n_21905));
  AND4X1 mcs4_core_g25536__5526(.A (mcs4_core_n_22112), .B
       (mcs4_core_n_22108), .C (mcs4_core_n_21939), .D
       (mcs4_core_n_21940), .Y (mcs4_core_n_21906));
  AND4X1 mcs4_core_g25537__6783(.A (mcs4_core_n_22016), .B
       (mcs4_core_n_22128), .C (mcs4_core_n_21922), .D
       (mcs4_core_n_21921), .Y (mcs4_core_n_21907));
  AOI21X1 mcs4_core_g25538__3680(.A0 (mcs4_core_n_21918), .A1
       (mcs4_core_n_21917), .B0 (mcs4_core_n_22429), .Y
       (mcs4_core_n_21908));
  AND4X1 mcs4_core_g25539__1617(.A (mcs4_core_n_22151), .B
       (mcs4_core_n_22020), .C (mcs4_core_n_22018), .D
       (mcs4_core_n_21944), .Y (mcs4_core_n_21909));
  AND4X1 mcs4_core_g25540__2802(.A (mcs4_core_n_22172), .B
       (mcs4_core_n_22060), .C (mcs4_core_n_22055), .D
       (mcs4_core_n_21948), .Y (mcs4_core_n_21910));
  AND4X1 mcs4_core_g25541__1705(.A (mcs4_core_n_22200), .B
       (mcs4_core_n_22092), .C (mcs4_core_n_22125), .D
       (mcs4_core_n_21943), .Y (mcs4_core_n_21911));
  AND4X1 mcs4_core_g25542__5122(.A (mcs4_core_n_22115), .B
       (mcs4_core_n_22121), .C (mcs4_core_n_22111), .D
       (mcs4_core_n_21919), .Y (mcs4_core_n_21912));
  NAND2X1 mcs4_core_g25543__8246(.A (mcs4_core_n_21945), .B
       (mcs4_core_n_21916), .Y (mcs4_core_n_21913));
  AND4X1 mcs4_core_g25544__7098(.A (mcs4_core_n_22001), .B
       (mcs4_core_n_21989), .C (mcs4_core_n_21942), .D
       (mcs4_core_n_21923), .Y (mcs4_core_n_21914));
  AND4X1 mcs4_core_g25545__6131(.A (mcs4_core_n_22036), .B
       (mcs4_core_n_22117), .C (mcs4_core_n_22114), .D
       (mcs4_core_n_21920), .Y (mcs4_core_n_21915));
  AND4X1 mcs4_core_g25546__1881(.A (mcs4_core_n_22056), .B
       (mcs4_core_n_22058), .C (mcs4_core_n_22053), .D
       (mcs4_core_n_21950), .Y (mcs4_core_n_21916));
  AND4X1 mcs4_core_g25547__5115(.A (mcs4_core_n_22067), .B
       (mcs4_core_n_22065), .C (mcs4_core_n_22063), .D
       (mcs4_core_n_21949), .Y (mcs4_core_n_21917));
  AND4X1 mcs4_core_g25548__7482(.A (mcs4_core_n_22072), .B
       (mcs4_core_n_22071), .C (mcs4_core_n_22075), .D
       (mcs4_core_n_21952), .Y (mcs4_core_n_21918));
  AND4X1 mcs4_core_g25549__4733(.A (mcs4_core_n_21983), .B
       (mcs4_core_n_22129), .C (mcs4_core_n_21972), .D
       (mcs4_core_n_21951), .Y (mcs4_core_n_21919));
  AND4X1 mcs4_core_g25550__6161(.A (mcs4_core_n_22122), .B
       (mcs4_core_n_22119), .C (mcs4_core_n_22120), .D
       (mcs4_core_n_21953), .Y (mcs4_core_n_21920));
  AND4X1 mcs4_core_g25551__9315(.A (mcs4_core_n_21974), .B
       (mcs4_core_n_21998), .C (mcs4_core_n_21975), .D
       (mcs4_core_n_21965), .Y (mcs4_core_n_21921));
  AND4X1 mcs4_core_g25552__9945(.A (mcs4_core_n_21982), .B
       (mcs4_core_n_21979), .C (mcs4_core_n_21986), .D
       (mcs4_core_n_21976), .Y (mcs4_core_n_21922));
  AND4X1 mcs4_core_g25553__2883(.A (mcs4_core_n_21997), .B
       (mcs4_core_n_21990), .C (mcs4_core_n_21999), .D
       (mcs4_core_n_21995), .Y (mcs4_core_n_21923));
  AND4X1 mcs4_core_g25555__1666(.A (mcs4_core_n_22021), .B
       (mcs4_core_n_22012), .C (mcs4_core_n_21964), .D
       (mcs4_core_n_22019), .Y (mcs4_core_n_21925));
  AND4X1 mcs4_core_g25557__6417(.A (mcs4_core_n_22032), .B
       (mcs4_core_n_22028), .C (mcs4_core_n_22034), .D
       (mcs4_core_n_22025), .Y (mcs4_core_n_21927));
  AND4X1 mcs4_core_g25558__5477(.A (mcs4_core_n_22037), .B
       (mcs4_core_n_22035), .C (mcs4_core_n_22039), .D
       (mcs4_core_n_22033), .Y (mcs4_core_n_21928));
  AND4X1 mcs4_core_g25559__2398(.A (mcs4_core_n_22054), .B
       (mcs4_core_n_22046), .C (mcs4_core_n_22057), .D
       (mcs4_core_n_22038), .Y (mcs4_core_n_21929));
  AND4X1 mcs4_core_g25560__5107(.A (mcs4_core_n_22045), .B
       (mcs4_core_n_22043), .C (mcs4_core_n_22041), .D
       (mcs4_core_n_22040), .Y (mcs4_core_n_21930));
  AND4X1 mcs4_core_g25562__4319(.A (mcs4_core_n_22081), .B
       (mcs4_core_n_22073), .C (mcs4_core_n_22078), .D
       (mcs4_core_n_22062), .Y (mcs4_core_n_21932));
  AND4X1 mcs4_core_g25563__8428(.A (mcs4_core_n_22086), .B
       (mcs4_core_n_22083), .C (mcs4_core_n_22093), .D
       (mcs4_core_n_22089), .Y (mcs4_core_n_21933));
  AND4X1 mcs4_core_g25564__5526(.A (mcs4_core_n_22088), .B
       (mcs4_core_n_22085), .C (mcs4_core_n_22087), .D
       (mcs4_core_n_22084), .Y (mcs4_core_n_21934));
  AND4X1 mcs4_core_g25565__6783(.A (mcs4_core_n_22096), .B
       (mcs4_core_n_21967), .C (mcs4_core_n_22094), .D
       (mcs4_core_n_22090), .Y (mcs4_core_n_21935));
  AND4X1 mcs4_core_g25566__3680(.A (mcs4_core_n_22104), .B
       (mcs4_core_n_22095), .C (mcs4_core_n_22097), .D
       (mcs4_core_n_22101), .Y (mcs4_core_n_21936));
  AND4X1 mcs4_core_g25567__1617(.A (mcs4_core_n_22103), .B
       (mcs4_core_n_22102), .C (mcs4_core_n_22105), .D
       (mcs4_core_n_22100), .Y (mcs4_core_n_21937));
  AND4X1 mcs4_core_g25568__2802(.A (mcs4_core_n_22109), .B
       (mcs4_core_n_22106), .C (mcs4_core_n_22110), .D
       (mcs4_core_n_22107), .Y (mcs4_core_n_21938));
  AND4X1 mcs4_core_g25569__1705(.A (mcs4_core_n_22123), .B
       (mcs4_core_n_22118), .C (mcs4_core_n_22116), .D
       (mcs4_core_n_22113), .Y (mcs4_core_n_21939));
  AND4X1 mcs4_core_g25570__5122(.A (mcs4_core_n_21969), .B
       (mcs4_core_n_21968), .C (mcs4_core_n_21973), .D
       (mcs4_core_n_22127), .Y (mcs4_core_n_21940));
  AND3XL mcs4_core_g25571__8246(.A (mcs4_core_n_22014), .B
       (mcs4_core_n_22017), .C (mcs4_core_n_22013), .Y
       (mcs4_core_n_21941));
  AND3XL mcs4_core_g25572__7098(.A (mcs4_core_n_22007), .B
       (mcs4_core_n_22008), .C (mcs4_core_n_22004), .Y
       (mcs4_core_n_21942));
  AND3XL mcs4_core_g25573__6131(.A (mcs4_core_n_22000), .B
       (mcs4_core_n_21977), .C (mcs4_core_n_22015), .Y
       (mcs4_core_n_21943));
  AND3XL mcs4_core_g25574__1881(.A (mcs4_core_n_22026), .B
       (mcs4_core_n_22022), .C (mcs4_core_n_22024), .Y
       (mcs4_core_n_21944));
  AND3XL mcs4_core_g25575__5115(.A (mcs4_core_n_22051), .B
       (mcs4_core_n_22049), .C (mcs4_core_n_22048), .Y
       (mcs4_core_n_21945));
  AND3XL mcs4_core_g25576__7482(.A (mcs4_core_n_22047), .B
       (mcs4_core_n_22044), .C (mcs4_core_n_22052), .Y
       (mcs4_core_n_21946));
  AND3XL mcs4_core_g25577__4733(.A (mcs4_core_n_22027), .B
       (mcs4_core_n_22091), .C (mcs4_core_n_22050), .Y
       (mcs4_core_n_21947));
  AND3XL mcs4_core_g25578__6161(.A (mcs4_core_n_22066), .B
       (mcs4_core_n_22070), .C (mcs4_core_n_22064), .Y
       (mcs4_core_n_21948));
  AND2X1 mcs4_core_g25579__9315(.A (mcs4_core_n_22069), .B
       (mcs4_core_n_22068), .Y (mcs4_core_n_21949));
  AND2X1 mcs4_core_g25580__9945(.A (mcs4_core_n_22059), .B
       (mcs4_core_n_22061), .Y (mcs4_core_n_21950));
  AND2X1 mcs4_core_g25581__2883(.A (mcs4_core_n_21991), .B
       (mcs4_core_n_21996), .Y (mcs4_core_n_21951));
  AND2X1 mcs4_core_g25582__2346(.A (mcs4_core_n_22077), .B
       (mcs4_core_n_22076), .Y (mcs4_core_n_21952));
  AND2X1 mcs4_core_g25583__1666(.A (mcs4_core_n_22126), .B
       (mcs4_core_n_22124), .Y (mcs4_core_n_21953));
  AOI22X2 mcs4_core_g25584__7410(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [0]), .A1
       (mcs4_core_n_22168), .B0 (\mcs4_core_ram_0_ram2_ram_array[17]
       [0]), .B1 (mcs4_core_n_22169), .Y (mcs4_core_n_21954));
  AOI22X2 mcs4_core_g25585__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[18] [0]), .A1
       (mcs4_core_n_22171), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [0]), .B1 (mcs4_core_n_22170), .Y (mcs4_core_n_21955));
  AOI22X2 mcs4_core_g25586__5477(.A0
       (\mcs4_core_ram_0_ram2_ram_array[18] [3]), .A1
       (mcs4_core_n_22171), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [3]), .B1 (mcs4_core_n_22170), .Y (mcs4_core_n_21956));
  AOI22X2 mcs4_core_g25587__2398(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [3]), .A1
       (mcs4_core_n_22168), .B0 (\mcs4_core_ram_0_ram2_ram_array[17]
       [3]), .B1 (mcs4_core_n_22169), .Y (mcs4_core_n_21959));
  AOI22X2 mcs4_core_g25588__5107(.A0
       (\mcs4_core_ram_0_ram2_ram_array[18] [1]), .A1
       (mcs4_core_n_22171), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [1]), .B1 (mcs4_core_n_22170), .Y (mcs4_core_n_21962));
  AOI22X2 mcs4_core_g25589__6260(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [1]), .A1
       (mcs4_core_n_22168), .B0 (\mcs4_core_ram_0_ram2_ram_array[17]
       [1]), .B1 (mcs4_core_n_22169), .Y (mcs4_core_n_21963));
  AOI21X1 mcs4_core_g25590__4319(.A0 (mcs4_core_n_22345), .A1
       (\mcs4_core_ram_0_ram3_ram_array[9] [3]), .B0
       (mcs4_core_n_22150), .Y (mcs4_core_n_21964));
  AOI21X1 mcs4_core_g25591__8428(.A0 (mcs4_core_n_22345), .A1
       (\mcs4_core_ram_0_ram0_ram_array[9] [1]), .B0
       (mcs4_core_n_22130), .Y (mcs4_core_n_21965));
  AOI22X2 mcs4_core_g25592__5526(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [1]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram3_ram_array[7]
       [1]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_21967));
  AOI22X2 mcs4_core_g25593__6783(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [2]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [2]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_21968));
  AOI22X2 mcs4_core_g25594__3680(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [2]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram3_ram_array[7] [2]), .B1 (n_1208), .Y
       (mcs4_core_n_21969));
  AOI21X1 mcs4_core_g25595__1617(.A0 (mcs4_core_n_22345), .A1
       (\mcs4_core_ram_0_ram2_ram_array[9] [3]), .B0
       (mcs4_core_n_22162), .Y (mcs4_core_n_21972));
  AOI22X2 mcs4_core_g25596__2802(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [2]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram3_ram_array[3]
       [2]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_21973));
  AOI22X2 mcs4_core_g25597__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [1]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram0_ram_array[15]
       [1]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_21974));
  AOI21X1 mcs4_core_g25598__5122(.A0 (mcs4_core_n_22305), .A1
       (\mcs4_core_ram_0_ram0_ram_array[11] [1]), .B0
       (mcs4_core_n_22132), .Y (mcs4_core_n_21975));
  AOI22X2 mcs4_core_g25599__8246(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [1]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram0_ram_array[1]
       [1]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_21976));
  AOI22X2 mcs4_core_g25600__7098(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [3]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram0_ram_array[7]
       [3]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_21977));
  AOI21X1 mcs4_core_g25601__6131(.A0 (mcs4_core_n_22290), .A1
       (\mcs4_core_ram_0_ram1_ram_array[16] [2]), .B0
       (mcs4_core_n_22134), .Y (mcs4_core_n_21978));
  AOI22X2 mcs4_core_g25602__1881(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [1]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram0_ram_array[5] [1]), .B1 (n_1234), .Y
       (mcs4_core_n_21979));
  AOI22X2 mcs4_core_g25603__5115(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [1]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram0_ram_array[7] [1]), .B1 (n_1208), .Y
       (mcs4_core_n_21982));
  AOI22X2 mcs4_core_g25604__7482(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [3]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram2_ram_array[15] [3]), .B1 (n_1247), .Y
       (mcs4_core_n_21983));
  AOI22X2 mcs4_core_g25605__4733(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [1]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram0_ram_array[3] [1]), .B1 (n_1195), .Y
       (mcs4_core_n_21986));
  AOI22X2 mcs4_core_g25606__6161(.A0
       (\mcs4_core_ram_0_ram1_ram_array[17] [2]), .A1
       (mcs4_core_n_22283), .B0 (\mcs4_core_ram_0_ram1_ram_array[19]
       [2]), .B1 (mcs4_core_n_22205), .Y (mcs4_core_n_21989));
  AOI21X1 mcs4_core_g25607__9315(.A0 (n_1130), .A1
       (\mcs4_core_ram_0_ram1_ram_array[13] [2]), .B0
       (mcs4_core_n_22136), .Y (mcs4_core_n_21990));
  AOI21X1 mcs4_core_g25608__9945(.A0 (mcs4_core_n_22305), .A1
       (\mcs4_core_ram_0_ram2_ram_array[11] [3]), .B0
       (mcs4_core_n_22140), .Y (mcs4_core_n_21991));
  AOI21X2 mcs4_core_g25609__2883(.A0
       (\mcs4_core_ram_0_ram0_ram_array[13] [3]), .A1 (n_1130), .B0
       (mcs4_core_n_22145), .Y (mcs4_core_n_21993));
  AOI21X1 mcs4_core_g25610__2346(.A0 (n_1312), .A1
       (\mcs4_core_ram_0_ram1_ram_array[11] [2]), .B0
       (mcs4_core_n_22138), .Y (mcs4_core_n_21995));
  AOI21X1 mcs4_core_g25611__1666(.A0 (n_1130), .A1
       (\mcs4_core_ram_0_ram2_ram_array[13] [3]), .B0
       (mcs4_core_n_22141), .Y (mcs4_core_n_21996));
  AOI22X2 mcs4_core_g25612__7410(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [2]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram1_ram_array[15]
       [2]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_21997));
  AOI21X1 mcs4_core_g25613__6417(.A0 (mcs4_core_n_22353), .A1
       (\mcs4_core_ram_0_ram0_ram_array[13] [1]), .B0
       (mcs4_core_n_22131), .Y (mcs4_core_n_21998));
  AOI21X1 mcs4_core_g25614__5477(.A0 (mcs4_core_n_22345), .A1
       (\mcs4_core_ram_0_ram1_ram_array[9] [2]), .B0
       (mcs4_core_n_22142), .Y (mcs4_core_n_21999));
  AOI22X2 mcs4_core_g25615__2398(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [3]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram0_ram_array[5]
       [3]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_22000));
  AOI22X2 mcs4_core_g25616__5107(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [2]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram1_ram_array[7] [2]), .B1 (n_1208), .Y
       (mcs4_core_n_22001));
  AOI22X2 mcs4_core_g25617__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[16] [3]), .A1
       (mcs4_core_n_22290), .B0 (\mcs4_core_ram_0_ram3_ram_array[19]
       [3]), .B1 (mcs4_core_n_22205), .Y (mcs4_core_n_22002));
  AOI22X2 mcs4_core_g25618__4319(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [2]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram1_ram_array[3]
       [2]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_22004));
  AOI21X2 mcs4_core_g25619__8428(.A0
       (\mcs4_core_ram_0_ram3_ram_array[17] [3]), .A1
       (mcs4_core_n_22283), .B0 (mcs4_core_n_22144), .Y
       (mcs4_core_n_22005));
  AOI22X2 mcs4_core_g25620__5526(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [2]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram1_ram_array[5] [2]), .B1 (n_1234), .Y
       (mcs4_core_n_22007));
  AOI22X2 mcs4_core_g25621__6783(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [2]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram1_ram_array[1] [2]), .B1 (n_1182), .Y
       (mcs4_core_n_22008));
  AOI21X2 mcs4_core_g25622__3680(.A0
       (\mcs4_core_ram_0_ram0_ram_array[13] [0]), .A1
       (mcs4_core_n_22353), .B0 (mcs4_core_n_22146), .Y
       (mcs4_core_n_22011));
  AOI22X2 mcs4_core_g25623__1617(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [3]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram3_ram_array[15] [3]), .B1 (n_1247), .Y
       (mcs4_core_n_22012));
  AOI21X1 mcs4_core_g25624__2802(.A0 (n_1143), .A1
       (\mcs4_core_ram_0_ram0_ram_array[9] [0]), .B0
       (mcs4_core_n_22147), .Y (mcs4_core_n_22013));
  AOI22X2 mcs4_core_g25625__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [0]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram0_ram_array[15] [0]), .B1 (n_1247), .Y
       (mcs4_core_n_22014));
  AOI22X2 mcs4_core_g25626__5122(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [3]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram0_ram_array[1]
       [3]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_22015));
  AOI22X2 mcs4_core_g25627__8246(.A0
       (\mcs4_core_ram_0_ram0_ram_array[16] [1]), .A1
       (mcs4_core_n_22290), .B0 (\mcs4_core_ram_0_ram0_ram_array[17]
       [1]), .B1 (mcs4_core_n_22283), .Y (mcs4_core_n_22016));
  AOI21X2 mcs4_core_g25628__7098(.A0
       (\mcs4_core_ram_0_ram0_ram_array[11] [0]), .A1 (n_1312), .B0
       (mcs4_core_n_22148), .Y (mcs4_core_n_22017));
  AOI21X1 mcs4_core_g25629__6131(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [0]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22149), .Y
       (mcs4_core_n_22018));
  AOI21X1 mcs4_core_g25630__1881(.A0 (n_1312), .A1
       (\mcs4_core_ram_0_ram3_ram_array[11] [3]), .B0
       (mcs4_core_n_22152), .Y (mcs4_core_n_22019));
  AOI22X2 mcs4_core_g25631__5115(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [0]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram0_ram_array[7]
       [0]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_22020));
  AOI21X1 mcs4_core_g25632__7482(.A0 (n_1130), .A1
       (\mcs4_core_ram_0_ram3_ram_array[13] [3]), .B0
       (mcs4_core_n_22153), .Y (mcs4_core_n_22021));
  AOI22X2 mcs4_core_g25633__4733(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [0]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram0_ram_array[1] [0]), .B1 (n_1182), .Y
       (mcs4_core_n_22022));
  AOI21X1 mcs4_core_g25634__6161(.A0
       (\mcs4_core_ram_0_ram1_ram_array[19] [3]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22154), .Y
       (mcs4_core_n_22023));
  AOI22X2 mcs4_core_g25635__9315(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [0]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram0_ram_array[3] [0]), .B1 (n_1195), .Y
       (mcs4_core_n_22024));
  AOI22X2 mcs4_core_g25636__9945(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [3]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram3_ram_array[3] [3]), .B1 (n_1195), .Y
       (mcs4_core_n_22025));
  AOI22X2 mcs4_core_g25637__2883(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [0]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram0_ram_array[5] [0]), .B1 (n_1234), .Y
       (mcs4_core_n_22026));
  AOI22X2 mcs4_core_g25638__2346(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [3]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram0_ram_array[15]
       [3]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_22027));
  AOI22X2 mcs4_core_g25639__1666(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [3]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram3_ram_array[7]
       [3]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_22028));
  AOI21X1 mcs4_core_g25640__7410(.A0
       (\mcs4_core_ram_0_ram3_ram_array[19] [0]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22155), .Y
       (mcs4_core_n_22029));
  AOI22X2 mcs4_core_g25641__6417(.A0
       (\mcs4_core_ram_0_ram1_ram_array[16] [3]), .A1
       (mcs4_core_n_22290), .B0 (\mcs4_core_ram_0_ram1_ram_array[17]
       [3]), .B1 (mcs4_core_n_22283), .Y (mcs4_core_n_22030));
  AOI22X2 mcs4_core_g25642__5477(.A0
       (\mcs4_core_ram_0_ram3_ram_array[16] [0]), .A1
       (mcs4_core_n_22290), .B0 (\mcs4_core_ram_0_ram3_ram_array[17]
       [0]), .B1 (mcs4_core_n_22283), .Y (mcs4_core_n_22031));
  AOI22X2 mcs4_core_g25643__2398(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [3]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [3]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_22032));
  AOI21X1 mcs4_core_g25644__5107(.A0 (n_1143), .A1
       (\mcs4_core_ram_0_ram3_ram_array[9] [0]), .B0
       (mcs4_core_n_22156), .Y (mcs4_core_n_22033));
  AOI22X2 mcs4_core_g25645__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [3]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram3_ram_array[1] [3]), .B1 (n_1182), .Y
       (mcs4_core_n_22034));
  AOI21X1 mcs4_core_g25646__4319(.A0 (mcs4_core_n_22353), .A1
       (\mcs4_core_ram_0_ram3_ram_array[13] [0]), .B0
       (mcs4_core_n_22157), .Y (mcs4_core_n_22035));
  AOI22X2 mcs4_core_g25647__8428(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [1]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram2_ram_array[7]
       [1]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_22036));
  AOI22X2 mcs4_core_g25648__5526(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [0]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram3_ram_array[15]
       [0]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_22037));
  AOI21X2 mcs4_core_g25649__6783(.A0
       (\mcs4_core_ram_0_ram1_ram_array[11] [3]), .A1
       (mcs4_core_n_22305), .B0 (mcs4_core_n_22159), .Y
       (mcs4_core_n_22038));
  AOI21X2 mcs4_core_g25650__3680(.A0
       (\mcs4_core_ram_0_ram3_ram_array[11] [0]), .A1 (n_1312), .B0
       (mcs4_core_n_22158), .Y (mcs4_core_n_22039));
  AOI22X2 mcs4_core_g25651__1617(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [0]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram3_ram_array[3]
       [0]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_22040));
  AOI22X2 mcs4_core_g25652__2802(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [0]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram3_ram_array[1]
       [0]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_22041));
  AOI21X2 mcs4_core_g25653__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[11] [2]), .A1
       (mcs4_core_n_22305), .B0 (mcs4_core_n_22160), .Y
       (mcs4_core_n_22042));
  AOI22X2 mcs4_core_g25654__5122(.A0
       (\mcs4_core_ram_0_ram3_ram_array[6] [0]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram3_ram_array[7]
       [0]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_22043));
  AOI21X1 mcs4_core_g25655__8246(.A0 (n_1130), .A1
       (\mcs4_core_ram_0_ram0_ram_array[13] [2]), .B0
       (mcs4_core_n_22161), .Y (mcs4_core_n_22044));
  AOI22X2 mcs4_core_g25656__7098(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [0]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [0]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_22045));
  AOI21X1 mcs4_core_g25657__6131(.A0 (n_1130), .A1
       (\mcs4_core_ram_0_ram1_ram_array[13] [3]), .B0
       (mcs4_core_n_22164), .Y (mcs4_core_n_22046));
  AOI22X2 mcs4_core_g25658__1881(.A0
       (\mcs4_core_ram_0_ram0_ram_array[14] [2]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram0_ram_array[15]
       [2]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_22047));
  AOI21X1 mcs4_core_g25659__5115(.A0 (mcs4_core_n_22305), .A1
       (\mcs4_core_ram_0_ram2_ram_array[11] [0]), .B0
       (mcs4_core_n_22163), .Y (mcs4_core_n_22048));
  AOI22X2 mcs4_core_g25660__7482(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [0]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram2_ram_array[15]
       [0]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_22049));
  AOI21X1 mcs4_core_g25661__4733(.A0 (n_1312), .A1
       (\mcs4_core_ram_0_ram0_ram_array[11] [3]), .B0
       (mcs4_core_n_22177), .Y (mcs4_core_n_22050));
  AOI21X2 mcs4_core_g25662__6161(.A0
       (\mcs4_core_ram_0_ram2_ram_array[13] [0]), .A1
       (mcs4_core_n_22353), .B0 (mcs4_core_n_22165), .Y
       (mcs4_core_n_22051));
  AOI21X1 mcs4_core_g25663__9315(.A0 (n_1143), .A1
       (\mcs4_core_ram_0_ram0_ram_array[9] [2]), .B0
       (mcs4_core_n_22192), .Y (mcs4_core_n_22052));
  AOI21X1 mcs4_core_g25664__9945(.A0 (n_1143), .A1
       (\mcs4_core_ram_0_ram2_ram_array[9] [0]), .B0
       (mcs4_core_n_22166), .Y (mcs4_core_n_22053));
  AOI22X2 mcs4_core_g25665__2883(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [3]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram1_ram_array[15]
       [3]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_22054));
  AOI21X1 mcs4_core_g25666__2346(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [2]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22167), .Y
       (mcs4_core_n_22055));
  AOI22X2 mcs4_core_g25667__1666(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [0]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram2_ram_array[7]
       [0]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_22056));
  AOI21X2 mcs4_core_g25668__7410(.A0
       (\mcs4_core_ram_0_ram1_ram_array[9] [3]), .A1 (n_1143), .B0
       (mcs4_core_n_22173), .Y (mcs4_core_n_22057));
  AOI22X2 mcs4_core_g25669__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [0]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram2_ram_array[1]
       [0]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_22058));
  AOI22X2 mcs4_core_g25670__5477(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [0]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram2_ram_array[3]
       [0]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_22059));
  AOI22X2 mcs4_core_g25671__2398(.A0
       (\mcs4_core_ram_0_ram0_ram_array[4] [2]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram0_ram_array[5]
       [2]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_22060));
  AOI22X2 mcs4_core_g25672__5107(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [0]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram2_ram_array[5]
       [0]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_22061));
  AOI22X2 mcs4_core_g25673__6260(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [3]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram1_ram_array[1]
       [3]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_22062));
  AOI22X2 mcs4_core_g25674__4319(.A0
       (\mcs4_core_ram_0_ram1_ram_array[16] [0]), .A1
       (mcs4_core_n_22290), .B0 (\mcs4_core_ram_0_ram1_ram_array[19]
       [0]), .B1 (mcs4_core_n_22205), .Y (mcs4_core_n_22063));
  AOI22X2 mcs4_core_g25675__8428(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [2]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram0_ram_array[3]
       [2]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_22064));
  AOI22X2 mcs4_core_g25676__5526(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [0]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram1_ram_array[15] [0]), .B1 (n_1247), .Y
       (mcs4_core_n_22065));
  AOI22X2 mcs4_core_g25677__6783(.A0
       (\mcs4_core_ram_0_ram0_ram_array[6] [2]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram0_ram_array[7] [2]), .B1 (n_1208), .Y
       (mcs4_core_n_22066));
  AOI21X2 mcs4_core_g25678__3680(.A0
       (\mcs4_core_ram_0_ram1_ram_array[13] [0]), .A1 (n_1130), .B0
       (mcs4_core_n_22175), .Y (mcs4_core_n_22067));
  AOI21X1 mcs4_core_g25679__1617(.A0 (mcs4_core_n_22305), .A1
       (\mcs4_core_ram_0_ram1_ram_array[11] [0]), .B0
       (mcs4_core_n_22174), .Y (mcs4_core_n_22068));
  AOI21X1 mcs4_core_g25680__2802(.A0 (n_1143), .A1
       (\mcs4_core_ram_0_ram1_ram_array[9] [0]), .B0
       (mcs4_core_n_22176), .Y (mcs4_core_n_22069));
  AOI22X2 mcs4_core_g25681__1705(.A0
       (\mcs4_core_ram_0_ram0_ram_array[0] [2]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram0_ram_array[1]
       [2]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_22070));
  AOI21X2 mcs4_core_g25682__5122(.A0
       (\mcs4_core_ram_0_ram1_ram_array[17] [0]), .A1
       (mcs4_core_n_22283), .B0 (mcs4_core_n_22178), .Y
       (mcs4_core_n_22071));
  AOI22X2 mcs4_core_g25683__8246(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [0]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram1_ram_array[5]
       [0]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_22072));
  AOI22X2 mcs4_core_g25684__7098(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [3]), .A1
       (mcs4_core_n_22252), .B0 (\mcs4_core_ram_0_ram1_ram_array[7]
       [3]), .B1 (mcs4_core_n_22244), .Y (mcs4_core_n_22073));
  AOI21X2 mcs4_core_g25685__6131(.A0
       (\mcs4_core_ram_0_ram2_ram_array[16] [2]), .A1
       (mcs4_core_n_22290), .B0 (mcs4_core_n_22179), .Y
       (mcs4_core_n_22074));
  AOI22X2 mcs4_core_g25686__1881(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [0]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram1_ram_array[3]
       [0]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_22075));
  AOI22X2 mcs4_core_g25687__5115(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [0]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram1_ram_array[7] [0]), .B1 (n_1208), .Y
       (mcs4_core_n_22076));
  AOI22X2 mcs4_core_g25688__7482(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [0]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram1_ram_array[1]
       [0]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_22077));
  AOI22X2 mcs4_core_g25689__4733(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [3]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram1_ram_array[3]
       [3]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_22078));
  AOI22X2 mcs4_core_g25690__6161(.A0
       (\mcs4_core_ram_0_ram2_ram_array[17] [2]), .A1
       (mcs4_core_n_22283), .B0 (\mcs4_core_ram_0_ram2_ram_array[19]
       [2]), .B1 (mcs4_core_n_22205), .Y (mcs4_core_n_22079));
  AOI22X2 mcs4_core_g25691__9315(.A0
       (\mcs4_core_ram_0_ram3_ram_array[16] [1]), .A1
       (mcs4_core_n_22290), .B0 (\mcs4_core_ram_0_ram3_ram_array[17]
       [1]), .B1 (mcs4_core_n_22283), .Y (mcs4_core_n_22080));
  AOI22X2 mcs4_core_g25692__9945(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [3]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram1_ram_array[5] [3]), .B1 (n_1234), .Y
       (mcs4_core_n_22081));
  AOI21X1 mcs4_core_g25693__2883(.A0
       (\mcs4_core_ram_0_ram3_ram_array[19] [1]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22180), .Y
       (mcs4_core_n_22082));
  AOI21X1 mcs4_core_g25694__2346(.A0 (mcs4_core_n_22353), .A1
       (\mcs4_core_ram_0_ram2_ram_array[13] [2]), .B0
       (mcs4_core_n_22181), .Y (mcs4_core_n_22083));
  AOI21X2 mcs4_core_g25695__1666(.A0
       (\mcs4_core_ram_0_ram3_ram_array[9] [1]), .A1
       (mcs4_core_n_22345), .B0 (mcs4_core_n_22182), .Y
       (mcs4_core_n_22084));
  AOI22X2 mcs4_core_g25696__7410(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [1]), .A1
       (mcs4_core_n_22228), .B0 (\mcs4_core_ram_0_ram3_ram_array[15]
       [1]), .B1 (mcs4_core_n_22260), .Y (mcs4_core_n_22085));
  AOI22X2 mcs4_core_g25697__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [2]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram2_ram_array[15] [2]), .B1 (n_1247), .Y
       (mcs4_core_n_22086));
  AOI21X1 mcs4_core_g25698__5477(.A0 (n_1312), .A1
       (\mcs4_core_ram_0_ram3_ram_array[11] [1]), .B0
       (mcs4_core_n_22183), .Y (mcs4_core_n_22087));
  AOI21X1 mcs4_core_g25699__2398(.A0 (mcs4_core_n_22353), .A1
       (\mcs4_core_ram_0_ram3_ram_array[13] [1]), .B0
       (mcs4_core_n_22184), .Y (mcs4_core_n_22088));
  AOI21X1 mcs4_core_g25700__5107(.A0 (mcs4_core_n_22305), .A1
       (\mcs4_core_ram_0_ram2_ram_array[11] [2]), .B0
       (mcs4_core_n_22185), .Y (mcs4_core_n_22089));
  AOI22X2 mcs4_core_g25701__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [1]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram3_ram_array[1] [1]), .B1 (n_1182), .Y
       (mcs4_core_n_22090));
  AOI21X1 mcs4_core_g25702__4319(.A0 (mcs4_core_n_22345), .A1
       (\mcs4_core_ram_0_ram0_ram_array[9] [3]), .B0
       (mcs4_core_n_22187), .Y (mcs4_core_n_22091));
  AOI21X1 mcs4_core_g25703__8428(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [3]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22193), .Y
       (mcs4_core_n_22092));
  AOI21X2 mcs4_core_g25704__5526(.A0
       (\mcs4_core_ram_0_ram2_ram_array[9] [2]), .A1
       (mcs4_core_n_22345), .B0 (mcs4_core_n_22186), .Y
       (mcs4_core_n_22093));
  AOI22X2 mcs4_core_g25705__6783(.A0
       (\mcs4_core_ram_0_ram3_ram_array[2] [1]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram3_ram_array[3] [1]), .B1 (n_1195), .Y
       (mcs4_core_n_22094));
  AOI22X2 mcs4_core_g25706__3680(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [2]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram2_ram_array[7] [2]), .B1 (n_1208), .Y
       (mcs4_core_n_22095));
  AOI22X2 mcs4_core_g25707__1617(.A0
       (\mcs4_core_ram_0_ram3_ram_array[4] [1]), .A1
       (mcs4_core_n_22329), .B0 (\mcs4_core_ram_0_ram3_ram_array[5]
       [1]), .B1 (mcs4_core_n_22268), .Y (mcs4_core_n_22096));
  AOI22X2 mcs4_core_g25708__2802(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [2]), .A1
       (mcs4_core_n_22337), .B0 (\mcs4_core_ram_0_ram2_ram_array[1]
       [2]), .B1 (mcs4_core_n_22321), .Y (mcs4_core_n_22097));
  AOI21X1 mcs4_core_g25709__1705(.A0
       (\mcs4_core_ram_0_ram1_ram_array[19] [1]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22188), .Y
       (mcs4_core_n_22098));
  AOI22X2 mcs4_core_g25710__5122(.A0
       (\mcs4_core_ram_0_ram1_ram_array[16] [1]), .A1
       (mcs4_core_n_22290), .B0 (\mcs4_core_ram_0_ram1_ram_array[17]
       [1]), .B1 (mcs4_core_n_22283), .Y (mcs4_core_n_22099));
  AOI21X2 mcs4_core_g25711__8246(.A0
       (\mcs4_core_ram_0_ram1_ram_array[9] [1]), .A1 (n_1143), .B0
       (mcs4_core_n_22189), .Y (mcs4_core_n_22100));
  AOI22X2 mcs4_core_g25712__7098(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [2]), .A1
       (mcs4_core_n_22297), .B0 (\mcs4_core_ram_0_ram2_ram_array[3]
       [2]), .B1 (mcs4_core_n_22313), .Y (mcs4_core_n_22101));
  AOI21X1 mcs4_core_g25713__6131(.A0 (n_1130), .A1
       (\mcs4_core_ram_0_ram1_ram_array[13] [1]), .B0
       (mcs4_core_n_22190), .Y (mcs4_core_n_22102));
  AOI22X2 mcs4_core_g25714__1881(.A0
       (\mcs4_core_ram_0_ram1_ram_array[14] [1]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram1_ram_array[15] [1]), .B1 (n_1247), .Y
       (mcs4_core_n_22103));
  AOI22X2 mcs4_core_g25715__5115(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [2]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram2_ram_array[5] [2]), .B1 (n_1234), .Y
       (mcs4_core_n_22104));
  AOI21X1 mcs4_core_g25716__7482(.A0 (mcs4_core_n_22305), .A1
       (\mcs4_core_ram_0_ram1_ram_array[11] [1]), .B0
       (mcs4_core_n_22191), .Y (mcs4_core_n_22105));
  AOI22X2 mcs4_core_g25717__4733(.A0
       (\mcs4_core_ram_0_ram1_ram_array[4] [1]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram1_ram_array[5] [1]), .B1 (n_1234), .Y
       (mcs4_core_n_22106));
  AOI22X2 mcs4_core_g25718__6161(.A0
       (\mcs4_core_ram_0_ram1_ram_array[0] [1]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram1_ram_array[1] [1]), .B1 (n_1182), .Y
       (mcs4_core_n_22107));
  AOI22X2 mcs4_core_g25719__9315(.A0
       (\mcs4_core_ram_0_ram3_ram_array[17] [2]), .A1
       (mcs4_core_n_22283), .B0 (\mcs4_core_ram_0_ram3_ram_array[19]
       [2]), .B1 (mcs4_core_n_22205), .Y (mcs4_core_n_22108));
  AOI22X2 mcs4_core_g25720__9945(.A0
       (\mcs4_core_ram_0_ram1_ram_array[6] [1]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram1_ram_array[7] [1]), .B1 (n_1208), .Y
       (mcs4_core_n_22109));
  AOI22X2 mcs4_core_g25721__2883(.A0
       (\mcs4_core_ram_0_ram1_ram_array[2] [1]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram1_ram_array[3] [1]), .B1 (n_1195), .Y
       (mcs4_core_n_22110));
  AOI22X2 mcs4_core_g25722__2346(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [3]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram2_ram_array[1] [3]), .B1 (n_1182), .Y
       (mcs4_core_n_22111));
  AOI21X1 mcs4_core_g25723__1666(.A0 (mcs4_core_n_22290), .A1
       (\mcs4_core_ram_0_ram3_ram_array[16] [2]), .B0
       (mcs4_core_n_22133), .Y (mcs4_core_n_22112));
  AOI21X1 mcs4_core_g25724__7410(.A0 (n_1312), .A1
       (\mcs4_core_ram_0_ram3_ram_array[11] [2]), .B0
       (mcs4_core_n_22195), .Y (mcs4_core_n_22113));
  AOI22X2 mcs4_core_g25725__6417(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [1]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram2_ram_array[3] [1]), .B1 (n_1195), .Y
       (mcs4_core_n_22114));
  AOI22X2 mcs4_core_g25726__5477(.A0
       (\mcs4_core_ram_0_ram2_ram_array[6] [3]), .A1 (n_1260), .B0
       (\mcs4_core_ram_0_ram2_ram_array[7] [3]), .B1 (n_1208), .Y
       (mcs4_core_n_22115));
  AOI21X2 mcs4_core_g25727__2398(.A0
       (\mcs4_core_ram_0_ram3_ram_array[9] [2]), .A1
       (mcs4_core_n_22345), .B0 (mcs4_core_n_22196), .Y
       (mcs4_core_n_22116));
  AOI22X2 mcs4_core_g25728__5107(.A0
       (\mcs4_core_ram_0_ram2_ram_array[0] [1]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram2_ram_array[1] [1]), .B1 (n_1182), .Y
       (mcs4_core_n_22117));
  AOI22X2 mcs4_core_g25729__6260(.A0
       (\mcs4_core_ram_0_ram3_ram_array[14] [2]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram3_ram_array[15] [2]), .B1 (n_1247), .Y
       (mcs4_core_n_22118));
  AOI22X2 mcs4_core_g25730__4319(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [1]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram2_ram_array[5] [1]), .B1 (n_1234), .Y
       (mcs4_core_n_22119));
  AOI21X1 mcs4_core_g25731__8428(.A0 (n_1312), .A1
       (\mcs4_core_ram_0_ram2_ram_array[11] [1]), .B0
       (mcs4_core_n_22197), .Y (mcs4_core_n_22120));
  AOI22X2 mcs4_core_g25732__5526(.A0
       (\mcs4_core_ram_0_ram2_ram_array[2] [3]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram2_ram_array[3] [3]), .B1 (n_1195), .Y
       (mcs4_core_n_22121));
  AOI22X2 mcs4_core_g25733__6783(.A0
       (\mcs4_core_ram_0_ram2_ram_array[14] [1]), .A1 (n_1299), .B0
       (\mcs4_core_ram_0_ram2_ram_array[15] [1]), .B1 (n_1247), .Y
       (mcs4_core_n_22122));
  AOI21X1 mcs4_core_g25734__3680(.A0 (mcs4_core_n_22353), .A1
       (\mcs4_core_ram_0_ram3_ram_array[13] [2]), .B0
       (mcs4_core_n_22198), .Y (mcs4_core_n_22123));
  AOI21X1 mcs4_core_g25735__1617(.A0 (mcs4_core_n_22353), .A1
       (\mcs4_core_ram_0_ram2_ram_array[13] [1]), .B0
       (mcs4_core_n_22199), .Y (mcs4_core_n_22124));
  AOI22X2 mcs4_core_g25736__2802(.A0
       (\mcs4_core_ram_0_ram0_ram_array[2] [3]), .A1 (n_1104), .B0
       (\mcs4_core_ram_0_ram0_ram_array[3] [3]), .B1 (n_1195), .Y
       (mcs4_core_n_22125));
  AOI21X2 mcs4_core_g25737__1705(.A0
       (\mcs4_core_ram_0_ram2_ram_array[9] [1]), .A1 (n_1143), .B0
       (mcs4_core_n_22194), .Y (mcs4_core_n_22126));
  AOI22X2 mcs4_core_g25738__5122(.A0
       (\mcs4_core_ram_0_ram3_ram_array[0] [2]), .A1 (n_1156), .B0
       (\mcs4_core_ram_0_ram3_ram_array[1] [2]), .B1 (n_1182), .Y
       (mcs4_core_n_22127));
  AOI21X1 mcs4_core_g25739__8246(.A0
       (\mcs4_core_ram_0_ram0_ram_array[19] [1]), .A1
       (mcs4_core_n_22205), .B0 (mcs4_core_n_22201), .Y
       (mcs4_core_n_22128));
  AOI22X2 mcs4_core_g25740__7098(.A0
       (\mcs4_core_ram_0_ram2_ram_array[4] [3]), .A1 (n_1169), .B0
       (\mcs4_core_ram_0_ram2_ram_array[5] [3]), .B1 (n_1234), .Y
       (mcs4_core_n_22129));
  NOR2BX1 mcs4_core_g25741__6131(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [1]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22130));
  NOR2BX1 mcs4_core_g25742__1881(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [1]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22131));
  NOR2BX1 mcs4_core_g25743__5115(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [1]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22132));
  NOR2BX1 mcs4_core_g25744__7482(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [2]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22133));
  NOR2BX1 mcs4_core_g25745__4733(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [2]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22134));
  NOR2BX1 mcs4_core_g25746__6161(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [2]), .B (n_1221), .Y
       (mcs4_core_n_22136));
  NOR2BX1 mcs4_core_g25747__9315(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [2]), .B (n_1286), .Y
       (mcs4_core_n_22138));
  NOR2BX1 mcs4_core_g25748__9945(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [3]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22140));
  NOR2BX1 mcs4_core_g25749__2883(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [3]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22141));
  NOR2BX1 mcs4_core_g25750__2346(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [2]), .B (n_1091), .Y
       (mcs4_core_n_22142));
  NOR2BX1 mcs4_core_g25751__1666(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [3]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22144));
  NOR2BX1 mcs4_core_g25752__7410(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [3]), .B (n_1221), .Y
       (mcs4_core_n_22145));
  NOR2BX1 mcs4_core_g25753__6417(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [0]), .B (n_1221), .Y
       (mcs4_core_n_22146));
  NOR2BX1 mcs4_core_g25754__5477(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [0]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22147));
  NOR2BX1 mcs4_core_g25755__2398(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [0]), .B (n_1286), .Y
       (mcs4_core_n_22148));
  NOR2BX1 mcs4_core_g25756__5107(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [0]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22149));
  NOR2BX1 mcs4_core_g25757__6260(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [3]), .B (n_1091), .Y
       (mcs4_core_n_22150));
  NAND2X1 mcs4_core_g25758__4319(.A
       (\mcs4_core_ram_0_ram0_ram_array[17] [0]), .B
       (mcs4_core_n_22283), .Y (mcs4_core_n_22151));
  NOR2BX1 mcs4_core_g25759__8428(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [3]), .B (n_1286), .Y
       (mcs4_core_n_22152));
  NOR2BX1 mcs4_core_g25760__5526(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [3]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22153));
  NOR2BX1 mcs4_core_g25761__6783(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [3]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22154));
  NOR2BX1 mcs4_core_g25762__3680(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [0]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22155));
  NOR2BX1 mcs4_core_g25763__1617(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [0]), .B (n_1091), .Y
       (mcs4_core_n_22156));
  NOR2BX1 mcs4_core_g25764__2802(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [0]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22157));
  NOR2BX1 mcs4_core_g25765__1705(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [0]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22158));
  NOR2BX1 mcs4_core_g25766__5122(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [3]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22159));
  NOR2BX1 mcs4_core_g25767__8246(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [2]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22160));
  NOR2BX1 mcs4_core_g25768__7098(.AN
       (\mcs4_core_ram_0_ram0_ram_array[12] [2]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22161));
  NOR2BX1 mcs4_core_g25769__6131(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [3]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22162));
  NOR2BX1 mcs4_core_g25770__1881(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [0]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22163));
  NOR2BX1 mcs4_core_g25771__5115(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [3]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22164));
  NOR2BX1 mcs4_core_g25772__7482(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [0]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22165));
  NOR2BX1 mcs4_core_g25773__4733(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [0]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22166));
  NOR2BX1 mcs4_core_g25774__6161(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [2]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22167));
  NAND2X1 mcs4_core_g25775__9315(.A
       (\mcs4_core_ram_0_ram0_ram_array[17] [2]), .B
       (mcs4_core_n_22283), .Y (mcs4_core_n_22172));
  NOR2BX1 mcs4_core_g25776__9945(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [3]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22173));
  NOR2BX1 mcs4_core_g25777__2883(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [0]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22174));
  NOR2BX1 mcs4_core_g25778__2346(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [0]), .B (n_1221), .Y
       (mcs4_core_n_22175));
  NOR2BX1 mcs4_core_g25779__1666(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [0]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22176));
  NOR2BX1 mcs4_core_g25780__7410(.AN
       (\mcs4_core_ram_0_ram0_ram_array[10] [3]), .B (n_1286), .Y
       (mcs4_core_n_22177));
  NOR2BX1 mcs4_core_g25781__6417(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [0]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22178));
  NOR2BX1 mcs4_core_g25782__5477(.AN
       (\mcs4_core_ram_0_ram2_ram_array[18] [2]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22179));
  NOR2BX1 mcs4_core_g25783__2398(.AN
       (\mcs4_core_ram_0_ram3_ram_array[18] [1]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22180));
  NOR2BX1 mcs4_core_g25784__5107(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [2]), .B
       (mcs4_core_n_22220), .Y (mcs4_core_n_22181));
  NOR2BX1 mcs4_core_g25785__6260(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [1]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22182));
  NOR2BX1 mcs4_core_g25786__4319(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [1]), .B
       (mcs4_core_n_22212), .Y (mcs4_core_n_22183));
  NOR2BX1 mcs4_core_g25787__8428(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [1]), .B (n_1221), .Y
       (mcs4_core_n_22184));
  NOR2BX1 mcs4_core_g25788__5526(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [2]), .B (n_1286), .Y
       (mcs4_core_n_22185));
  NOR2BX1 mcs4_core_g25789__6783(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [2]), .B (n_1091), .Y
       (mcs4_core_n_22186));
  NOR2BX1 mcs4_core_g25790__3680(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [3]), .B
       (mcs4_core_n_22236), .Y (mcs4_core_n_22187));
  NOR2BX1 mcs4_core_g25791__1617(.AN
       (\mcs4_core_ram_0_ram1_ram_array[18] [1]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22188));
  NOR2BX1 mcs4_core_g25792__2802(.AN
       (\mcs4_core_ram_0_ram1_ram_array[8] [1]), .B (n_1091), .Y
       (mcs4_core_n_22189));
  NOR2BX1 mcs4_core_g25793__1705(.AN
       (\mcs4_core_ram_0_ram1_ram_array[12] [1]), .B (n_1221), .Y
       (mcs4_core_n_22190));
  NOR2BX1 mcs4_core_g25794__5122(.AN
       (\mcs4_core_ram_0_ram1_ram_array[10] [1]), .B (n_1286), .Y
       (mcs4_core_n_22191));
  NOR2BX1 mcs4_core_g25795__8246(.AN
       (\mcs4_core_ram_0_ram0_ram_array[8] [2]), .B (n_1091), .Y
       (mcs4_core_n_22192));
  NOR2BX1 mcs4_core_g25796__7098(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [3]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22193));
  NOR2BX1 mcs4_core_g25797__6131(.AN
       (\mcs4_core_ram_0_ram2_ram_array[8] [1]), .B (n_1091), .Y
       (mcs4_core_n_22194));
  NOR2BX1 mcs4_core_g25798__1881(.AN
       (\mcs4_core_ram_0_ram3_ram_array[10] [2]), .B (n_1286), .Y
       (mcs4_core_n_22195));
  NOR2BX1 mcs4_core_g25799__5115(.AN
       (\mcs4_core_ram_0_ram3_ram_array[8] [2]), .B (n_1091), .Y
       (mcs4_core_n_22196));
  NOR2BX1 mcs4_core_g25800__7482(.AN
       (\mcs4_core_ram_0_ram2_ram_array[10] [1]), .B (n_1286), .Y
       (mcs4_core_n_22197));
  NOR2BX1 mcs4_core_g25801__4733(.AN
       (\mcs4_core_ram_0_ram3_ram_array[12] [2]), .B (n_1221), .Y
       (mcs4_core_n_22198));
  NOR2BX1 mcs4_core_g25802__6161(.AN
       (\mcs4_core_ram_0_ram2_ram_array[12] [1]), .B (n_1221), .Y
       (mcs4_core_n_22199));
  NAND2X1 mcs4_core_g25803__9315(.A
       (\mcs4_core_ram_0_ram0_ram_array[17] [3]), .B
       (mcs4_core_n_22283), .Y (mcs4_core_n_22200));
  NOR2BX1 mcs4_core_g25804__9945(.AN
       (\mcs4_core_ram_0_ram0_ram_array[18] [1]), .B
       (mcs4_core_n_22203), .Y (mcs4_core_n_22201));
  AND2X1 mcs4_core_g25805__2883(.A (mcs4_core_n_22290), .B
       (mcs4_core_n_22431), .Y (mcs4_core_n_22168));
  AND2X1 mcs4_core_g25806__2346(.A (mcs4_core_n_22283), .B
       (mcs4_core_n_22431), .Y (mcs4_core_n_22169));
  AND2X1 mcs4_core_g25807__1666(.A (mcs4_core_n_22205), .B
       (mcs4_core_n_22431), .Y (mcs4_core_n_22170));
  AND2X1 mcs4_core_g25808__7410(.A (n_38), .B (mcs4_core_n_22431), .Y
       (mcs4_core_n_22171));
  INVX6 mcs4_core_g25809(.A (n_38), .Y (mcs4_core_n_22203));
  AND2X4 mcs4_core_g25811__6417(.A (mcs4_core_n_22384), .B (n_37), .Y
       (mcs4_core_n_22205));
  OR2X4 mcs4_core_g25812__5477(.A (mcs4_core_n_22395), .B
       (mcs4_core_ram_0_n_3561), .Y (mcs4_core_n_22212));
  OR2X4 mcs4_core_g25813__2398(.A (mcs4_core_n_22395), .B
       (mcs4_core_ram_0_n_3562), .Y (mcs4_core_n_22220));
  AND2X6 mcs4_core_g25814__5107(.A (mcs4_core_n_22396), .B
       (mcs4_core_n_22376), .Y (mcs4_core_n_22228));
  OR2X4 mcs4_core_g25815__6260(.A (mcs4_core_n_22395), .B
       (mcs4_core_ram_0_n_3559), .Y (mcs4_core_n_22236));
  AND2X6 mcs4_core_g25816__4319(.A (mcs4_core_n_22384), .B
       (mcs4_core_n_22376), .Y (mcs4_core_n_22244));
  AND2X6 mcs4_core_g25817__8428(.A (mcs4_core_n_22397), .B
       (mcs4_core_n_22376), .Y (mcs4_core_n_22252));
  AND2X6 mcs4_core_g25818__5526(.A (mcs4_core_n_22382), .B
       (mcs4_core_n_22376), .Y (mcs4_core_n_22260));
  AND2X6 mcs4_core_g25819__6783(.A (mcs4_core_n_22384), .B
       (mcs4_core_n_22378), .Y (mcs4_core_n_22268));
  AND2X4 mcs4_core_g25820__3680(.A (mcs4_core_n_22384), .B
       (mcs4_core_n_22374), .Y (mcs4_core_n_22283));
  AND2X4 mcs4_core_g25821__1617(.A (mcs4_core_n_22397), .B
       (mcs4_core_n_22374), .Y (mcs4_core_n_22290));
  AND2X6 mcs4_core_g25822__2802(.A (mcs4_core_n_22397), .B
       (mcs4_core_n_22369), .Y (mcs4_core_n_22297));
  AND2X4 mcs4_core_g25823__1705(.A (mcs4_core_n_22382), .B
       (mcs4_core_n_22369), .Y (mcs4_core_n_22305));
  AND2X6 mcs4_core_g25824__5122(.A (mcs4_core_n_22384), .B
       (mcs4_core_n_22369), .Y (mcs4_core_n_22313));
  AND2X6 mcs4_core_g25825__8246(.A (mcs4_core_n_22384), .B
       (mcs4_core_n_22372), .Y (mcs4_core_n_22321));
  AND2X6 mcs4_core_g25826__7098(.A (mcs4_core_n_22397), .B
       (mcs4_core_n_22378), .Y (mcs4_core_n_22329));
  AND2X6 mcs4_core_g25827__6131(.A (mcs4_core_n_22397), .B
       (mcs4_core_n_22372), .Y (mcs4_core_n_22337));
  AND2X4 mcs4_core_g25828__1881(.A (mcs4_core_n_22382), .B
       (mcs4_core_n_22372), .Y (mcs4_core_n_22345));
  AND2X4 mcs4_core_g25829__5115(.A (mcs4_core_n_22382), .B
       (mcs4_core_n_22378), .Y (mcs4_core_n_22353));
  INVX1 mcs4_core_g25830(.A (n_37), .Y (mcs4_core_ram_0_n_3486));
  INVX1 mcs4_core_g25831(.A (mcs4_core_n_22369), .Y
       (mcs4_core_ram_0_n_3561));
  CLKINVX4 mcs4_core_g25832(.A (mcs4_core_ram_0_n_3559), .Y
       (mcs4_core_n_22372));
  AND2X2 mcs4_core_g25834__7482(.A (mcs4_core_n_22418), .B
       (mcs4_core_n_22393), .Y (mcs4_core_n_22369));
  OR2X2 mcs4_core_g25835__4733(.A (mcs4_core_n_22419), .B
       (mcs4_core_n_22394), .Y (mcs4_core_ram_0_n_3559));
  INVX1 mcs4_core_g25836(.A (mcs4_core_n_22374), .Y
       (mcs4_core_ram_0_n_3566));
  CLKINVX4 mcs4_core_g25837(.A (mcs4_core_ram_0_n_3563), .Y
       (mcs4_core_n_22376));
  INVX1 mcs4_core_g25838(.A (mcs4_core_n_22378), .Y
       (mcs4_core_ram_0_n_3562));
  NOR2X2 mcs4_core_g25839__6161(.A (mcs4_core_n_22418), .B
       (mcs4_core_n_22394), .Y (mcs4_core_n_22374));
  OR3X1 mcs4_core_g25840__9315(.A (mcs4_core_n_22403), .B
       (mcs4_core_n_22419), .C (mcs4_core_n_22411), .Y
       (mcs4_core_ram_0_n_3563));
  AND2X2 mcs4_core_g25841__9945(.A (mcs4_core_n_22418), .B
       (mcs4_core_n_22387), .Y (mcs4_core_n_22378));
  NOR2BX1 mcs4_core_g25842__2883(.AN (mcs4_core_n_22403), .B
       (mcs4_core_n_22411), .Y (mcs4_core_n_22387));
  AND2X2 mcs4_core_g25843__2346(.A (mcs4_core_ram_0_ram_addr[0]), .B
       (mcs4_core_ram_0_ram_addr[3]), .Y (mcs4_core_n_22382));
  AND2X2 mcs4_core_g25844__1666(.A (mcs4_core_ram_0_ram_addr[0]), .B
       (mcs4_core_n_22412), .Y (mcs4_core_n_22384));
  CLKINVX4 mcs4_core_g25846(.A (mcs4_core_n_22396), .Y
       (mcs4_core_n_22395));
  AND2X1 mcs4_core_g25848__7410(.A (mcs4_core_n_22411), .B
       (mcs4_core_n_22404), .Y (mcs4_core_n_22393));
  NAND2X2 mcs4_core_g25849__6417(.A (mcs4_core_n_22403), .B
       (mcs4_core_n_22411), .Y (mcs4_core_n_22394));
  NOR2X2 mcs4_core_g25850__5477(.A (mcs4_core_ram_0_ram_addr[0]), .B
       (mcs4_core_n_22412), .Y (mcs4_core_n_22396));
  AND2X2 mcs4_core_g25851__2398(.A (mcs4_core_n_22406), .B
       (mcs4_core_n_22412), .Y (mcs4_core_n_22397));
  AND2XL mcs4_core_g25852__5107(.A (mcs4_core_i4004_acc_0), .B
       (mcs4_core_data_dir), .Y (mcs4_core_data_out[0]));
  INVX1 mcs4_core_g25853(.A (mcs4_core_n_22404), .Y
       (mcs4_core_n_22403));
  MX3X1 mcs4_core_g25855__6260(.A (mcs4_core_ram_0_char_num[1]), .B
       (mcs4_core_ram_0_opa[1]), .C (n_1318), .S0
       (mcs4_core_ram_0_opa[2]), .S1 (poc_pad_w), .Y
       (mcs4_core_n_22404));
  MX3X4 mcs4_core_g25856__4319(.A (mcs4_core_ram_0_char_num[0]), .B
       (mcs4_core_ram_0_opa[0]), .C (mcs4_core_ram_0_rfsh_addr[0]), .S0
       (mcs4_core_ram_0_opa[2]), .S1 (poc_pad_w), .Y
       (mcs4_core_ram_0_ram_addr[0]));
  NOR2X2 mcs4_core_g25857__8428(.A
       (mcs4_core_i4004_alu_board_acc_out[0]), .B
       (mcs4_core_i4004_alu_board_n_340), .Y (mcs4_core_i4004_acc_0));
  INVX2 mcs4_core_g25858(.A (mcs4_core_n_22412), .Y
       (mcs4_core_ram_0_ram_addr[3]));
  AND2X2 mcs4_core_g25859__5526(.A (mcs4_core_n_22427), .B
       (mcs4_core_n_22421), .Y (mcs4_core_n_22411));
  AND2X2 mcs4_core_g25860__6783(.A (mcs4_core_n_22425), .B
       (mcs4_core_n_22420), .Y (mcs4_core_n_22412));
  OR2X1 mcs4_core_g25861__3680(.A
       (mcs4_core_i4004_alu_board_acc_out[1]), .B
       (mcs4_core_i4004_alu_board_n_367), .Y
       (mcs4_core_i4004_alu_board_n_340));
  OR2X1 mcs4_core_g25862__1617(.A (mcs4_core_n_22428), .B
       (mcs4_core_n_22443), .Y (mcs4_core_n_22415));
  INVX1 mcs4_core_g25863(.A (mcs4_core_n_22418), .Y
       (mcs4_core_n_22419));
  OR3X1 mcs4_core_g25864__2802(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_n_15067), .C (poc_pad_w), .Y (mcs4_core_n_22420));
  OR3X1 mcs4_core_g25865__1705(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_n_15069), .C (poc_pad_w), .Y (mcs4_core_n_22421));
  MXI2X2 mcs4_core_g25866__5122(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_ram_0_rfsh_addr[4]), .S0 (poc_pad_w), .Y
       (mcs4_core_n_22418));
  NAND2X1 mcs4_core_g25867__8246(.A (n_1320), .B (poc_pad_w), .Y
       (mcs4_core_n_22425));
  NOR2BX1 mcs4_core_g25868__7098(.AN
       (mcs4_core_i4004_tio_board_data_o[0]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[0]));
  NAND2X1 mcs4_core_g25869__6131(.A (n_1319), .B (poc_pad_w), .Y
       (mcs4_core_n_22427));
  OR2X1 mcs4_core_g25870__1881(.A
       (mcs4_core_i4004_alu_board_acc_out[2]), .B
       (mcs4_core_i4004_alu_board_acc_out[3]), .Y
       (mcs4_core_i4004_alu_board_n_367));
  NAND2X4 mcs4_core_g25871__5115(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_ram_0_reg_num[0]), .Y (mcs4_core_n_22423));
  CLKINVX4 mcs4_core_g25872(.A (mcs4_core_n_22431), .Y
       (mcs4_core_n_22432));
  NOR2BX1 mcs4_core_g25873__7482(.AN
       (mcs4_core_i4004_tio_board_data_o[2]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[2]));
  NOR2BX1 mcs4_core_g25874__4733(.AN
       (mcs4_core_i4004_tio_board_data_o[1]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[1]));
  NOR2BX1 mcs4_core_g25875__6161(.AN
       (mcs4_core_i4004_tio_board_data_o[3]), .B
       (mcs4_core_i4004_tio_board_n0700), .Y (mcs4_core_data_out[3]));
  OR2X1 mcs4_core_g25876__9315(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_ram_0_reg_num[0]), .Y (mcs4_core_n_22428));
  OR2X1 mcs4_core_g25877__9945(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_n_22448), .Y (mcs4_core_n_22429));
  AND2X2 mcs4_core_g25878__2883(.A (mcs4_core_ram_0_reg_num[1]), .B
       (mcs4_core_n_22448), .Y (mcs4_core_n_22431));
  CLKINVX4 mcs4_core_g25879(.A (mcs4_core_data_dir), .Y
       (mcs4_core_n_22443));
  TBUFX2 mcs4_core_i4004_alu_board_g256__2346(.A (mcs4_core_n_15799),
       .OE (mcs4_core_n_15837), .Y (mcs4_core_i4004_data[3]));
  OAI31X2 mcs4_core_g18671__1666(.A0 (mcs4_core_n_15979), .A1
       (mcs4_core_n_15912), .A2 (mcs4_core_n_15825), .B0
       (mcs4_core_n_15802), .Y (mcs4_core_n_15799));
  TBUFX2 mcs4_core_i4004_alu_board_g257__7410(.A (mcs4_core_n_15804),
       .OE (mcs4_core_n_15837), .Y (mcs4_core_i4004_data[2]));
  OA22X1 mcs4_core_g18672__6417(.A0 (mcs4_core_n_15875), .A1
       (mcs4_core_i4004_alu_board_n_201), .B0 (mcs4_core_n_16022), .B1
       (mcs4_core_n_15877), .Y (mcs4_core_n_15802));
  NAND2BX1 mcs4_core_g18673__5477(.AN (mcs4_core_n_15830), .B
       (mcs4_core_n_15807), .Y (mcs4_core_n_15804));
  TBUFX2 mcs4_core_i4004_alu_board_g258__2398(.A (n_193), .OE
       (mcs4_core_n_15837), .Y (mcs4_core_i4004_data[1]));
  AO21X2 mcs4_core_g18674__5107(.A0 (mcs4_core_n_15959), .A1
       (mcs4_core_n_15834), .B0 (mcs4_core_n_15812), .Y
       (mcs4_core_i4004_alu_board_n_201));
  AOI21X1 mcs4_core_g18675__6260(.A0
       (mcs4_core_i4004_alu_board_acc_out[2]), .A1 (mcs4_core_n_15876),
       .B0 (mcs4_core_n_15809), .Y (mcs4_core_n_15807));
  TBUFX2 mcs4_core_i4004_alu_board_g259__4319(.A (mcs4_core_n_15818),
       .OE (mcs4_core_n_15837), .Y (mcs4_core_i4004_data[0]));
  NOR2BX1 mcs4_core_g18676__8428(.AN (mcs4_core_i4004_alu_board_n0848),
       .B (mcs4_core_n_15875), .Y (mcs4_core_n_15809));
  AOI2BB1X1 mcs4_core_g18677__5526(.A0N (mcs4_core_n_15958), .A1N
       (mcs4_core_n_15834), .B0 (mcs4_core_i4004_alu_board_n_177), .Y
       (mcs4_core_n_15812));
  OAI21X1 mcs4_core_g18678__6783(.A0 (mcs4_core_i4004_alu_board_n_105),
       .A1 (mcs4_core_n_15848), .B0 (mcs4_core_n_15823), .Y
       (mcs4_core_n_15815));
  NAND2X1 mcs4_core_g18679__3680(.A (mcs4_core_n_15828), .B
       (mcs4_core_n_15825), .Y (mcs4_core_n_15818));
  AO21X1 mcs4_core_g18680__1617(.A0 (mcs4_core_n_15958), .A1
       (mcs4_core_n_15834), .B0 (mcs4_core_n_15959), .Y
       (mcs4_core_i4004_alu_board_n_177));
  AOI21X1 mcs4_core_g18681__2802(.A0
       (mcs4_core_i4004_alu_board_acc_out[1]), .A1 (mcs4_core_n_15876),
       .B0 (mcs4_core_n_15826), .Y (mcs4_core_n_15823));
  AO22X2 mcs4_core_g18682__1705(.A0 (mcs4_core_n_15842), .A1
       (mcs4_core_n_15834), .B0 (mcs4_core_n_15976), .B1
       (mcs4_core_n_15853), .Y (mcs4_core_i4004_alu_board_n0848));
  NOR2X1 mcs4_core_g18683__5122(.A (mcs4_core_n_15875), .B
       (mcs4_core_i4004_alu_board_n_189), .Y (mcs4_core_n_15826));
  OR4X1 mcs4_core_g18684__8246(.A (mcs4_core_i4004_alu_board_n_105), .B
       (mcs4_core_n_15852), .C (mcs4_core_n_15942), .D (n_39), .Y
       (mcs4_core_n_15825));
  OA21X1 mcs4_core_g18685__7098(.A0 (mcs4_core_n_15900), .A1
       (mcs4_core_n_15877), .B0 (n_58), .Y (mcs4_core_n_15828));
  NOR4X2 mcs4_core_g18686__6131(.A (mcs4_core_i4004_alu_board_n_105),
       .B (mcs4_core_n_15852), .C (mcs4_core_n_15979), .D
       (mcs4_core_n_15857), .Y (mcs4_core_n_15830));
  AO22X2 mcs4_core_g18687__1881(.A0 (mcs4_core_n_15878), .A1
       (mcs4_core_n_15853), .B0 (mcs4_core_n_15956), .B1
       (mcs4_core_n_15917), .Y (mcs4_core_i4004_alu_board_n_189));
  AOI2BB1X2 mcs4_core_g18688__5115(.A0N (mcs4_core_n_15972), .A1N
       (mcs4_core_n_15854), .B0 (mcs4_core_n_15976), .Y
       (mcs4_core_n_15834));
  OR4X2 mcs4_core_g18690__7482(.A (mcs4_core_n_15935), .B
       (mcs4_core_n_15874), .C (mcs4_core_n_15932), .D
       (mcs4_core_n_15876), .Y (mcs4_core_n_15837));
  TBUFX2 mcs4_core_i4004_ip_board_g213__4733(.A (mcs4_core_n_15864),
       .OE (n_1335), .Y (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_ip_board_g214__6161(.A (mcs4_core_n_15865),
       .OE (n_1335), .Y (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_ip_board_g215__9315(.A (mcs4_core_n_15863),
       .OE (n_1335), .Y (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_ip_board_g216__9945(.A (mcs4_core_n_15867),
       .OE (n_1335), .Y (mcs4_core_i4004_data[0]));
  NAND2X1 mcs4_core_g18691__2883(.A (mcs4_core_n_15972), .B
       (mcs4_core_n_15854), .Y (mcs4_core_n_15842));
  OR4X1 mcs4_core_g18693__2346(.A (mcs4_core_n_15999), .B
       (mcs4_core_n_15852), .C (mcs4_core_n_15979), .D
       (mcs4_core_n_15942), .Y (mcs4_core_n_15848));
  TBUFX2 mcs4_core_i4004_id_board_g191__1666(.A
       (mcs4_core_i4004_id_board_opa[2]), .OE (mcs4_core_n_15872), .Y
       (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_id_board_g190__7410(.A
       (mcs4_core_i4004_id_board_opa[3]), .OE (mcs4_core_n_15872), .Y
       (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_id_board_g192__6417(.A
       (mcs4_core_i4004_id_board_opa[1]), .OE (mcs4_core_n_15872), .Y
       (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_id_board_g193__5477(.A
       (mcs4_core_i4004_id_board_opa[0]), .OE (mcs4_core_n_15872), .Y
       (mcs4_core_i4004_data[0]));
  TBUFX2 mcs4_core_i4004_sp_board_g175__2398(.A (mcs4_core_n_15893),
       .OE (mcs4_core_n_15913), .Y (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_sp_board_g176__5107(.A (mcs4_core_n_15890),
       .OE (mcs4_core_n_15913), .Y (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_sp_board_g177__6260(.A (mcs4_core_n_15892),
       .OE (mcs4_core_n_15913), .Y (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_sp_board_g178__4319(.A (mcs4_core_n_15886),
       .OE (mcs4_core_n_15913), .Y (mcs4_core_i4004_data[0]));
  INVX1 mcs4_core_g18694(.A (mcs4_core_n_15853), .Y
       (mcs4_core_n_15854));
  OR3X1 mcs4_core_g18696__8428(.A (mcs4_core_n_15999), .B
       (mcs4_core_n_15931), .C (mcs4_core_n_15912), .Y
       (mcs4_core_n_15857));
  OAI21X4 mcs4_core_g18697__5526(.A0 (mcs4_core_n_15910), .A1
       (mcs4_core_i4004_id_board_n_41), .B0
       (mcs4_core_i4004_id_board_opa[3]), .Y (mcs4_core_n_15852));
  AOI2BB1X2 mcs4_core_g18698__6783(.A0N (mcs4_core_n_15957), .A1N
       (mcs4_core_n_15918), .B0 (mcs4_core_n_15956), .Y
       (mcs4_core_n_15853));
  OAI2BB1X1 mcs4_core_g18699__3680(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[5]), .A1N
       (mcs4_core_n_15933), .B0 (mcs4_core_n_15887), .Y
       (mcs4_core_n_15863));
  OAI2BB1X1 mcs4_core_g18700__1617(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[11]), .A1N (n_42), .B0
       (mcs4_core_n_15894), .Y (mcs4_core_n_15864));
  OAI2BB1X1 mcs4_core_g18701__2802(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[6]), .A1N
       (mcs4_core_n_15933), .B0 (mcs4_core_n_15881), .Y
       (mcs4_core_n_15865));
  OAI2BB1X1 mcs4_core_g18702__1705(.A0N
       (mcs4_core_i4004_ip_board_dram_temp[8]), .A1N (n_42), .B0
       (mcs4_core_n_15889), .Y (mcs4_core_n_15867));
  AO22X2 mcs4_core_g18703__5122(.A0 (mcs4_core_n_15951), .A1
       (mcs4_core_n_15917), .B0 (mcs4_core_i4004_alu_board_n_359), .B1
       (mcs4_core_n_15973), .Y (mcs4_core_i4004_alu_board_n0846));
  TBUFX2 mcs4_core_i4004_tio_board_g53__8246(.A (mcs4_core_n_15901),
       .OE (n_74), .Y (mcs4_core_i4004_data[2]));
  TBUFX2 mcs4_core_i4004_tio_board_g52__7098(.A (mcs4_core_n_15896),
       .OE (n_74), .Y (mcs4_core_i4004_data[3]));
  TBUFX2 mcs4_core_i4004_tio_board_g3__6131(.A (mcs4_core_n_15905), .OE
       (n_74), .Y (mcs4_core_i4004_data[1]));
  TBUFX2 mcs4_core_i4004_tio_board_g54__1881(.A (mcs4_core_n_15907),
       .OE (n_74), .Y (mcs4_core_i4004_data[0]));
  CLKINVX3 mcs4_core_g18704(.A (mcs4_core_n_15874), .Y
       (mcs4_core_n_15875));
  CLKINVX3 mcs4_core_g18705(.A (mcs4_core_n_15876), .Y
       (mcs4_core_n_15877));
  NAND2X1 mcs4_core_g18706__5115(.A (mcs4_core_n_15957), .B
       (mcs4_core_n_15918), .Y (mcs4_core_n_15878));
  AOI22X2 mcs4_core_g18707__7482(.A0
       (mcs4_core_i4004_ip_board_dram_temp[10]), .A1 (n_42), .B0
       (mcs4_core_i4004_ip_board_dram_temp[2]), .B1
       (mcs4_core_n_15982), .Y (mcs4_core_n_15881));
  OR2X1 mcs4_core_g18708__4733(.A (mcs4_core_n_15911), .B
       (mcs4_core_i4004_id_board_n_41), .Y
       (mcs4_core_i4004_alu_board_n0403));
  NOR2X2 mcs4_core_g18709__6161(.A (mcs4_core_i4004_x21_clk2), .B
       (mcs4_core_n_15898), .Y (mcs4_core_n_15872));
  NOR2X2 mcs4_core_g18710__9315(.A (mcs4_core_i4004_x31_clk2), .B
       (mcs4_core_i4004_id_board_n_43), .Y (mcs4_core_n_15874));
  OA21X2 mcs4_core_g18711__9945(.A0 (mcs4_core_n_15961), .A1
       (mcs4_core_n_15960), .B0 (mcs4_core_n_15921), .Y
       (mcs4_core_n_15876));
  MX2X1 mcs4_core_g18712__2883(.A
       (mcs4_core_i4004_sp_board_dram_temp[0]), .B
       (mcs4_core_i4004_sp_board_dram_temp[4]), .S0
       (mcs4_core_n_15946), .Y (mcs4_core_n_15886));
  AOI22X2 mcs4_core_g18713__2346(.A0
       (mcs4_core_i4004_ip_board_dram_temp[9]), .A1 (n_42), .B0
       (mcs4_core_i4004_ip_board_dram_temp[1]), .B1
       (mcs4_core_n_15982), .Y (mcs4_core_n_15887));
  AOI22X2 mcs4_core_g18714__1666(.A0
       (mcs4_core_i4004_ip_board_dram_temp[4]), .A1
       (mcs4_core_n_15933), .B0
       (mcs4_core_i4004_ip_board_dram_temp[0]), .B1
       (mcs4_core_n_15982), .Y (mcs4_core_n_15889));
  MX2X1 mcs4_core_g18715__7410(.A
       (mcs4_core_i4004_sp_board_dram_temp[2]), .B
       (mcs4_core_i4004_sp_board_dram_temp[6]), .S0
       (mcs4_core_n_15946), .Y (mcs4_core_n_15890));
  MX2X1 mcs4_core_g18716__6417(.A
       (mcs4_core_i4004_sp_board_dram_temp[1]), .B
       (mcs4_core_i4004_sp_board_dram_temp[5]), .S0
       (mcs4_core_n_15946), .Y (mcs4_core_n_15892));
  MX2X1 mcs4_core_g18717__5477(.A
       (mcs4_core_i4004_sp_board_dram_temp[3]), .B
       (mcs4_core_i4004_sp_board_dram_temp[7]), .S0
       (mcs4_core_n_15946), .Y (mcs4_core_n_15893));
  AOI22X2 mcs4_core_g18718__2398(.A0
       (mcs4_core_i4004_ip_board_dram_temp[7]), .A1
       (mcs4_core_n_15933), .B0
       (mcs4_core_i4004_ip_board_dram_temp[3]), .B1
       (mcs4_core_n_15982), .Y (mcs4_core_n_15894));
  OAI2BB1X1 mcs4_core_g18719__5107(.A0N (mcs4_core_n_15456), .A1N
       (mcs4_core_data_pad[3]), .B0 (mcs4_core_n_15944), .Y
       (mcs4_core_n_15896));
  AND2X1 mcs4_core_g18720__6260(.A (mcs4_core_i4004_id_board_n_305), .B
       (mcs4_core_i4004_id_board_n_315), .Y (mcs4_core_n_15898));
  NAND2BX1 mcs4_core_g18721__4319(.AN (mcs4_core_n_15932), .B
       (mcs4_core_i4004_alu_board_acc_out[0]), .Y (mcs4_core_n_15900));
  OAI2BB1X1 mcs4_core_g18722__8428(.A0N (mcs4_core_n_15456), .A1N
       (mcs4_core_data_pad[2]), .B0 (mcs4_core_n_15944), .Y
       (mcs4_core_n_15901));
  OAI2BB1X1 mcs4_core_g18723__5526(.A0N (mcs4_core_n_15456), .A1N
       (mcs4_core_data_pad[1]), .B0 (mcs4_core_n_15944), .Y
       (mcs4_core_n_15905));
  OAI2BB1X1 mcs4_core_g18724__6783(.A0N (mcs4_core_n_15456), .A1N
       (mcs4_core_data_pad[0]), .B0 (mcs4_core_n_15944), .Y
       (mcs4_core_n_15907));
  OR2X1 mcs4_core_g18725__3680(.A (mcs4_core_i4004_dc), .B
       (mcs4_core_i4004_id_board_n_341), .Y
       (mcs4_core_i4004_id_board_n_43));
  CLKINVX3 mcs4_core_g18726(.A (mcs4_core_n_15911), .Y
       (mcs4_core_n_15910));
  INVX1 mcs4_core_g18727(.A (mcs4_core_n_15917), .Y
       (mcs4_core_n_15918));
  OAI2BB1X1 mcs4_core_g18728__1617(.A0N (mcs4_core_n_15964), .A1N
       (mcs4_core_n_15960), .B0 (mcs4_core_i4004_id_board_n_356), .Y
       (mcs4_core_n_15921));
  AOI2BB1X2 mcs4_core_g18729__2802(.A0N (mcs4_core_n_16022), .A1N
       (mcs4_core_n_15977), .B0 (mcs4_core_i4004_cy_1), .Y
       (mcs4_core_n_15911));
  NOR3X2 mcs4_core_g18730__1705(.A
       (mcs4_core_i4004_alu_board_acc_out[1]), .B
       (mcs4_core_i4004_alu_board_acc_out[3]), .C (mcs4_core_n_15980),
       .Y (mcs4_core_n_15912));
  OR2X2 mcs4_core_g18731__5122(.A (mcs4_core_n_15949), .B
       (mcs4_core_n_15946), .Y (mcs4_core_n_15913));
  AOI2BB1X2 mcs4_core_g18733__8246(.A0N (mcs4_core_n_16020), .A1N
       (mcs4_core_n_15975), .B0 (mcs4_core_n_15973), .Y
       (mcs4_core_n_15917));
  INVX2 mcs4_core_g18736(.A (mcs4_core_n_15935), .Y
       (mcs4_core_i4004_alu_board_n_105));
  OR2X1 mcs4_core_g18738__7098(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_n_15978), .Y (mcs4_core_i4004_id_board_n_315));
  OR2X2 mcs4_core_g18739__6131(.A (mcs4_core_n_15459), .B
       (mcs4_core_n_15978), .Y (mcs4_core_i4004_id_board_n_341));
  NOR2X2 mcs4_core_g18740__1881(.A (mcs4_core_i4004_alu_board_n_367),
       .B (mcs4_core_n_15980), .Y (mcs4_core_n_15931));
  AND2X1 mcs4_core_g18741__5115(.A (mcs4_core_n_15960), .B
       (mcs4_core_n_15961), .Y (mcs4_core_n_15932));
  NOR2X4 mcs4_core_g18742__7482(.A (mcs4_core_n_15974), .B
       (mcs4_core_n_15982), .Y (mcs4_core_n_15933));
  NOR2X2 mcs4_core_g18743__4733(.A (mcs4_core_i4004_x21_clk2), .B
       (mcs4_core_i4004_ope_n), .Y (mcs4_core_n_15935));
  NOR3X2 mcs4_core_g18747__6161(.A (mcs4_core_i4004_sp_board_n_305), .B
       (mcs4_core_i4004_dc), .C (mcs4_core_clk2_pad), .Y
       (mcs4_core_n_15949));
  NAND2X1 mcs4_core_g18748__9315(.A (mcs4_core_n_16020), .B
       (mcs4_core_n_15975), .Y (mcs4_core_n_15951));
  AND2X1 mcs4_core_g18749__9945(.A (mcs4_core_n_15981), .B
       (mcs4_core_n_15977), .Y (mcs4_core_n_15942));
  OR3X1 mcs4_core_g18750__2883(.A (mcs4_core_n_15458), .B
       (mcs4_core_n_15459), .C (n_36), .Y
       (mcs4_core_i4004_id_board_n_356));
  AND2X2 mcs4_core_g18751__2346(.A (mcs4_core_n_15987), .B
       (mcs4_core_n_15985), .Y (mcs4_core_n_15944));
  AND2X2 mcs4_core_g18752__1666(.A (mcs4_core_n_16025), .B
       (mcs4_core_n_15984), .Y (mcs4_core_n_15946));
  INVX2 mcs4_core_g18753(.A (mcs4_core_n_15961), .Y
       (mcs4_core_i4004_x31_clk2));
  INVX2 mcs4_core_g18754(.A (mcs4_core_n_15964), .Y
       (mcs4_core_i4004_x21_clk2));
  TBUFX2 mcs4_core_g5__6417(.A (mcs4_core_data_out[1]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[1]));
  TBUFX3 mcs4_core_g4__5477(.A (mcs4_core_data_out[2]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[2]));
  TBUFX2 mcs4_core_g6__2398(.A (mcs4_core_data_out[0]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[0]));
  AND2X1 mcs4_core_g18756__5107(.A (mcs4_core_i4004_alu_board_n_353),
       .B (mcs4_core_i4004_alu_board_n_357), .Y (mcs4_core_n_15956));
  NOR2X2 mcs4_core_g18757__6260(.A (mcs4_core_i4004_alu_board_n_357),
       .B (mcs4_core_i4004_alu_board_n_353), .Y (mcs4_core_n_15957));
  TBUFX2 mcs4_core_g1__4319(.A (mcs4_core_data_out[3]), .OE
       (mcs4_core_data_dir), .Y (mcs4_core_data_pad[3]));
  OR2X1 mcs4_core_g18758__8428(.A (mcs4_core_i4004_alu_board_n_351), .B
       (mcs4_core_i4004_alu_board_n_355), .Y (mcs4_core_n_15958));
  AND2X1 mcs4_core_g18759__5526(.A (mcs4_core_i4004_alu_board_n_351),
       .B (mcs4_core_i4004_alu_board_n_355), .Y (mcs4_core_n_15959));
  NOR2X2 mcs4_core_g18760__6783(.A (mcs4_core_i4004_id_board_opa[3]),
       .B (mcs4_core_i4004_id_board_n_408), .Y (mcs4_core_n_15960));
  NOR2X2 mcs4_core_g18761__3680(.A (mcs4_core_i4004_id_board_n_441), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15961));
  NOR2X2 mcs4_core_g18762__1617(.A (mcs4_core_i4004_id_board_n_440), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15964));
  CLKINVX4 mcs4_core_g18763(.A (mcs4_core_n_15981), .Y
       (mcs4_core_n_15980));
  NOR2X1 mcs4_core_g18765__2802(.A (mcs4_core_i4004_sp_board_n_304), .B
       (mcs4_core_i4004_dc), .Y (mcs4_core_n_15984));
  NAND2X1 mcs4_core_g18766__1705(.A (mcs4_core_i4004_tio_board_n_111),
       .B (mcs4_core_clk2_pad), .Y (mcs4_core_n_15985));
  NAND2X1 mcs4_core_g18767__5122(.A (mcs4_core_i4004_tio_board_L), .B
       (mcs4_core_clk1_pad), .Y (mcs4_core_n_15987));
  NOR2X2 mcs4_core_g18768__8246(.A (mcs4_core_i4004_alu_board_n_356),
       .B (mcs4_core_i4004_alu_board_n_352), .Y (mcs4_core_n_15972));
  AND2X1 mcs4_core_g18769__7098(.A (mcs4_core_i4004_alu_board_n_354),
       .B (mcs4_core_i4004_alu_board_n_358), .Y (mcs4_core_n_15973));
  OR2X1 mcs4_core_g18770__6131(.A (mcs4_core_i4004_ip_board_n_346), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15974));
  NOR2X2 mcs4_core_g18771__1881(.A (mcs4_core_i4004_alu_board_n_358),
       .B (mcs4_core_i4004_alu_board_n_354), .Y (mcs4_core_n_15975));
  AND2X1 mcs4_core_g18772__5115(.A (mcs4_core_i4004_alu_board_n_352),
       .B (mcs4_core_i4004_alu_board_n_356), .Y (mcs4_core_n_15976));
  NOR2X2 mcs4_core_g18773__7482(.A
       (mcs4_core_i4004_alu_board_acc_out[1]), .B
       (mcs4_core_i4004_alu_board_acc_out[2]), .Y (mcs4_core_n_15977));
  NAND2BX2 mcs4_core_g18774__4733(.AN
       (mcs4_core_i4004_id_board_opr[3]), .B
       (mcs4_core_i4004_id_board_opr[2]), .Y (mcs4_core_n_15978));
  NOR2X2 mcs4_core_g18775__6161(.A (mcs4_core_i4004_alu_board_n_340),
       .B (mcs4_core_i4004_id_board_n_44), .Y (mcs4_core_n_15979));
  NOR2X2 mcs4_core_g18776__9315(.A
       (mcs4_core_i4004_alu_board_acc_out[0]), .B
       (mcs4_core_i4004_id_board_n_44), .Y (mcs4_core_n_15981));
  NOR2X4 mcs4_core_g18777__9945(.A (mcs4_core_i4004_ip_board_n_345), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_15982));
  CLKINVX4 mcs4_core_g18779(.A (mcs4_core_i4004_id_board_n_46), .Y
       (mcs4_core_n_15999));
  SDFFQX2 mcs4_core_clockgen_clk1_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25721), .SI (mcs4_core_n_25635), .SE (n_49), .Q
       (mcs4_core_clk1_pad));
  SDFFQX4 mcs4_core_clockgen_clk2_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25635), .SI (mcs4_core_n_26190), .SE
       (mcs4_core_n_24546), .Q (mcs4_core_clk2_pad));
  DFFHQX1 \mcs4_core_clockgen_clockdiv_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24342), .Q (mcs4_core_clockgen_clockdiv[0]));
  DFFTRXL \mcs4_core_clockgen_clockdiv_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24429), .RN (mcs4_core_n_24855), .Q
       (mcs4_core_clockgen_clockdiv[1]), .QN (UNCONNECTED));
  DFFTRX2 \mcs4_core_clockgen_clockdiv_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24511), .RN (mcs4_core_n_24429), .Q
       (mcs4_core_clockgen_clockdiv[3]), .QN (mcs4_core_n_25635));
  DFFHQX1 \mcs4_core_clockgen_clockdiv_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_n_24284), .Q (mcs4_core_clockgen_clockdiv[4]));
  EDFFHQX2 \mcs4_core_i4004_alu_board_acc_out_reg[0] (.CK (sysclk_w),
       .D (mcs4_core_i4004_alu_board_acc[0]), .E (mcs4_core_i4004_x12),
       .Q (mcs4_core_i4004_alu_board_acc_out[0]));
  EDFFHQX2 \mcs4_core_i4004_alu_board_acc_out_reg[1] (.CK (sysclk_w),
       .D (mcs4_core_i4004_alu_board_acc[1]), .E (mcs4_core_i4004_x12),
       .Q (mcs4_core_i4004_alu_board_acc_out[1]));
  EDFFHQX2 \mcs4_core_i4004_alu_board_acc_out_reg[2] (.CK (sysclk_w),
       .D (mcs4_core_i4004_alu_board_acc[2]), .E (mcs4_core_i4004_x12),
       .Q (mcs4_core_i4004_alu_board_acc_out[2]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24311), .Q (mcs4_core_i4004_alu_board_acc[0]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24310), .Q (mcs4_core_i4004_alu_board_acc[1]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24312), .Q (mcs4_core_i4004_alu_board_acc[2]));
  DFFHQX1 \mcs4_core_i4004_alu_board_acc_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24306), .Q (mcs4_core_i4004_alu_board_acc[3]));
  EDFFHQX2 mcs4_core_i4004_alu_board_cy_1_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_alu_board_cy), .E (mcs4_core_i4004_x12), .Q
       (mcs4_core_i4004_cy_1));
  DFFHQX1 mcs4_core_i4004_alu_board_n0870_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23847), .Q (mcs4_core_i4004_alu_board_n_358));
  DFFHQX1 mcs4_core_i4004_alu_board_n0871_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23608), .Q (mcs4_core_i4004_alu_board_n_357));
  DFFHQX1 mcs4_core_i4004_alu_board_n0872_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23845), .Q (mcs4_core_i4004_alu_board_n_356));
  DFFHQX1 mcs4_core_i4004_alu_board_n0873_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23614), .Q (mcs4_core_i4004_alu_board_n_355));
  SDFFQX1 mcs4_core_i4004_alu_board_n0887_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24567), .SI (mcs4_core_i4004_alu_board_n_354), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_354));
  SDFFQX1 mcs4_core_i4004_alu_board_n0889_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24564), .SI (mcs4_core_i4004_alu_board_n_353), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_353));
  SDFFQX1 mcs4_core_i4004_alu_board_n0891_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24566), .SI (mcs4_core_i4004_alu_board_n_352), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_352));
  SDFFQX1 mcs4_core_i4004_alu_board_n0893_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24562), .SI (mcs4_core_i4004_alu_board_n_351), .SE
       (mcs4_core_i4004_m12), .Q (mcs4_core_i4004_alu_board_n_351));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24633), .Q (mcs4_core_i4004_alu_board_tmp[0]));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24630), .Q (mcs4_core_i4004_alu_board_tmp[1]));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24631), .Q (mcs4_core_i4004_alu_board_tmp[2]));
  DFFHQX1 \mcs4_core_i4004_alu_board_tmp_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24632), .Q (mcs4_core_i4004_alu_board_tmp[3]));
  SDFFQX1 mcs4_core_i4004_id_board_n0360_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25720), .SI (mcs4_core_i4004_id_board_n_440), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_id_board_n_440));
  SDFFQX1 mcs4_core_i4004_id_board_n0362_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_439), .SI (mcs4_core_n_24351), .SE
       (mcs4_core_n_26185), .Q (mcs4_core_i4004_id_board_n_439));
  SDFFQX1 mcs4_core_i4004_id_board_n0380_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25683), .SI (mcs4_core_i4004_id_board_n_441), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_id_board_n_441));
  SDFFQX1 mcs4_core_i4004_id_board_n0397_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_437), .SI (mcs4_core_n_26003), .SE
       (mcs4_core_n_25727), .Q (mcs4_core_i4004_id_board_n_437));
  SDFFQX1 mcs4_core_i4004_id_board_n0405_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_436), .SI (mcs4_core_n_24125), .SE
       (mcs4_core_n_26181), .Q (mcs4_core_i4004_id_board_n_436));
  SDFFQX1 mcs4_core_i4004_id_board_n0414_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_442), .SI (mcs4_core_i4004_a22), .SE
       (mcs4_core_n_26190), .Q (mcs4_core_i4004_id_board_n_442));
  SDFFQX1 mcs4_core_i4004_id_board_n0425_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_446), .SI (mcs4_core_i4004_x12), .SE
       (mcs4_core_n_26190), .Q (mcs4_core_i4004_id_board_n_446));
  SDFFQX1 mcs4_core_i4004_id_board_n0433_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_444), .SI (mcs4_core_i4004_m12), .SE
       (mcs4_core_n_26198), .Q (mcs4_core_i4004_id_board_n_444));
  SDFFQX1 mcs4_core_i4004_id_board_n0797_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_442), .SI
       (mcs4_core_i4004_id_board_n_443), .SE (mcs4_core_n_26181), .Q
       (mcs4_core_i4004_id_board_n_443));
  SDFFQX1 mcs4_core_i4004_id_board_n0801_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_444), .SI
       (mcs4_core_i4004_id_board_n_445), .SE (mcs4_core_n_26198), .Q
       (mcs4_core_i4004_id_board_n_445));
  SDFFQX1 mcs4_core_i4004_id_board_n0805_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_id_board_n_446), .SI
       (mcs4_core_i4004_id_board_n_447), .SE (mcs4_core_n_26190), .Q
       (mcs4_core_i4004_id_board_n_447));
  SDFFQX4 \mcs4_core_i4004_id_board_opa_reg[1] (.CK (sysclk_w), .D
       (n_78), .SI (mcs4_core_i4004_id_board_opa[1]), .SE
       (mcs4_core_n_25016), .Q (mcs4_core_i4004_id_board_opa[1]));
  SDFFQX2 \mcs4_core_i4004_id_board_opa_reg[2] (.CK (sysclk_w), .D
       (n_84), .SI (mcs4_core_i4004_id_board_opa[2]), .SE
       (mcs4_core_n_25016), .Q (mcs4_core_i4004_id_board_opa[2]));
  SDFFQX4 \mcs4_core_i4004_id_board_opa_reg[3] (.CK (sysclk_w), .D
       (n_96), .SI (mcs4_core_i4004_id_board_opa[3]), .SE
       (mcs4_core_n_25016), .Q (mcs4_core_i4004_id_board_opa[3]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[0] (.CK (sysclk_w), .D
       (n_90), .SI (mcs4_core_i4004_id_board_opr[0]), .SE
       (mcs4_core_n_25014), .Q (mcs4_core_i4004_id_board_opr[0]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[1] (.CK (sysclk_w), .D
       (n_78), .SI (mcs4_core_i4004_id_board_opr[1]), .SE
       (mcs4_core_n_25014), .Q (mcs4_core_i4004_id_board_opr[1]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[2] (.CK (sysclk_w), .D
       (n_84), .SI (mcs4_core_i4004_id_board_opr[2]), .SE
       (mcs4_core_n_25014), .Q (mcs4_core_i4004_id_board_opr[2]));
  SDFFQX2 \mcs4_core_i4004_id_board_opr_reg[3] (.CK (sysclk_w), .D
       (n_96), .SI (mcs4_core_i4004_id_board_opr[3]), .SE
       (mcs4_core_n_25014), .Q (mcs4_core_i4004_id_board_opr[3]));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_ptr_0_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_ptr_0_master), .SI
       (mcs4_core_n_25669), .SE (mcs4_core_n_25727), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_0_master));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_ptr_0_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .SI
       (mcs4_core_i4004_ip_board_addr_ptr_0_master), .SE (n_76), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_ptr_1_master_reg(.CK
       (sysclk_w), .D (mcs4_core_n_25609), .SI
       (mcs4_core_i4004_ip_board_addr_ptr_1_master), .SE
       (mcs4_core_n_25669), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_1_master));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_ptr_1_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_ip_board_addr_ptr_1_master), .SI
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave), .SE
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .Q
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_0_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_rfsh_0_master),
       .SI (mcs4_core_n_26106), .SE (mcs4_core_n_25721), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_0_master));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_0_slave_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_rfsh_0_master),
       .SI (mcs4_core_i4004_ip_board_addr_rfsh_0_slave), .SE
       (mcs4_core_n_24325), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_0_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_1_master_reg(.CK
       (sysclk_w), .D (mcs4_core_n_25613), .SI
       (mcs4_core_i4004_ip_board_addr_rfsh_1_master), .SE
       (mcs4_core_n_26106), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_1_master));
  SDFFQX1 mcs4_core_i4004_ip_board_addr_rfsh_1_slave_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_addr_rfsh_1_master),
       .SI (mcs4_core_i4004_ip_board_addr_rfsh_1_slave), .SE
       (mcs4_core_i4004_ip_board_addr_rfsh_0_slave), .Q
       (mcs4_core_i4004_ip_board_addr_rfsh_1_slave));
  SDFFQX1 mcs4_core_i4004_ip_board_carry_in_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_ip_board_carry_in), .SI
       (mcs4_core_i4004_ip_board_carry_out), .SE (mcs4_core_n_25727),
       .Q (mcs4_core_i4004_ip_board_carry_in));
  SDFFQX1 mcs4_core_i4004_ip_board_carry_out_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_ip_board_carry_out), .SI (mcs4_core_n_23397),
       .SE (mcs4_core_n_26181), .Q
       (mcs4_core_i4004_ip_board_carry_out));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [0]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[0]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [1]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[1]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [2]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[2]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [3]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[3]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [4]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[4]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [5]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[5]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [6]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[6]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [7]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[7]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][8] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [8]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[8]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][9] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [9]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[9]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][10] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [10]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[10]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[0][11] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[0] [11]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[11]), .SE
       (mcs4_core_n_24448), .Q
       (\mcs4_core_i4004_ip_board_dram_array[0] [11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [0]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[0]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [1]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[1]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [2]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[2]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [3]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[3]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [4]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[4]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [5]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[5]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [6]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[6]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [7]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[7]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][8] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [8]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[8]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][9] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [9]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[9]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][10] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [10]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[10]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[1][11] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_ip_board_dram_array[1] [11]),
       .SI (mcs4_core_i4004_ip_board_dram_temp[11]), .SE
       (mcs4_core_n_24430), .Q
       (\mcs4_core_i4004_ip_board_dram_array[1] [11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [0]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [1]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [2]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [3]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [4]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [5]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [6]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [7]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][8] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[8]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [8]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][9] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[9]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [9]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][10] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[10]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [10]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[2][11] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[11]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[2] [11]), .SE
       (mcs4_core_n_24436), .Q
       (\mcs4_core_i4004_ip_board_dram_array[2] [11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [0]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [1]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [2]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [3]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [3]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [4]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [4]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [5]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [5]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [6]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [6]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [7]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [7]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][8] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[8]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [8]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [8]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][9] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[9]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [9]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [9]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][10] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[10]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [10]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [10]));
  SDFFQX1 \mcs4_core_i4004_ip_board_dram_array_reg[3][11] (.CK
       (sysclk_w), .D (mcs4_core_i4004_ip_board_dram_temp[11]), .SI
       (\mcs4_core_i4004_ip_board_dram_array[3] [11]), .SE
       (mcs4_core_n_24442), .Q
       (\mcs4_core_i4004_ip_board_dram_array[3] [11]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_23287), .Q (mcs4_core_i4004_ip_board_dram_temp[0]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_23286), .Q (mcs4_core_i4004_ip_board_dram_temp[1]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_23290), .Q (mcs4_core_i4004_ip_board_dram_temp[2]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_23288), .Q (mcs4_core_i4004_ip_board_dram_temp[3]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_n_23299), .Q (mcs4_core_i4004_ip_board_dram_temp[4]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[5] (.CK (sysclk_w), .D
       (mcs4_core_n_23295), .Q (mcs4_core_i4004_ip_board_dram_temp[5]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[6] (.CK (sysclk_w), .D
       (mcs4_core_n_23296), .Q (mcs4_core_i4004_ip_board_dram_temp[6]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[7] (.CK (sysclk_w), .D
       (mcs4_core_n_23284), .Q (mcs4_core_i4004_ip_board_dram_temp[7]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[8] (.CK (sysclk_w), .D
       (mcs4_core_n_23297), .Q (mcs4_core_i4004_ip_board_dram_temp[8]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[9] (.CK (sysclk_w), .D
       (mcs4_core_n_23292), .Q (mcs4_core_i4004_ip_board_dram_temp[9]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[10] (.CK (sysclk_w),
       .D (mcs4_core_n_23293), .Q
       (mcs4_core_i4004_ip_board_dram_temp[10]));
  DFFQX2 \mcs4_core_i4004_ip_board_dram_temp_reg[11] (.CK (sysclk_w),
       .D (mcs4_core_n_23294), .Q
       (mcs4_core_i4004_ip_board_dram_temp[11]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[0]), .SI
       (mcs4_core_i4004_ip_board_incr_in[0]), .SE (mcs4_core_n_24932),
       .Q (mcs4_core_i4004_ip_board_incr_in[0]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[1]), .SI
       (mcs4_core_i4004_ip_board_incr_in[1]), .SE (mcs4_core_n_24932),
       .Q (mcs4_core_i4004_ip_board_incr_in[1]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[2]), .SI
       (mcs4_core_i4004_ip_board_incr_in[2]), .SE (mcs4_core_n_24932),
       .Q (mcs4_core_i4004_ip_board_incr_in[2]));
  SDFFQX1 \mcs4_core_i4004_ip_board_incr_in_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_data[3]), .SI
       (mcs4_core_i4004_ip_board_incr_in[3]), .SE (mcs4_core_n_24932),
       .Q (mcs4_core_i4004_ip_board_incr_in[3]));
  SDFFQX1 mcs4_core_i4004_ip_board_n0374_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25691), .SI (mcs4_core_i4004_ip_board_n_347), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_ip_board_n_347));
  SDFFQX1 mcs4_core_i4004_ip_board_n0384_reg(.CK (sysclk_w), .D
       (mcs4_core_n_26134), .SI (mcs4_core_i4004_ip_board_n_346), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_ip_board_n_346));
  SDFFQX1 mcs4_core_i4004_ip_board_n0416_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25716), .SI (mcs4_core_i4004_ip_board_n_345), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_ip_board_n_345));
  SDFFQX1 mcs4_core_i4004_ip_board_n0438_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_ip_board_n_344), .SI (mcs4_core_n_24313), .SE
       (mcs4_core_n_26198), .Q (mcs4_core_i4004_ip_board_n_344));
  SDFFQX1 mcs4_core_i4004_ip_board_n0517_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25210), .SI (mcs4_core_i4004_ip_board_n_343), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_ip_board_n_343));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_25655), .SI (mcs4_core_i4004_sp_board_din_n[0]),
       .SE (mcs4_core_n_24932), .Q (mcs4_core_i4004_sp_board_din_n[0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_25673), .SI (mcs4_core_i4004_sp_board_din_n[1]),
       .SE (mcs4_core_n_24932), .Q (mcs4_core_i4004_sp_board_din_n[1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_26104), .SI (mcs4_core_i4004_sp_board_din_n[2]),
       .SE (mcs4_core_n_24932), .Q (mcs4_core_i4004_sp_board_din_n[2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_din_n_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_25671), .SI (mcs4_core_i4004_sp_board_din_n[3]),
       .SE (mcs4_core_n_24932), .Q (mcs4_core_i4004_sp_board_din_n[3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [0]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[0]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [1]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[1]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [2]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[2]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [3]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[3]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [4]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[4]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [5]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[5]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [6]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[6]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[0][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[0] [7]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[7]), .SE (n_50), .Q
       (\mcs4_core_i4004_sp_board_dram_array[0] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [0]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [1]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [2]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [3]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [4]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [5]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [6]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[1][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[1] [7]), .SE
       (mcs4_core_n_24670), .Q
       (\mcs4_core_i4004_sp_board_dram_array[1] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [0]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[0]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [1]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[1]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [2]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[2]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [3]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[3]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [4]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[4]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [5]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[5]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [6]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[6]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[2][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[2] [7]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[7]), .SE (n_51), .Q
       (\mcs4_core_i4004_sp_board_dram_array[2] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][0] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [0]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[0]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][1] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [1]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[1]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][2] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [2]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[2]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][3] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [3]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[3]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][4] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [4]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[4]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][5] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [5]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[5]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][6] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [6]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[6]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[3][7] (.CK
       (sysclk_w), .D (\mcs4_core_i4004_sp_board_dram_array[3] [7]),
       .SI (mcs4_core_i4004_sp_board_dram_temp[7]), .SE
       (mcs4_core_n_24717), .Q
       (\mcs4_core_i4004_sp_board_dram_array[3] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [0]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [1]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [2]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [3]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [4]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [5]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [6]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[4][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[4] [7]), .SE
       (mcs4_core_n_24674), .Q
       (\mcs4_core_i4004_sp_board_dram_array[4] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [0]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [1]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [2]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [3]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [4]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [5]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [6]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[5][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[5] [7]), .SE
       (mcs4_core_n_24721), .Q
       (\mcs4_core_i4004_sp_board_dram_array[5] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [0]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [1]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [2]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [3]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [4]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [5]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [6]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[6][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[6] [7]), .SE
       (mcs4_core_n_24713), .Q
       (\mcs4_core_i4004_sp_board_dram_array[6] [7]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][0] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[0]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [0]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [0]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][1] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[1]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [1]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [1]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][2] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[2]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [2]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [2]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][3] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[3]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [3]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [3]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][4] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[4]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [4]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [4]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][5] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[5]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [5]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [5]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][6] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[6]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [6]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [6]));
  SDFFQX1 \mcs4_core_i4004_sp_board_dram_array_reg[7][7] (.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_dram_temp[7]), .SI
       (\mcs4_core_i4004_sp_board_dram_array[7] [7]), .SE
       (mcs4_core_n_24662), .Q
       (\mcs4_core_i4004_sp_board_dram_array[7] [7]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_23289), .Q (mcs4_core_i4004_sp_board_dram_temp[0]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[1] (.CK (sysclk_w), .D
       (n_61), .Q (mcs4_core_i4004_sp_board_dram_temp[1]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[2] (.CK (sysclk_w), .D
       (n_1329), .Q (mcs4_core_i4004_sp_board_dram_temp[2]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[3] (.CK (sysclk_w), .D
       (n_62), .Q (mcs4_core_i4004_sp_board_dram_temp[3]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[4] (.CK (sysclk_w), .D
       (n_63), .Q (mcs4_core_i4004_sp_board_dram_temp[4]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[5] (.CK (sysclk_w), .D
       (mcs4_core_n_23285), .Q (mcs4_core_i4004_sp_board_dram_temp[5]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[6] (.CK (sysclk_w), .D
       (n_1330), .Q (mcs4_core_i4004_sp_board_dram_temp[6]));
  DFFQX4 \mcs4_core_i4004_sp_board_dram_temp_reg[7] (.CK (sysclk_w), .D
       (mcs4_core_n_23317), .Q (mcs4_core_i4004_sp_board_dram_temp[7]));
  SDFFQX1 mcs4_core_i4004_sp_board_n0592_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24657), .SI (mcs4_core_i4004_sp_board_n_305), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_sp_board_n_305));
  SDFFQX1 mcs4_core_i4004_sp_board_n0615_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24646), .SI (mcs4_core_i4004_sp_board_n_304), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_sp_board_n_304));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_0_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_reg_rfsh_0_master), .SI
       (mcs4_core_n_25679), .SE (mcs4_core_n_25721), .Q
       (mcs4_core_i4004_sp_board_reg_rfsh_0_master));
  SDFFQX2 mcs4_core_i4004_sp_board_reg_rfsh_0_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_sp_board_reg_rfsh_0_master), .SI
       (mcs4_core_i4004_sp_board_reg_rfsh[0]), .SE (mcs4_core_n_25027),
       .Q (mcs4_core_i4004_sp_board_reg_rfsh[0]));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_1_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_reg_rfsh_1_master), .SI
       (mcs4_core_n_25675), .SE (mcs4_core_i4004_sp_board_reg_rfsh[0]),
       .Q (mcs4_core_i4004_sp_board_reg_rfsh_1_master));
  SDFFQX2 mcs4_core_i4004_sp_board_reg_rfsh_1_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_sp_board_reg_rfsh_1_master), .SI
       (mcs4_core_i4004_sp_board_reg_rfsh[1]), .SE
       (mcs4_core_i4004_sp_board_reg_rfsh[0]), .Q
       (mcs4_core_i4004_sp_board_reg_rfsh[1]));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_2_master_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_sp_board_reg_rfsh_2_master), .SI
       (mcs4_core_n_26041), .SE (mcs4_core_i4004_sp_board_reg_rfsh[1]),
       .Q (mcs4_core_i4004_sp_board_reg_rfsh_2_master));
  SDFFQX1 mcs4_core_i4004_sp_board_reg_rfsh_2_slave_reg(.CK (sysclk_w),
       .D (mcs4_core_i4004_sp_board_reg_rfsh_2_master), .SI
       (mcs4_core_i4004_sp_board_reg_rfsh[2]), .SE
       (mcs4_core_i4004_sp_board_reg_rfsh[1]), .Q
       (mcs4_core_i4004_sp_board_reg_rfsh[2]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[0]), .SI
       (mcs4_core_i4004_data[0]), .SE (mcs4_core_n_26204), .Q
       (mcs4_core_i4004_tio_board_data_o[0]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[1]), .SI
       (mcs4_core_i4004_data[1]), .SE (mcs4_core_n_26204), .Q
       (mcs4_core_i4004_tio_board_data_o[1]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[2]), .SI
       (mcs4_core_i4004_data[2]), .SE (mcs4_core_n_26204), .Q
       (mcs4_core_i4004_tio_board_data_o[2]));
  SDFFQX1 \mcs4_core_i4004_tio_board_data_o_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_data_o[3]), .SI
       (mcs4_core_i4004_data[3]), .SE (mcs4_core_n_26204), .Q
       (mcs4_core_i4004_tio_board_data_o[3]));
  SDFFQX1 mcs4_core_i4004_tio_board_n0278_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25068), .SI (mcs4_core_i4004_tio_board_n_108), .SE
       (mcs4_core_n_26204), .Q (mcs4_core_i4004_tio_board_n_108));
  SDFFQX1 mcs4_core_i4004_tio_board_n0685_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_n_111), .SI (mcs4_core_n_25634), .SE
       (mcs4_core_n_25727), .Q (mcs4_core_i4004_tio_board_n_111));
  SDFFQX1 mcs4_core_i4004_tio_board_n0699_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25634), .SI (mcs4_core_i4004_tio_board_n_112), .SE
       (mcs4_core_n_26185), .Q (mcs4_core_i4004_tio_board_n_112));
  SDFFQX1 mcs4_core_i4004_tio_board_n0707_reg(.CK (sysclk_w), .D
       (mcs4_core_i4004_tio_board_n_113), .SI
       (mcs4_core_i4004_tio_board_L), .SE (mcs4_core_n_25727), .Q
       (mcs4_core_i4004_tio_board_n_113));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_a11_reg(.CK
       (sysclk_w), .D (mcs4_core_n_24736), .SI
       (mcs4_core_i4004_tio_board_timing_generator_a_63), .SE
       (mcs4_core_n_26204), .Q
       (mcs4_core_i4004_tio_board_timing_generator_a_63));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_a21_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_64), .SI
       (mcs4_core_i4004_a12), .SE (mcs4_core_n_26185), .Q
       (mcs4_core_i4004_tio_board_timing_generator_a_64));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_a31_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_65), .SI
       (mcs4_core_i4004_a22), .SE (mcs4_core_n_26185), .Q
       (mcs4_core_i4004_tio_board_timing_generator_a_65));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_m11_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_66), .SI
       (mcs4_core_i4004_a32), .SE (mcs4_core_n_26190), .Q
       (mcs4_core_i4004_tio_board_timing_generator_m_66));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_m21_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_67), .SI
       (mcs4_core_i4004_m12), .SE (mcs4_core_n_26185), .Q
       (mcs4_core_i4004_tio_board_timing_generator_m_67));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_sync_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_70), .SI
       (mcs4_core_sync_pad), .SE (mcs4_core_n_26185), .Q
       (mcs4_core_sync_pad));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_x11_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_68), .SI
       (mcs4_core_i4004_m22), .SE (mcs4_core_n_26185), .Q
       (mcs4_core_i4004_tio_board_timing_generator_x_68));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_x21_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_69), .SI
       (mcs4_core_i4004_x12), .SE (mcs4_core_n_26181), .Q
       (mcs4_core_i4004_tio_board_timing_generator_x_69));
  SDFFQX2 mcs4_core_i4004_tio_board_timing_generator_x22_reg(.CK
       (sysclk_w), .D (mcs4_core_i4004_x22), .SI
       (mcs4_core_i4004_tio_board_timing_generator_x_69), .SE
       (mcs4_core_n_25721), .Q (mcs4_core_i4004_x22));
  SDFFQX1 mcs4_core_i4004_tio_board_timing_generator_x31_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_70), .SI
       (mcs4_core_i4004_x22), .SE (mcs4_core_n_26198), .Q
       (mcs4_core_i4004_tio_board_timing_generator_x_70));
  DFFHQX1 \mcs4_core_ram_0_char_num_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24251), .Q (mcs4_core_ram_0_char_num[0]));
  DFFHQX1 \mcs4_core_ram_0_char_num_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24249), .Q (mcs4_core_ram_0_char_num[1]));
  DFFQX2 \mcs4_core_ram_0_opa_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24841), .Q (mcs4_core_ram_0_opa[0]));
  DFFQX2 \mcs4_core_ram_0_opa_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24843), .Q (mcs4_core_ram_0_opa[1]));
  DFFQX4 \mcs4_core_ram_0_opa_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24845), .Q (mcs4_core_ram_0_opa[2]));
  DFFQX2 \mcs4_core_ram_0_opa_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24847), .Q (mcs4_core_ram_0_opa[3]));
  SDFFTRX1 \mcs4_core_ram_0_oport_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_25718), .RN (mcs4_core_oport[0]), .SI (n_899), .SE
       (mcs4_core_n_24660), .Q (mcs4_core_oport[0]), .QN
       (UNCONNECTED0));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (n_899), .SI (\mcs4_core_ram_0_ram0_ram_array[0] [0]), .SE
       (mcs4_core_n_23962), .Q (\mcs4_core_ram_0_ram0_ram_array[0]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (n_945), .SI (\mcs4_core_ram_0_ram0_ram_array[0] [1]), .SE
       (mcs4_core_n_23962), .Q (\mcs4_core_ram_0_ram0_ram_array[0]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (n_995), .SI (\mcs4_core_ram_0_ram0_ram_array[0] [2]), .SE
       (mcs4_core_n_23962), .Q (\mcs4_core_ram_0_ram0_ram_array[0]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (n_1045), .SI (\mcs4_core_ram_0_ram0_ram_array[0] [3]), .SE
       (mcs4_core_n_23962), .Q (\mcs4_core_ram_0_ram0_ram_array[0]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (n_900), .SI (\mcs4_core_ram_0_ram0_ram_array[1] [0]), .SE
       (mcs4_core_n_23986), .Q (\mcs4_core_ram_0_ram0_ram_array[1]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (n_950), .SI (\mcs4_core_ram_0_ram0_ram_array[1] [1]), .SE
       (mcs4_core_n_23986), .Q (\mcs4_core_ram_0_ram0_ram_array[1]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (n_1000), .SI (\mcs4_core_ram_0_ram0_ram_array[1] [2]), .SE
       (mcs4_core_n_23986), .Q (\mcs4_core_ram_0_ram0_ram_array[1]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (n_1050), .SI (\mcs4_core_ram_0_ram0_ram_array[1] [3]), .SE
       (mcs4_core_n_23986), .Q (\mcs4_core_ram_0_ram0_ram_array[1]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (n_896), .SI (\mcs4_core_ram_0_ram0_ram_array[2] [0]), .SE
       (mcs4_core_n_23964), .Q (\mcs4_core_ram_0_ram0_ram_array[2]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (n_945), .SI (\mcs4_core_ram_0_ram0_ram_array[2] [1]), .SE
       (mcs4_core_n_23964), .Q (\mcs4_core_ram_0_ram0_ram_array[2]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (n_995), .SI (\mcs4_core_ram_0_ram0_ram_array[2] [2]), .SE
       (mcs4_core_n_23964), .Q (\mcs4_core_ram_0_ram0_ram_array[2]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (n_1045), .SI (\mcs4_core_ram_0_ram0_ram_array[2] [3]), .SE
       (mcs4_core_n_23964), .Q (\mcs4_core_ram_0_ram0_ram_array[2]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (n_897), .SI (\mcs4_core_ram_0_ram0_ram_array[3] [0]), .SE
       (mcs4_core_n_23988), .Q (\mcs4_core_ram_0_ram0_ram_array[3]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (n_949), .SI (\mcs4_core_ram_0_ram0_ram_array[3] [1]), .SE
       (mcs4_core_n_23988), .Q (\mcs4_core_ram_0_ram0_ram_array[3]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (n_999), .SI (\mcs4_core_ram_0_ram0_ram_array[3] [2]), .SE
       (mcs4_core_n_23988), .Q (\mcs4_core_ram_0_ram0_ram_array[3]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (n_1049), .SI (\mcs4_core_ram_0_ram0_ram_array[3] [3]), .SE
       (mcs4_core_n_23988), .Q (\mcs4_core_ram_0_ram0_ram_array[3]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (n_895), .SI (\mcs4_core_ram_0_ram0_ram_array[4] [0]), .SE
       (mcs4_core_n_23966), .Q (\mcs4_core_ram_0_ram0_ram_array[4]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (n_948), .SI (\mcs4_core_ram_0_ram0_ram_array[4] [1]), .SE
       (mcs4_core_n_23966), .Q (\mcs4_core_ram_0_ram0_ram_array[4]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (n_998), .SI (\mcs4_core_ram_0_ram0_ram_array[4] [2]), .SE
       (mcs4_core_n_23966), .Q (\mcs4_core_ram_0_ram0_ram_array[4]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (n_1048), .SI (\mcs4_core_ram_0_ram0_ram_array[4] [3]), .SE
       (mcs4_core_n_23966), .Q (\mcs4_core_ram_0_ram0_ram_array[4]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (n_897), .SI (\mcs4_core_ram_0_ram0_ram_array[5] [0]), .SE
       (mcs4_core_n_23990), .Q (\mcs4_core_ram_0_ram0_ram_array[5]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (n_948), .SI (\mcs4_core_ram_0_ram0_ram_array[5] [1]), .SE
       (mcs4_core_n_23990), .Q (\mcs4_core_ram_0_ram0_ram_array[5]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (n_998), .SI (\mcs4_core_ram_0_ram0_ram_array[5] [2]), .SE
       (mcs4_core_n_23990), .Q (\mcs4_core_ram_0_ram0_ram_array[5]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (n_1048), .SI (\mcs4_core_ram_0_ram0_ram_array[5] [3]), .SE
       (mcs4_core_n_23990), .Q (\mcs4_core_ram_0_ram0_ram_array[5]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (n_902), .SI (\mcs4_core_ram_0_ram0_ram_array[6] [0]), .SE
       (mcs4_core_n_23968), .Q (\mcs4_core_ram_0_ram0_ram_array[6]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (n_949), .SI (\mcs4_core_ram_0_ram0_ram_array[6] [1]), .SE
       (mcs4_core_n_23968), .Q (\mcs4_core_ram_0_ram0_ram_array[6]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (n_999), .SI (\mcs4_core_ram_0_ram0_ram_array[6] [2]), .SE
       (mcs4_core_n_23968), .Q (\mcs4_core_ram_0_ram0_ram_array[6]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (n_1049), .SI (\mcs4_core_ram_0_ram0_ram_array[6] [3]), .SE
       (mcs4_core_n_23968), .Q (\mcs4_core_ram_0_ram0_ram_array[6]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (n_898), .SI (\mcs4_core_ram_0_ram0_ram_array[7] [0]), .SE
       (mcs4_core_n_23992), .Q (\mcs4_core_ram_0_ram0_ram_array[7]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (n_947), .SI (\mcs4_core_ram_0_ram0_ram_array[7] [1]), .SE
       (mcs4_core_n_23992), .Q (\mcs4_core_ram_0_ram0_ram_array[7]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (n_997), .SI (\mcs4_core_ram_0_ram0_ram_array[7] [2]), .SE
       (mcs4_core_n_23992), .Q (\mcs4_core_ram_0_ram0_ram_array[7]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (n_1047), .SI (\mcs4_core_ram_0_ram0_ram_array[7] [3]), .SE
       (mcs4_core_n_23992), .Q (\mcs4_core_ram_0_ram0_ram_array[7]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (n_896), .SI (\mcs4_core_ram_0_ram0_ram_array[8] [0]), .SE
       (mcs4_core_n_24086), .Q (\mcs4_core_ram_0_ram0_ram_array[8]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (n_947), .SI (\mcs4_core_ram_0_ram0_ram_array[8] [1]), .SE
       (mcs4_core_n_24086), .Q (\mcs4_core_ram_0_ram0_ram_array[8]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (n_997), .SI (\mcs4_core_ram_0_ram0_ram_array[8] [2]), .SE
       (mcs4_core_n_24086), .Q (\mcs4_core_ram_0_ram0_ram_array[8]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (n_1047), .SI (\mcs4_core_ram_0_ram0_ram_array[8] [3]), .SE
       (mcs4_core_n_24086), .Q (\mcs4_core_ram_0_ram0_ram_array[8]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [0]), .SI (n_897), .SE
       (mcs4_core_n_24054), .Q (\mcs4_core_ram_0_ram0_ram_array[9]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [1]), .SI (n_950), .SE
       (mcs4_core_n_24054), .Q (\mcs4_core_ram_0_ram0_ram_array[9]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [2]), .SI (n_1000), .SE
       (mcs4_core_n_24054), .Q (\mcs4_core_ram_0_ram0_ram_array[9]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram0_ram_array[9] [3]), .SI (n_1050), .SE
       (mcs4_core_n_24054), .Q (\mcs4_core_ram_0_ram0_ram_array[9]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (n_896), .SI (\mcs4_core_ram_0_ram0_ram_array[10] [0]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (n_1116), .SI (\mcs4_core_ram_0_ram0_ram_array[10] [1]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (n_1077), .SI (\mcs4_core_ram_0_ram0_ram_array[10] [2]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (n_1272), .SI (\mcs4_core_ram_0_ram0_ram_array[10] [3]), .SE
       (mcs4_core_n_24088), .Q (\mcs4_core_ram_0_ram0_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [0]), .SI (n_898), .SE
       (mcs4_core_n_24056), .Q (\mcs4_core_ram_0_ram0_ram_array[11]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [1]), .SI (n_949), .SE
       (mcs4_core_n_24056), .Q (\mcs4_core_ram_0_ram0_ram_array[11]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [2]), .SI (n_999), .SE
       (mcs4_core_n_24056), .Q (\mcs4_core_ram_0_ram0_ram_array[11]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[11] [3]), .SI (n_1049), .SE
       (mcs4_core_n_24056), .Q (\mcs4_core_ram_0_ram0_ram_array[11]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (n_901), .SI (\mcs4_core_ram_0_ram0_ram_array[12] [0]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (n_952), .SI (\mcs4_core_ram_0_ram0_ram_array[12] [1]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (n_1002), .SI (\mcs4_core_ram_0_ram0_ram_array[12] [2]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (n_1052), .SI (\mcs4_core_ram_0_ram0_ram_array[12] [3]), .SE
       (mcs4_core_n_24090), .Q (\mcs4_core_ram_0_ram0_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [0]), .SI (n_895), .SE
       (mcs4_core_n_24058), .Q (\mcs4_core_ram_0_ram0_ram_array[13]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [1]), .SI (n_945), .SE
       (mcs4_core_n_24058), .Q (\mcs4_core_ram_0_ram0_ram_array[13]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [2]), .SI (n_995), .SE
       (mcs4_core_n_24058), .Q (\mcs4_core_ram_0_ram0_ram_array[13]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[13] [3]), .SI (n_1045), .SE
       (mcs4_core_n_24058), .Q (\mcs4_core_ram_0_ram0_ram_array[13]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (n_897), .SI (\mcs4_core_ram_0_ram0_ram_array[14] [0]), .SE
       (mcs4_core_n_24092), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (n_950), .SI (\mcs4_core_ram_0_ram0_ram_array[14] [1]), .SE
       (mcs4_core_n_24092), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (n_1000), .SI (\mcs4_core_ram_0_ram0_ram_array[14] [2]), .SE
       (mcs4_core_n_24092), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (n_1050), .SI (\mcs4_core_ram_0_ram0_ram_array[14] [3]), .SE
       (mcs4_core_n_24092), .Q (\mcs4_core_ram_0_ram0_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [0]), .SI (n_901), .SE
       (mcs4_core_n_24060), .Q (\mcs4_core_ram_0_ram0_ram_array[15]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [1]), .SI (n_947), .SE
       (mcs4_core_n_24060), .Q (\mcs4_core_ram_0_ram0_ram_array[15]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [2]), .SI (n_997), .SE
       (mcs4_core_n_24060), .Q (\mcs4_core_ram_0_ram0_ram_array[15]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram0_ram_array[15] [3]), .SI (n_1047), .SE
       (mcs4_core_n_24060), .Q (\mcs4_core_ram_0_ram0_ram_array[15]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (n_900), .SI (\mcs4_core_ram_0_ram0_ram_array[16] [0]), .SE
       (mcs4_core_n_23970), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (n_947), .SI (\mcs4_core_ram_0_ram0_ram_array[16] [1]), .SE
       (mcs4_core_n_23970), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (n_997), .SI (\mcs4_core_ram_0_ram0_ram_array[16] [2]), .SE
       (mcs4_core_n_23970), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (n_1047), .SI (\mcs4_core_ram_0_ram0_ram_array[16] [3]), .SE
       (mcs4_core_n_23970), .Q (\mcs4_core_ram_0_ram0_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (n_896), .SI (\mcs4_core_ram_0_ram0_ram_array[17] [0]), .SE
       (mcs4_core_n_23994), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (n_1116), .SI (\mcs4_core_ram_0_ram0_ram_array[17] [1]), .SE
       (mcs4_core_n_23994), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (n_1077), .SI (\mcs4_core_ram_0_ram0_ram_array[17] [2]), .SE
       (mcs4_core_n_23994), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (n_1272), .SI (\mcs4_core_ram_0_ram0_ram_array[17] [3]), .SE
       (mcs4_core_n_23994), .Q (\mcs4_core_ram_0_ram0_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (n_901), .SI (\mcs4_core_ram_0_ram0_ram_array[18] [0]), .SE
       (mcs4_core_n_23972), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (n_949), .SI (\mcs4_core_ram_0_ram0_ram_array[18] [1]), .SE
       (mcs4_core_n_23972), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (n_999), .SI (\mcs4_core_ram_0_ram0_ram_array[18] [2]), .SE
       (mcs4_core_n_23972), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (n_1049), .SI (\mcs4_core_ram_0_ram0_ram_array[18] [3]), .SE
       (mcs4_core_n_23972), .Q (\mcs4_core_ram_0_ram0_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (n_898), .SI (\mcs4_core_ram_0_ram0_ram_array[19] [0]), .SE
       (mcs4_core_n_23996), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (n_946), .SI (\mcs4_core_ram_0_ram0_ram_array[19] [1]), .SE
       (mcs4_core_n_23996), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (n_996), .SI (\mcs4_core_ram_0_ram0_ram_array[19] [2]), .SE
       (mcs4_core_n_23996), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram0_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (n_1046), .SI (\mcs4_core_ram_0_ram0_ram_array[19] [3]), .SE
       (mcs4_core_n_23996), .Q (\mcs4_core_ram_0_ram0_ram_array[19]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (n_901), .SI (\mcs4_core_ram_0_ram1_ram_array[0] [0]), .SE
       (mcs4_core_n_23974), .Q (\mcs4_core_ram_0_ram1_ram_array[0]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (n_952), .SI (\mcs4_core_ram_0_ram1_ram_array[0] [1]), .SE
       (mcs4_core_n_23974), .Q (\mcs4_core_ram_0_ram1_ram_array[0]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (n_1002), .SI (\mcs4_core_ram_0_ram1_ram_array[0] [2]), .SE
       (mcs4_core_n_23974), .Q (\mcs4_core_ram_0_ram1_ram_array[0]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (n_1052), .SI (\mcs4_core_ram_0_ram1_ram_array[0] [3]), .SE
       (mcs4_core_n_23974), .Q (\mcs4_core_ram_0_ram1_ram_array[0]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (n_902), .SI (\mcs4_core_ram_0_ram1_ram_array[1] [0]), .SE
       (mcs4_core_n_23998), .Q (\mcs4_core_ram_0_ram1_ram_array[1]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (n_951), .SI (\mcs4_core_ram_0_ram1_ram_array[1] [1]), .SE
       (mcs4_core_n_23998), .Q (\mcs4_core_ram_0_ram1_ram_array[1]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (n_1001), .SI (\mcs4_core_ram_0_ram1_ram_array[1] [2]), .SE
       (mcs4_core_n_23998), .Q (\mcs4_core_ram_0_ram1_ram_array[1]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (n_1051), .SI (\mcs4_core_ram_0_ram1_ram_array[1] [3]), .SE
       (mcs4_core_n_23998), .Q (\mcs4_core_ram_0_ram1_ram_array[1]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (n_902), .SI (\mcs4_core_ram_0_ram1_ram_array[2] [0]), .SE
       (mcs4_core_n_23976), .Q (\mcs4_core_ram_0_ram1_ram_array[2]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (n_1116), .SI (\mcs4_core_ram_0_ram1_ram_array[2] [1]), .SE
       (mcs4_core_n_23976), .Q (\mcs4_core_ram_0_ram1_ram_array[2]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (n_1077), .SI (\mcs4_core_ram_0_ram1_ram_array[2] [2]), .SE
       (mcs4_core_n_23976), .Q (\mcs4_core_ram_0_ram1_ram_array[2]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (n_1272), .SI (\mcs4_core_ram_0_ram1_ram_array[2] [3]), .SE
       (mcs4_core_n_23976), .Q (\mcs4_core_ram_0_ram1_ram_array[2]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (n_897), .SI (\mcs4_core_ram_0_ram1_ram_array[3] [0]), .SE
       (mcs4_core_n_24000), .Q (\mcs4_core_ram_0_ram1_ram_array[3]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (n_952), .SI (\mcs4_core_ram_0_ram1_ram_array[3] [1]), .SE
       (mcs4_core_n_24000), .Q (\mcs4_core_ram_0_ram1_ram_array[3]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (n_1002), .SI (\mcs4_core_ram_0_ram1_ram_array[3] [2]), .SE
       (mcs4_core_n_24000), .Q (\mcs4_core_ram_0_ram1_ram_array[3]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (n_1052), .SI (\mcs4_core_ram_0_ram1_ram_array[3] [3]), .SE
       (mcs4_core_n_24000), .Q (\mcs4_core_ram_0_ram1_ram_array[3]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (n_896), .SI (\mcs4_core_ram_0_ram1_ram_array[4] [0]), .SE
       (mcs4_core_n_23978), .Q (\mcs4_core_ram_0_ram1_ram_array[4]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (n_949), .SI (\mcs4_core_ram_0_ram1_ram_array[4] [1]), .SE
       (mcs4_core_n_23978), .Q (\mcs4_core_ram_0_ram1_ram_array[4]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (n_999), .SI (\mcs4_core_ram_0_ram1_ram_array[4] [2]), .SE
       (mcs4_core_n_23978), .Q (\mcs4_core_ram_0_ram1_ram_array[4]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (n_1049), .SI (\mcs4_core_ram_0_ram1_ram_array[4] [3]), .SE
       (mcs4_core_n_23978), .Q (\mcs4_core_ram_0_ram1_ram_array[4]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (n_898), .SI (\mcs4_core_ram_0_ram1_ram_array[5] [0]), .SE
       (mcs4_core_n_24002), .Q (\mcs4_core_ram_0_ram1_ram_array[5]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (n_949), .SI (\mcs4_core_ram_0_ram1_ram_array[5] [1]), .SE
       (mcs4_core_n_24002), .Q (\mcs4_core_ram_0_ram1_ram_array[5]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (n_999), .SI (\mcs4_core_ram_0_ram1_ram_array[5] [2]), .SE
       (mcs4_core_n_24002), .Q (\mcs4_core_ram_0_ram1_ram_array[5]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (n_1049), .SI (\mcs4_core_ram_0_ram1_ram_array[5] [3]), .SE
       (mcs4_core_n_24002), .Q (\mcs4_core_ram_0_ram1_ram_array[5]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (n_899), .SI (\mcs4_core_ram_0_ram1_ram_array[6] [0]), .SE
       (mcs4_core_n_23980), .Q (\mcs4_core_ram_0_ram1_ram_array[6]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (n_952), .SI (\mcs4_core_ram_0_ram1_ram_array[6] [1]), .SE
       (mcs4_core_n_23980), .Q (\mcs4_core_ram_0_ram1_ram_array[6]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (n_1002), .SI (\mcs4_core_ram_0_ram1_ram_array[6] [2]), .SE
       (mcs4_core_n_23980), .Q (\mcs4_core_ram_0_ram1_ram_array[6]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (n_1052), .SI (\mcs4_core_ram_0_ram1_ram_array[6] [3]), .SE
       (mcs4_core_n_23980), .Q (\mcs4_core_ram_0_ram1_ram_array[6]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (n_902), .SI (\mcs4_core_ram_0_ram1_ram_array[7] [0]), .SE
       (mcs4_core_n_24074), .Q (\mcs4_core_ram_0_ram1_ram_array[7]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (n_1116), .SI (\mcs4_core_ram_0_ram1_ram_array[7] [1]), .SE
       (mcs4_core_n_24074), .Q (\mcs4_core_ram_0_ram1_ram_array[7]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (n_1077), .SI (\mcs4_core_ram_0_ram1_ram_array[7] [2]), .SE
       (mcs4_core_n_24074), .Q (\mcs4_core_ram_0_ram1_ram_array[7]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (n_1272), .SI (\mcs4_core_ram_0_ram1_ram_array[7] [3]), .SE
       (mcs4_core_n_24074), .Q (\mcs4_core_ram_0_ram1_ram_array[7]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (n_896), .SI (\mcs4_core_ram_0_ram1_ram_array[8] [0]), .SE
       (mcs4_core_n_24094), .Q (\mcs4_core_ram_0_ram1_ram_array[8]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (n_1117), .SI (\mcs4_core_ram_0_ram1_ram_array[8] [1]), .SE
       (mcs4_core_n_24094), .Q (\mcs4_core_ram_0_ram1_ram_array[8]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (n_1078), .SI (\mcs4_core_ram_0_ram1_ram_array[8] [2]), .SE
       (mcs4_core_n_24094), .Q (\mcs4_core_ram_0_ram1_ram_array[8]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (n_1273), .SI (\mcs4_core_ram_0_ram1_ram_array[8] [3]), .SE
       (mcs4_core_n_24094), .Q (\mcs4_core_ram_0_ram1_ram_array[8]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [0]), .SI (n_900), .SE
       (mcs4_core_n_24062), .Q (\mcs4_core_ram_0_ram1_ram_array[9]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [1]), .SI (n_950), .SE
       (mcs4_core_n_24062), .Q (\mcs4_core_ram_0_ram1_ram_array[9]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [2]), .SI (n_1000), .SE
       (mcs4_core_n_24062), .Q (\mcs4_core_ram_0_ram1_ram_array[9]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram1_ram_array[9] [3]), .SI (n_1050), .SE
       (mcs4_core_n_24062), .Q (\mcs4_core_ram_0_ram1_ram_array[9]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (n_897), .SI (\mcs4_core_ram_0_ram1_ram_array[10] [0]), .SE
       (mcs4_core_n_24096), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (n_951), .SI (\mcs4_core_ram_0_ram1_ram_array[10] [1]), .SE
       (mcs4_core_n_24096), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (n_1001), .SI (\mcs4_core_ram_0_ram1_ram_array[10] [2]), .SE
       (mcs4_core_n_24096), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (n_1051), .SI (\mcs4_core_ram_0_ram1_ram_array[10] [3]), .SE
       (mcs4_core_n_24096), .Q (\mcs4_core_ram_0_ram1_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [0]), .SI (n_900), .SE
       (mcs4_core_n_24064), .Q (\mcs4_core_ram_0_ram1_ram_array[11]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [1]), .SI (n_949), .SE
       (mcs4_core_n_24064), .Q (\mcs4_core_ram_0_ram1_ram_array[11]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [2]), .SI (n_999), .SE
       (mcs4_core_n_24064), .Q (\mcs4_core_ram_0_ram1_ram_array[11]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[11] [3]), .SI (n_1049), .SE
       (mcs4_core_n_24064), .Q (\mcs4_core_ram_0_ram1_ram_array[11]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (n_896), .SI (\mcs4_core_ram_0_ram1_ram_array[12] [0]), .SE
       (mcs4_core_n_24098), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (n_950), .SI (\mcs4_core_ram_0_ram1_ram_array[12] [1]), .SE
       (mcs4_core_n_24098), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (n_1000), .SI (\mcs4_core_ram_0_ram1_ram_array[12] [2]), .SE
       (mcs4_core_n_24098), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (n_1050), .SI (\mcs4_core_ram_0_ram1_ram_array[12] [3]), .SE
       (mcs4_core_n_24098), .Q (\mcs4_core_ram_0_ram1_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [0]), .SI (n_902), .SE
       (mcs4_core_n_24066), .Q (\mcs4_core_ram_0_ram1_ram_array[13]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [1]), .SI (n_952), .SE
       (mcs4_core_n_24066), .Q (\mcs4_core_ram_0_ram1_ram_array[13]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [2]), .SI (n_1002), .SE
       (mcs4_core_n_24066), .Q (\mcs4_core_ram_0_ram1_ram_array[13]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[13] [3]), .SI (n_1052), .SE
       (mcs4_core_n_24066), .Q (\mcs4_core_ram_0_ram1_ram_array[13]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (n_895), .SI (\mcs4_core_ram_0_ram1_ram_array[14] [0]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (n_948), .SI (\mcs4_core_ram_0_ram1_ram_array[14] [1]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (n_998), .SI (\mcs4_core_ram_0_ram1_ram_array[14] [2]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (n_1048), .SI (\mcs4_core_ram_0_ram1_ram_array[14] [3]), .SE
       (mcs4_core_n_24100), .Q (\mcs4_core_ram_0_ram1_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [0]), .SI (n_895), .SE
       (mcs4_core_n_24068), .Q (\mcs4_core_ram_0_ram1_ram_array[15]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [1]), .SI (n_951), .SE
       (mcs4_core_n_24068), .Q (\mcs4_core_ram_0_ram1_ram_array[15]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [2]), .SI (n_1001), .SE
       (mcs4_core_n_24068), .Q (\mcs4_core_ram_0_ram1_ram_array[15]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram1_ram_array[15] [3]), .SI (n_1051), .SE
       (mcs4_core_n_24068), .Q (\mcs4_core_ram_0_ram1_ram_array[15]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (n_895), .SI (\mcs4_core_ram_0_ram1_ram_array[16] [0]), .SE
       (mcs4_core_n_23982), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (n_952), .SI (\mcs4_core_ram_0_ram1_ram_array[16] [1]), .SE
       (mcs4_core_n_23982), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (n_1002), .SI (\mcs4_core_ram_0_ram1_ram_array[16] [2]), .SE
       (mcs4_core_n_23982), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (n_1052), .SI (\mcs4_core_ram_0_ram1_ram_array[16] [3]), .SE
       (mcs4_core_n_23982), .Q (\mcs4_core_ram_0_ram1_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (n_895), .SI (\mcs4_core_ram_0_ram1_ram_array[17] [0]), .SE
       (mcs4_core_n_24120), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (n_951), .SI (\mcs4_core_ram_0_ram1_ram_array[17] [1]), .SE
       (mcs4_core_n_24120), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (n_1001), .SI (\mcs4_core_ram_0_ram1_ram_array[17] [2]), .SE
       (mcs4_core_n_24120), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (n_1051), .SI (\mcs4_core_ram_0_ram1_ram_array[17] [3]), .SE
       (mcs4_core_n_24120), .Q (\mcs4_core_ram_0_ram1_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (n_895), .SI (\mcs4_core_ram_0_ram1_ram_array[18] [0]), .SE
       (mcs4_core_n_23984), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (n_945), .SI (\mcs4_core_ram_0_ram1_ram_array[18] [1]), .SE
       (mcs4_core_n_23984), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (n_995), .SI (\mcs4_core_ram_0_ram1_ram_array[18] [2]), .SE
       (mcs4_core_n_23984), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (n_1045), .SI (\mcs4_core_ram_0_ram1_ram_array[18] [3]), .SE
       (mcs4_core_n_23984), .Q (\mcs4_core_ram_0_ram1_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (n_897), .SI (\mcs4_core_ram_0_ram1_ram_array[19] [0]), .SE
       (mcs4_core_n_24030), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (n_1117), .SI (\mcs4_core_ram_0_ram1_ram_array[19] [1]), .SE
       (mcs4_core_n_24030), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (n_1078), .SI (\mcs4_core_ram_0_ram1_ram_array[19] [2]), .SE
       (mcs4_core_n_24030), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram1_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (n_1273), .SI (\mcs4_core_ram_0_ram1_ram_array[19] [3]), .SE
       (mcs4_core_n_24030), .Q (\mcs4_core_ram_0_ram1_ram_array[19]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (n_898), .SI (\mcs4_core_ram_0_ram2_ram_array[0] [0]), .SE
       (mcs4_core_n_23938), .Q (\mcs4_core_ram_0_ram2_ram_array[0]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (n_946), .SI (\mcs4_core_ram_0_ram2_ram_array[0] [1]), .SE
       (mcs4_core_n_23938), .Q (\mcs4_core_ram_0_ram2_ram_array[0]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (n_996), .SI (\mcs4_core_ram_0_ram2_ram_array[0] [2]), .SE
       (mcs4_core_n_23938), .Q (\mcs4_core_ram_0_ram2_ram_array[0]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (n_1046), .SI (\mcs4_core_ram_0_ram2_ram_array[0] [3]), .SE
       (mcs4_core_n_23938), .Q (\mcs4_core_ram_0_ram2_ram_array[0]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (n_898), .SI (\mcs4_core_ram_0_ram2_ram_array[1] [0]), .SE
       (mcs4_core_n_24032), .Q (\mcs4_core_ram_0_ram2_ram_array[1]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (n_948), .SI (\mcs4_core_ram_0_ram2_ram_array[1] [1]), .SE
       (mcs4_core_n_24032), .Q (\mcs4_core_ram_0_ram2_ram_array[1]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (n_998), .SI (\mcs4_core_ram_0_ram2_ram_array[1] [2]), .SE
       (mcs4_core_n_24032), .Q (\mcs4_core_ram_0_ram2_ram_array[1]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (n_1048), .SI (\mcs4_core_ram_0_ram2_ram_array[1] [3]), .SE
       (mcs4_core_n_24032), .Q (\mcs4_core_ram_0_ram2_ram_array[1]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (n_901), .SI (\mcs4_core_ram_0_ram2_ram_array[2] [0]), .SE
       (mcs4_core_n_23940), .Q (\mcs4_core_ram_0_ram2_ram_array[2]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (n_950), .SI (\mcs4_core_ram_0_ram2_ram_array[2] [1]), .SE
       (mcs4_core_n_23940), .Q (\mcs4_core_ram_0_ram2_ram_array[2]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (n_1000), .SI (\mcs4_core_ram_0_ram2_ram_array[2] [2]), .SE
       (mcs4_core_n_23940), .Q (\mcs4_core_ram_0_ram2_ram_array[2]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (n_1050), .SI (\mcs4_core_ram_0_ram2_ram_array[2] [3]), .SE
       (mcs4_core_n_23940), .Q (\mcs4_core_ram_0_ram2_ram_array[2]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (n_898), .SI (\mcs4_core_ram_0_ram2_ram_array[3] [0]), .SE
       (mcs4_core_n_24034), .Q (\mcs4_core_ram_0_ram2_ram_array[3]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (n_1117), .SI (\mcs4_core_ram_0_ram2_ram_array[3] [1]), .SE
       (mcs4_core_n_24034), .Q (\mcs4_core_ram_0_ram2_ram_array[3]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (n_1078), .SI (\mcs4_core_ram_0_ram2_ram_array[3] [2]), .SE
       (mcs4_core_n_24034), .Q (\mcs4_core_ram_0_ram2_ram_array[3]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (n_1273), .SI (\mcs4_core_ram_0_ram2_ram_array[3] [3]), .SE
       (mcs4_core_n_24034), .Q (\mcs4_core_ram_0_ram2_ram_array[3]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (n_900), .SI (\mcs4_core_ram_0_ram2_ram_array[4] [0]), .SE
       (mcs4_core_n_23942), .Q (\mcs4_core_ram_0_ram2_ram_array[4]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (n_1116), .SI (\mcs4_core_ram_0_ram2_ram_array[4] [1]), .SE
       (mcs4_core_n_23942), .Q (\mcs4_core_ram_0_ram2_ram_array[4]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (n_1077), .SI (\mcs4_core_ram_0_ram2_ram_array[4] [2]), .SE
       (mcs4_core_n_23942), .Q (\mcs4_core_ram_0_ram2_ram_array[4]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (n_1272), .SI (\mcs4_core_ram_0_ram2_ram_array[4] [3]), .SE
       (mcs4_core_n_23942), .Q (\mcs4_core_ram_0_ram2_ram_array[4]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (n_899), .SI (\mcs4_core_ram_0_ram2_ram_array[5] [0]), .SE
       (mcs4_core_n_24122), .Q (\mcs4_core_ram_0_ram2_ram_array[5]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (n_1117), .SI (\mcs4_core_ram_0_ram2_ram_array[5] [1]), .SE
       (mcs4_core_n_24122), .Q (\mcs4_core_ram_0_ram2_ram_array[5]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (n_1078), .SI (\mcs4_core_ram_0_ram2_ram_array[5] [2]), .SE
       (mcs4_core_n_24122), .Q (\mcs4_core_ram_0_ram2_ram_array[5]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (n_1273), .SI (\mcs4_core_ram_0_ram2_ram_array[5] [3]), .SE
       (mcs4_core_n_24122), .Q (\mcs4_core_ram_0_ram2_ram_array[5]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (n_901), .SI (\mcs4_core_ram_0_ram2_ram_array[6] [0]), .SE
       (mcs4_core_n_23944), .Q (\mcs4_core_ram_0_ram2_ram_array[6]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (n_946), .SI (\mcs4_core_ram_0_ram2_ram_array[6] [1]), .SE
       (mcs4_core_n_23944), .Q (\mcs4_core_ram_0_ram2_ram_array[6]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (n_996), .SI (\mcs4_core_ram_0_ram2_ram_array[6] [2]), .SE
       (mcs4_core_n_23944), .Q (\mcs4_core_ram_0_ram2_ram_array[6]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (n_1046), .SI (\mcs4_core_ram_0_ram2_ram_array[6] [3]), .SE
       (mcs4_core_n_23944), .Q (\mcs4_core_ram_0_ram2_ram_array[6]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (n_899), .SI (\mcs4_core_ram_0_ram2_ram_array[7] [0]), .SE
       (mcs4_core_n_24036), .Q (\mcs4_core_ram_0_ram2_ram_array[7]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (n_946), .SI (\mcs4_core_ram_0_ram2_ram_array[7] [1]), .SE
       (mcs4_core_n_24036), .Q (\mcs4_core_ram_0_ram2_ram_array[7]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (n_996), .SI (\mcs4_core_ram_0_ram2_ram_array[7] [2]), .SE
       (mcs4_core_n_24036), .Q (\mcs4_core_ram_0_ram2_ram_array[7]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (n_1046), .SI (\mcs4_core_ram_0_ram2_ram_array[7] [3]), .SE
       (mcs4_core_n_24036), .Q (\mcs4_core_ram_0_ram2_ram_array[7]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (n_899), .SI (\mcs4_core_ram_0_ram2_ram_array[8] [0]), .SE
       (mcs4_core_n_24072), .Q (\mcs4_core_ram_0_ram2_ram_array[8]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (n_1117), .SI (\mcs4_core_ram_0_ram2_ram_array[8] [1]), .SE
       (mcs4_core_n_24072), .Q (\mcs4_core_ram_0_ram2_ram_array[8]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (n_1078), .SI (\mcs4_core_ram_0_ram2_ram_array[8] [2]), .SE
       (mcs4_core_n_24072), .Q (\mcs4_core_ram_0_ram2_ram_array[8]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (n_1273), .SI (\mcs4_core_ram_0_ram2_ram_array[8] [3]), .SE
       (mcs4_core_n_24072), .Q (\mcs4_core_ram_0_ram2_ram_array[8]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [0]), .SI (n_901), .SE
       (mcs4_core_n_24106), .Q (\mcs4_core_ram_0_ram2_ram_array[9]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [1]), .SI (n_947), .SE
       (mcs4_core_n_24106), .Q (\mcs4_core_ram_0_ram2_ram_array[9]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [2]), .SI (n_997), .SE
       (mcs4_core_n_24106), .Q (\mcs4_core_ram_0_ram2_ram_array[9]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram2_ram_array[9] [3]), .SI (n_1047), .SE
       (mcs4_core_n_24106), .Q (\mcs4_core_ram_0_ram2_ram_array[9]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (n_902), .SI (\mcs4_core_ram_0_ram2_ram_array[10] [0]), .SE
       (mcs4_core_n_24118), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (n_1116), .SI (\mcs4_core_ram_0_ram2_ram_array[10] [1]), .SE
       (mcs4_core_n_24118), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (n_1077), .SI (\mcs4_core_ram_0_ram2_ram_array[10] [2]), .SE
       (mcs4_core_n_24118), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (n_1272), .SI (\mcs4_core_ram_0_ram2_ram_array[10] [3]), .SE
       (mcs4_core_n_24118), .Q (\mcs4_core_ram_0_ram2_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [0]), .SI (n_900), .SE
       (mcs4_core_n_24108), .Q (\mcs4_core_ram_0_ram2_ram_array[11]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [1]), .SI (n_948), .SE
       (mcs4_core_n_24108), .Q (\mcs4_core_ram_0_ram2_ram_array[11]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [2]), .SI (n_998), .SE
       (mcs4_core_n_24108), .Q (\mcs4_core_ram_0_ram2_ram_array[11]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[11] [3]), .SI (n_1048), .SE
       (mcs4_core_n_24108), .Q (\mcs4_core_ram_0_ram2_ram_array[11]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (n_899), .SI (\mcs4_core_ram_0_ram2_ram_array[12] [0]), .SE
       (mcs4_core_n_24076), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (n_945), .SI (\mcs4_core_ram_0_ram2_ram_array[12] [1]), .SE
       (mcs4_core_n_24076), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (n_995), .SI (\mcs4_core_ram_0_ram2_ram_array[12] [2]), .SE
       (mcs4_core_n_24076), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (n_1045), .SI (\mcs4_core_ram_0_ram2_ram_array[12] [3]), .SE
       (mcs4_core_n_24076), .Q (\mcs4_core_ram_0_ram2_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [0]), .SI (n_895), .SE
       (mcs4_core_n_24110), .Q (\mcs4_core_ram_0_ram2_ram_array[13]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [1]), .SI (n_946), .SE
       (mcs4_core_n_24110), .Q (\mcs4_core_ram_0_ram2_ram_array[13]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [2]), .SI (n_996), .SE
       (mcs4_core_n_24110), .Q (\mcs4_core_ram_0_ram2_ram_array[13]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[13] [3]), .SI (n_1046), .SE
       (mcs4_core_n_24110), .Q (\mcs4_core_ram_0_ram2_ram_array[13]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (n_898), .SI (\mcs4_core_ram_0_ram2_ram_array[14] [0]), .SE
       (mcs4_core_n_24078), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (n_1117), .SI (\mcs4_core_ram_0_ram2_ram_array[14] [1]), .SE
       (mcs4_core_n_24078), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (n_1078), .SI (\mcs4_core_ram_0_ram2_ram_array[14] [2]), .SE
       (mcs4_core_n_24078), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (n_1273), .SI (\mcs4_core_ram_0_ram2_ram_array[14] [3]), .SE
       (mcs4_core_n_24078), .Q (\mcs4_core_ram_0_ram2_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [0]), .SI (n_896), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram2_ram_array[15]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [1]), .SI (n_948), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram2_ram_array[15]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [2]), .SI (n_998), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram2_ram_array[15]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram2_ram_array[15] [3]), .SI (n_1048), .SE
       (mcs4_core_n_24112), .Q (\mcs4_core_ram_0_ram2_ram_array[15]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (n_897), .SI (\mcs4_core_ram_0_ram2_ram_array[16] [0]), .SE
       (mcs4_core_n_23946), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (n_1116), .SI (\mcs4_core_ram_0_ram2_ram_array[16] [1]), .SE
       (mcs4_core_n_23946), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (n_1077), .SI (\mcs4_core_ram_0_ram2_ram_array[16] [2]), .SE
       (mcs4_core_n_23946), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (n_1272), .SI (\mcs4_core_ram_0_ram2_ram_array[16] [3]), .SE
       (mcs4_core_n_23946), .Q (\mcs4_core_ram_0_ram2_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (n_900), .SI (\mcs4_core_ram_0_ram2_ram_array[17] [0]), .SE
       (mcs4_core_n_24038), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (n_945), .SI (\mcs4_core_ram_0_ram2_ram_array[17] [1]), .SE
       (mcs4_core_n_24038), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (n_995), .SI (\mcs4_core_ram_0_ram2_ram_array[17] [2]), .SE
       (mcs4_core_n_24038), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (n_1045), .SI (\mcs4_core_ram_0_ram2_ram_array[17] [3]), .SE
       (mcs4_core_n_24038), .Q (\mcs4_core_ram_0_ram2_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (n_896), .SI (\mcs4_core_ram_0_ram2_ram_array[18] [0]), .SE
       (mcs4_core_n_23948), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (n_945), .SI (\mcs4_core_ram_0_ram2_ram_array[18] [1]), .SE
       (mcs4_core_n_23948), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (n_995), .SI (\mcs4_core_ram_0_ram2_ram_array[18] [2]), .SE
       (mcs4_core_n_23948), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (n_1045), .SI (\mcs4_core_ram_0_ram2_ram_array[18] [3]), .SE
       (mcs4_core_n_23948), .Q (\mcs4_core_ram_0_ram2_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (n_896), .SI (\mcs4_core_ram_0_ram2_ram_array[19] [0]), .SE
       (mcs4_core_n_24040), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (n_947), .SI (\mcs4_core_ram_0_ram2_ram_array[19] [1]), .SE
       (mcs4_core_n_24040), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (n_997), .SI (\mcs4_core_ram_0_ram2_ram_array[19] [2]), .SE
       (mcs4_core_n_24040), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram2_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (n_1047), .SI (\mcs4_core_ram_0_ram2_ram_array[19] [3]), .SE
       (mcs4_core_n_24040), .Q (\mcs4_core_ram_0_ram2_ram_array[19]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][0] (.CK (sysclk_w), .D
       (n_895), .SI (\mcs4_core_ram_0_ram3_ram_array[0] [0]), .SE
       (mcs4_core_n_23950), .Q (\mcs4_core_ram_0_ram3_ram_array[0]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][1] (.CK (sysclk_w), .D
       (n_948), .SI (\mcs4_core_ram_0_ram3_ram_array[0] [1]), .SE
       (mcs4_core_n_23950), .Q (\mcs4_core_ram_0_ram3_ram_array[0]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][2] (.CK (sysclk_w), .D
       (n_998), .SI (\mcs4_core_ram_0_ram3_ram_array[0] [2]), .SE
       (mcs4_core_n_23950), .Q (\mcs4_core_ram_0_ram3_ram_array[0]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[0][3] (.CK (sysclk_w), .D
       (n_1048), .SI (\mcs4_core_ram_0_ram3_ram_array[0] [3]), .SE
       (mcs4_core_n_23950), .Q (\mcs4_core_ram_0_ram3_ram_array[0]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][0] (.CK (sysclk_w), .D
       (n_898), .SI (\mcs4_core_ram_0_ram3_ram_array[1] [0]), .SE
       (mcs4_core_n_24044), .Q (\mcs4_core_ram_0_ram3_ram_array[1]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][1] (.CK (sysclk_w), .D
       (n_950), .SI (\mcs4_core_ram_0_ram3_ram_array[1] [1]), .SE
       (mcs4_core_n_24044), .Q (\mcs4_core_ram_0_ram3_ram_array[1]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][2] (.CK (sysclk_w), .D
       (n_1000), .SI (\mcs4_core_ram_0_ram3_ram_array[1] [2]), .SE
       (mcs4_core_n_24044), .Q (\mcs4_core_ram_0_ram3_ram_array[1]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[1][3] (.CK (sysclk_w), .D
       (n_1050), .SI (\mcs4_core_ram_0_ram3_ram_array[1] [3]), .SE
       (mcs4_core_n_24044), .Q (\mcs4_core_ram_0_ram3_ram_array[1]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][0] (.CK (sysclk_w), .D
       (n_901), .SI (\mcs4_core_ram_0_ram3_ram_array[2] [0]), .SE
       (mcs4_core_n_23952), .Q (\mcs4_core_ram_0_ram3_ram_array[2]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][1] (.CK (sysclk_w), .D
       (n_1117), .SI (\mcs4_core_ram_0_ram3_ram_array[2] [1]), .SE
       (mcs4_core_n_23952), .Q (\mcs4_core_ram_0_ram3_ram_array[2]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][2] (.CK (sysclk_w), .D
       (n_1078), .SI (\mcs4_core_ram_0_ram3_ram_array[2] [2]), .SE
       (mcs4_core_n_23952), .Q (\mcs4_core_ram_0_ram3_ram_array[2]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[2][3] (.CK (sysclk_w), .D
       (n_1273), .SI (\mcs4_core_ram_0_ram3_ram_array[2] [3]), .SE
       (mcs4_core_n_23952), .Q (\mcs4_core_ram_0_ram3_ram_array[2]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][0] (.CK (sysclk_w), .D
       (n_897), .SI (\mcs4_core_ram_0_ram3_ram_array[3] [0]), .SE
       (mcs4_core_n_24046), .Q (\mcs4_core_ram_0_ram3_ram_array[3]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][1] (.CK (sysclk_w), .D
       (n_947), .SI (\mcs4_core_ram_0_ram3_ram_array[3] [1]), .SE
       (mcs4_core_n_24046), .Q (\mcs4_core_ram_0_ram3_ram_array[3]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][2] (.CK (sysclk_w), .D
       (n_997), .SI (\mcs4_core_ram_0_ram3_ram_array[3] [2]), .SE
       (mcs4_core_n_24046), .Q (\mcs4_core_ram_0_ram3_ram_array[3]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[3][3] (.CK (sysclk_w), .D
       (n_1047), .SI (\mcs4_core_ram_0_ram3_ram_array[3] [3]), .SE
       (mcs4_core_n_24046), .Q (\mcs4_core_ram_0_ram3_ram_array[3]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][0] (.CK (sysclk_w), .D
       (n_902), .SI (\mcs4_core_ram_0_ram3_ram_array[4] [0]), .SE
       (mcs4_core_n_23954), .Q (\mcs4_core_ram_0_ram3_ram_array[4]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][1] (.CK (sysclk_w), .D
       (n_950), .SI (\mcs4_core_ram_0_ram3_ram_array[4] [1]), .SE
       (mcs4_core_n_23954), .Q (\mcs4_core_ram_0_ram3_ram_array[4]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][2] (.CK (sysclk_w), .D
       (n_1000), .SI (\mcs4_core_ram_0_ram3_ram_array[4] [2]), .SE
       (mcs4_core_n_23954), .Q (\mcs4_core_ram_0_ram3_ram_array[4]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[4][3] (.CK (sysclk_w), .D
       (n_1050), .SI (\mcs4_core_ram_0_ram3_ram_array[4] [3]), .SE
       (mcs4_core_n_23954), .Q (\mcs4_core_ram_0_ram3_ram_array[4]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][0] (.CK (sysclk_w), .D
       (n_900), .SI (\mcs4_core_ram_0_ram3_ram_array[5] [0]), .SE
       (mcs4_core_n_24042), .Q (\mcs4_core_ram_0_ram3_ram_array[5]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][1] (.CK (sysclk_w), .D
       (n_1117), .SI (\mcs4_core_ram_0_ram3_ram_array[5] [1]), .SE
       (mcs4_core_n_24042), .Q (\mcs4_core_ram_0_ram3_ram_array[5]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][2] (.CK (sysclk_w), .D
       (n_1078), .SI (\mcs4_core_ram_0_ram3_ram_array[5] [2]), .SE
       (mcs4_core_n_24042), .Q (\mcs4_core_ram_0_ram3_ram_array[5]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[5][3] (.CK (sysclk_w), .D
       (n_1273), .SI (\mcs4_core_ram_0_ram3_ram_array[5] [3]), .SE
       (mcs4_core_n_24042), .Q (\mcs4_core_ram_0_ram3_ram_array[5]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][0] (.CK (sysclk_w), .D
       (n_895), .SI (\mcs4_core_ram_0_ram3_ram_array[6] [0]), .SE
       (mcs4_core_n_23956), .Q (\mcs4_core_ram_0_ram3_ram_array[6]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][1] (.CK (sysclk_w), .D
       (n_951), .SI (\mcs4_core_ram_0_ram3_ram_array[6] [1]), .SE
       (mcs4_core_n_23956), .Q (\mcs4_core_ram_0_ram3_ram_array[6]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][2] (.CK (sysclk_w), .D
       (n_1001), .SI (\mcs4_core_ram_0_ram3_ram_array[6] [2]), .SE
       (mcs4_core_n_23956), .Q (\mcs4_core_ram_0_ram3_ram_array[6]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[6][3] (.CK (sysclk_w), .D
       (n_1051), .SI (\mcs4_core_ram_0_ram3_ram_array[6] [3]), .SE
       (mcs4_core_n_23956), .Q (\mcs4_core_ram_0_ram3_ram_array[6]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][0] (.CK (sysclk_w), .D
       (n_901), .SI (\mcs4_core_ram_0_ram3_ram_array[7] [0]), .SE
       (mcs4_core_n_24048), .Q (\mcs4_core_ram_0_ram3_ram_array[7]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][1] (.CK (sysclk_w), .D
       (n_951), .SI (\mcs4_core_ram_0_ram3_ram_array[7] [1]), .SE
       (mcs4_core_n_24048), .Q (\mcs4_core_ram_0_ram3_ram_array[7]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][2] (.CK (sysclk_w), .D
       (n_1001), .SI (\mcs4_core_ram_0_ram3_ram_array[7] [2]), .SE
       (mcs4_core_n_24048), .Q (\mcs4_core_ram_0_ram3_ram_array[7]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[7][3] (.CK (sysclk_w), .D
       (n_1051), .SI (\mcs4_core_ram_0_ram3_ram_array[7] [3]), .SE
       (mcs4_core_n_24048), .Q (\mcs4_core_ram_0_ram3_ram_array[7]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][0] (.CK (sysclk_w), .D
       (n_895), .SI (\mcs4_core_ram_0_ram3_ram_array[8] [0]), .SE
       (mcs4_core_n_24070), .Q (\mcs4_core_ram_0_ram3_ram_array[8]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][1] (.CK (sysclk_w), .D
       (n_1116), .SI (\mcs4_core_ram_0_ram3_ram_array[8] [1]), .SE
       (mcs4_core_n_24070), .Q (\mcs4_core_ram_0_ram3_ram_array[8]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][2] (.CK (sysclk_w), .D
       (n_1077), .SI (\mcs4_core_ram_0_ram3_ram_array[8] [2]), .SE
       (mcs4_core_n_24070), .Q (\mcs4_core_ram_0_ram3_ram_array[8]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[8][3] (.CK (sysclk_w), .D
       (n_1272), .SI (\mcs4_core_ram_0_ram3_ram_array[8] [3]), .SE
       (mcs4_core_n_24070), .Q (\mcs4_core_ram_0_ram3_ram_array[8]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][0] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [0]), .SI (n_899), .SE
       (mcs4_core_n_24104), .Q (\mcs4_core_ram_0_ram3_ram_array[9]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][1] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [1]), .SI (n_951), .SE
       (mcs4_core_n_24104), .Q (\mcs4_core_ram_0_ram3_ram_array[9]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][2] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [2]), .SI (n_1001), .SE
       (mcs4_core_n_24104), .Q (\mcs4_core_ram_0_ram3_ram_array[9]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[9][3] (.CK (sysclk_w), .D
       (\mcs4_core_ram_0_ram3_ram_array[9] [3]), .SI (n_1051), .SE
       (mcs4_core_n_24104), .Q (\mcs4_core_ram_0_ram3_ram_array[9]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][0] (.CK (sysclk_w),
       .D (n_902), .SI (\mcs4_core_ram_0_ram3_ram_array[10] [0]), .SE
       (mcs4_core_n_24080), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][1] (.CK (sysclk_w),
       .D (n_948), .SI (\mcs4_core_ram_0_ram3_ram_array[10] [1]), .SE
       (mcs4_core_n_24080), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][2] (.CK (sysclk_w),
       .D (n_998), .SI (\mcs4_core_ram_0_ram3_ram_array[10] [2]), .SE
       (mcs4_core_n_24080), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[10][3] (.CK (sysclk_w),
       .D (n_1048), .SI (\mcs4_core_ram_0_ram3_ram_array[10] [3]), .SE
       (mcs4_core_n_24080), .Q (\mcs4_core_ram_0_ram3_ram_array[10]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [0]), .SI (n_901), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram3_ram_array[11]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [1]), .SI (n_952), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram3_ram_array[11]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [2]), .SI (n_1002), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram3_ram_array[11]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[11][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[11] [3]), .SI (n_1052), .SE
       (mcs4_core_n_24114), .Q (\mcs4_core_ram_0_ram3_ram_array[11]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][0] (.CK (sysclk_w),
       .D (n_899), .SI (\mcs4_core_ram_0_ram3_ram_array[12] [0]), .SE
       (mcs4_core_n_24082), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][1] (.CK (sysclk_w),
       .D (n_949), .SI (\mcs4_core_ram_0_ram3_ram_array[12] [1]), .SE
       (mcs4_core_n_24082), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][2] (.CK (sysclk_w),
       .D (n_1002), .SI (\mcs4_core_ram_0_ram3_ram_array[12] [2]), .SE
       (mcs4_core_n_24082), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[12][3] (.CK (sysclk_w),
       .D (n_1052), .SI (\mcs4_core_ram_0_ram3_ram_array[12] [3]), .SE
       (mcs4_core_n_24082), .Q (\mcs4_core_ram_0_ram3_ram_array[12]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [0]), .SI (n_902), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[13]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [1]), .SI (n_946), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[13]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [2]), .SI (n_996), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[13]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[13][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[13] [3]), .SI (n_1046), .SE
       (mcs4_core_n_24102), .Q (\mcs4_core_ram_0_ram3_ram_array[13]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][0] (.CK (sysclk_w),
       .D (n_898), .SI (\mcs4_core_ram_0_ram3_ram_array[14] [0]), .SE
       (mcs4_core_n_24084), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][1] (.CK (sysclk_w),
       .D (n_952), .SI (\mcs4_core_ram_0_ram3_ram_array[14] [1]), .SE
       (mcs4_core_n_24084), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][2] (.CK (sysclk_w),
       .D (n_999), .SI (\mcs4_core_ram_0_ram3_ram_array[14] [2]), .SE
       (mcs4_core_n_24084), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[14][3] (.CK (sysclk_w),
       .D (n_1049), .SI (\mcs4_core_ram_0_ram3_ram_array[14] [3]), .SE
       (mcs4_core_n_24084), .Q (\mcs4_core_ram_0_ram3_ram_array[14]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][0] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [0]), .SI (n_902), .SE
       (mcs4_core_n_24116), .Q (\mcs4_core_ram_0_ram3_ram_array[15]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][1] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [1]), .SI (n_945), .SE
       (mcs4_core_n_24116), .Q (\mcs4_core_ram_0_ram3_ram_array[15]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][2] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [2]), .SI (n_995), .SE
       (mcs4_core_n_24116), .Q (\mcs4_core_ram_0_ram3_ram_array[15]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[15][3] (.CK (sysclk_w),
       .D (\mcs4_core_ram_0_ram3_ram_array[15] [3]), .SI (n_1045), .SE
       (mcs4_core_n_24116), .Q (\mcs4_core_ram_0_ram3_ram_array[15]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][0] (.CK (sysclk_w),
       .D (n_897), .SI (\mcs4_core_ram_0_ram3_ram_array[16] [0]), .SE
       (mcs4_core_n_23958), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][1] (.CK (sysclk_w),
       .D (n_951), .SI (\mcs4_core_ram_0_ram3_ram_array[16] [1]), .SE
       (mcs4_core_n_23958), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][2] (.CK (sysclk_w),
       .D (n_1001), .SI (\mcs4_core_ram_0_ram3_ram_array[16] [2]), .SE
       (mcs4_core_n_23958), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[16][3] (.CK (sysclk_w),
       .D (n_1051), .SI (\mcs4_core_ram_0_ram3_ram_array[16] [3]), .SE
       (mcs4_core_n_23958), .Q (\mcs4_core_ram_0_ram3_ram_array[16]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][0] (.CK (sysclk_w),
       .D (n_900), .SI (\mcs4_core_ram_0_ram3_ram_array[17] [0]), .SE
       (mcs4_core_n_24050), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][1] (.CK (sysclk_w),
       .D (n_947), .SI (\mcs4_core_ram_0_ram3_ram_array[17] [1]), .SE
       (mcs4_core_n_24050), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][2] (.CK (sysclk_w),
       .D (n_997), .SI (\mcs4_core_ram_0_ram3_ram_array[17] [2]), .SE
       (mcs4_core_n_24050), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[17][3] (.CK (sysclk_w),
       .D (n_1047), .SI (\mcs4_core_ram_0_ram3_ram_array[17] [3]), .SE
       (mcs4_core_n_24050), .Q (\mcs4_core_ram_0_ram3_ram_array[17]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][0] (.CK (sysclk_w),
       .D (n_900), .SI (\mcs4_core_ram_0_ram3_ram_array[18] [0]), .SE
       (mcs4_core_n_23960), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][1] (.CK (sysclk_w),
       .D (n_946), .SI (\mcs4_core_ram_0_ram3_ram_array[18] [1]), .SE
       (mcs4_core_n_23960), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][2] (.CK (sysclk_w),
       .D (n_996), .SI (\mcs4_core_ram_0_ram3_ram_array[18] [2]), .SE
       (mcs4_core_n_23960), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[18][3] (.CK (sysclk_w),
       .D (n_1046), .SI (\mcs4_core_ram_0_ram3_ram_array[18] [3]), .SE
       (mcs4_core_n_23960), .Q (\mcs4_core_ram_0_ram3_ram_array[18]
       [3]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][0] (.CK (sysclk_w),
       .D (n_899), .SI (\mcs4_core_ram_0_ram3_ram_array[19] [0]), .SE
       (mcs4_core_n_24052), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [0]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][1] (.CK (sysclk_w),
       .D (n_946), .SI (\mcs4_core_ram_0_ram3_ram_array[19] [1]), .SE
       (mcs4_core_n_24052), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [1]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][2] (.CK (sysclk_w),
       .D (n_996), .SI (\mcs4_core_ram_0_ram3_ram_array[19] [2]), .SE
       (mcs4_core_n_24052), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [2]));
  SDFFQX1 \mcs4_core_ram_0_ram3_ram_array_reg[19][3] (.CK (sysclk_w),
       .D (n_1046), .SI (\mcs4_core_ram_0_ram3_ram_array[19] [3]), .SE
       (mcs4_core_n_24052), .Q (\mcs4_core_ram_0_ram3_ram_array[19]
       [3]));
  DFFHQX1 mcs4_core_ram_0_ram_sel_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24560), .Q (mcs4_core_ram_0_ram_sel));
  SDFFQX1 \mcs4_core_ram_0_rfsh_addr_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_addr[4]), .SI
       (mcs4_core_ram_0_rfsh_next[4]), .SE (mcs4_core_ram_0_m12), .Q
       (mcs4_core_ram_0_rfsh_addr[4]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[0]), .SI (mcs4_core_n_26069), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[0]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[1]), .SI (mcs4_core_n_24857), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[1]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[2]), .SI (mcs4_core_n_24605), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[2]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[3]), .SI (mcs4_core_n_24338), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[3]));
  SDFFQX1 \mcs4_core_ram_0_rfsh_next_reg[4] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[4]), .SI (mcs4_core_n_24241), .SE
       (mcs4_core_ram_0_m22), .Q (mcs4_core_ram_0_rfsh_next[4]));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a11_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_53), .SI
       (mcs4_core_sync_pad), .SE (mcs4_core_n_26185), .Q
       (mcs4_core_ram_0_timing_recovery_a_53));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a12_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_a12), .SI
       (mcs4_core_ram_0_timing_recovery_a_53), .SE (mcs4_core_n_25727),
       .Q (mcs4_core_ram_0_a12));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a21_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_54), .SI
       (mcs4_core_ram_0_a12), .SE (mcs4_core_n_26198), .Q
       (mcs4_core_ram_0_timing_recovery_a_54));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a22_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_62), .SI
       (mcs4_core_ram_0_timing_recovery_a_54), .SE (mcs4_core_n_25721),
       .Q (mcs4_core_ram_0_timing_recovery_a_62));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a31_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_55), .SI
       (mcs4_core_ram_0_timing_recovery_a_62), .SE (mcs4_core_n_26190),
       .Q (mcs4_core_ram_0_timing_recovery_a_55));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_a32_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_a_63), .SI
       (mcs4_core_ram_0_timing_recovery_a_55), .SE (mcs4_core_n_25727),
       .Q (mcs4_core_ram_0_timing_recovery_a_63));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_m11_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_56), .SI
       (mcs4_core_ram_0_timing_recovery_a_63), .SE (mcs4_core_n_26198),
       .Q (mcs4_core_ram_0_timing_recovery_m_56));
  EDFFHQX2 mcs4_core_ram_0_timing_recovery_m12_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_56), .E (mcs4_core_n_25732),
       .Q (mcs4_core_ram_0_m12));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_m21_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_57), .SI
       (mcs4_core_ram_0_m12), .SE (mcs4_core_n_26181), .Q
       (mcs4_core_ram_0_timing_recovery_m_57));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x11_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_58), .SI
       (mcs4_core_ram_0_m22), .SE (mcs4_core_n_26181), .Q
       (mcs4_core_ram_0_timing_recovery_x_58));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x12_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_66), .SI
       (mcs4_core_ram_0_timing_recovery_x_58), .SE (mcs4_core_n_25721),
       .Q (mcs4_core_ram_0_timing_recovery_x_66));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x21_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_59), .SI
       (mcs4_core_ram_0_timing_recovery_x_66), .SE (mcs4_core_n_26198),
       .Q (mcs4_core_ram_0_timing_recovery_x_59));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x31_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_60), .SI
       (mcs4_core_ram_0_x22), .SE (mcs4_core_n_26190), .Q
       (mcs4_core_ram_0_timing_recovery_x_60));
  SDFFQX1 mcs4_core_ram_0_timing_recovery_x32_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_x32), .SI
       (mcs4_core_ram_0_timing_recovery_x_60), .SE (mcs4_core_n_25727),
       .Q (mcs4_core_ram_0_x32));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24952), .Q (mcs4_core_data_out[0]));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24957), .Q (mcs4_core_data_out[1]));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24813), .Q (mcs4_core_data_out[2]));
  DFFHQX1 \mcs4_core_rom_0_data_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24815), .Q (mcs4_core_data_out[3]));
  DFFTRX2 \mcs4_core_rom_0_io_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_25214), .RN (mcs4_core_n_24809), .Q (io_pad_w[2]),
       .QN (UNCONNECTED1));
  DFFTRX2 \mcs4_core_rom_0_io_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_25214), .RN (mcs4_core_n_24808), .Q (io_pad_w[3]),
       .QN (UNCONNECTED2));
  DFFHQX1 mcs4_core_rom_0_n0135_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24361), .Q (mcs4_core_rom_0_n_201));
  DFFHQX1 mcs4_core_rom_0_n0161_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24369), .Q (mcs4_core_rom_0_n_200));
  DFFHQX1 mcs4_core_rom_0_srcff_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24655), .Q (mcs4_core_rom_0_srcff));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a11_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_53), .SI
       (mcs4_core_sync_pad), .SE (mcs4_core_n_26190), .Q
       (mcs4_core_rom_0_timing_recovery_a_53));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a21_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_54), .SI
       (mcs4_core_rom_1_a12), .SE (mcs4_core_n_26190), .Q
       (mcs4_core_rom_0_timing_recovery_a_54));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a22_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_62), .SI
       (mcs4_core_rom_0_timing_recovery_a_54), .SE (mcs4_core_n_25721),
       .Q (mcs4_core_rom_0_timing_recovery_a_62));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a31_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_55), .SI
       (mcs4_core_rom_0_timing_recovery_a_62), .SE (mcs4_core_n_26181),
       .Q (mcs4_core_rom_0_timing_recovery_a_55));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_a32_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_1_a32), .SI
       (mcs4_core_rom_0_timing_recovery_a_55), .SE (mcs4_core_n_25721),
       .Q (mcs4_core_rom_1_a32));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_m11_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_1_m11), .SI (mcs4_core_rom_1_a32), .SE
       (mcs4_core_n_26198), .Q (mcs4_core_rom_1_m11));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_m12_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_m12), .SI (mcs4_core_rom_1_m11), .SE
       (mcs4_core_n_25732), .Q (mcs4_core_rom_0_m12));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_m21_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_1_m21), .SI (mcs4_core_rom_0_m12), .SE
       (mcs4_core_n_26190), .Q (mcs4_core_rom_1_m21));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_m22_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_m22), .SI (mcs4_core_rom_1_m21), .SE
       (mcs4_core_n_25732), .Q (mcs4_core_rom_0_m22));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x11_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_x_58), .SI
       (mcs4_core_rom_0_m22), .SE (mcs4_core_n_26181), .Q
       (mcs4_core_rom_0_timing_recovery_x_58));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x12_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_x_66), .SI
       (mcs4_core_rom_0_timing_recovery_x_58), .SE (mcs4_core_n_25721),
       .Q (mcs4_core_rom_0_timing_recovery_x_66));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x21_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_x21), .SI
       (mcs4_core_rom_0_timing_recovery_x_66), .SE (mcs4_core_n_26185),
       .Q (mcs4_core_rom_0_x21));
  SDFFQX1 mcs4_core_rom_0_timing_recovery_x22_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_x22), .SI (mcs4_core_rom_0_x21), .SE
       (mcs4_core_n_25721), .Q (mcs4_core_rom_0_x22));
  DFFHQX1 mcs4_core_rom_1_chipsel_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24555), .Q (mcs4_core_rom_1_chipsel));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24953), .Q (mcs4_core_data_out[0]));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24956), .Q (mcs4_core_data_out[1]));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24823), .Q (mcs4_core_data_out[2]));
  DFFHQX1 \mcs4_core_rom_1_data_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24825), .Q (mcs4_core_data_out[3]));
  DFFHQX1 mcs4_core_rom_1_extbusdrive_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24648), .Q (mcs4_core_rom_1_extbusdrive));
  DFFTRX2 \mcs4_core_rom_1_io_out_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_25214), .RN (mcs4_core_n_24829), .Q (io_pad_w[6]),
       .QN (UNCONNECTED3));
  DFFTRX2 \mcs4_core_rom_1_io_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_25214), .RN (mcs4_core_n_24834), .Q (io_pad_w[7]),
       .QN (UNCONNECTED4));
  DFFHQX1 mcs4_core_rom_1_n0135_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24362), .Q (mcs4_core_rom_1_n_208));
  DFFHQX1 mcs4_core_rom_1_n0161_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24372), .Q (mcs4_core_rom_1_n_207));
  DFFHQX1 mcs4_core_rom_1_srcff_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24642), .Q (mcs4_core_rom_1_srcff));
  DFFHQX1 \mcs4_core_shiftreg_cp_delay_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24687), .Q (mcs4_core_shiftreg_cp_delay[1]));
  DFFHQX1 \mcs4_core_shiftreg_cp_delay_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24558), .Q (mcs4_core_shiftreg_cp_delay[2]));
  DFFHQX1 \mcs4_core_shiftreg_cp_delay_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24374), .Q (mcs4_core_shiftreg_cp_delay[3]));
  SDFFQX1 mcs4_core_shiftreg_cp_delayed_reg(.CK (sysclk_w), .D
       (mcs4_core_shiftreg_cp_delayed), .SI (mcs4_core_n_26185), .SE
       (mcs4_core_n_24792), .Q (mcs4_core_shiftreg_cp_delayed));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[0] (.CK (sysclk_w), .D
       (p_out_w[0]), .SI (mcs4_core_oport[0]), .SE (mcs4_core_n_24774),
       .Q (p_out_w[0]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[1] (.CK (sysclk_w), .D
       (p_out_w[1]), .SI (p_out_w[0]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[1]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[2] (.CK (sysclk_w), .D
       (p_out_w[2]), .SI (p_out_w[1]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[2]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[3] (.CK (sysclk_w), .D
       (p_out_w[3]), .SI (p_out_w[2]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[3]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[4] (.CK (sysclk_w), .D
       (p_out_w[4]), .SI (p_out_w[3]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[4]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[5] (.CK (sysclk_w), .D
       (p_out_w[5]), .SI (p_out_w[4]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[5]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[6] (.CK (sysclk_w), .D
       (p_out_w[6]), .SI (p_out_w[5]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[6]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[7] (.CK (sysclk_w), .D
       (p_out_w[7]), .SI (p_out_w[6]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[7]));
  SDFFQX2 \mcs4_core_shiftreg_shifter_reg[8] (.CK (sysclk_w), .D
       (p_out_w[8]), .SI (p_out_w[7]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[8]));
  SDFFQX1 \mcs4_core_shiftreg_shifter_reg[9] (.CK (sysclk_w), .D
       (p_out_w[9]), .SI (p_out_w[8]), .SE (mcs4_core_n_24774), .Q
       (p_out_w[9]));
  NAND2BX1 mcs4_core_g29952__2883(.AN (mcs4_core_n_23291), .B
       (mcs4_core_n_23379), .Y (mcs4_core_n_23284));
  NAND2X1 mcs4_core_g29959__2346(.A (n_1322), .B (n_712), .Y
       (mcs4_core_n_23285));
  NAND2BX1 mcs4_core_g29960__1666(.AN (mcs4_core_n_23304), .B
       (mcs4_core_n_23351), .Y (mcs4_core_n_23286));
  NAND2BX1 mcs4_core_g29961__7410(.AN (mcs4_core_n_23309), .B
       (mcs4_core_n_23353), .Y (mcs4_core_n_23287));
  NAND2BX1 mcs4_core_g29962__6417(.AN (mcs4_core_n_23306), .B
       (mcs4_core_n_23344), .Y (mcs4_core_n_23288));
  NAND2X1 mcs4_core_g29963__5477(.A (mcs4_core_n_23867), .B
       (mcs4_core_n_23300), .Y (mcs4_core_n_23289));
  NAND2BX1 mcs4_core_g29964__2398(.AN (mcs4_core_n_23305), .B
       (mcs4_core_n_23395), .Y (mcs4_core_n_23290));
  OAI2BB1X1 mcs4_core_g29966__5107(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[0] [7]), .A1N (n_1323),
       .B0 (n_59), .Y (mcs4_core_n_23291));
  NAND2BX1 mcs4_core_g29967__6260(.AN (mcs4_core_n_23311), .B
       (mcs4_core_n_23386), .Y (mcs4_core_n_23292));
  NAND2BX1 mcs4_core_g29968__4319(.AN (mcs4_core_n_23314), .B
       (mcs4_core_n_23391), .Y (mcs4_core_n_23293));
  NAND2BX1 mcs4_core_g29969__8428(.AN (mcs4_core_n_23313), .B
       (mcs4_core_n_23393), .Y (mcs4_core_n_23294));
  NAND2BX1 mcs4_core_g29970__5526(.AN (mcs4_core_n_23308), .B
       (mcs4_core_n_23373), .Y (mcs4_core_n_23295));
  NAND2BX1 mcs4_core_g29971__6783(.AN (mcs4_core_n_23302), .B
       (mcs4_core_n_23376), .Y (mcs4_core_n_23296));
  NAND2BX1 mcs4_core_g29972__3680(.AN (mcs4_core_n_23310), .B
       (mcs4_core_n_23381), .Y (mcs4_core_n_23297));
  AOI21X1 mcs4_core_g29973__1617(.A0
       (\mcs4_core_i4004_sp_board_dram_array[4] [5]), .A1 (n_48), .B0
       (mcs4_core_n_23319), .Y (mcs4_core_n_23298));
  NAND2BX1 mcs4_core_g29974__2802(.AN (mcs4_core_n_23322), .B
       (mcs4_core_n_23371), .Y (mcs4_core_n_23299));
  AOI21X1 mcs4_core_g29975__1705(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [0]), .A1
       (mcs4_core_n_24178), .B0 (mcs4_core_n_23318), .Y
       (mcs4_core_n_23300));
  OAI2BB1X1 mcs4_core_g29983__5122(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[0] [6]), .A1N (n_1323),
       .B0 (mcs4_core_n_23330), .Y (mcs4_core_n_23302));
  OAI2BB1X1 mcs4_core_g29984__8246(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[2] [1]), .A1N (n_102), .B0
       (mcs4_core_n_23325), .Y (mcs4_core_n_23304));
  OAI2BB1X1 mcs4_core_g29985__7098(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[3] [2]), .A1N
       (mcs4_core_n_23834), .B0 (mcs4_core_n_23326), .Y
       (mcs4_core_n_23305));
  OAI2BB1X1 mcs4_core_g29986__6131(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[2] [3]), .A1N
       (mcs4_core_n_23815), .B0 (n_270), .Y (mcs4_core_n_23306));
  OAI2BB1X1 mcs4_core_g29987__1881(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[1] [5]), .A1N
       (mcs4_core_n_23819), .B0 (n_60), .Y (mcs4_core_n_23308));
  OAI2BB1X1 mcs4_core_g29988__5115(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[2] [0]), .A1N (n_102), .B0
       (mcs4_core_n_23323), .Y (mcs4_core_n_23309));
  OAI2BB1X1 mcs4_core_g29989__7482(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[0] [8]), .A1N
       (mcs4_core_n_23824), .B0 (mcs4_core_n_23333), .Y
       (mcs4_core_n_23310));
  OAI2BB1X1 mcs4_core_g29990__4733(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[0] [9]), .A1N
       (mcs4_core_n_23824), .B0 (mcs4_core_n_23334), .Y
       (mcs4_core_n_23311));
  OAI2BB1X1 mcs4_core_g29991__6161(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[1] [11]), .A1N
       (mcs4_core_n_23822), .B0 (n_1331), .Y (mcs4_core_n_23313));
  OAI2BB1X1 mcs4_core_g29992__9315(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[1] [10]), .A1N
       (mcs4_core_n_23822), .B0 (n_1332), .Y (mcs4_core_n_23314));
  NAND2X1 mcs4_core_g29994__9945(.A (mcs4_core_n_23929), .B
       (mcs4_core_n_23356), .Y (mcs4_core_n_23317));
  OAI2BB1X1 mcs4_core_g29995__2883(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[6] [0]), .A1N
       (mcs4_core_n_24189), .B0 (mcs4_core_n_23355), .Y
       (mcs4_core_n_23318));
  OAI2BB1X1 mcs4_core_g29996__2346(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[6] [5]), .A1N
       (mcs4_core_n_24192), .B0 (mcs4_core_n_23354), .Y
       (mcs4_core_n_23319));
  OAI2BB1X1 mcs4_core_g29999__6417(.A0N
       (\mcs4_core_i4004_ip_board_dram_array[2] [4]), .A1N (n_44), .B0
       (n_64), .Y (mcs4_core_n_23322));
  AOI21X2 mcs4_core_g30000__5477(.A0
       (\mcs4_core_i4004_ip_board_dram_array[3] [0]), .A1
       (mcs4_core_n_23834), .B0 (mcs4_core_n_23363), .Y
       (mcs4_core_n_23323));
  AOI21X2 mcs4_core_g30001__2398(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [1]), .A1
       (mcs4_core_n_23826), .B0 (mcs4_core_n_23347), .Y
       (mcs4_core_n_23325));
  AOI21X2 mcs4_core_g30002__5107(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [2]), .A1
       (mcs4_core_n_23826), .B0 (mcs4_core_n_23367), .Y
       (mcs4_core_n_23326));
  AOI21X1 mcs4_core_g30003__6260(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [3]), .A1
       (mcs4_core_n_23817), .B0 (mcs4_core_n_23369), .Y
       (mcs4_core_n_23328));
  AOI222X2 mcs4_core_g30005__8428(.A0 (mcs4_core_n_23932), .A1
       (mcs4_core_n_24198), .B0
       (\mcs4_core_i4004_ip_board_dram_array[2] [6]), .B1 (n_44), .C0
       (\mcs4_core_i4004_ip_board_dram_array[1] [6]), .C1
       (mcs4_core_n_23819), .Y (mcs4_core_n_23330));
  AOI21X1 mcs4_core_g30006__5526(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [8]), .A1 (n_125), .B0
       (mcs4_core_n_23383), .Y (mcs4_core_n_23333));
  AOI21X1 mcs4_core_g30007__6783(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [9]), .A1 (n_125), .B0
       (mcs4_core_n_23389), .Y (mcs4_core_n_23334));
  AOI22X2 mcs4_core_g30013__1617(.A0
       (\mcs4_core_i4004_ip_board_dram_array[3] [3]), .A1
       (mcs4_core_n_23834), .B0 (mcs4_core_n_23396), .B1 (n_1333), .Y
       (mcs4_core_n_23344));
  AO22X1 mcs4_core_g30015__2802(.A0
       (\mcs4_core_i4004_ip_board_dram_array[0] [1]), .A1
       (mcs4_core_n_23817), .B0 (mcs4_core_n_24331), .B1 (n_1333), .Y
       (mcs4_core_n_23347));
  AOI22X2 mcs4_core_g30016__1705(.A0
       (mcs4_core_i4004_ip_board_dram_temp[1]), .A1
       (mcs4_core_n_23859), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [1]), .B1
       (mcs4_core_n_23834), .Y (mcs4_core_n_23351));
  AOI22X2 mcs4_core_g30017__5122(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [0]), .A1
       (mcs4_core_n_23826), .B0 (mcs4_core_n_24594), .B1 (n_1333), .Y
       (mcs4_core_n_23353));
  NOR2BX1 mcs4_core_g30018__8246(.AN (mcs4_core_n_23918), .B
       (mcs4_core_n_23616), .Y (mcs4_core_n_23354));
  AND2X1 mcs4_core_g30019__7098(.A (mcs4_core_n_23618), .B
       (mcs4_core_n_23865), .Y (mcs4_core_n_23355));
  AND4X1 mcs4_core_g30020__6131(.A (mcs4_core_n_23872), .B
       (mcs4_core_n_23931), .C (mcs4_core_n_23868), .D
       (mcs4_core_n_23870), .Y (mcs4_core_n_23356));
  AO22X1 mcs4_core_g30027__7482(.A0
       (mcs4_core_i4004_ip_board_dram_temp[0]), .A1
       (mcs4_core_n_23859), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [0]), .B1
       (mcs4_core_n_23817), .Y (mcs4_core_n_23363));
  AO22X1 mcs4_core_g30032__6161(.A0
       (mcs4_core_i4004_ip_board_dram_temp[2]), .A1
       (mcs4_core_n_23859), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [2]), .B1
       (mcs4_core_n_23817), .Y (mcs4_core_n_23367));
  AO22X1 mcs4_core_g30033__9315(.A0
       (mcs4_core_i4004_ip_board_dram_temp[3]), .A1
       (mcs4_core_n_23859), .B0
       (\mcs4_core_i4004_ip_board_dram_array[1] [3]), .B1
       (mcs4_core_n_23826), .Y (mcs4_core_n_23369));
  AOI22X2 mcs4_core_g30034__9945(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [4]), .A1
       (mcs4_core_n_23819), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [4]), .B1
       (mcs4_core_n_23833), .Y (mcs4_core_n_23371));
  AOI22X2 mcs4_core_g30035__2883(.A0
       (mcs4_core_i4004_ip_board_dram_temp[5]), .A1
       (mcs4_core_n_23861), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [5]), .B1 (n_1323), .Y
       (mcs4_core_n_23373));
  AOI22X2 mcs4_core_g30037__2346(.A0
       (mcs4_core_i4004_ip_board_dram_temp[6]), .A1
       (mcs4_core_n_23861), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [6]), .B1
       (mcs4_core_n_23833), .Y (mcs4_core_n_23376));
  AOI22X2 mcs4_core_g30038__1666(.A0
       (mcs4_core_i4004_ip_board_dram_temp[7]), .A1
       (mcs4_core_n_23861), .B0
       (\mcs4_core_i4004_ip_board_dram_array[2] [7]), .B1 (n_44), .Y
       (mcs4_core_n_23379));
  AOI22X2 mcs4_core_g30039__7410(.A0
       (\mcs4_core_i4004_ip_board_dram_array[1] [8]), .A1
       (mcs4_core_n_23822), .B0 (mcs4_core_n_24594), .B1
       (mcs4_core_n_24772), .Y (mcs4_core_n_23381));
  AO22X1 mcs4_core_g30040__6417(.A0
       (mcs4_core_i4004_ip_board_dram_temp[8]), .A1
       (mcs4_core_n_23858), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [8]), .B1
       (mcs4_core_n_23835), .Y (mcs4_core_n_23383));
  AOI22X2 mcs4_core_g30041__5477(.A0
       (mcs4_core_i4004_ip_board_dram_temp[9]), .A1
       (mcs4_core_n_23858), .B0
       (\mcs4_core_i4004_ip_board_dram_array[1] [9]), .B1
       (mcs4_core_n_23822), .Y (mcs4_core_n_23386));
  AO22X1 mcs4_core_g30042__2398(.A0
       (\mcs4_core_i4004_ip_board_dram_array[3] [9]), .A1
       (mcs4_core_n_23835), .B0 (mcs4_core_n_24331), .B1
       (mcs4_core_n_24772), .Y (mcs4_core_n_23389));
  AOI22X2 mcs4_core_g30044__6260(.A0
       (mcs4_core_i4004_ip_board_dram_temp[10]), .A1
       (mcs4_core_n_23858), .B0
       (\mcs4_core_i4004_ip_board_dram_array[3] [10]), .B1
       (mcs4_core_n_23835), .Y (mcs4_core_n_23391));
  AOI22X2 mcs4_core_g30045__4319(.A0
       (mcs4_core_i4004_ip_board_dram_temp[11]), .A1
       (mcs4_core_n_23858), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [11]), .B1
       (mcs4_core_n_23824), .Y (mcs4_core_n_23393));
  AOI22X2 mcs4_core_g30046__8428(.A0
       (\mcs4_core_i4004_ip_board_dram_array[2] [2]), .A1
       (mcs4_core_n_23815), .B0 (mcs4_core_n_23932), .B1 (n_1333), .Y
       (mcs4_core_n_23395));
  ADDHX1 mcs4_core_g30047__5526(.A
       (mcs4_core_i4004_ip_board_incr_in[3]), .B (mcs4_core_n_24004),
       .CO (mcs4_core_n_23397), .S (mcs4_core_n_23396));
  NAND2X1 mcs4_core_g30215__6783(.A (mcs4_core_n_26161), .B (n_292), .Y
       (mcs4_core_n_23608));
  AND3XL mcs4_core_g30216__3680(.A (mcs4_core_n_23904), .B
       (mcs4_core_n_23903), .C (mcs4_core_n_23902), .Y
       (mcs4_core_n_23609));
  AND3XL mcs4_core_g30217__1617(.A (mcs4_core_n_23906), .B
       (mcs4_core_n_23909), .C (mcs4_core_n_23908), .Y
       (mcs4_core_n_23610));
  AND3XL mcs4_core_g30218__2802(.A (mcs4_core_n_23912), .B
       (mcs4_core_n_23915), .C (mcs4_core_n_23914), .Y
       (mcs4_core_n_23611));
  AND3XL mcs4_core_g30219__1705(.A (mcs4_core_n_23925), .B
       (mcs4_core_n_23928), .C (mcs4_core_n_23927), .Y
       (mcs4_core_n_23612));
  AND3XL mcs4_core_g30220__5122(.A (mcs4_core_n_23897), .B
       (mcs4_core_n_23894), .C (mcs4_core_n_23891), .Y
       (mcs4_core_n_23613));
  NAND2X1 mcs4_core_g30221__8246(.A (mcs4_core_n_26161), .B (n_298), .Y
       (mcs4_core_n_23614));
  OAI2BB1X1 mcs4_core_g30222__7098(.A0N
       (\mcs4_core_i4004_sp_board_dram_array[2] [5]), .A1N
       (mcs4_core_n_24177), .B0 (mcs4_core_n_23850), .Y
       (mcs4_core_n_23616));
  OAI21X1 mcs4_core_g30223__6131(.A0 (mcs4_core_i4004_alu_board_n_105),
       .A1 (mcs4_core_i4004_alu_board_n0403), .B0 (n_358), .Y
       (mcs4_core_n_23617));
  AOI21X1 mcs4_core_g30224__1881(.A0
       (\mcs4_core_i4004_sp_board_dram_array[1] [0]), .A1
       (mcs4_core_n_24196), .B0 (mcs4_core_n_23837), .Y
       (mcs4_core_n_23618));
  NOR2X2 mcs4_core_g30383__5115(.A (n_1333), .B (mcs4_core_n_23856), .Y
       (mcs4_core_n_23815));
  AND2X1 mcs4_core_g30384__7482(.A (mcs4_core_n_23855), .B
       (mcs4_core_n_24200), .Y (mcs4_core_n_23817));
  AND2X2 mcs4_core_g30385__4733(.A (mcs4_core_n_24197), .B
       (mcs4_core_n_23852), .Y (mcs4_core_n_23819));
  AND2X2 mcs4_core_g30388__9315(.A (mcs4_core_n_24773), .B
       (mcs4_core_n_23852), .Y (mcs4_core_n_23822));
  AND2X4 mcs4_core_g30389__9945(.A (mcs4_core_n_23855), .B
       (mcs4_core_n_24773), .Y (mcs4_core_n_23824));
  AND2X2 mcs4_core_g30391__2346(.A (mcs4_core_n_24200), .B
       (mcs4_core_n_23852), .Y (mcs4_core_n_23826));
  OAI2BB1X1 mcs4_core_g30392__1666(.A0N
       (mcs4_core_i4004_sp_board_dram_temp[0]), .A1N
       (mcs4_core_n_24279), .B0 (n_66), .Y (mcs4_core_n_23837));
  AOI21X1 mcs4_core_g30393__7410(.A0 (mcs4_core_n_24476), .A1
       (mcs4_core_n_24297), .B0 (mcs4_core_n_23879), .Y
       (mcs4_core_n_23839));
  AOI21X1 mcs4_core_g30394__6417(.A0 (mcs4_core_i4004_alu_board_n_357),
       .A1 (mcs4_core_n_23937), .B0 (mcs4_core_n_23877), .Y
       (mcs4_core_n_23840));
  AOI21X1 mcs4_core_g30395__5477(.A0 (mcs4_core_i4004_alu_board_n_355),
       .A1 (mcs4_core_n_23937), .B0 (mcs4_core_n_23878), .Y
       (mcs4_core_n_23842));
  AO22X1 mcs4_core_g30396__2398(.A0 (mcs4_core_n_24552), .A1
       (mcs4_core_n_23936), .B0 (mcs4_core_i4004_alu_board_n_356), .B1
       (mcs4_core_n_23937), .Y (mcs4_core_n_23845));
  AO22X1 mcs4_core_g30397__5107(.A0 (mcs4_core_n_24582), .A1
       (mcs4_core_n_23936), .B0 (mcs4_core_i4004_alu_board_n_358), .B1
       (mcs4_core_n_23937), .Y (mcs4_core_n_23847));
  OA21X1 mcs4_core_g30398__6260(.A0
       (mcs4_core_i4004_sp_board_din_n[1]), .A1 (mcs4_core_n_24337),
       .B0 (mcs4_core_n_23920), .Y (mcs4_core_n_23850));
  AND2X2 mcs4_core_g30399__4319(.A (mcs4_core_n_24197), .B (n_1324), .Y
       (mcs4_core_n_23833));
  AND2X2 mcs4_core_g30400__8428(.A (mcs4_core_n_24200), .B (n_1324), .Y
       (mcs4_core_n_23834));
  CLKAND2X3 mcs4_core_g30401__5526(.A (n_1324), .B (mcs4_core_n_24773),
       .Y (mcs4_core_n_23835));
  AOI22X2 mcs4_core_g30404__6783(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [1]), .A1
       (mcs4_core_n_24180), .B0
       (mcs4_core_i4004_sp_board_dram_temp[1]), .B1
       (mcs4_core_n_24279), .Y (mcs4_core_n_23862));
  AOI22X2 mcs4_core_g30405__3680(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [0]), .A1
       (mcs4_core_n_24195), .B0
       (\mcs4_core_i4004_sp_board_dram_array[0] [0]), .B1
       (mcs4_core_n_24180), .Y (mcs4_core_n_23865));
  AOI22X2 mcs4_core_g30406__1617(.A0
       (\mcs4_core_i4004_sp_board_dram_array[5] [0]), .A1
       (mcs4_core_n_24187), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [0]), .B1
       (mcs4_core_n_24184), .Y (mcs4_core_n_23867));
  AOI22X2 mcs4_core_g30407__2802(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [7]), .A1
       (mcs4_core_n_24192), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [7]), .B1
       (mcs4_core_n_24191), .Y (mcs4_core_n_23868));
  AOI21X1 mcs4_core_g30408__1705(.A0
       (\mcs4_core_i4004_sp_board_dram_array[4] [7]), .A1 (n_48), .B0
       (mcs4_core_n_24012), .Y (mcs4_core_n_23870));
  AOI21X1 mcs4_core_g30409__5122(.A0
       (\mcs4_core_i4004_sp_board_dram_array[7] [7]), .A1
       (mcs4_core_n_24182), .B0 (mcs4_core_n_24308), .Y
       (mcs4_core_n_23872));
  OAI21X1 mcs4_core_g30411__8246(.A0
       (mcs4_core_i4004_sp_board_din_n[0]), .A1 (mcs4_core_n_24337),
       .B0 (mcs4_core_n_24010), .Y (mcs4_core_n_23875));
  NOR2BX1 mcs4_core_g30412__7098(.AN (mcs4_core_n_23936), .B
       (mcs4_core_n_24556), .Y (mcs4_core_n_23877));
  NOR2BX1 mcs4_core_g30413__6131(.AN (mcs4_core_n_23936), .B
       (mcs4_core_n_24584), .Y (mcs4_core_n_23878));
  OAI21X1 mcs4_core_g30414__1881(.A0 (mcs4_core_i4004_alu_board_n_177),
       .A1 (mcs4_core_n_24297), .B0 (mcs4_core_n_24124), .Y
       (mcs4_core_n_23879));
  OAI21X1 mcs4_core_g30416__5115(.A0
       (mcs4_core_i4004_sp_board_din_n[1]), .A1 (mcs4_core_n_24336),
       .B0 (mcs4_core_n_24008), .Y (mcs4_core_n_23882));
  OAI21X1 mcs4_core_g30418__7482(.A0
       (mcs4_core_i4004_sp_board_din_n[3]), .A1 (mcs4_core_n_24336),
       .B0 (mcs4_core_n_24009), .Y (mcs4_core_n_23886));
  NOR2X2 mcs4_core_g30420__4733(.A (mcs4_core_i4004_ip_board_row[1]),
       .B (mcs4_core_n_23935), .Y (mcs4_core_n_23852));
  NOR2X2 mcs4_core_g30422__9315(.A (mcs4_core_i4004_ip_board_row[1]),
       .B (n_1325), .Y (mcs4_core_n_23855));
  OR2X1 mcs4_core_g30423__9945(.A (mcs4_core_n_26110), .B (n_1325), .Y
       (mcs4_core_n_23856));
  AND2X2 mcs4_core_g30424__2883(.A (mcs4_core_n_24773), .B
       (mcs4_core_n_24028), .Y (mcs4_core_n_23858));
  NOR2X2 mcs4_core_g30425__2346(.A (n_1333), .B (n_68), .Y
       (mcs4_core_n_23859));
  AND2X2 mcs4_core_g30426__1666(.A (mcs4_core_n_24197), .B
       (mcs4_core_n_24028), .Y (mcs4_core_n_23861));
  AOI22X2 mcs4_core_g30428__7410(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [1]), .A1
       (mcs4_core_n_24195), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [1]), .B1
       (mcs4_core_n_24196), .Y (mcs4_core_n_23891));
  AOI22X2 mcs4_core_g30429__6417(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [1]), .A1
       (mcs4_core_n_24178), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [1]), .B1
       (mcs4_core_n_24184), .Y (mcs4_core_n_23894));
  AOI22X2 mcs4_core_g30430__5477(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [1]), .A1
       (mcs4_core_n_24189), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [1]), .B1
       (mcs4_core_n_24187), .Y (mcs4_core_n_23897));
  AOI22X2 mcs4_core_g30431__2398(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [2]), .A1
       (mcs4_core_n_24180), .B0
       (mcs4_core_i4004_sp_board_dram_temp[2]), .B1
       (mcs4_core_n_24279), .Y (mcs4_core_n_23900));
  AOI22X2 mcs4_core_g30432__5107(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [2]), .A1
       (mcs4_core_n_24195), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [2]), .B1
       (mcs4_core_n_24196), .Y (mcs4_core_n_23902));
  AOI22X2 mcs4_core_g30433__6260(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [2]), .A1
       (mcs4_core_n_24178), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [2]), .B1
       (mcs4_core_n_24184), .Y (mcs4_core_n_23903));
  AOI22X2 mcs4_core_g30434__4319(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [2]), .A1
       (mcs4_core_n_24189), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [2]), .B1
       (mcs4_core_n_24187), .Y (mcs4_core_n_23904));
  AOI22X2 mcs4_core_g30435__8428(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [3]), .A1
       (mcs4_core_n_24195), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [3]), .B1
       (mcs4_core_n_24196), .Y (mcs4_core_n_23905));
  AOI22X2 mcs4_core_g30436__5526(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [3]), .A1
       (mcs4_core_n_24180), .B0
       (mcs4_core_i4004_sp_board_dram_temp[3]), .B1
       (mcs4_core_n_24279), .Y (mcs4_core_n_23906));
  AOI22X2 mcs4_core_g30437__6783(.A0
       (\mcs4_core_i4004_sp_board_dram_array[3] [3]), .A1
       (mcs4_core_n_24178), .B0
       (\mcs4_core_i4004_sp_board_dram_array[4] [3]), .B1
       (mcs4_core_n_24184), .Y (mcs4_core_n_23908));
  AOI22X2 mcs4_core_g30438__3680(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [3]), .A1
       (mcs4_core_n_24189), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [3]), .B1
       (mcs4_core_n_24187), .Y (mcs4_core_n_23909));
  AOI22X2 mcs4_core_g30439__1617(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [4]), .A1
       (mcs4_core_n_24177), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [4]), .B1
       (mcs4_core_n_24194), .Y (mcs4_core_n_23910));
  AOI22X2 mcs4_core_g30440__2802(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [4]), .A1
       (mcs4_core_n_24183), .B0
       (mcs4_core_i4004_sp_board_dram_temp[4]), .B1
       (mcs4_core_n_24301), .Y (mcs4_core_n_23912));
  AOI21X1 mcs4_core_g30441__1705(.A0
       (\mcs4_core_i4004_sp_board_dram_array[4] [4]), .A1 (n_48), .B0
       (mcs4_core_n_24011), .Y (mcs4_core_n_23914));
  AOI22X2 mcs4_core_g30442__5122(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [4]), .A1
       (mcs4_core_n_24192), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [4]), .B1
       (mcs4_core_n_24191), .Y (mcs4_core_n_23915));
  AOI22X2 mcs4_core_g30444__7098(.A0
       (\mcs4_core_i4004_sp_board_dram_array[7] [5]), .A1
       (mcs4_core_n_24182), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [5]), .B1
       (mcs4_core_n_24194), .Y (mcs4_core_n_23918));
  AOI22X2 mcs4_core_g30445__6131(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [5]), .A1
       (mcs4_core_n_24183), .B0
       (mcs4_core_i4004_sp_board_dram_temp[5]), .B1
       (mcs4_core_n_24301), .Y (mcs4_core_n_23920));
  AOI22X2 mcs4_core_g30446__1881(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [6]), .A1
       (mcs4_core_n_24177), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [6]), .B1
       (mcs4_core_n_24194), .Y (mcs4_core_n_23924));
  AOI22X2 mcs4_core_g30447__5115(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [6]), .A1
       (mcs4_core_n_24183), .B0
       (mcs4_core_i4004_sp_board_dram_temp[6]), .B1
       (mcs4_core_n_24301), .Y (mcs4_core_n_23925));
  AOI21X1 mcs4_core_g30448__7482(.A0
       (\mcs4_core_i4004_sp_board_dram_array[4] [6]), .A1 (n_48), .B0
       (mcs4_core_n_24006), .Y (mcs4_core_n_23927));
  AOI22X2 mcs4_core_g30449__4733(.A0
       (\mcs4_core_i4004_sp_board_dram_array[6] [6]), .A1
       (mcs4_core_n_24192), .B0
       (\mcs4_core_i4004_sp_board_dram_array[5] [6]), .B1
       (mcs4_core_n_24191), .Y (mcs4_core_n_23928));
  AOI22X2 mcs4_core_g30450__6161(.A0
       (\mcs4_core_i4004_sp_board_dram_array[0] [7]), .A1
       (mcs4_core_n_24183), .B0
       (mcs4_core_i4004_sp_board_dram_temp[7]), .B1
       (mcs4_core_n_24301), .Y (mcs4_core_n_23929));
  AOI22X2 mcs4_core_g30451__9315(.A0
       (\mcs4_core_i4004_sp_board_dram_array[2] [7]), .A1
       (mcs4_core_n_24177), .B0
       (\mcs4_core_i4004_sp_board_dram_array[1] [7]), .B1
       (mcs4_core_n_24194), .Y (mcs4_core_n_23931));
  ADDHX1 mcs4_core_g30453__9945(.A
       (mcs4_core_i4004_ip_board_incr_in[2]), .B (mcs4_core_n_24341),
       .CO (mcs4_core_n_24004), .S (mcs4_core_n_23932));
  NOR2BX1 mcs4_core_g30454__2883(.AN
       (\mcs4_core_i4004_sp_board_dram_array[3] [5]), .B (n_47), .Y
       (mcs4_core_n_24005));
  NOR2BX1 mcs4_core_g30455__2346(.AN
       (\mcs4_core_i4004_sp_board_dram_array[3] [6]), .B (n_47), .Y
       (mcs4_core_n_24006));
  NAND2X1 mcs4_core_g30456__1666(.A
       (\mcs4_core_i4004_sp_board_dram_array[7] [1]), .B
       (mcs4_core_n_24181), .Y (mcs4_core_n_24008));
  NAND2X1 mcs4_core_g30457__7410(.A
       (\mcs4_core_i4004_sp_board_dram_array[7] [3]), .B
       (mcs4_core_n_24181), .Y (mcs4_core_n_24009));
  NAND2X1 mcs4_core_g30458__6417(.A
       (\mcs4_core_i4004_sp_board_dram_array[7] [4]), .B
       (mcs4_core_n_24182), .Y (mcs4_core_n_24010));
  NOR2BX1 mcs4_core_g30459__5477(.AN
       (\mcs4_core_i4004_sp_board_dram_array[3] [4]), .B (n_47), .Y
       (mcs4_core_n_24011));
  NOR2BX1 mcs4_core_g30460__2398(.AN
       (\mcs4_core_i4004_sp_board_dram_array[3] [7]), .B (n_47), .Y
       (mcs4_core_n_24012));
  NAND2X2 mcs4_core_g30468__6260(.A (mcs4_core_i4004_ip_board_row[0]),
       .B (mcs4_core_n_24175), .Y (mcs4_core_n_23935));
  AND2X1 mcs4_core_g30469__4319(.A (mcs4_core_n_24174), .B
       (mcs4_core_n_26161), .Y (mcs4_core_n_23936));
  NOR2X2 mcs4_core_g30470__8428(.A (mcs4_core_i4004_m12), .B
       (mcs4_core_n_24174), .Y (mcs4_core_n_23937));
  OR2X2 mcs4_core_g30471__5526(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_23938));
  OR2X2 mcs4_core_g30472__6783(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_23940));
  OR2X2 mcs4_core_g30473__3680(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_23942));
  OR2X2 mcs4_core_g30474__1617(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_23944));
  OR2X2 mcs4_core_g30475__2802(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_23946));
  OR2X2 mcs4_core_g30476__1705(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_23948));
  OR2X2 mcs4_core_g30477__5122(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_23950));
  OR2X2 mcs4_core_g30478__8246(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_23952));
  OR2X2 mcs4_core_g30479__7098(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_23954));
  OR2X2 mcs4_core_g30480__6131(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_23956));
  OR2X2 mcs4_core_g30481__1881(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_23958));
  OR2X2 mcs4_core_g30482__5115(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_23960));
  OR2X2 mcs4_core_g30483__7482(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_23962));
  OR2X2 mcs4_core_g30484__4733(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_23964));
  OR2X2 mcs4_core_g30485__6161(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_23966));
  OR2X2 mcs4_core_g30486__9315(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_23968));
  OR2X2 mcs4_core_g30487__9945(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_23970));
  OR2X2 mcs4_core_g30488__2883(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_23972));
  OR2X2 mcs4_core_g30489__2346(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_23974));
  OR2X2 mcs4_core_g30490__1666(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_23976));
  OR2X2 mcs4_core_g30491__7410(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_23978));
  OR2X2 mcs4_core_g30492__6417(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_23980));
  OR2X2 mcs4_core_g30493__5477(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_23982));
  OR2X2 mcs4_core_g30494__2398(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_23984));
  OR2X2 mcs4_core_g30495__5107(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_23986));
  OR2X2 mcs4_core_g30496__6260(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_23988));
  OR2X2 mcs4_core_g30497__4319(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_23990));
  OR2X2 mcs4_core_g30498__8428(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_23992));
  OR2X2 mcs4_core_g30499__5526(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_23994));
  OR2X2 mcs4_core_g30500__6783(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_23996));
  OR2X2 mcs4_core_g30501__3680(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_23998));
  OR2X2 mcs4_core_g30502__1617(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_24000));
  OR2X2 mcs4_core_g30503__2802(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_24002));
  INVX1 mcs4_core_g30504(.A (n_68), .Y (mcs4_core_n_24028));
  NAND3BX2 mcs4_core_g30505__1705(.AN
       (mcs4_core_i4004_alu_board_n_201), .B (mcs4_core_n_24708), .C
       (mcs4_core_n_24297), .Y (mcs4_core_n_24124));
  MXI2X2 mcs4_core_g30506__5122(.A (mcs4_core_i4004_id_board_n_437), .B
       (mcs4_core_n_24282), .S0 (mcs4_core_i4004_x32), .Y
       (mcs4_core_n_24125));
  OR2X2 mcs4_core_g30508__8246(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_24030));
  OR2X2 mcs4_core_g30509__7098(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_24032));
  OR2X2 mcs4_core_g30510__6131(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_24034));
  OR2X2 mcs4_core_g30511__1881(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24036));
  OR2X2 mcs4_core_g30512__5115(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_24038));
  OR2X2 mcs4_core_g30513__7482(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_24040));
  OR2X2 mcs4_core_g30514__4733(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_24042));
  OR2X2 mcs4_core_g30515__6161(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25102), .Y (mcs4_core_n_24044));
  OR2X2 mcs4_core_g30516__9315(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25090), .Y (mcs4_core_n_24046));
  OR2X2 mcs4_core_g30517__9945(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24048));
  OR2X2 mcs4_core_g30518__2883(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_24050));
  OR2X2 mcs4_core_g30519__2346(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25098), .Y (mcs4_core_n_24052));
  NOR2X4 mcs4_core_g30520__1666(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24054));
  NOR2X4 mcs4_core_g30521__7410(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24056));
  NOR2X4 mcs4_core_g30522__6417(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24058));
  NOR2X4 mcs4_core_g30523__5477(.A (mcs4_core_n_24226), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24060));
  NOR2X4 mcs4_core_g30524__2398(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24062));
  NOR2X4 mcs4_core_g30525__5107(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24064));
  NOR2X4 mcs4_core_g30526__6260(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24066));
  NOR2X4 mcs4_core_g30527__4319(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24068));
  OR2X2 mcs4_core_g30528__8428(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24070));
  OR2X2 mcs4_core_g30529__5526(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24072));
  OR2X2 mcs4_core_g30530__6783(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25222), .Y (mcs4_core_n_24074));
  OR2X2 mcs4_core_g30531__3680(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24076));
  OR2X2 mcs4_core_g30532__1617(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24078));
  OR2X2 mcs4_core_g30533__2802(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24080));
  OR2X2 mcs4_core_g30534__1705(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24082));
  OR2X2 mcs4_core_g30535__5122(.A (mcs4_core_n_24221), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24084));
  OR2X2 mcs4_core_g30536__8246(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24086));
  OR2X2 mcs4_core_g30537__7098(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24088));
  OR2X2 mcs4_core_g30538__6131(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24090));
  OR2X2 mcs4_core_g30539__1881(.A (mcs4_core_n_24231), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24092));
  OR2X2 mcs4_core_g30540__5115(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24094));
  OR2X2 mcs4_core_g30541__7482(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24096));
  OR2X2 mcs4_core_g30542__4733(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24098));
  OR2X2 mcs4_core_g30543__6161(.A (mcs4_core_n_24201), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24100));
  NOR2X4 mcs4_core_g30544__9315(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24102));
  NOR2X4 mcs4_core_g30545__9945(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24104));
  NOR2X4 mcs4_core_g30546__2883(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25070), .Y (mcs4_core_n_24106));
  NOR2X4 mcs4_core_g30547__2346(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24108));
  NOR2X4 mcs4_core_g30548__1666(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25082), .Y (mcs4_core_n_24110));
  NOR2X4 mcs4_core_g30549__7410(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24112));
  NOR2X4 mcs4_core_g30550__6417(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24114));
  NOR2X4 mcs4_core_g30551__5477(.A (mcs4_core_n_24236), .B
       (mcs4_core_n_25078), .Y (mcs4_core_n_24116));
  OR2X2 mcs4_core_g30552__2398(.A (mcs4_core_n_24211), .B
       (mcs4_core_n_25074), .Y (mcs4_core_n_24118));
  OR2X2 mcs4_core_g30553__5107(.A (mcs4_core_n_24216), .B
       (mcs4_core_n_25094), .Y (mcs4_core_n_24120));
  OR2X2 mcs4_core_g30554__6260(.A (mcs4_core_n_24206), .B
       (mcs4_core_n_25086), .Y (mcs4_core_n_24122));
  INVX2 mcs4_core_g30599(.A (mcs4_core_n_24197), .Y
       (mcs4_core_n_24198));
  INVX1 mcs4_core_g30600(.A (n_1333), .Y (mcs4_core_n_24200));
  CLKXOR2X1 mcs4_core_g30601__4319(.A (mcs4_core_ram_0_rfsh_addr[4]),
       .B (mcs4_core_n_24339), .Y (mcs4_core_n_24241));
  AO22X1 mcs4_core_g30602__8428(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_24332), .B0 (mcs4_core_ram_0_char_num[3]), .B1
       (mcs4_core_n_24334), .Y (mcs4_core_n_24243));
  AO22X1 mcs4_core_g30603__5526(.A0 (mcs4_core_data_pad[2]), .A1
       (mcs4_core_n_24332), .B0 (mcs4_core_ram_0_char_num[2]), .B1
       (mcs4_core_n_24334), .Y (mcs4_core_n_24245));
  AO22X1 mcs4_core_g30604__6783(.A0 (mcs4_core_data_pad[1]), .A1
       (mcs4_core_n_24332), .B0 (mcs4_core_ram_0_char_num[1]), .B1
       (mcs4_core_n_24334), .Y (mcs4_core_n_24249));
  AO22X1 mcs4_core_g30605__3680(.A0 (mcs4_core_data_pad[0]), .A1
       (mcs4_core_n_24332), .B0 (mcs4_core_ram_0_char_num[0]), .B1
       (mcs4_core_n_24334), .Y (mcs4_core_n_24251));
  AO21X1 mcs4_core_g30616__1617(.A0 (mcs4_core_n_24931), .A1
       (mcs4_core_n_24358), .B0 (mcs4_core_n_24710), .Y
       (mcs4_core_n_24174));
  AND4X1 mcs4_core_g30618__2802(.A (mcs4_core_clk2_pad), .B
       (mcs4_core_n_15456), .C (mcs4_core_n_25211), .D
       (mcs4_core_n_24427), .Y (mcs4_core_n_24175));
  AND2X2 mcs4_core_g30619__1705(.A (mcs4_core_n_24547), .B
       (mcs4_core_n_24298), .Y (mcs4_core_n_24177));
  AND2X2 mcs4_core_g30620__5122(.A (mcs4_core_n_24509), .B
       (mcs4_core_n_24300), .Y (mcs4_core_n_24178));
  AND2X2 mcs4_core_g30621__8246(.A (mcs4_core_n_24550), .B
       (mcs4_core_n_24300), .Y (mcs4_core_n_24180));
  AND2X2 mcs4_core_g30622__7098(.A (mcs4_core_n_24509), .B
       (mcs4_core_n_24278), .Y (mcs4_core_n_24181));
  AND2X2 mcs4_core_g30623__6131(.A (mcs4_core_n_24509), .B
       (mcs4_core_n_24302), .Y (mcs4_core_n_24182));
  AND2X2 mcs4_core_g30624__1881(.A (mcs4_core_n_24550), .B
       (mcs4_core_n_24298), .Y (mcs4_core_n_24183));
  AND2X2 mcs4_core_g30625__5115(.A (mcs4_core_n_24550), .B
       (mcs4_core_n_24278), .Y (mcs4_core_n_24184));
  AND2X2 mcs4_core_g30627__7482(.A (mcs4_core_n_24548), .B
       (mcs4_core_n_24278), .Y (mcs4_core_n_24187));
  AND2X2 mcs4_core_g30628__4733(.A (mcs4_core_n_24547), .B
       (mcs4_core_n_24278), .Y (mcs4_core_n_24189));
  AND2X2 mcs4_core_g30629__6161(.A (mcs4_core_n_24548), .B
       (mcs4_core_n_24302), .Y (mcs4_core_n_24191));
  AND2X2 mcs4_core_g30630__9315(.A (mcs4_core_n_24547), .B
       (mcs4_core_n_24302), .Y (mcs4_core_n_24192));
  AND2X2 mcs4_core_g30632__9945(.A (mcs4_core_n_24548), .B
       (mcs4_core_n_24298), .Y (mcs4_core_n_24194));
  AND2X2 mcs4_core_g30633__2883(.A (mcs4_core_n_24547), .B
       (mcs4_core_n_24300), .Y (mcs4_core_n_24195));
  AND2X2 mcs4_core_g30634__2346(.A (mcs4_core_n_24548), .B
       (mcs4_core_n_24300), .Y (mcs4_core_n_24196));
  OR2X2 mcs4_core_g30635__1666(.A (mcs4_core_n_16025), .B
       (mcs4_core_n_24317), .Y (mcs4_core_n_24197));
  OR2X4 mcs4_core_g30637__6417(.A (mcs4_core_n_24296), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24201));
  OR2X4 mcs4_core_g30638__5477(.A (mcs4_core_n_24293), .B
       (mcs4_core_n_22406), .Y (mcs4_core_n_24206));
  OR2X4 mcs4_core_g30639__2398(.A (mcs4_core_n_24293), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24211));
  OR2X4 mcs4_core_g30640__5107(.A (mcs4_core_n_24296), .B
       (mcs4_core_n_22406), .Y (mcs4_core_n_24216));
  OR2X4 mcs4_core_g30641__6260(.A (mcs4_core_n_24294), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24221));
  OR2X4 mcs4_core_g30642__4319(.A (mcs4_core_n_24295), .B
       (mcs4_core_n_22406), .Y (mcs4_core_n_24226));
  OR2X4 mcs4_core_g30643__8428(.A (mcs4_core_n_24295), .B
       (mcs4_core_ram_0_ram_addr[0]), .Y (mcs4_core_n_24231));
  OR2X4 mcs4_core_g30644__5526(.A (mcs4_core_n_24294), .B
       (mcs4_core_n_22406), .Y (mcs4_core_n_24236));
  NOR2BX1 mcs4_core_g30646__6783(.AN (mcs4_core_n_24352), .B
       (mcs4_core_i4004_dc), .Y (mcs4_core_n_24282));
  NOR2X1 mcs4_core_g30647__3680(.A (mcs4_core_n_24428), .B
       (mcs4_core_n_24350), .Y (mcs4_core_n_24284));
  AND2X1 mcs4_core_g30661__1617(.A (mcs4_core_n_24336), .B
       (mcs4_core_n_24508), .Y (mcs4_core_n_24278));
  AND2X2 mcs4_core_g30662__2802(.A (mcs4_core_n_24762), .B
       (mcs4_core_n_24336), .Y (mcs4_core_n_24279));
  INVX1 mcs4_core_g30666(.A (mcs4_core_n_24299), .Y
       (mcs4_core_n_24298));
  INVX1 mcs4_core_g30667(.A (mcs4_core_n_24303), .Y
       (mcs4_core_n_24302));
  OAI2BB1X1 mcs4_core_g30668__1705(.A0N (mcs4_core_n_24931), .A1N
       (mcs4_core_n_24463), .B0 (mcs4_core_n_24353), .Y
       (mcs4_core_n_24304));
  NAND2X1 mcs4_core_g30669__5122(.A (n_332), .B (mcs4_core_n_24366), .Y
       (mcs4_core_n_24306));
  NOR2X1 mcs4_core_g30671__8246(.A (mcs4_core_i4004_sp_board_din_n[3]),
       .B (mcs4_core_n_24337), .Y (mcs4_core_n_24308));
  NAND2X1 mcs4_core_g30672__7098(.A (n_322), .B (mcs4_core_n_24365), .Y
       (mcs4_core_n_24310));
  NAND2X1 mcs4_core_g30673__6131(.A (n_1334), .B (mcs4_core_n_24355),
       .Y (mcs4_core_n_24311));
  NAND2X1 mcs4_core_g30674__1881(.A (n_72), .B (mcs4_core_n_24356), .Y
       (mcs4_core_n_24312));
  AOI21X1 mcs4_core_g30675__5115(.A0 (mcs4_core_i4004_x12), .A1
       (mcs4_core_n_24427), .B0 (mcs4_core_i4004_a32), .Y
       (mcs4_core_n_24313));
  NOR2X1 mcs4_core_g30677__7482(.A (mcs4_core_i4004_a22), .B
       (mcs4_core_n_24359), .Y (mcs4_core_n_24317));
  OA21X1 mcs4_core_g30680__6161(.A0 (mcs4_core_n_26074), .A1
       (mcs4_core_n_24426), .B0 (mcs4_core_n_25718), .Y
       (mcs4_core_n_24293));
  OA21X1 mcs4_core_g30681__9315(.A0 (mcs4_core_n_26074), .A1
       (mcs4_core_n_24425), .B0 (mcs4_core_n_25718), .Y
       (mcs4_core_n_24294));
  OA21X1 mcs4_core_g30682__9945(.A0 (mcs4_core_ram_0_reg_num[1]), .A1
       (mcs4_core_n_24426), .B0 (mcs4_core_n_25718), .Y
       (mcs4_core_n_24295));
  OA21X1 mcs4_core_g30683__2883(.A0 (mcs4_core_ram_0_reg_num[1]), .A1
       (mcs4_core_n_24425), .B0 (mcs4_core_n_25718), .Y
       (mcs4_core_n_24296));
  NAND3X2 mcs4_core_g30684__2346(.A (mcs4_core_i4004_x32), .B
       (mcs4_core_n_26185), .C (mcs4_core_n_24427), .Y
       (mcs4_core_n_24325));
  AO21X1 mcs4_core_g30685__1666(.A0 (mcs4_core_n_15456), .A1
       (mcs4_core_n_24467), .B0 (mcs4_core_n_25036), .Y
       (mcs4_core_n_24297));
  NAND2X2 mcs4_core_g30686__7410(.A (mcs4_core_n_24540), .B
       (mcs4_core_n_24337), .Y (mcs4_core_n_24299));
  AND2X1 mcs4_core_g30687__6417(.A (mcs4_core_n_24336), .B
       (mcs4_core_n_24540), .Y (mcs4_core_n_24300));
  AND2X2 mcs4_core_g30688__5477(.A (mcs4_core_n_24762), .B
       (mcs4_core_n_24337), .Y (mcs4_core_n_24301));
  NAND2X2 mcs4_core_g30689__2398(.A (mcs4_core_n_24508), .B
       (mcs4_core_n_24337), .Y (mcs4_core_n_24303));
  ADDHX1 mcs4_core_g30690__5107(.A (n_1320), .B (mcs4_core_n_24606),
       .CO (mcs4_core_n_24339), .S (mcs4_core_n_24338));
  ADDHX1 mcs4_core_g30691__6260(.A
       (mcs4_core_i4004_ip_board_incr_in[1]), .B (mcs4_core_n_24610),
       .CO (mcs4_core_n_24341), .S (mcs4_core_n_24331));
  NOR2X1 mcs4_core_g30693__4319(.A (mcs4_core_n_24611), .B
       (mcs4_core_n_24428), .Y (mcs4_core_n_24344));
  NOR2BX1 mcs4_core_g30695__8428(.AN (mcs4_core_n_24427), .B
       (mcs4_core_i4004_ip_board_n_343), .Y (mcs4_core_n_24345));
  NOR2X2 mcs4_core_g30702__5526(.A (mcs4_core_n_24424), .B (poc_pad_w),
       .Y (mcs4_core_n_24332));
  AND2X1 mcs4_core_g30703__6783(.A (mcs4_core_n_25718), .B
       (mcs4_core_n_24424), .Y (mcs4_core_n_24334));
  OR2X2 mcs4_core_g30704__3680(.A (mcs4_core_n_16025), .B
       (mcs4_core_n_24455), .Y (mcs4_core_n_24336));
  OR2X2 mcs4_core_g30706__1617(.A (mcs4_core_n_16025), .B
       (mcs4_core_n_24461), .Y (mcs4_core_n_24337));
  XNOR2X1 mcs4_core_g30707__2802(.A (mcs4_core_clockgen_clockdiv[4]),
       .B (mcs4_core_n_24512), .Y (mcs4_core_n_24350));
  NAND2BX1 mcs4_core_g30708__1705(.AN (mcs4_core_n_25045), .B
       (mcs4_core_n_24471), .Y (mcs4_core_n_24351));
  AND2X1 mcs4_core_g30709__5122(.A (n_71), .B (mcs4_core_n_24801), .Y
       (mcs4_core_n_24352));
  NAND3X2 mcs4_core_g30710__8246(.A (mcs4_core_i4004_alu_board_n_359),
       .B (mcs4_core_n_26161), .C (n_302), .Y (mcs4_core_n_24353));
  AOI21X1 mcs4_core_g30711__7098(.A0
       (mcs4_core_i4004_alu_board_acc[0]), .A1 (mcs4_core_n_24549), .B0
       (mcs4_core_n_24521), .Y (mcs4_core_n_24355));
  AOI21X1 mcs4_core_g30712__6131(.A0
       (mcs4_core_i4004_alu_board_acc[2]), .A1 (mcs4_core_n_24549), .B0
       (mcs4_core_n_24519), .Y (mcs4_core_n_24356));
  OR4X1 mcs4_core_g30713__1881(.A (mcs4_core_n_24924), .B
       (mcs4_core_n_24927), .C (mcs4_core_n_24766), .D
       (mcs4_core_n_24641), .Y (mcs4_core_n_24358));
  OAI21X1 mcs4_core_g30714__5115(.A0 (mcs4_core_n_26161), .A1
       (mcs4_core_n_24545), .B0 (mcs4_core_n_24682), .Y
       (mcs4_core_n_24359));
  OAI2BB1X1 mcs4_core_g30715__7482(.A0N (mcs4_core_i4004_x32), .A1N
       (mcs4_core_n_24769), .B0 (mcs4_core_n_24459), .Y
       (mcs4_core_n_24360));
  AO22X1 mcs4_core_g30716__4733(.A0 (mcs4_core_n_25703), .A1
       (mcs4_core_n_24541), .B0 (mcs4_core_rom_0_n_201), .B1
       (mcs4_core_n_25212), .Y (mcs4_core_n_24361));
  AO22X1 mcs4_core_g30717__6161(.A0 (mcs4_core_n_25703), .A1
       (mcs4_core_n_24544), .B0 (mcs4_core_rom_1_n_208), .B1
       (mcs4_core_n_25212), .Y (mcs4_core_n_24362));
  AOI22X2 mcs4_core_g30718__9315(.A0
       (mcs4_core_i4004_alu_board_acc[1]), .A1 (mcs4_core_n_24549), .B0
       (mcs4_core_i4004_alu_board_n0848), .B1 (n_53), .Y
       (mcs4_core_n_24365));
  AOI22X2 mcs4_core_g30719__9945(.A0
       (mcs4_core_i4004_alu_board_acc[3]), .A1 (mcs4_core_n_24549), .B0
       (mcs4_core_i4004_cy_1), .B1 (n_53), .Y (mcs4_core_n_24366));
  AO22X1 mcs4_core_g30720__2883(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_24541), .B0 (mcs4_core_rom_0_n_200), .B1
       (mcs4_core_n_25212), .Y (mcs4_core_n_24369));
  AO22X1 mcs4_core_g30721__2346(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_24544), .B0 (mcs4_core_rom_1_n_207), .B1
       (mcs4_core_n_25212), .Y (mcs4_core_n_24372));
  NOR2X1 mcs4_core_g30722__1666(.A (mcs4_core_n_24454), .B
       (mcs4_core_n_24770), .Y (mcs4_core_n_24374));
  INVX1 mcs4_core_g30771(.A (mcs4_core_n_24428), .Y
       (mcs4_core_n_24429));
  XNOR2X1 mcs4_core_g30772__7410(.A (mcs4_core_shiftreg_cp_delay[3]),
       .B (mcs4_core_n_24609), .Y (mcs4_core_n_24454));
  AOI21X1 mcs4_core_g30773__6417(.A0 (mcs4_core_i4004_id_board_opa[0]),
       .A1 (mcs4_core_n_24920), .B0 (mcs4_core_n_24516), .Y
       (mcs4_core_n_24455));
  NAND2BX1 mcs4_core_g30775__2398(.AN (mcs4_core_n_24545), .B
       (mcs4_core_i4004_m22), .Y (mcs4_core_n_24459));
  OA22X1 mcs4_core_g30776__5107(.A0 (mcs4_core_n_26161), .A1
       (mcs4_core_n_24598), .B0 (mcs4_core_i4004_id_board_opa[0]), .B1
       (mcs4_core_n_24919), .Y (mcs4_core_n_24461));
  OAI2BB1X1 mcs4_core_g30778__6260(.A0N (mcs4_core_n_24684), .A1N
       (mcs4_core_n_24711), .B0 (n_327), .Y (mcs4_core_n_24463));
  NAND2X1 mcs4_core_g30779__4319(.A (mcs4_core_n_15456), .B
       (mcs4_core_n_24575), .Y (mcs4_core_n_24464));
  NAND2X1 mcs4_core_g30780__8428(.A (mcs4_core_n_15456), .B
       (mcs4_core_n_24577), .Y (mcs4_core_n_24465));
  NAND2X1 mcs4_core_g30781__5526(.A (mcs4_core_n_15456), .B
       (mcs4_core_n_24580), .Y (mcs4_core_n_24466));
  NOR2X1 mcs4_core_g30782__6783(.A (mcs4_core_n_24927), .B
       (mcs4_core_n_24568), .Y (mcs4_core_n_24467));
  NOR3X2 mcs4_core_g30783__3680(.A (mcs4_core_ram_0_a12), .B
       (mcs4_core_n_24627), .C (poc_pad_w), .Y (mcs4_core_n_24469));
  OR4X1 mcs4_core_g30784__1617(.A (mcs4_core_i4004_dc), .B
       (mcs4_core_n_25796), .C (mcs4_core_n_24801), .D
       (mcs4_core_n_24704), .Y (mcs4_core_n_24471));
  AOI21X1 mcs4_core_g30785__2802(.A0 (mcs4_core_i4004_alu_board_n0846),
       .A1 (mcs4_core_n_24708), .B0 (mcs4_core_n_24520), .Y
       (mcs4_core_n_24473));
  AOI21X1 mcs4_core_g30786__1705(.A0 (mcs4_core_n_24708), .A1
       (mcs4_core_i4004_alu_board_n0848), .B0 (mcs4_core_n_24513), .Y
       (mcs4_core_n_24474));
  OAI2BB1X1 mcs4_core_g30787__5122(.A0N
       (mcs4_core_i4004_alu_board_n0846), .A1N (mcs4_core_n_24661), .B0
       (mcs4_core_n_24571), .Y (mcs4_core_n_24476));
  OR2X1 mcs4_core_g30804__8246(.A (mcs4_core_n_26189), .B
       (mcs4_core_n_24526), .Y (mcs4_core_n_24424));
  OR2X1 mcs4_core_g30805__7098(.A (mcs4_core_n_26189), .B
       (mcs4_core_n_24523), .Y (mcs4_core_n_24425));
  OR3X1 mcs4_core_g30808__6131(.A (mcs4_core_ram_0_reg_num[0]), .B
       (mcs4_core_n_26189), .C (mcs4_core_n_24625), .Y
       (mcs4_core_n_24426));
  NOR2BX4 mcs4_core_g30814__1881(.AN (mcs4_core_n_24545), .B
       (mcs4_core_n_24769), .Y (mcs4_core_n_24427));
  NOR2X2 mcs4_core_g30815__5115(.A (mcs4_core_n_25635), .B
       (mcs4_core_n_24546), .Y (mcs4_core_n_24428));
  AND2X4 mcs4_core_g30816__7482(.A (mcs4_core_n_26110), .B
       (mcs4_core_n_24506), .Y (mcs4_core_n_24430));
  OR2X4 mcs4_core_g30817__4733(.A (mcs4_core_n_26110), .B
       (mcs4_core_n_24543), .Y (mcs4_core_n_24436));
  OR2X4 mcs4_core_g30818__6161(.A (mcs4_core_n_26110), .B
       (mcs4_core_n_24507), .Y (mcs4_core_n_24442));
  AND2X4 mcs4_core_g30819__9315(.A (mcs4_core_n_26110), .B
       (mcs4_core_n_24542), .Y (mcs4_core_n_24448));
  INVX1 mcs4_core_g30820(.A (mcs4_core_n_24507), .Y
       (mcs4_core_n_24506));
  ADDHX1 mcs4_core_g30822__9945(.A (mcs4_core_clockgen_clockdiv[3]), .B
       (mcs4_core_n_24790), .CO (mcs4_core_n_24512), .S
       (mcs4_core_n_24511));
  NOR2BX1 mcs4_core_g30823__2883(.AN (mcs4_core_n_24601), .B
       (mcs4_core_i4004_alu_board_n_201), .Y (mcs4_core_n_24513));
  NOR2BX1 mcs4_core_g30824__2346(.AN (mcs4_core_i4004_m22), .B
       (mcs4_core_n_24598), .Y (mcs4_core_n_24516));
  NOR2BX1 mcs4_core_g30825__1666(.AN (n_53), .B
       (mcs4_core_i4004_alu_board_n_201), .Y (mcs4_core_n_24519));
  NOR2BX1 mcs4_core_g30826__7410(.AN (mcs4_core_n_24601), .B
       (mcs4_core_i4004_alu_board_n_189), .Y (mcs4_core_n_24520));
  NOR2BX1 mcs4_core_g30827__6417(.AN (n_53), .B
       (mcs4_core_i4004_alu_board_n_189), .Y (mcs4_core_n_24521));
  NAND2BX1 mcs4_core_g30828__5477(.AN (mcs4_core_n_24625), .B
       (mcs4_core_ram_0_reg_num[0]), .Y (mcs4_core_n_24523));
  NAND2BX1 mcs4_core_g30830__5107(.AN (mcs4_core_n_24627), .B
       (mcs4_core_ram_0_x32), .Y (mcs4_core_n_24526));
  NAND2X2 mcs4_core_g30831__6260(.A (mcs4_core_i4004_ip_board_row[0]),
       .B (mcs4_core_n_24626), .Y (mcs4_core_n_24507));
  NOR2X2 mcs4_core_g30836__4319(.A (mcs4_core_n_24925), .B
       (mcs4_core_n_24597), .Y (mcs4_core_n_24508));
  AND2X2 mcs4_core_g30851__8428(.A (mcs4_core_n_24599), .B
       (mcs4_core_n_24603), .Y (mcs4_core_n_24509));
  INVX1 mcs4_core_g30855(.A (mcs4_core_n_24543), .Y
       (mcs4_core_n_24542));
  CLKXOR2X1 mcs4_core_g30857__5526(.A
       (mcs4_core_i4004_alu_board_acc[2]), .B (mcs4_core_n_24710), .Y
       (mcs4_core_n_24552));
  NOR2X1 mcs4_core_g30858__6783(.A (mcs4_core_rom_1_a12), .B
       (mcs4_core_n_24654), .Y (mcs4_core_n_24555));
  CLKXOR2X1 mcs4_core_g30859__3680(.A
       (mcs4_core_i4004_alu_board_acc[1]), .B (mcs4_core_n_24710), .Y
       (mcs4_core_n_24556));
  NOR2BX1 mcs4_core_g30860__1617(.AN (mcs4_core_n_24608), .B
       (mcs4_core_n_24770), .Y (mcs4_core_n_24558));
  NOR2X1 mcs4_core_g30861__2802(.A (mcs4_core_n_24639), .B (poc_pad_w),
       .Y (mcs4_core_n_24560));
  NOR2X1 mcs4_core_g30862__1705(.A (mcs4_core_n_24637), .B (poc_pad_w),
       .Y (mcs4_core_n_24561));
  XNOR2X1 mcs4_core_g30863__5122(.A (mcs4_core_i4004_alu_board_tmp[3]),
       .B (mcs4_core_n_24711), .Y (mcs4_core_n_24562));
  XNOR2X1 mcs4_core_g30864__8246(.A (mcs4_core_i4004_alu_board_tmp[1]),
       .B (mcs4_core_n_24711), .Y (mcs4_core_n_24564));
  CLKXOR2X1 mcs4_core_g30866__7098(.A
       (mcs4_core_i4004_alu_board_tmp[2]), .B (mcs4_core_n_24711), .Y
       (mcs4_core_n_24566));
  CLKXOR2X1 mcs4_core_g30867__6131(.A
       (mcs4_core_i4004_alu_board_tmp[0]), .B (mcs4_core_n_24711), .Y
       (mcs4_core_n_24567));
  OR4X1 mcs4_core_g30868__1881(.A (mcs4_core_n_24924), .B
       (mcs4_core_n_25819), .C (mcs4_core_n_24910), .D
       (mcs4_core_n_24821), .Y (mcs4_core_n_24568));
  OAI2BB1X1 mcs4_core_g30869__5115(.A0N (mcs4_core_n_24802), .A1N
       (mcs4_core_n_24712), .B0 (mcs4_core_n_24931), .Y
       (mcs4_core_n_24570));
  OR3X1 mcs4_core_g30870__7482(.A (mcs4_core_n_25620), .B
       (mcs4_core_n_24708), .C (mcs4_core_n_24661), .Y
       (mcs4_core_n_24571));
  AOI21X1 mcs4_core_g30871__4733(.A0 (mcs4_core_i4004_alu_board_cy),
       .A1 (mcs4_core_n_24803), .B0 (mcs4_core_n_24650), .Y
       (mcs4_core_n_24573));
  OAI21X1 mcs4_core_g30872__6161(.A0 (mcs4_core_n_24804), .A1
       (mcs4_core_n_25187), .B0 (mcs4_core_n_24645), .Y
       (mcs4_core_n_24574));
  MX2X1 mcs4_core_g30873__9315(.A (mcs4_core_n_25473), .B
       (mcs4_core_i4004_alu_board_acc_out[2]), .S0 (mcs4_core_n_24707),
       .Y (mcs4_core_n_24575));
  MX2X1 mcs4_core_g30874__9945(.A (mcs4_core_n_25959), .B
       (mcs4_core_i4004_alu_board_acc_out[1]), .S0 (mcs4_core_n_24707),
       .Y (mcs4_core_n_24577));
  MX2X1 mcs4_core_g30875__2883(.A (mcs4_core_n_25750), .B
       (mcs4_core_i4004_alu_board_acc_out[0]), .S0 (mcs4_core_n_24707),
       .Y (mcs4_core_n_24580));
  CLKXOR2X1 mcs4_core_g30876__2346(.A
       (mcs4_core_i4004_alu_board_acc[0]), .B (mcs4_core_n_24710), .Y
       (mcs4_core_n_24582));
  CLKXOR2X1 mcs4_core_g30877__1666(.A
       (mcs4_core_i4004_alu_board_acc[3]), .B (mcs4_core_n_24710), .Y
       (mcs4_core_n_24584));
  NOR2BX2 mcs4_core_g30878__7410(.AN (mcs4_core_n_24597), .B
       (mcs4_core_n_24925), .Y (mcs4_core_n_24540));
  AND2X1 mcs4_core_g30879__6417(.A (mcs4_core_n_24636), .B
       (mcs4_core_data_pad[1]), .Y (mcs4_core_n_24541));
  NAND2BX2 mcs4_core_g30880__5477(.AN
       (mcs4_core_i4004_ip_board_row[0]), .B (mcs4_core_n_24626), .Y
       (mcs4_core_n_24543));
  AND2X1 mcs4_core_g30882__2398(.A (mcs4_core_n_24634), .B
       (mcs4_core_data_pad[1]), .Y (mcs4_core_n_24544));
  AND2X1 mcs4_core_g30883__5107(.A (mcs4_core_n_24628), .B
       (mcs4_core_n_25209), .Y (mcs4_core_n_24545));
  NAND2X2 mcs4_core_g30884__6260(.A (mcs4_core_clockgen_clockdiv[4]),
       .B (mcs4_core_n_24596), .Y (mcs4_core_n_24546));
  AND2X1 mcs4_core_g30885__4319(.A (mcs4_core_n_24604), .B
       (mcs4_core_n_24599), .Y (mcs4_core_n_24547));
  AND2X1 mcs4_core_g30886__8428(.A (mcs4_core_n_24600), .B
       (mcs4_core_n_24603), .Y (mcs4_core_n_24548));
  AND2X2 mcs4_core_g30887__5526(.A (mcs4_core_n_24709), .B
       (mcs4_core_n_24615), .Y (mcs4_core_n_24549));
  NOR2X2 mcs4_core_g30888__6783(.A (mcs4_core_n_24603), .B
       (mcs4_core_n_24599), .Y (mcs4_core_n_24550));
  INVX1 mcs4_core_g30890(.A (mcs4_core_n_24600), .Y
       (mcs4_core_n_24599));
  INVX1 mcs4_core_g30891(.A (mcs4_core_n_24604), .Y
       (mcs4_core_n_24603));
  ADDHX1 mcs4_core_g30892__3680(.A (n_1319), .B (mcs4_core_n_24858),
       .CO (mcs4_core_n_24606), .S (mcs4_core_n_24605));
  ADDHX1 mcs4_core_g30893__1617(.A (mcs4_core_shiftreg_cp_delay[2]), .B
       (mcs4_core_n_24862), .CO (mcs4_core_n_24609), .S
       (mcs4_core_n_24608));
  ADDHX1 mcs4_core_g30894__2802(.A
       (mcs4_core_i4004_ip_board_incr_in[0]), .B (n_1337), .CO
       (mcs4_core_n_24610), .S (mcs4_core_n_24594));
  ADDHX1 mcs4_core_g30895__1705(.A (mcs4_core_n_26034), .B
       (mcs4_core_n_24854), .CO (mcs4_core_n_24596), .S
       (mcs4_core_n_24611));
  NOR2X1 mcs4_core_g30901__5122(.A (mcs4_core_n_24661), .B
       (mcs4_core_n_24921), .Y (mcs4_core_n_24615));
  OR2X1 mcs4_core_g30903__8246(.A (mcs4_core_n_26136), .B
       (mcs4_core_n_24706), .Y (mcs4_core_n_24597));
  NAND2X2 mcs4_core_g30905__7098(.A (mcs4_core_i4004_dc), .B
       (mcs4_core_n_24704), .Y (mcs4_core_n_24598));
  NAND2X2 mcs4_core_g30914__6131(.A (mcs4_core_i4004_sp_board_row[1]),
       .B (mcs4_core_n_24705), .Y (mcs4_core_n_24600));
  AND2X2 mcs4_core_g30915__1881(.A (mcs4_core_n_24921), .B
       (mcs4_core_n_24709), .Y (mcs4_core_n_24601));
  NAND2X2 mcs4_core_g30919__5115(.A (mcs4_core_i4004_sp_board_row[0]),
       .B (mcs4_core_n_24705), .Y (mcs4_core_n_24604));
  NAND3X2 mcs4_core_g30922__7482(.A (mcs4_core_i4004_id_board_n_437),
       .B (mcs4_core_i4004_dc), .C (mcs4_core_n_24801), .Y
       (mcs4_core_n_24628));
  NAND2X1 mcs4_core_g30923__4733(.A (mcs4_core_n_26161), .B
       (mcs4_core_n_24740), .Y (mcs4_core_n_24630));
  NAND2X1 mcs4_core_g30924__6161(.A (mcs4_core_n_26161), .B
       (mcs4_core_n_24729), .Y (mcs4_core_n_24631));
  NAND2X1 mcs4_core_g30925__9315(.A (mcs4_core_n_26161), .B
       (mcs4_core_n_24731), .Y (mcs4_core_n_24632));
  NAND2X1 mcs4_core_g30926__9945(.A (mcs4_core_n_26161), .B
       (mcs4_core_n_24726), .Y (mcs4_core_n_24633));
  NOR2X1 mcs4_core_g30927__2883(.A (mcs4_core_data_pad[2]), .B
       (mcs4_core_n_24745), .Y (mcs4_core_n_24634));
  NOR2X1 mcs4_core_g30928__2346(.A (mcs4_core_data_pad[2]), .B
       (mcs4_core_n_24744), .Y (mcs4_core_n_24636));
  MX2X1 mcs4_core_g30929__1666(.A (mcs4_core_n_25687), .B
       (mcs4_core_n_26074), .S0 (mcs4_core_n_24804), .Y
       (mcs4_core_n_24637));
  MXI2X2 mcs4_core_g30930__7410(.A (n_54), .B
       (mcs4_core_ram_0_ram_sel), .S0 (mcs4_core_n_24804), .Y
       (mcs4_core_n_24639));
  OAI211X2 mcs4_core_g30931__6417(.A0 (mcs4_core_i4004_ope_n), .A1
       (mcs4_core_n_24783), .B0 (mcs4_core_i4004_id_board_n_41), .C0
       (mcs4_core_i4004_id_board_iac), .Y (mcs4_core_n_24641));
  AO22X1 mcs4_core_g30932__5477(.A0 (mcs4_core_data_pad[0]), .A1
       (mcs4_core_n_24800), .B0 (mcs4_core_rom_1_srcff), .B1
       (mcs4_core_n_25008), .Y (mcs4_core_n_24642));
  NOR2X1 mcs4_core_g30933__2398(.A (mcs4_core_i4004_alu_board_n0848),
       .B (mcs4_core_n_24735), .Y (mcs4_core_n_24644));
  NAND3X2 mcs4_core_g30934__5107(.A (mcs4_core_ram_0_reg_num[0]), .B
       (mcs4_core_n_24804), .C (mcs4_core_n_25718), .Y
       (mcs4_core_n_24645));
  OAI21X1 mcs4_core_g30935__6260(.A0 (mcs4_core_n_24768), .A1
       (mcs4_core_n_25025), .B0 (mcs4_core_i4004_x12), .Y
       (mcs4_core_n_24646));
  OAI2BB1X1 mcs4_core_g30936__4319(.A0N (mcs4_core_rom_1_extbusdrive),
       .A1N (mcs4_core_n_26185), .B0 (mcs4_core_n_24751), .Y
       (mcs4_core_n_24648));
  AOI21X1 mcs4_core_g30937__8428(.A0 (mcs4_core_i4004_id_board_n_43),
       .A1 (mcs4_core_n_24909), .B0 (mcs4_core_n_24711), .Y
       (mcs4_core_n_24650));
  OAI2BB1X1 mcs4_core_g30938__5526(.A0N
       (mcs4_core_i4004_sp_board_reg_rfsh[0]), .A1N
       (mcs4_core_n_24923), .B0 (mcs4_core_n_24749), .Y
       (mcs4_core_n_24651));
  OAI2BB1X1 mcs4_core_g30939__6783(.A0N
       (mcs4_core_i4004_sp_board_reg_rfsh[2]), .A1N
       (mcs4_core_n_24923), .B0 (mcs4_core_n_24742), .Y
       (mcs4_core_n_24652));
  AOI21X1 mcs4_core_g30940__3680(.A0 (mcs4_core_rom_1_chipsel), .A1
       (mcs4_core_n_25204), .B0 (mcs4_core_n_24728), .Y
       (mcs4_core_n_24654));
  OAI21X1 mcs4_core_g30941__1617(.A0 (mcs4_core_data_pad[0]), .A1
       (mcs4_core_n_24799), .B0 (mcs4_core_n_24936), .Y
       (mcs4_core_n_24655));
  OAI2BB1X1 mcs4_core_g30942__2802(.A0N
       (mcs4_core_i4004_sp_board_reg_rfsh[1]), .A1N
       (mcs4_core_n_24923), .B0 (mcs4_core_n_24746), .Y
       (mcs4_core_n_24656));
  AOI21X1 mcs4_core_g30943__1705(.A0 (mcs4_core_i4004_x22), .A1
       (mcs4_core_n_24768), .B0 (mcs4_core_n_24944), .Y
       (mcs4_core_n_24657));
  OR3X1 mcs4_core_g30944__5122(.A (mcs4_core_ram_0_opa[3]), .B
       (mcs4_core_n_26072), .C (mcs4_core_n_24831), .Y
       (mcs4_core_n_24625));
  AND2X1 mcs4_core_g30945__8246(.A (mcs4_core_n_24737), .B
       (mcs4_core_n_25727), .Y (mcs4_core_n_24626));
  MX2X1 mcs4_core_g30946__7098(.A (mcs4_core_n_25217), .B
       (mcs4_core_n_25743), .S0 (mcs4_core_n_24804), .Y
       (mcs4_core_n_24627));
  AND2X1 mcs4_core_g30947__6131(.A (mcs4_core_n_24752), .B
       (mcs4_core_n_26198), .Y (mcs4_core_n_24660));
  NAND2X1 mcs4_core_g30952__1881(.A (mcs4_core_i4004_x22), .B
       (mcs4_core_n_24769), .Y (mcs4_core_n_24682));
  NOR2X1 mcs4_core_g30953__5115(.A (mcs4_core_i4004_alu_board_cy), .B
       (mcs4_core_n_24803), .Y (mcs4_core_n_24684));
  NOR2BX1 mcs4_core_g30954__7482(.AN (mcs4_core_n_24861), .B
       (mcs4_core_n_24770), .Y (mcs4_core_n_24687));
  NOR2BX2 mcs4_core_g30959__4733(.AN (mcs4_core_n_24766), .B
       (mcs4_core_i4004_x31_clk2), .Y (mcs4_core_n_24661));
  OR2X4 mcs4_core_g30971__6161(.A (mcs4_core_n_26136), .B
       (mcs4_core_n_24763), .Y (mcs4_core_n_24662));
  OR2X2 mcs4_core_g30973__9315(.A (mcs4_core_i4004_sp_board_row[2]), .B
       (mcs4_core_n_24767), .Y (mcs4_core_n_24670));
  OR2X4 mcs4_core_g30974__9945(.A (mcs4_core_n_26136), .B
       (mcs4_core_n_24761), .Y (mcs4_core_n_24674));
  INVX1 mcs4_core_g30976(.A (mcs4_core_n_24706), .Y
       (mcs4_core_n_24705));
  INVX1 mcs4_core_g30977(.A (mcs4_core_n_24708), .Y
       (mcs4_core_n_24709));
  INVX2 mcs4_core_g30978(.A (mcs4_core_n_24712), .Y
       (mcs4_core_n_24711));
  CLKXOR2X1 mcs4_core_g30979__2883(.A
       (mcs4_core_i4004_id_board_opa[3]), .B (mcs4_core_n_24988), .Y
       (mcs4_core_n_24725));
  MXI2X2 mcs4_core_g30980__2346(.A (mcs4_core_i4004_alu_board_tmp[0]),
       .B (n_90), .S0 (mcs4_core_n_24931), .Y (mcs4_core_n_24726));
  NOR2X1 mcs4_core_g30981__1666(.A (mcs4_core_data_pad[1]), .B
       (mcs4_core_n_24828), .Y (mcs4_core_n_24728));
  MXI2X2 mcs4_core_g30982__7410(.A (mcs4_core_i4004_alu_board_tmp[2]),
       .B (n_84), .S0 (mcs4_core_n_24931), .Y (mcs4_core_n_24729));
  MXI2X2 mcs4_core_g30983__6417(.A (mcs4_core_i4004_alu_board_tmp[3]),
       .B (n_96), .S0 (mcs4_core_n_24931), .Y (mcs4_core_n_24731));
  NOR2X1 mcs4_core_g30984__5477(.A (mcs4_core_shiftreg_cp_delay[0]), .B
       (mcs4_core_n_24770), .Y (mcs4_core_n_24733));
  NOR2X1 mcs4_core_g30985__2398(.A (mcs4_core_n_24840), .B (poc_pad_w),
       .Y (mcs4_core_n_24734));
  NAND3BX2 mcs4_core_g30986__5107(.AN
       (mcs4_core_i4004_alu_board_n0846), .B (mcs4_core_n_24917), .C
       (mcs4_core_i4004_alu_board_n_201), .Y (mcs4_core_n_24735));
  NOR2X1 mcs4_core_g30987__6260(.A (mcs4_core_i4004_x12), .B
       (mcs4_core_n_24805), .Y (mcs4_core_n_24736));
  AOI21X1 mcs4_core_g30988__4319(.A0 (mcs4_core_i4004_dc), .A1
       (mcs4_core_n_24930), .B0 (mcs4_core_i4004_ip_board_n_344), .Y
       (mcs4_core_n_24737));
  MXI2X2 mcs4_core_g30990__8428(.A (mcs4_core_i4004_alu_board_tmp[1]),
       .B (n_78), .S0 (mcs4_core_n_24931), .Y (mcs4_core_n_24740));
  OA22X1 mcs4_core_g30991__5526(.A0 (mcs4_core_n_26136), .A1
       (mcs4_core_n_24926), .B0 (mcs4_core_n_25016), .B1
       (mcs4_core_n_25671), .Y (mcs4_core_n_24742));
  OR2X1 mcs4_core_g30992__6783(.A (mcs4_core_n_24818), .B
       (mcs4_core_data_pad[0]), .Y (mcs4_core_n_24744));
  OR2X1 mcs4_core_g30993__3680(.A (mcs4_core_n_24811), .B
       (mcs4_core_data_pad[0]), .Y (mcs4_core_n_24745));
  OA22X1 mcs4_core_g30994__1617(.A0 (mcs4_core_n_26090), .A1
       (mcs4_core_n_24926), .B0 (mcs4_core_n_25016), .B1
       (mcs4_core_n_26104), .Y (mcs4_core_n_24746));
  OA22X1 mcs4_core_g30995__2802(.A0 (mcs4_core_n_26066), .A1
       (mcs4_core_n_24926), .B0 (mcs4_core_n_25016), .B1
       (mcs4_core_n_25673), .Y (mcs4_core_n_24749));
  OAI2BB1X1 mcs4_core_g30996__1705(.A0N (mcs4_core_n_24948), .A1N
       (mcs4_core_n_25041), .B0 (mcs4_core_n_25718), .Y
       (mcs4_core_n_24751));
  NOR4X2 mcs4_core_g30997__5122(.A (mcs4_core_ram_0_opa[2]), .B
       (mcs4_core_ram_0_opa[1]), .C (mcs4_core_ram_0_opa[3]), .D
       (mcs4_core_n_25022), .Y (mcs4_core_n_24752));
  AND2X1 mcs4_core_g30998__8246(.A (mcs4_core_n_24768), .B
       (mcs4_core_n_15466), .Y (mcs4_core_n_24704));
  AND3X1 mcs4_core_g30999__7098(.A (mcs4_core_i4004_x12), .B
       (mcs4_core_n_15466), .C (mcs4_core_n_24930), .Y
       (mcs4_core_n_24706));
  AND2X1 mcs4_core_g31000__6131(.A (mcs4_core_n_24779), .B
       (mcs4_core_i4004_id_board_opa[0]), .Y (mcs4_core_n_24707));
  AND2X2 mcs4_core_g31001__1881(.A (mcs4_core_n_25677), .B (n_52), .Y
       (mcs4_core_n_24708));
  AND3X2 mcs4_core_g31002__5115(.A (mcs4_core_n_15462), .B
       (mcs4_core_n_24913), .C (mcs4_core_n_24931), .Y
       (mcs4_core_n_24710));
  AND2X1 mcs4_core_g31003__7482(.A (mcs4_core_n_24786), .B
       (mcs4_core_n_26161), .Y (mcs4_core_n_24712));
  OR2X4 mcs4_core_g31004__4733(.A (mcs4_core_n_26136), .B
       (mcs4_core_n_24765), .Y (mcs4_core_n_24713));
  NOR2X4 mcs4_core_g31005__6161(.A (mcs4_core_i4004_sp_board_row[2]),
       .B (mcs4_core_n_24763), .Y (mcs4_core_n_24717));
  OR2X2 mcs4_core_g31006__9315(.A (mcs4_core_n_26136), .B
       (mcs4_core_n_24767), .Y (mcs4_core_n_24721));
  INVX2 mcs4_core_g31009(.A (mcs4_core_n_24772), .Y
       (mcs4_core_n_24773));
  AND4X1 mcs4_core_g31014__9945(.A (mcs4_core_i4004_id_board_opa[3]),
       .B (mcs4_core_n_15462), .C (mcs4_core_n_25317), .D
       (mcs4_core_n_25677), .Y (mcs4_core_n_24779));
  AOI211X2 mcs4_core_g31015__2883(.A0 (mcs4_core_n_25720), .A1
       (mcs4_core_n_25210), .B0 (mcs4_core_i4004_id_board_opr[0]), .C0
       (mcs4_core_i4004_id_board_n_305), .Y (mcs4_core_n_24782));
  NOR2X1 mcs4_core_g31016__2346(.A (mcs4_core_n_24915), .B
       (mcs4_core_n_25067), .Y (mcs4_core_n_24783));
  NOR2X1 mcs4_core_g31018__1666(.A (mcs4_core_n_24927), .B
       (mcs4_core_n_24912), .Y (mcs4_core_n_24786));
  NAND2X2 mcs4_core_g31019__7410(.A (mcs4_core_n_26090), .B
       (mcs4_core_n_24916), .Y (mcs4_core_n_24761));
  AND2X1 mcs4_core_g31022__6417(.A (mcs4_core_n_24854), .B
       (mcs4_core_clockgen_clockdiv[2]), .Y (mcs4_core_n_24790));
  NOR2X1 mcs4_core_g31023__5477(.A (mcs4_core_n_25038), .B
       (mcs4_core_n_24929), .Y (mcs4_core_n_24792));
  AND2X1 mcs4_core_g31024__2398(.A (mcs4_core_n_24925), .B
       (mcs4_core_n_25047), .Y (mcs4_core_n_24762));
  OR2X1 mcs4_core_g31025__5107(.A (mcs4_core_n_26090), .B
       (mcs4_core_n_24918), .Y (mcs4_core_n_24763));
  NAND2X2 mcs4_core_g31026__6260(.A (mcs4_core_i4004_sp_board_row[1]),
       .B (mcs4_core_n_24916), .Y (mcs4_core_n_24765));
  AND2X1 mcs4_core_g31027__4319(.A (mcs4_core_n_24913), .B
       (mcs4_core_i4004_id_board_opa[1]), .Y (mcs4_core_n_24766));
  OR2X1 mcs4_core_g31028__8428(.A (mcs4_core_i4004_sp_board_row[1]), .B
       (mcs4_core_n_24918), .Y (mcs4_core_n_24767));
  NAND2BX2 mcs4_core_g31029__5526(.AN (mcs4_core_n_24930), .B
       (mcs4_core_i4004_id_board_n_332), .Y (mcs4_core_n_24768));
  AND2X1 mcs4_core_g31030__6783(.A (mcs4_core_n_24930), .B
       (mcs4_core_n_26158), .Y (mcs4_core_n_24769));
  OR2X2 mcs4_core_g31031__3680(.A (mcs4_core_n_25038), .B
       (mcs4_core_n_24928), .Y (mcs4_core_n_24770));
  AND2X2 mcs4_core_g31032__1617(.A (mcs4_core_n_26181), .B
       (mcs4_core_n_24945), .Y (mcs4_core_n_24772));
  AND2X4 mcs4_core_g31033__2802(.A (mcs4_core_n_26198), .B
       (mcs4_core_n_24928), .Y (mcs4_core_n_24774));
  INVX1 mcs4_core_g31034(.A (mcs4_core_n_24800), .Y
       (mcs4_core_n_24799));
  INVX1 mcs4_core_g31035(.A (mcs4_core_n_24803), .Y
       (mcs4_core_n_24802));
  OR3X1 mcs4_core_g31036__1705(.A (mcs4_core_i4004_a22), .B
       (mcs4_core_i4004_a12), .C (mcs4_core_n_25023), .Y
       (mcs4_core_n_24805));
  MX2X1 mcs4_core_g31037__5122(.A (io_pad_w[3]), .B
       (mcs4_core_data_pad[3]), .S0 (mcs4_core_n_25013), .Y
       (mcs4_core_n_24808));
  MX2X1 mcs4_core_g31038__8246(.A (io_pad_w[2]), .B
       (mcs4_core_data_pad[2]), .S0 (mcs4_core_n_25013), .Y
       (mcs4_core_n_24809));
  NAND3BX2 mcs4_core_g31039__7098(.AN (mcs4_core_n_25037), .B
       (mcs4_core_rom_1_srcff), .C (mcs4_core_cmrom_pad), .Y
       (mcs4_core_n_24811));
  OAI2BB1X1 mcs4_core_g31040__6131(.A0N (io_pad_w[2]), .A1N
       (mcs4_core_n_25039), .B0 (mcs4_core_n_25065), .Y
       (mcs4_core_n_24813));
  OAI2BB1X1 mcs4_core_g31041__1881(.A0N (io_pad_w[3]), .A1N
       (mcs4_core_n_25039), .B0 (mcs4_core_n_25203), .Y
       (mcs4_core_n_24815));
  NAND3BX2 mcs4_core_g31042__5115(.AN (mcs4_core_n_25037), .B
       (mcs4_core_rom_0_srcff), .C (mcs4_core_cmrom_pad), .Y
       (mcs4_core_n_24818));
  OAI21X1 mcs4_core_g31043__7482(.A0 (mcs4_core_i4004_id_board_n_119),
       .A1 (mcs4_core_i4004_ope_n), .B0 (mcs4_core_n_24911), .Y
       (mcs4_core_n_24821));
  OAI2BB1X1 mcs4_core_g31044__4733(.A0N (io_pad_w[6]), .A1N
       (mcs4_core_n_25042), .B0 (mcs4_core_n_25065), .Y
       (mcs4_core_n_24823));
  OAI2BB1X1 mcs4_core_g31045__6161(.A0N (io_pad_w[7]), .A1N
       (mcs4_core_n_25042), .B0 (mcs4_core_n_25203), .Y
       (mcs4_core_n_24825));
  NAND2BX1 mcs4_core_g31046__9315(.AN (mcs4_core_n_24942), .B
       (mcs4_core_data_pad[0]), .Y (mcs4_core_n_24828));
  MX2X1 mcs4_core_g31047__9945(.A (io_pad_w[6]), .B
       (mcs4_core_data_pad[2]), .S0 (mcs4_core_n_25012), .Y
       (mcs4_core_n_24829));
  NAND2BX1 mcs4_core_g31048__2883(.AN (mcs4_core_n_24949), .B
       (mcs4_core_ram_0_io), .Y (mcs4_core_n_24831));
  OAI21X1 mcs4_core_g31049__2346(.A0
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave), .A1
       (mcs4_core_n_25716), .B0 (mcs4_core_n_24941), .Y
       (mcs4_core_n_24833));
  MX2X1 mcs4_core_g31050__1666(.A (io_pad_w[7]), .B
       (mcs4_core_data_pad[3]), .S0 (mcs4_core_n_25012), .Y
       (mcs4_core_n_24834));
  OAI21X1 mcs4_core_g31051__7410(.A0
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .A1
       (mcs4_core_n_25716), .B0 (mcs4_core_n_24939), .Y
       (mcs4_core_n_24837));
  MX2X1 mcs4_core_g31052__6417(.A (mcs4_core_n_25034), .B
       (mcs4_core_n_26051), .S0 (mcs4_core_n_25218), .Y
       (mcs4_core_n_24840));
  AO22X1 mcs4_core_g31053__5477(.A0 (mcs4_core_n_25219), .A1
       (mcs4_core_n_25147), .B0 (mcs4_core_ram_0_opa[0]), .B1
       (mcs4_core_n_25010), .Y (mcs4_core_n_24841));
  AO22X1 mcs4_core_g31054__2398(.A0 (mcs4_core_data_pad[1]), .A1
       (mcs4_core_n_25007), .B0 (mcs4_core_ram_0_opa[1]), .B1
       (mcs4_core_n_25010), .Y (mcs4_core_n_24843));
  AO22X1 mcs4_core_g31055__5107(.A0 (mcs4_core_data_pad[2]), .A1
       (mcs4_core_n_25007), .B0 (mcs4_core_ram_0_opa[2]), .B1
       (mcs4_core_n_25010), .Y (mcs4_core_n_24845));
  AO22X1 mcs4_core_g31056__6260(.A0 (mcs4_core_data_pad[3]), .A1
       (mcs4_core_n_25007), .B0 (mcs4_core_ram_0_opa[3]), .B1
       (mcs4_core_n_25010), .Y (mcs4_core_n_24847));
  AND3X1 mcs4_core_g31057__4319(.A (mcs4_core_n_25009), .B
       (mcs4_core_n_25687), .C (n_54), .Y (mcs4_core_n_24800));
  OAI21X4 mcs4_core_g31058__8428(.A0 (mcs4_core_n_15458), .A1
       (mcs4_core_i4004_id_board_n_341), .B0 (mcs4_core_n_24917), .Y
       (mcs4_core_n_24801));
  OR2X1 mcs4_core_g31059__5526(.A (mcs4_core_n_24924), .B
       (mcs4_core_n_25308), .Y (mcs4_core_n_24803));
  OR3X2 mcs4_core_g31060__6783(.A (mcs4_core_n_26072), .B
       (mcs4_core_n_16025), .C (mcs4_core_n_25034), .Y
       (mcs4_core_n_24804));
  ADDHX1 mcs4_core_g31061__3680(.A (mcs4_core_clockgen_clockdiv[1]), .B
       (mcs4_core_clockgen_clockdiv[0]), .CO (mcs4_core_n_24854), .S
       (mcs4_core_n_24855));
  ADDHX1 mcs4_core_g31062__1617(.A (n_1318), .B
       (mcs4_core_ram_0_rfsh_addr[0]), .CO (mcs4_core_n_24858), .S
       (mcs4_core_n_24857));
  ADDHX1 mcs4_core_g31063__2802(.A (mcs4_core_shiftreg_cp_delay[1]), .B
       (mcs4_core_shiftreg_cp_delay[0]), .CO (mcs4_core_n_24862), .S
       (mcs4_core_n_24861));
  INVX1 mcs4_core_g31125(.A (mcs4_core_n_24910), .Y
       (mcs4_core_n_24909));
  INVX1 mcs4_core_g31126(.A (mcs4_core_n_24912), .Y
       (mcs4_core_n_24911));
  INVX1 mcs4_core_g31128(.A (mcs4_core_n_24920), .Y
       (mcs4_core_n_24919));
  INVX1 mcs4_core_g31130(.A (mcs4_core_n_24929), .Y
       (mcs4_core_n_24928));
  NAND2X1 mcs4_core_g31131__1705(.A (mcs4_core_rom_0_srcff), .B
       (mcs4_core_n_25008), .Y (mcs4_core_n_24936));
  OA22X1 mcs4_core_g31132__5122(.A0 (mcs4_core_n_25632), .A1
       (mcs4_core_n_25211), .B0 (mcs4_core_n_25720), .B1
       (mcs4_core_n_25311), .Y (mcs4_core_n_24939));
  OA22X1 mcs4_core_g31133__8246(.A0 (mcs4_core_n_26110), .A1
       (mcs4_core_n_25211), .B0 (mcs4_core_n_25720), .B1
       (mcs4_core_n_25315), .Y (mcs4_core_n_24941));
  NAND3BX2 mcs4_core_g31134__7098(.AN (mcs4_core_n_25204), .B
       (mcs4_core_cmrom_pad), .C (n_54), .Y (mcs4_core_n_24942));
  AND3XL mcs4_core_g31135__6131(.A (mcs4_core_i4004_x12), .B
       (mcs4_core_i4004_id_board_opa[0]), .C (mcs4_core_n_25206), .Y
       (mcs4_core_n_24944));
  OAI21X1 mcs4_core_g31136__1881(.A0 (mcs4_core_n_25683), .A1
       (mcs4_core_n_25209), .B0 (mcs4_core_n_25681), .Y
       (mcs4_core_n_24945));
  OR2X1 mcs4_core_g31137__5115(.A (mcs4_core_n_26198), .B
       (mcs4_core_n_25043), .Y (mcs4_core_n_24948));
  OAI21X1 mcs4_core_g31138__7482(.A0 (mcs4_core_ram_0_opa[2]), .A1
       (mcs4_core_n_25192), .B0 (mcs4_core_ram_0_ram_sel), .Y
       (mcs4_core_n_24949));
  OAI2BB1X1 mcs4_core_g31139__4733(.A0N (mcs4_core_i4004_x12), .A1N
       (mcs4_core_n_25189), .B0 (mcs4_core_n_25068), .Y
       (mcs4_core_n_24950));
  NAND2BX1 mcs4_core_g31140__6161(.AN (mcs4_core_n_25039), .B
       (mcs4_core_n_25202), .Y (mcs4_core_n_24952));
  NAND2X1 mcs4_core_g31141(.A (mcs4_core_n_25202), .B
       (mcs4_core_n_25041), .Y (mcs4_core_n_24953));
  NAND2X1 mcs4_core_g31142(.A (mcs4_core_n_25205), .B
       (mcs4_core_n_25041), .Y (mcs4_core_n_24956));
  NAND2BX1 mcs4_core_g31143(.AN (mcs4_core_n_25039), .B
       (mcs4_core_n_25205), .Y (mcs4_core_n_24957));
  AND4X1 mcs4_core_g31146(.A (mcs4_core_i4004_id_board_opa[1]), .B
       (mcs4_core_n_15471), .C (mcs4_core_n_15466), .D
       (mcs4_core_n_25677), .Y (mcs4_core_n_24910));
  AND4X1 mcs4_core_g31153(.A (mcs4_core_i4004_id_board_opa[1]), .B
       (mcs4_core_i4004_id_board_opa[0]), .C (mcs4_core_n_15056), .D
       (mcs4_core_n_25677), .Y (mcs4_core_n_24912));
  AND3X1 mcs4_core_g31155(.A (mcs4_core_n_15466), .B
       (mcs4_core_n_25063), .C (mcs4_core_n_25677), .Y
       (mcs4_core_n_24913));
  AND3X1 mcs4_core_g31156(.A (mcs4_core_n_15462), .B
       (mcs4_core_i4004_id_board_opa[0]), .C (mcs4_core_n_25063), .Y
       (mcs4_core_n_24915));
  NOR2X2 mcs4_core_g31161(.A (mcs4_core_i4004_sp_board_row[0]), .B
       (mcs4_core_n_25035), .Y (mcs4_core_n_24916));
  OR3X1 mcs4_core_g31164(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_n_15458), .C (mcs4_core_n_25207), .Y
       (mcs4_core_n_24917));
  OR2X1 mcs4_core_g31166(.A (mcs4_core_n_26066), .B
       (mcs4_core_n_25035), .Y (mcs4_core_n_24918));
  AND2X1 mcs4_core_g31169(.A (mcs4_core_n_25051), .B
       (mcs4_core_n_26158), .Y (mcs4_core_n_24920));
  AND2X1 mcs4_core_g31171(.A (mcs4_core_n_25046), .B
       (mcs4_core_n_15466), .Y (mcs4_core_n_24988));
  NOR2X2 mcs4_core_g31172(.A (mcs4_core_n_25036), .B
       (mcs4_core_data_dir), .Y (mcs4_core_n_24921));
  AND2X1 mcs4_core_g31173(.A (mcs4_core_n_25016), .B
       (mcs4_core_n_25064), .Y (mcs4_core_n_24923));
  AO21X1 mcs4_core_g31174(.A0 (mcs4_core_n_15458), .A1
       (mcs4_core_n_25066), .B0 (mcs4_core_n_25309), .Y
       (mcs4_core_n_24924));
  OR2X1 mcs4_core_g31176(.A (mcs4_core_i4004_poc), .B
       (mcs4_core_n_25054), .Y (mcs4_core_n_24925));
  OR2X1 mcs4_core_g31177(.A (mcs4_core_n_25064), .B
       (mcs4_core_n_25017), .Y (mcs4_core_n_24926));
  AO22X1 mcs4_core_g31178(.A0 (mcs4_core_i4004_id_board_opr[0]), .A1
       (mcs4_core_n_25066), .B0 (mcs4_core_n_25590), .B1
       (mcs4_core_n_25067), .Y (mcs4_core_n_24927));
  OR2X1 mcs4_core_g31181(.A (mcs4_core_n_25639), .B
       (mcs4_core_n_25018), .Y (mcs4_core_n_24929));
  AND3X1 mcs4_core_g31183(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (mcs4_core_i4004_id_board_opr[0]), .C (mcs4_core_n_25208), .Y
       (mcs4_core_n_24930));
  CLKMX2X2 mcs4_core_g31190(.A (n_55), .B (mcs4_core_n_25191), .S0
       (mcs4_core_n_25195), .Y (mcs4_core_n_24931));
  AND2X2 mcs4_core_g31191(.A (mcs4_core_n_26161), .B
       (mcs4_core_n_25056), .Y (mcs4_core_n_24932));
  INVX1 mcs4_core_g31192(.A (mcs4_core_n_25009), .Y
       (mcs4_core_n_25008));
  INVX1 mcs4_core_g31193(.A (mcs4_core_n_25016), .Y
       (mcs4_core_n_25017));
  NAND3BX2 mcs4_core_g31194(.AN (mcs4_core_shiftreg_cp_delay[1]), .B
       (mcs4_core_shiftreg_cp_delay[3]), .C
       (mcs4_core_shiftreg_cp_delay[2]), .Y (mcs4_core_n_25018));
  NAND3BX2 mcs4_core_g31195(.AN (mcs4_core_ram_0_n_12353), .B
       (mcs4_core_ram_0_io), .C (mcs4_core_ram_0_opa[0]), .Y
       (mcs4_core_n_25022));
  NAND2X1 mcs4_core_g31196(.A (mcs4_core_n_25210), .B
       (mcs4_core_n_25068), .Y (mcs4_core_n_25023));
  AND2X1 mcs4_core_g31198(.A (mcs4_core_n_25206), .B
       (mcs4_core_n_15466), .Y (mcs4_core_n_25025));
  NAND2X1 mcs4_core_g31199(.A (mcs4_core_i4004_a12), .B
       (mcs4_core_n_25220), .Y (mcs4_core_n_25027));
  AND2X1 mcs4_core_g31200(.A (mcs4_core_n_25718), .B
       (mcs4_core_n_25219), .Y (mcs4_core_n_25007));
  AND2X1 mcs4_core_g31201(.A (mcs4_core_cmrom_pad), .B
       (mcs4_core_n_25069), .Y (mcs4_core_n_25009));
  AND2X1 mcs4_core_g31202(.A (mcs4_core_n_25718), .B
       (mcs4_core_n_25218), .Y (mcs4_core_n_25010));
  AND2X1 mcs4_core_g31203(.A (mcs4_core_n_25069), .B
       (mcs4_core_rom_1_n_208), .Y (mcs4_core_n_25012));
  AND2X1 mcs4_core_g31204(.A (mcs4_core_n_25069), .B
       (mcs4_core_rom_0_n_201), .Y (mcs4_core_n_25013));
  OR2X2 mcs4_core_g31205(.A (mcs4_core_n_26161), .B
       (mcs4_core_n_25221), .Y (mcs4_core_n_25014));
  OR2X2 mcs4_core_g31207(.A (mcs4_core_n_25693), .B
       (mcs4_core_n_25221), .Y (mcs4_core_n_25016));
  INVX1 mcs4_core_g31208(.A (mcs4_core_n_25041), .Y
       (mcs4_core_n_25042));
  OAI21X1 mcs4_core_g31209(.A0 (mcs4_core_rom_1_m11), .A1
       (mcs4_core_rom_1_m21), .B0 (mcs4_core_rom_1_chipsel), .Y
       (mcs4_core_n_25043));
  XNOR2X1 mcs4_core_g31210(.A (mcs4_core_n_25716), .B
       (mcs4_core_n_26158), .Y (mcs4_core_n_25045));
  AOI22X2 mcs4_core_g31211(.A0 (mcs4_core_i4004_id_board_opa[2]), .A1
       (mcs4_core_i4004_acc_0), .B0 (mcs4_core_i4004_id_board_opa[1]),
       .B1 (mcs4_core_i4004_cy_1), .Y (mcs4_core_n_25046));
  OAI2BB1X1 mcs4_core_g31212(.A0N (mcs4_core_n_25693), .A1N
       (mcs4_core_n_25691), .B0 (mcs4_core_n_25220), .Y
       (mcs4_core_n_25047));
  AOI21X1 mcs4_core_g31213(.A0 (mcs4_core_i4004_id_board_n_341), .A1
       (mcs4_core_i4004_id_board_n_356), .B0 (mcs4_core_n_25716), .Y
       (mcs4_core_n_25051));
  OAI2BB1X1 mcs4_core_g31215(.A0N (mcs4_core_n_25720), .A1N
       (mcs4_core_n_25681), .B0 (mcs4_core_n_25220), .Y
       (mcs4_core_n_25054));
  AOI21X1 mcs4_core_g31216(.A0 (mcs4_core_i4004_tio_board_n_108), .A1
       (mcs4_core_n_25727), .B0 (mcs4_core_i4004_m22), .Y
       (mcs4_core_n_25056));
  OR4X1 mcs4_core_g31217(.A (mcs4_core_n_25750), .B
       (mcs4_core_n_25959), .C (mcs4_core_n_25473), .D
       (mcs4_core_i4004_com_n), .Y (mcs4_core_n_25034));
  AO21X1 mcs4_core_g31218(.A0 (mcs4_core_n_26134), .A1
       (mcs4_core_n_26161), .B0 (mcs4_core_n_25221), .Y
       (mcs4_core_n_25035));
  MX2X1 mcs4_core_g31219(.A (mcs4_core_n_26134), .B
       (mcs4_core_i4004_x31_clk2), .S0 (mcs4_core_i4004_id_board_n_36),
       .Y (mcs4_core_n_25036));
  OR3X1 mcs4_core_g31220(.A (mcs4_core_rom_1_a12), .B
       (mcs4_core_n_26037), .C (mcs4_core_n_16025), .Y
       (mcs4_core_n_25037));
  XNOR2X1 mcs4_core_g31221(.A (mcs4_core_shiftreg_cp_delayed), .B
       (mcs4_core_n_26198), .Y (mcs4_core_n_25038));
  AND3X1 mcs4_core_g31222(.A (mcs4_core_rom_0_x21), .B
       (mcs4_core_rom_0_n_200), .C (mcs4_core_n_26189), .Y
       (mcs4_core_n_25039));
  OR2X1 mcs4_core_g31223(.A (mcs4_core_n_25312), .B
       (mcs4_core_n_26198), .Y (mcs4_core_n_25041));
  INVX1 mcs4_core_g31227(.A (mcs4_core_n_25147), .Y
       (mcs4_core_n_25187));
  NAND2X1 mcs4_core_g31228(.A (mcs4_core_n_15456), .B
       (mcs4_core_i4004_id_board_n_36), .Y (mcs4_core_n_25189));
  NOR2X1 mcs4_core_g31229(.A (mcs4_core_n_25683), .B
       (mcs4_core_n_16025), .Y (mcs4_core_n_25191));
  NOR2X1 mcs4_core_g31230(.A (mcs4_core_ram_0_opa[1]), .B
       (mcs4_core_ram_0_opa[0]), .Y (mcs4_core_n_25192));
  NOR2X2 mcs4_core_g31232(.A (mcs4_core_i4004_id_board_opa[3]), .B
       (mcs4_core_n_15471), .Y (mcs4_core_n_25063));
  AND2X1 mcs4_core_g31233(.A (mcs4_core_n_26158), .B
       (mcs4_core_i4004_a22), .Y (mcs4_core_n_25064));
  NAND2XL mcs4_core_g31234(.A (mcs4_core_data_out[2]), .B
       (mcs4_core_n_26190), .Y (mcs4_core_n_25065));
  NOR2X2 mcs4_core_g31235(.A (mcs4_core_i4004_id_board_opr[1]), .B
       (n_36), .Y (mcs4_core_n_25066));
  NOR2X2 mcs4_core_g31236(.A (mcs4_core_n_15464), .B
       (mcs4_core_i4004_id_board_n_403), .Y (mcs4_core_n_25067));
  NAND2X1 mcs4_core_g31237(.A (mcs4_core_n_15456), .B
       (mcs4_core_i4004_id_board_n_408), .Y (mcs4_core_n_25195));
  AND2X1 mcs4_core_g31238(.A (mcs4_core_n_26161), .B
       (mcs4_core_n_25681), .Y (mcs4_core_n_25068));
  AND2X1 mcs4_core_g31239(.A (mcs4_core_n_26181), .B
       (mcs4_core_rom_0_x22), .Y (mcs4_core_n_25069));
  OR2X4 mcs4_core_g31240(.A (mcs4_core_n_22412), .B
       (mcs4_core_ram_0_n_3559), .Y (mcs4_core_n_25070));
  OR2X4 mcs4_core_g31241(.A (mcs4_core_n_22412), .B
       (mcs4_core_ram_0_n_3561), .Y (mcs4_core_n_25074));
  OR2X4 mcs4_core_g31242(.A (mcs4_core_n_22412), .B
       (mcs4_core_ram_0_n_3563), .Y (mcs4_core_n_25078));
  OR2X4 mcs4_core_g31243(.A (mcs4_core_n_22412), .B
       (mcs4_core_ram_0_n_3562), .Y (mcs4_core_n_25082));
  OR2X2 mcs4_core_g31244(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3562), .Y (mcs4_core_n_25086));
  OR2X2 mcs4_core_g31245(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3561), .Y (mcs4_core_n_25090));
  OR2X2 mcs4_core_g31246(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3566), .Y (mcs4_core_n_25094));
  OR2X2 mcs4_core_g31247(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3486), .Y (mcs4_core_n_25098));
  OR2X2 mcs4_core_g31248(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3559), .Y (mcs4_core_n_25102));
  AND2X1 mcs4_core_g31249(.A (mcs4_core_n_25718), .B
       (mcs4_core_data_pad[1]), .Y (mcs4_core_n_25106));
  AND2X4 mcs4_core_g31250(.A (mcs4_core_data_pad[0]), .B
       (mcs4_core_n_25718), .Y (mcs4_core_n_25147));
  INVX1 mcs4_core_g31251(.A (mcs4_core_n_25208), .Y
       (mcs4_core_n_25207));
  INVX1 mcs4_core_g31252(.A (n_54), .Y (mcs4_core_n_25217));
  INVX1 mcs4_core_g31253(.A (mcs4_core_n_25218), .Y
       (mcs4_core_n_25219));
  INVX1 mcs4_core_g31254(.A (mcs4_core_n_25220), .Y
       (mcs4_core_n_25221));
  NAND2X1 mcs4_core_g31259(.A (mcs4_core_i4004_id_board_n_46), .B
       (mcs4_core_i4004_id_board_tcc), .Y (mcs4_core_n_25308));
  NOR2X1 mcs4_core_g31260(.A (mcs4_core_i4004_id_board_n_386), .B
       (mcs4_core_i4004_id_board_n_408), .Y (mcs4_core_n_25309));
  NAND2X1 mcs4_core_g31261(.A (mcs4_core_n_26106), .B
       (mcs4_core_n_25716), .Y (mcs4_core_n_25311));
  NAND2X1 mcs4_core_g31262(.A (mcs4_core_rom_0_x21), .B
       (mcs4_core_rom_1_n_207), .Y (mcs4_core_n_25312));
  NOR2X1 mcs4_core_g31263(.A (mcs4_core_i4004_a12), .B
       (mcs4_core_n_15456), .Y (mcs4_core_n_25314));
  NAND2X1 mcs4_core_g31264(.A (mcs4_core_n_25613), .B
       (mcs4_core_n_25716), .Y (mcs4_core_n_25315));
  NOR2X1 mcs4_core_g31265(.A (mcs4_core_n_15471), .B
       (mcs4_core_i4004_x21_clk2), .Y (mcs4_core_n_25317));
  NAND2XL mcs4_core_g31266(.A (mcs4_core_data_out[0]), .B
       (mcs4_core_n_26190), .Y (mcs4_core_n_25202));
  NAND2XL mcs4_core_g31267(.A (mcs4_core_data_out[3]), .B
       (mcs4_core_n_26190), .Y (mcs4_core_n_25203));
  NAND2X2 mcs4_core_g31268(.A (mcs4_core_rom_1_a32), .B
       (mcs4_core_clk2_pad), .Y (mcs4_core_n_25204));
  NAND2XL mcs4_core_g31269(.A (mcs4_core_data_out[1]), .B
       (mcs4_core_n_26190), .Y (mcs4_core_n_25205));
  NAND2X2 mcs4_core_g31270(.A (n_36), .B
       (mcs4_core_i4004_id_board_n_341), .Y (mcs4_core_n_25206));
  NOR2X2 mcs4_core_g31271(.A (mcs4_core_i4004_id_board_opr[2]), .B
       (mcs4_core_i4004_id_board_opr[3]), .Y (mcs4_core_n_25208));
  OR2X1 mcs4_core_g31272(.A (mcs4_core_n_26158), .B
       (mcs4_core_i4004_id_board_n_315), .Y (mcs4_core_n_25209));
  AND2X1 mcs4_core_g31273(.A (mcs4_core_n_25683), .B
       (mcs4_core_n_25693), .Y (mcs4_core_n_25210));
  OR2X1 mcs4_core_g31274(.A (mcs4_core_i4004_x32), .B
       (mcs4_core_i4004_x12), .Y (mcs4_core_n_25211));
  OR2X1 mcs4_core_g31275(.A (mcs4_core_n_25641), .B
       (mcs4_core_n_26189), .Y (mcs4_core_n_25212));
  NOR2X2 mcs4_core_g31276(.A (clear_pad_w), .B (poc_pad_w), .Y
       (mcs4_core_n_25214));
  OR2X1 mcs4_core_g31278(.A (mcs4_core_n_25714), .B
       (mcs4_core_n_26189), .Y (mcs4_core_n_25218));
  AND2X2 mcs4_core_g31279(.A (mcs4_core_clk2_pad), .B
       (mcs4_core_n_26158), .Y (mcs4_core_n_25220));
  OR2X2 mcs4_core_g31280(.A (mcs4_core_ram_0_ram_addr[3]), .B
       (mcs4_core_ram_0_n_3563), .Y (mcs4_core_n_25222));
  AND2X1 mcs4_core_g31281(.A (mcs4_core_n_25718), .B
       (mcs4_core_data_pad[2]), .Y (mcs4_core_n_25226));
  AND2X1 mcs4_core_g31282(.A (mcs4_core_n_25718), .B
       (mcs4_core_data_pad[3]), .Y (mcs4_core_n_25267));
  INVX1 mcs4_core_g31283(.A (mcs4_core_i4004_id_board_n_439), .Y
       (mcs4_core_n_25459));
  INVX1 mcs4_core_g31286(.A (mcs4_core_i4004_id_board_n_408), .Y
       (mcs4_core_n_25590));
  INVX1 mcs4_core_g31290(.A
       (mcs4_core_i4004_ip_board_addr_ptr_1_slave), .Y
       (mcs4_core_n_25609));
  INVX1 mcs4_core_g31292(.A
       (mcs4_core_i4004_ip_board_addr_rfsh_1_slave), .Y
       (mcs4_core_n_25613));
  INVX1 mcs4_core_g31313(.A
       (mcs4_core_i4004_ip_board_addr_ptr_0_slave), .Y
       (mcs4_core_n_25669));
  INVX1 mcs4_core_g31316(.A (mcs4_core_i4004_sp_board_reg_rfsh[1]), .Y
       (mcs4_core_n_25675));
  INVX2 mcs4_core_g31317(.A (mcs4_core_i4004_ope_n), .Y
       (mcs4_core_n_25677));
  INVX1 mcs4_core_g31318(.A (mcs4_core_i4004_sp_board_reg_rfsh[0]), .Y
       (mcs4_core_n_25679));
  INVX2 mcs4_core_g31320(.A (mcs4_core_i4004_x22), .Y
       (mcs4_core_n_25683));
  INVX2 mcs4_core_g31321(.A (mcs4_core_ram_0_ram_addr[0]), .Y
       (mcs4_core_n_22406));
  INVX1 mcs4_core_g31322(.A (mcs4_core_data_pad[1]), .Y
       (mcs4_core_n_25687));
  INVX1 mcs4_core_g31329(.A (mcs4_core_data_pad[3]), .Y
       (mcs4_core_n_25703));
  CLKINVX4 mcs4_core_g31334(.A (poc_pad_w), .Y (mcs4_core_n_25718));
  BUFX4 mcs4_core_g31336(.A (mcs4_core_n_25727), .Y
       (mcs4_core_n_25721));
  BUFX3 mcs4_core_g31339(.A (mcs4_core_n_25727), .Y
       (mcs4_core_n_25732));
  BUFX4 mcs4_core_g31343(.A (mcs4_core_clk1_pad), .Y
       (mcs4_core_n_25727));
  INVX1 mcs4_core_g31348(.A (mcs4_core_i4004_id_board_n_315), .Y
       (mcs4_core_n_25796));
  INVX1 mcs4_core_g31349(.A (mcs4_core_i4004_id_board_tcc), .Y
       (mcs4_core_n_25819));
  INVX1 mcs4_core_g31351(.A (mcs4_core_i4004_id_board_n_436), .Y
       (mcs4_core_n_26003));
  INVX1 mcs4_core_g31358(.A (mcs4_core_rom_0_m22), .Y
       (mcs4_core_n_26037));
  INVX1 mcs4_core_g31359(.A (mcs4_core_i4004_sp_board_reg_rfsh[2]), .Y
       (mcs4_core_n_26041));
  INVX2 mcs4_core_g31372(.A (mcs4_core_i4004_id_board_opa[2]), .Y
       (mcs4_core_n_15471));
  INVX1 mcs4_core_g31383(.A
       (mcs4_core_i4004_ip_board_addr_rfsh_0_slave), .Y
       (mcs4_core_n_26106));
  INVX2 mcs4_core_g31387(.A (mcs4_core_i4004_id_board_opr[0]), .Y
       (mcs4_core_n_15458));
  CLKINVX4 mcs4_core_g31423(.A (mcs4_core_n_26189), .Y
       (mcs4_core_n_26185));
  CLKINVX12 mcs4_core_g31425(.A (mcs4_core_n_26189), .Y
       (mcs4_core_n_26190));
  CLKINVX4 mcs4_core_g31431(.A (mcs4_core_n_26185), .Y
       (mcs4_core_n_26204));
  CLKINVX4 mcs4_core_g31438(.A (mcs4_core_n_26189), .Y
       (mcs4_core_n_26198));
  CLKINVX4 mcs4_core_g31440(.A (mcs4_core_n_26181), .Y
       (mcs4_core_n_26189));
  INVX3 mcs4_core_g31444(.A (mcs4_core_n_16025), .Y
       (mcs4_core_n_26181));
  INVX3 mcs4_core_g31448(.A (mcs4_core_clk2_pad), .Y
       (mcs4_core_n_16025));
  BUFX6 g31451(.A (1'b0), .Y (mcs4_core_data_out[2]));
  BUFX6 g31452(.A (1'b0), .Y (mcs4_core_data_out[0]));
  BUFX6 g31453(.A (1'b0), .Y (mcs4_core_data_out[3]));
  BUFX6 g31454(.A (1'b0), .Y (mcs4_core_data_out[1]));
  BUFX6 g31455(.A (1'b0), .Y (mcs4_core_data_out[2]));
  BUFX6 g31456(.A (1'b0), .Y (mcs4_core_data_out[0]));
  BUFX6 g31457(.A (1'b0), .Y (mcs4_core_data_out[3]));
  BUFX6 g31458(.A (1'b0), .Y (mcs4_core_data_out[1]));
  BUFX6 g31459(.A (mcs4_core_n_15022), .Y (mcs4_core_data_dir));
  DFFX1 \mcs4_core_ram_0_char_num_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_n_24243), .Q (mcs4_core_ram_0_char_num[3]), .QN
       (mcs4_core_n_15067));
  DFFX1 \mcs4_core_ram_0_char_num_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24245), .Q (mcs4_core_ram_0_char_num[2]), .QN
       (mcs4_core_n_15069));
  DFFX2 \mcs4_core_ram_0_reg_num_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24574), .Q (mcs4_core_ram_0_reg_num[0]), .QN
       (mcs4_core_n_22448));
  DFFX1 mcs4_core_i4004_alu_board_n0550_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24304), .Q (mcs4_core_i4004_alu_board_n_359), .QN
       (mcs4_core_n_16020));
  EDFFX2 \mcs4_core_i4004_alu_board_acc_out_reg[3] (.CK (sysclk_w), .D
       (mcs4_core_i4004_alu_board_acc[3]), .E (mcs4_core_i4004_x12), .Q
       (mcs4_core_i4004_alu_board_acc_out[3]), .QN (mcs4_core_n_16022));
  DFFX1 mcs4_core_i4004_alu_board_n0749_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24464), .Q (mcs4_core_i4004_alu_board_n_361), .QN
       (mcs4_core_n_25473));
  DFFX1 mcs4_core_i4004_alu_board_cy_reg(.CK (sysclk_w), .D
       (mcs4_core_n_23617), .Q (mcs4_core_i4004_alu_board_cy), .QN
       (mcs4_core_n_25620));
  DFFX2 \mcs4_core_i4004_ip_board_row_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24837), .Q (mcs4_core_i4004_ip_board_row[0]), .QN
       (mcs4_core_n_25632));
  EDFFX2 mcs4_core_i4004_tio_board_L_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24950), .E (mcs4_core_n_26185), .Q
       (mcs4_core_i4004_tio_board_L), .QN (mcs4_core_n_25634));
  DFFX1 \mcs4_core_shiftreg_cp_delay_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24733), .Q (mcs4_core_shiftreg_cp_delay[0]), .QN
       (mcs4_core_n_25639));
  EDFFX2 mcs4_core_rom_0_timing_recovery_a12_reg(.CK (sysclk_w), .D
       (mcs4_core_rom_0_timing_recovery_a_53), .E (mcs4_core_n_25732),
       .Q (mcs4_core_rom_1_a12), .QN (mcs4_core_n_25641));
  EDFFX2 mcs4_core_i4004_tio_board_timing_generator_a32_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_65), .E
       (mcs4_core_n_25732), .Q (mcs4_core_i4004_a32), .QN
       (mcs4_core_n_25681));
  EDFFX2 mcs4_core_i4004_tio_board_timing_generator_a22_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_64), .E
       (mcs4_core_n_25732), .Q (mcs4_core_i4004_a22), .QN
       (mcs4_core_n_25691));
  EDFFX2 mcs4_core_i4004_tio_board_timing_generator_m22_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_67), .E
       (mcs4_core_n_25732), .Q (mcs4_core_i4004_m22), .QN
       (mcs4_core_n_25693));
  DFFSX4 mcs4_core_i4004_tio_board_poc_reg(.SN (mcs4_core_n_25718), .CK
       (sysclk_w), .D (mcs4_core_n_25314), .Q (mcs4_core_i4004_poc),
       .QN (mcs4_core_n_15456));
  EDFFX2 mcs4_core_ram_0_timing_recovery_m22_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_m_57), .E (mcs4_core_n_25727),
       .Q (mcs4_core_ram_0_m22), .QN (mcs4_core_n_25714));
  EDFFX2 mcs4_core_i4004_tio_board_timing_generator_x32_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_70), .E
       (mcs4_core_n_25721), .Q (mcs4_core_i4004_x32), .QN
       (mcs4_core_n_25716));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_x12_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_x_68), .E
       (mcs4_core_n_25721), .Q (mcs4_core_i4004_x12), .QN
       (mcs4_core_n_25720));
  DFFX1 mcs4_core_ram_0_src_ram_sel_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24469), .Q (mcs4_core_ram_0_src_ram_sel), .QN
       (mcs4_core_n_25743));
  DFFX1 mcs4_core_i4004_alu_board_n0751_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24466), .Q (mcs4_core_i4004_alu_board_n_363), .QN
       (mcs4_core_n_25750));
  DFFX1 mcs4_core_i4004_alu_board_n0750_reg(.CK (sysclk_w), .D
       (mcs4_core_n_24465), .Q (mcs4_core_i4004_alu_board_n_362), .QN
       (mcs4_core_n_25959));
  DFFX1 \mcs4_core_clockgen_clockdiv_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24344), .Q (mcs4_core_clockgen_clockdiv[2]), .QN
       (mcs4_core_n_26034));
  DFFX1 mcs4_core_ram_0_io_reg(.CK (sysclk_w), .D (mcs4_core_n_24734),
       .Q (mcs4_core_ram_0_io), .QN (mcs4_core_n_26051));
  DFFX1 \mcs4_core_i4004_sp_board_row_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_n_24651), .Q (mcs4_core_i4004_sp_board_row[0]), .QN
       (mcs4_core_n_26066));
  EDFFX2 \mcs4_core_ram_0_rfsh_addr_reg[0] (.CK (sysclk_w), .D
       (mcs4_core_ram_0_rfsh_next[0]), .E (mcs4_core_ram_0_m12), .Q
       (mcs4_core_ram_0_rfsh_addr[0]), .QN (mcs4_core_n_26069));
  EDFFX2 mcs4_core_ram_0_timing_recovery_x22_reg(.CK (sysclk_w), .D
       (mcs4_core_ram_0_timing_recovery_x_59), .E (mcs4_core_n_25732),
       .Q (mcs4_core_ram_0_x22), .QN (mcs4_core_n_26072));
  DFFX2 \mcs4_core_ram_0_reg_num_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24561), .Q (mcs4_core_ram_0_reg_num[1]), .QN
       (mcs4_core_n_26074));
  DFFX1 \mcs4_core_i4004_sp_board_row_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24656), .Q (mcs4_core_i4004_sp_board_row[1]), .QN
       (mcs4_core_n_26090));
  DFFX2 \mcs4_core_i4004_ip_board_row_reg[1] (.CK (sysclk_w), .D
       (mcs4_core_n_24833), .Q (mcs4_core_i4004_ip_board_row[1]), .QN
       (mcs4_core_n_26110));
  EDFFX2 mcs4_core_i4004_tio_board_timing_generator_a12_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_a_63), .E
       (mcs4_core_n_25732), .Q (mcs4_core_i4004_a12), .QN
       (mcs4_core_n_26134));
  DFFX2 \mcs4_core_i4004_sp_board_row_reg[2] (.CK (sysclk_w), .D
       (mcs4_core_n_24652), .Q (mcs4_core_i4004_sp_board_row[2]), .QN
       (mcs4_core_n_26136));
  EDFFX2 mcs4_core_i4004_id_board_n0343_reg(.CK (sysclk_w), .D
       (mcs4_core_n_25459), .E (mcs4_core_n_25721), .Q
       (mcs4_core_i4004_dc), .QN (mcs4_core_n_26158));
  EDFFX4 \mcs4_core_i4004_id_board_opa_reg[0] (.CK (sysclk_w), .D
       (n_90), .E (mcs4_core_n_25017), .Q
       (mcs4_core_i4004_id_board_opa[0]), .QN (mcs4_core_n_15466));
  EDFFX4 mcs4_core_i4004_tio_board_timing_generator_m12_reg(.CK
       (sysclk_w), .D
       (mcs4_core_i4004_tio_board_timing_generator_m_66), .E
       (mcs4_core_n_25727), .Q (mcs4_core_i4004_m12), .QN
       (mcs4_core_n_26161));
  NAND2BX4 g2(.AN (mcs4_core_i4004_id_board_opr[2]), .B
       (mcs4_core_i4004_id_board_opr[3]), .Y (n_36));
  NOR2BX2 g31528(.AN (mcs4_core_n_22393), .B (mcs4_core_n_22418), .Y
       (n_37));
  NOR2BX2 g31529(.AN (mcs4_core_n_22397), .B (mcs4_core_ram_0_n_3486),
       .Y (n_38));
  NAND2BX2 g31530(.AN (mcs4_core_n_15931), .B
       (mcs4_core_i4004_alu_board_n0403), .Y (n_39));
  NOR2BX4 g31533(.AN (mcs4_core_n_15974), .B (mcs4_core_n_15982), .Y
       (n_42));
  NOR2BX4 g31535(.AN (mcs4_core_n_24197), .B (mcs4_core_n_23856), .Y
       (n_44));
  NAND2BX4 g31538(.AN (mcs4_core_n_24299), .B (mcs4_core_n_24509), .Y
       (n_47));
  NOR2BX4 g31539(.AN (mcs4_core_n_24550), .B (mcs4_core_n_24303), .Y
       (n_48));
  NOR2BX1 g31540(.AN (mcs4_core_n_24596), .B
       (mcs4_core_clockgen_clockdiv[4]), .Y (n_49));
  NOR2BX4 g31541(.AN (mcs4_core_n_26136), .B (mcs4_core_n_24761), .Y
       (n_50));
  NOR2BX4 g31542(.AN (mcs4_core_n_26136), .B (mcs4_core_n_24765), .Y
       (n_51));
  NOR2BX1 g31543(.AN (mcs4_core_n_24915), .B
       (mcs4_core_i4004_x31_clk2), .Y (n_52));
  NOR2BX4 g31544(.AN (mcs4_core_n_24661), .B (mcs4_core_n_24921), .Y
       (n_53));
  NOR2BX4 g31545(.AN (mcs4_core_n_25703), .B (mcs4_core_data_pad[2]),
       .Y (n_54));
  NOR2BX1 g31546(.AN (mcs4_core_clk1_pad), .B
       (mcs4_core_i4004_x21_clk2), .Y (n_55));
  AND3X4 g31547(.A (mcs4_core_i4004_id_board_n_36), .B
       (mcs4_core_i4004_id_board_n_41), .C (mcs4_core_n_15414), .Y
       (n_56));
  AND3X4 g31548(.A (mcs4_core_n_21889), .B (mcs4_core_n_21959), .C
       (mcs4_core_n_21956), .Y (n_57));
  AOI22X2 g31549(.A0 (mcs4_core_i4004_cy_1), .A1 (mcs4_core_n_15932),
       .B0 (mcs4_core_n_15874), .B1 (mcs4_core_i4004_alu_board_n0846),
       .Y (n_58));
  AOI222X2 g31550(.A0 (\mcs4_core_i4004_ip_board_dram_array[3] [7]),
       .A1 (mcs4_core_n_23833), .B0
       (\mcs4_core_i4004_ip_board_dram_array[1] [7]), .B1
       (mcs4_core_n_23819), .C0 (mcs4_core_n_23396), .C1
       (mcs4_core_n_24198), .Y (n_59));
  AOI222X2 g31551(.A0 (mcs4_core_n_24331), .A1 (mcs4_core_n_24198), .B0
       (\mcs4_core_i4004_ip_board_dram_array[2] [5]), .B1 (n_44), .C0
       (\mcs4_core_i4004_ip_board_dram_array[3] [5]), .C1
       (mcs4_core_n_23833), .Y (n_60));
  NAND3BX2 g31552(.AN (mcs4_core_n_23882), .B (mcs4_core_n_23862), .C
       (mcs4_core_n_23613), .Y (n_61));
  NAND3BX2 g31553(.AN (mcs4_core_n_23886), .B (mcs4_core_n_23905), .C
       (mcs4_core_n_23610), .Y (n_62));
  NAND3BX2 g31554(.AN (mcs4_core_n_23875), .B (mcs4_core_n_23910), .C
       (mcs4_core_n_23611), .Y (n_63));
  AOI222X2 g31555(.A0 (\mcs4_core_i4004_ip_board_dram_array[0] [4]),
       .A1 (n_1323), .B0 (mcs4_core_i4004_ip_board_dram_temp[4]), .B1
       (mcs4_core_n_23861), .C0 (mcs4_core_n_24594), .C1
       (mcs4_core_n_24198), .Y (n_64));
  AOI2BB2X2 g31556(.A0N (mcs4_core_i4004_sp_board_din_n[2]), .A1N
       (mcs4_core_n_24337), .B0
       (\mcs4_core_i4004_sp_board_dram_array[7] [6]), .B1
       (mcs4_core_n_24182), .Y (n_65));
  AOI2BB2X2 g31557(.A0N (mcs4_core_i4004_sp_board_din_n[0]), .A1N
       (mcs4_core_n_24336), .B0
       (\mcs4_core_i4004_sp_board_dram_array[7] [0]), .B1
       (mcs4_core_n_24181), .Y (n_66));
  AOI2BB2X2 g31558(.A0N (mcs4_core_i4004_sp_board_din_n[2]), .A1N
       (mcs4_core_n_24336), .B0
       (\mcs4_core_i4004_sp_board_dram_array[7] [2]), .B1
       (mcs4_core_n_24181), .Y (n_67));
  AO21X2 g31559(.A0 (mcs4_core_n_24345), .A1 (mcs4_core_n_25727), .B0
       (mcs4_core_n_24175), .Y (n_68));
  AOI22X2 g31562(.A0 (mcs4_core_i4004_id_board_n_341), .A1
       (mcs4_core_n_24725), .B0 (mcs4_core_n_24644), .B1
       (mcs4_core_i4004_alu_board_n_189), .Y (n_71));
  AOI2BB2X2 g31563(.A0N (mcs4_core_n_24709), .A1N
       (mcs4_core_i4004_alu_board_n_189), .B0
       (mcs4_core_i4004_alu_board_n0848), .B1 (mcs4_core_n_24601), .Y
       (n_72));
  OAI31X4 g31565(.A0 (mcs4_core_i4004_tio_board_n_112), .A1
       (mcs4_core_i4004_tio_board_n_111), .A2 (mcs4_core_clk1_pad), .B0
       (mcs4_core_n_15944), .Y (n_74));
  AOI2BB1X1 g31566(.A0N (n_75), .A1N (mcs4_core_n_24782), .B0
       (mcs4_core_n_26189), .Y (n_76));
  NOR3BX2 g3(.AN (mcs4_core_i4004_m22), .B (mcs4_core_n_15458), .C
       (mcs4_core_n_25209), .Y (n_75));
  INVXL g31567(.A (mcs4_core_clockgen_clockdiv[0]), .Y
       (mcs4_core_n_24342));
  INVX1 drc_bufs31568(.A (mcs4_core_n_25673), .Y (n_78));
  INVX1 drc_bufs31569(.A (mcs4_core_i4004_data[1]), .Y
       (mcs4_core_n_25673));
  INVX1 drc_bufs31574(.A (mcs4_core_n_26104), .Y (n_84));
  INVX1 drc_bufs31575(.A (mcs4_core_i4004_data[2]), .Y
       (mcs4_core_n_26104));
  INVX1 drc_bufs31580(.A (mcs4_core_n_25655), .Y (n_90));
  INVX1 drc_bufs31581(.A (mcs4_core_i4004_data[0]), .Y
       (mcs4_core_n_25655));
  INVX1 drc_bufs31586(.A (mcs4_core_n_25671), .Y (n_96));
  INVX1 drc_bufs31587(.A (mcs4_core_i4004_data[3]), .Y
       (mcs4_core_n_25671));
  INVX1 drc_bufs31592(.A (n_103), .Y (n_102));
  INVX1 drc_bufs31593(.A (mcs4_core_n_23815), .Y (n_103));
  INVX3 drc_bufs31615(.A (n_1321), .Y (n_125));
  CLKBUFX2 drc31759(.A (mcs4_core_n_23840), .Y (n_292));
  CLKBUFX2 drc31763(.A (mcs4_core_n_23842), .Y (n_298));
  INVX1 drc_bufs31765(.A (n_303), .Y (n_302));
  INVX1 drc_bufs31766(.A (mcs4_core_n_24570), .Y (n_303));
  BUFX2 drc32053(.A (mcs4_core_n_23298), .Y (n_712));
  CLKBUFX2 drc32093(.A (mcs4_core_n_15815), .Y (n_193));
  CLKBUFX2 drc32109(.A (mcs4_core_n_23328), .Y (n_270));
  BUFX2 drc32127(.A (mcs4_core_n_23839), .Y (n_358));
  BUFX2 drc32135(.A (mcs4_core_n_24473), .Y (n_322));
  BUFX2 drc32139(.A (mcs4_core_n_24573), .Y (n_327));
  BUFX2 drc32143(.A (mcs4_core_n_24474), .Y (n_332));
  BUFX3 drc_buf_sp32179(.A (mcs4_core_n_25147), .Y (n_895));
  BUFX3 drc_buf_sp32180(.A (mcs4_core_n_25147), .Y (n_896));
  BUFX3 drc_buf_sp32181(.A (mcs4_core_n_25147), .Y (n_897));
  BUFX3 drc_buf_sp32182(.A (mcs4_core_n_25147), .Y (n_898));
  BUFX3 drc_buf_sp32183(.A (mcs4_core_n_25147), .Y (n_899));
  BUFX3 drc_buf_sp32184(.A (mcs4_core_n_25147), .Y (n_900));
  BUFX3 drc_buf_sp32185(.A (mcs4_core_n_25147), .Y (n_901));
  BUFX3 drc_buf_sp32186(.A (mcs4_core_n_25147), .Y (n_902));
  BUFX2 drc_buf_sp32229(.A (n_945), .Y (n_946));
  BUFX2 drc_buf_sp32230(.A (n_945), .Y (n_947));
  BUFX2 drc_buf_sp32231(.A (n_945), .Y (n_948));
  BUFX2 drc_buf_sp32232(.A (n_945), .Y (n_949));
  BUFX2 drc_buf_sp32233(.A (n_945), .Y (n_950));
  BUFX2 drc_buf_sp32234(.A (n_945), .Y (n_951));
  BUFX2 drc_buf_sp32235(.A (n_945), .Y (n_952));
  BUFX4 drc_buf_sp32236(.A (mcs4_core_n_25106), .Y (n_945));
  BUFX2 drc_buf_sp32278(.A (n_995), .Y (n_996));
  BUFX2 drc_buf_sp32279(.A (n_995), .Y (n_997));
  BUFX2 drc_buf_sp32280(.A (n_995), .Y (n_998));
  BUFX2 drc_buf_sp32281(.A (n_995), .Y (n_999));
  BUFX2 drc_buf_sp32282(.A (n_995), .Y (n_1000));
  BUFX2 drc_buf_sp32283(.A (n_995), .Y (n_1001));
  BUFX2 drc_buf_sp32284(.A (n_995), .Y (n_1002));
  BUFX4 drc_buf_sp32285(.A (mcs4_core_n_25226), .Y (n_995));
  BUFX2 drc_buf_sp32327(.A (n_1045), .Y (n_1046));
  BUFX2 drc_buf_sp32328(.A (n_1045), .Y (n_1047));
  BUFX2 drc_buf_sp32329(.A (n_1045), .Y (n_1048));
  BUFX2 drc_buf_sp32330(.A (n_1045), .Y (n_1049));
  BUFX2 drc_buf_sp32331(.A (n_1045), .Y (n_1050));
  BUFX2 drc_buf_sp32332(.A (n_1045), .Y (n_1051));
  BUFX2 drc_buf_sp32333(.A (n_1045), .Y (n_1052));
  BUFX4 drc_buf_sp32334(.A (mcs4_core_n_25267), .Y (n_1045));
  BUFX2 drc_buf_sp32358(.A (n_1077), .Y (n_1078));
  BUFX2 drc_buf_sp32359(.A (mcs4_core_n_25226), .Y (n_1077));
  BUFX8 drc_buf_sp32370(.A (mcs4_core_n_22236), .Y (n_1091));
  BUFX12 drc_buf_sp32382(.A (mcs4_core_n_22297), .Y (n_1104));
  BUFX2 drc_buf_sp32394(.A (n_1116), .Y (n_1117));
  BUFX2 drc_buf_sp32395(.A (mcs4_core_n_25106), .Y (n_1116));
  BUFX8 drc_buf_sp32406(.A (mcs4_core_n_22353), .Y (n_1130));
  BUFX8 drc_buf_sp32418(.A (mcs4_core_n_22345), .Y (n_1143));
  BUFX12 drc_buf_sp32430(.A (mcs4_core_n_22337), .Y (n_1156));
  BUFX12 drc_buf_sp32442(.A (mcs4_core_n_22329), .Y (n_1169));
  BUFX12 drc_buf_sp32454(.A (mcs4_core_n_22321), .Y (n_1182));
  BUFX12 drc_buf_sp32466(.A (mcs4_core_n_22313), .Y (n_1195));
  BUFX12 drc_buf_sp32478(.A (mcs4_core_n_22244), .Y (n_1208));
  BUFX8 drc_buf_sp32490(.A (mcs4_core_n_22220), .Y (n_1221));
  BUFX12 drc_buf_sp32502(.A (mcs4_core_n_22268), .Y (n_1234));
  BUFX12 drc_buf_sp32514(.A (mcs4_core_n_22260), .Y (n_1247));
  BUFX12 drc_buf_sp32526(.A (mcs4_core_n_22252), .Y (n_1260));
  BUFX2 drc_buf_sp32538(.A (n_1272), .Y (n_1273));
  BUFX2 drc_buf_sp32539(.A (mcs4_core_n_25267), .Y (n_1272));
  BUFX8 drc_buf_sp32550(.A (mcs4_core_n_22212), .Y (n_1286));
  BUFX12 drc_buf_sp32562(.A (mcs4_core_n_22228), .Y (n_1299));
  BUFX8 drc_buf_sp32574(.A (mcs4_core_n_22305), .Y (n_1312));
  SDFFQX1 \mcs4_core_ram_0_rfsh_addr_reg[1] (.CK (sysclk_w), .D
       (n_1318), .SI (mcs4_core_ram_0_rfsh_next[1]), .SE
       (mcs4_core_ram_0_m12), .Q (n_1318));
  SDFFQX1 \mcs4_core_ram_0_rfsh_addr_reg[2] (.CK (sysclk_w), .D
       (n_1319), .SI (mcs4_core_ram_0_rfsh_next[2]), .SE
       (mcs4_core_ram_0_m12), .Q (n_1319));
  SDFFQX1 \mcs4_core_ram_0_rfsh_addr_reg[3] (.CK (sysclk_w), .D
       (n_1320), .SI (mcs4_core_ram_0_rfsh_next[3]), .SE
       (mcs4_core_ram_0_m12), .Q (n_1320));
  OR2X4 g32586(.A (mcs4_core_n_24772), .B (mcs4_core_n_23856), .Y
       (n_1321));
  AOI21X2 g32587(.A0 (\mcs4_core_i4004_sp_board_dram_array[5] [5]), .A1
       (mcs4_core_n_24191), .B0 (mcs4_core_n_24005), .Y (n_1322));
  NOR2BX4 g32588(.AN (mcs4_core_n_23855), .B (mcs4_core_n_24198), .Y
       (n_1323));
  NOR2BX2 g32589(.AN (mcs4_core_i4004_ip_board_row[1]), .B
       (mcs4_core_n_23935), .Y (n_1324));
  NAND2BX2 g32590(.AN (mcs4_core_i4004_ip_board_row[0]), .B
       (mcs4_core_n_24175), .Y (n_1325));
  NAND3X2 g32591(.A (mcs4_core_n_22011), .B (mcs4_core_n_21941), .C
       (mcs4_core_n_21909), .Y (n_1326));
  NAND3X2 g32592(.A (mcs4_core_n_21993), .B (mcs4_core_n_21947), .C
       (mcs4_core_n_21911), .Y (n_1327));
  NAND3X2 g32593(.A (mcs4_core_n_22042), .B (mcs4_core_n_21946), .C
       (mcs4_core_n_21910), .Y (n_1328));
  NAND3X2 g32594(.A (n_67), .B (mcs4_core_n_23609), .C
       (mcs4_core_n_23900), .Y (n_1329));
  NAND3X2 g32595(.A (n_65), .B (mcs4_core_n_23612), .C
       (mcs4_core_n_23924), .Y (n_1330));
  AOI222X2 g32596(.A0 (mcs4_core_n_24772), .A1 (mcs4_core_n_23396), .B0
       (\mcs4_core_i4004_ip_board_dram_array[2] [11]), .B1 (n_125), .C0
       (\mcs4_core_i4004_ip_board_dram_array[3] [11]), .C1
       (mcs4_core_n_23835), .Y (n_1331));
  AOI222X2 g32597(.A0 (mcs4_core_n_24772), .A1 (mcs4_core_n_23932), .B0
       (\mcs4_core_i4004_ip_board_dram_array[0] [10]), .B1
       (mcs4_core_n_23824), .C0
       (\mcs4_core_i4004_ip_board_dram_array[2] [10]), .C1 (n_125), .Y
       (n_1332));
  OA21X2 g32598(.A0 (mcs4_core_i4004_a12), .A1 (mcs4_core_n_24360), .B0
       (mcs4_core_clk2_pad), .Y (n_1333));
  AOI22X2 g32599(.A0 (mcs4_core_i4004_cy_1), .A1 (mcs4_core_n_24708),
       .B0 (mcs4_core_n_24601), .B1 (mcs4_core_i4004_alu_board_n0846),
       .Y (n_1334));
  OAI21X4 g32600(.A0 (mcs4_core_i4004_ip_board_n_347), .A1
       (mcs4_core_clk2_pad), .B0 (n_42), .Y (n_1335));
  NAND2X1 g32601(.A (n_1336), .B (mcs4_core_n_26134), .Y (n_1337));
  OAI21X2 g32602(.A0 (mcs4_core_i4004_a22), .A1 (mcs4_core_i4004_a32),
       .B0 (mcs4_core_i4004_ip_board_carry_in), .Y (n_1336));
endmodule

