
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000485                       # Number of seconds simulated
sim_ticks                                   485006500                       # Number of ticks simulated
final_tick                                  485006500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199919                       # Simulator instruction rate (inst/s)
host_op_rate                                   201819                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               22193099                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658712                       # Number of bytes of host memory used
host_seconds                                    21.86                       # Real time elapsed on the host
sim_insts                                     4369013                       # Number of instructions simulated
sim_ops                                       4410542                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          40256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         342784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          70272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          79488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          69504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             613248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        40256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       368448                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          368448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            5356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1098                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data            1242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5757                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5757                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          83000949                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         706761662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           7521549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         144888780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           7521549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         163890587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           7521549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         143305296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1264411920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     83000949                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      7521549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      7521549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      7521549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105565596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       759676417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            759676417                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       759676417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         83000949                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        706761662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          7521549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        144888780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          7521549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        163890587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          7521549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        143305296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2024088337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9583                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5757                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9583                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5757                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 330880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  282432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  165376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  613312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               368448                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4413                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3142                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           14                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               235                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               77                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     485004000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9583                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5757                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          915                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    540.327869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   359.960292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   382.607176                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          163     17.81%     17.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          129     14.10%     31.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68      7.43%     39.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           89      9.73%     49.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           90      9.84%     58.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           45      4.92%     63.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           32      3.50%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           23      2.51%     69.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          276     30.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          915                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          157                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.522293                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.123435                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.530913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            147     93.63%     93.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            7      4.46%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            1      0.64%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.64%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.64%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           157                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.458599                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.434365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              124     78.98%     78.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.64%     79.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     16.56%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      3.18%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.64%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           157                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     47770500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               144708000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25850000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9239.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27989.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       682.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       340.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1264.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    759.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.27                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4440                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2392                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.47                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      31616.95                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3916080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2136750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                23423400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6564240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             31530720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            282109815                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             42339750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              392020755                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            811.624571                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     68119250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16120000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     398782000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2978640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1625250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16512600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               10180080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             31530720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            291270285                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             34304250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              388401825                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            804.132079                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     55209250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16120000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     411762750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  87482                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            85091                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2462                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               81982                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  81144                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.977824                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    780                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 324                       # Number of system calls
system.cpu0.numCycles                          970014                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1173245                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      87482                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             81924                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       909456                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   4997                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          471                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   321582                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  364                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            930257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.297188                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.295575                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  369155     39.68%     39.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  229905     24.71%     64.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   16778      1.80%     66.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  314419     33.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              930257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.090186                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.209513                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   36920                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               393257                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   470503                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                27407                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2170                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 921                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  348                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts               1181672                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 9833                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  2170                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   60087                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 107570                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9170                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   472477                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               278783                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               1173647                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 3062                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                 8923                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    21                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                255429                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            1505547                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              5817038                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1938480                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              1482163                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   23384                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               111                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           110                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    65807                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              275638                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              49091                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              250                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             105                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   1170391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                249                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  1165070                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued             1313                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          17881                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        50018                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            56                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       930257                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.252417                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.347760                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             430316     46.26%     46.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             125584     13.50%     59.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             119608     12.86%     72.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             218729     23.51%     96.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              36017      3.87%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         930257                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  31109     15.79%     15.79% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  5816      2.95%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                140739     71.44%     90.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                19327      9.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               637446     54.71%     54.71% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              204956     17.59%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.30% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     72.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     72.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.31% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.31% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              274290     23.54%     95.85% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              48375      4.15%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               1165070                       # Type of FU issued
system.cpu0.iq.rate                          1.201086                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     196991                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.169081                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           3458625                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          1188509                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      1158558                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               1362013                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              65                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         6093                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1195                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         2674                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2170                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    804                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                10619                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            1170657                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               275638                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               49091                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               107                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     8                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                10607                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          1201                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          993                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                2194                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              1160352                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               271765                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             4718                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           17                       # number of nop insts executed
system.cpu0.iew.exec_refs                      319949                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   82080                       # Number of branches executed
system.cpu0.iew.exec_stores                     48184                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.196222                       # Inst execution rate
system.cpu0.iew.wb_sent                       1158706                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      1158586                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   814883                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  1126982                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      1.194401                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.723067                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          12935                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2134                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       927581                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.242758                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.198463                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       538318     58.03%     58.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       167954     18.11%     76.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        72748      7.84%     83.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        47645      5.14%     89.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         7344      0.79%     89.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        22536      2.43%     92.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         5204      0.56%     92.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         3562      0.38%     93.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        62270      6.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       927581                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts             1123276                       # Number of instructions committed
system.cpu0.commit.committedOps               1152759                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        317441                       # Number of memory references committed
system.cpu0.commit.loads                       269545                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                     81496                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  1071774                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 295                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          630489     54.69%     54.69% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         204826     17.77%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         269545     23.38%     95.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         47896      4.15%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          1152759                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                62270                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     2030718                       # The number of ROB reads
system.cpu0.rob.rob_writes                    2334068                       # The number of ROB writes
system.cpu0.timesIdled                            470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          39757                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                    1123276                       # Number of Instructions Simulated
system.cpu0.committedOps                      1152759                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.863558                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.863558                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              1.158000                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        1.158000                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1896695                       # number of integer regfile reads
system.cpu0.int_regfile_writes                1016524                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      502                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  4291420                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  471592                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 322930                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             4327                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          927.754823                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             289464                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5351                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            54.095309                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         83917750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   927.754823                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.906011                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.906011                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          892                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           644122                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          644122                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       264472                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         264472                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        24866                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         24866                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       289338                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          289338                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       289340                       # number of overall hits
system.cpu0.dcache.overall_hits::total         289340                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         7056                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7056                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        22878                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        22878                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        29934                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         29934                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        29934                       # number of overall misses
system.cpu0.dcache.overall_misses::total        29934                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    245603005                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    245603005                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1234190715                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1234190715                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       209500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       209500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1479793720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1479793720                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1479793720                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1479793720                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       271528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       271528                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        47744                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        47744                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       319272                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       319272                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       319274                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       319274                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.025986                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.025986                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.479181                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.479181                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.093757                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.093757                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.093756                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.093756                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 34807.682115                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34807.682115                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 53946.617493                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 53946.617493                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        52375                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        52375                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 49435.214806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 49435.214806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 49435.214806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 49435.214806                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       239548                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2643                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    17.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.634885                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2776                       # number of writebacks
system.cpu0.dcache.writebacks::total             2776                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         5182                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5182                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        19389                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        19389                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        24571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        24571                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        24571                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        24571                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1874                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1874                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3489                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3489                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         5363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5363                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         5363                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5363                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     61190749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     61190749                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    167809010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    167809010                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       195000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    228999759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    228999759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    228999759                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    228999759                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.006902                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006902                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.073077                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073077                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016798                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.016798                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.016797                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.016797                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 32652.480790                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32652.480790                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 48096.592147                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48096.592147                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        48750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        48750                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 42699.936416                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 42699.936416                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 42699.936416                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 42699.936416                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              244                       # number of replacements
system.cpu0.icache.tags.tagsinuse          331.940379                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             320799                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           510.014308                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   331.940379                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.648321                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.648321                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           643783                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          643783                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       320799                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         320799                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       320799                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          320799                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       320799                       # number of overall hits
system.cpu0.icache.overall_hits::total         320799                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          778                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          778                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          778                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           778                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          778                       # number of overall misses
system.cpu0.icache.overall_misses::total          778                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43510489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     43510489                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     43510489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     43510489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     43510489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     43510489                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       321577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       321577                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       321577                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       321577                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       321577                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       321577                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002419                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002419                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002419                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002419                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002419                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002419                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55926.078406                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55926.078406                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55926.078406                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55926.078406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55926.078406                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55926.078406                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12787                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              163                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    78.447853                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          148                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          148                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          630                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          630                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          630                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          630                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     36107992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36107992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     36107992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36107992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     36107992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36107992                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.001959                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001959                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.001959                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001959                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.001959                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001959                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 57314.273016                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57314.273016                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 57314.273016                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57314.273016                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 57314.273016                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57314.273016                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  93512                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            92235                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             1320                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               80900                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  80807                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.885043                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    631                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          575570                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2791                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1125335                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      93512                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             81438                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       567391                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   2869                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   301793                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   43                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            571925                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.979214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.093378                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   39581      6.92%      6.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  229185     40.07%     46.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    6700      1.17%     48.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  296459     51.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              571925                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.162469                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.955166                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   20690                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                70839                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   458257                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                20733                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  1406                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 546                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts               1113528                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 5693                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  1406                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   38370                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  45126                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          4120                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   459451                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                23452                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               1108034                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                 1490                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                11845                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands            1514352                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              5458304                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         1808906                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps              1499405                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                   14936                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               116                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           116                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    51660                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              284740                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               5483                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              813                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             553                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   1106268                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                240                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  1103991                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              952                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          10692                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        32004                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       571925                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.930307                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.197652                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              92397     16.16%     16.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             122563     21.43%     37.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             121204     21.19%     58.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             204027     35.67%     94.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              31731      5.55%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         571925                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  35830     19.10%     19.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  5798      3.09%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                142226     75.81%     97.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3763      2.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               618164     55.99%     55.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              196611     17.81%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.80% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              283858     25.71%     99.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               5358      0.49%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               1103991                       # Type of FU issued
system.cpu1.iq.rate                          1.918083                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                     187617                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.169944                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           2968473                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          1117202                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      1098946                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               1291608                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              20                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         4775                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          269                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          111                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  1406                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     88                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            1106510                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               284740                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                5483                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               116                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          1151                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                1296                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              1100485                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               281611                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             3503                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                      286924                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   90283                       # Number of branches executed
system.cpu1.iew.exec_stores                      5313                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.911992                       # Inst execution rate
system.cpu1.iew.wb_sent                       1099078                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      1098946                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   810202                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  1078043                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.909318                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.751549                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           7006                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            237                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             1292                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       570431                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.921032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.515618                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       198372     34.78%     34.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       177229     31.07%     65.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        56887      9.97%     75.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        35192      6.17%     81.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         5438      0.95%     82.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        31523      5.53%     88.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         2285      0.40%     88.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1880      0.33%     89.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        61625     10.80%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       570431                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts             1091480                       # Number of instructions committed
system.cpu1.commit.committedOps               1095816                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        285179                       # Number of memory references committed
system.cpu1.commit.loads                       279965                       # Number of loads committed
system.cpu1.commit.membars                        121                       # Number of memory barriers committed
system.cpu1.commit.branches                     90201                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  1006188                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 347                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          614026     56.03%     56.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         196611     17.94%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.98% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         279965     25.55%     99.52% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          5214      0.48%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          1095816                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                61625                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     1610185                       # The number of ROB reads
system.cpu1.rob.rob_writes                    2207150                       # The number of ROB writes
system.cpu1.timesIdled                             40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3645                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      394443                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                    1091480                       # Number of Instructions Simulated
system.cpu1.committedOps                      1095816                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.527330                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.527330                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.896346                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.896346                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 1796949                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 969752                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  4142067                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  533157                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 292034                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    21                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             2764                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          351.051333                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             276385                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             3427                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            80.649256                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   351.051333                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.342824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.342824                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          663                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          582                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.647461                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           576819                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          576819                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       273187                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         273187                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         3193                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          3193                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data       276380                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          276380                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       276381                       # number of overall hits
system.cpu1.dcache.overall_hits::total         276381                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         8284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8284                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         2013                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2013                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            5                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        10297                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10297                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        10298                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10298                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data    123511208                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    123511208                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     58294248                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     58294248                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        98750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        98750                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    181805456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    181805456                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    181805456                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    181805456                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       281471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       281471                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         5206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         5206                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       286677                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       286677                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       286679                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       286679                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.029431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.029431                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.386669                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.386669                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.035918                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.035918                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035922                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035922                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14909.609850                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 14909.609850                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 28958.891207                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28958.891207                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        19750                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        19750                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17656.157716                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17656.157716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17654.443193                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17654.443193                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          160                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          160                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          995                       # number of writebacks
system.cpu1.dcache.writebacks::total              995                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         5845                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5845                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         1012                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1012                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         6857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6857                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         6857                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6857                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         2439                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         2439                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         1001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1001                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         3440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         3441                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3441                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     27517517                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     27517517                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     24130251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     24130251                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        98000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        98000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        83250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        83250                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     51647768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     51647768                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     51745768                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     51745768                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.008665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008665                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.192278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.192278                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.012000                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.012000                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012003                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012003                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11282.294793                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11282.294793                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24106.144855                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24106.144855                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        98000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        98000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data        16650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        16650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15013.886047                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15013.886047                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 15038.002906                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15038.002906                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           23.794644                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             301720                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          5293.333333                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    23.794644                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.046474                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.046474                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           603641                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          603641                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       301720                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         301720                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       301720                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          301720                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       301720                       # number of overall hits
system.cpu1.icache.overall_hits::total         301720                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           72                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           72                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           72                       # number of overall misses
system.cpu1.icache.overall_misses::total           72                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4441249                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4441249                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4441249                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4441249                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4441249                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4441249                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       301792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       301792                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       301792                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       301792                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       301792                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       301792                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000239                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000239                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000239                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000239                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000239                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000239                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 61684.013889                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61684.013889                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 61684.013889                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61684.013889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 61684.013889                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61684.013889                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1207                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.214286                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           57                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           57                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3677499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3677499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3677499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3677499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3677499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3677499                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 64517.526316                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64517.526316                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 64517.526316                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64517.526316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 64517.526316                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64517.526316                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  86829                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            85816                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             1288                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               77414                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  77320                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.878575                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    488                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          575017                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2678                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1097751                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      86829                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             77808                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       567292                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   2747                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   294434                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   48                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            571658                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.929762                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.124559                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   53429      9.35%      9.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  222667     38.95%     48.30% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    6189      1.08%     49.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  289373     50.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              571658                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.151002                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.909076                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   19876                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                83402                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   447097                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                19938                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  1345                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 426                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts               1087000                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 5429                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                  1345                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   37055                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  59383                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3059                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   448071                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                22745                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               1081337                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                 1510                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                11584                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands            1466524                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              5328735                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         1772785                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps              1452755                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                   13765                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                86                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            86                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    50015                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              281059                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               4939                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              608                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             408                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   1079490                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                179                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  1077430                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued             1038                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           9930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        29636                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       571658                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.884746                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.225628                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0             105235     18.41%     18.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             119519     20.91%     39.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             113674     19.88%     59.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             202361     35.40%     94.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              30865      5.40%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  4      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         571658                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  31370     17.20%     17.20% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  5911      3.24%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                141723     77.72%     98.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 3343      1.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               595926     55.31%     55.31% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              196611     18.25%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              280071     25.99%     99.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               4822      0.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               1077430                       # Type of FU issued
system.cpu2.iq.rate                          1.873736                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                     182347                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.169243                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           2909901                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          1089601                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      1072496                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               1259777                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              21                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         4676                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          253                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           82                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  1345                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     86                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            1079671                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               281059                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                4939                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                86                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect          1123                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          139                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                1262                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              1073879                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               277876                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             3549                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                      282659                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   84061                       # Number of branches executed
system.cpu2.iew.exec_stores                      4783                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.867560                       # Inst execution rate
system.cpu2.iew.wb_sent                       1072600                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      1072496                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   791172                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  1045336                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.865155                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.756859                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           6472                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            177                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             1260                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       570227                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.875988                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.513742                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       209925     36.81%     36.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       168168     29.49%     66.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        57431     10.07%     76.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        35928      6.30%     82.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         5296      0.93%     83.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        28119      4.93%     88.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         2016      0.35%     88.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1702      0.30%     89.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        61642     10.81%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       570227                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1066253                       # Number of instructions committed
system.cpu2.commit.committedOps               1069739                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        281069                       # Number of memory references committed
system.cpu2.commit.loads                       276383                       # Number of loads committed
system.cpu2.commit.membars                         91                       # Number of memory barriers committed
system.cpu2.commit.branches                     83983                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   986183                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 259                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          592059     55.35%     55.35% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         196611     18.38%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.73% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         276383     25.84%     99.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          4686      0.44%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          1069739                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                61642                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     1583730                       # The number of ROB reads
system.cpu2.rob.rob_writes                    2153867                       # The number of ROB writes
system.cpu2.timesIdled                             43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           3359                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      394996                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                    1066253                       # Number of Instructions Simulated
system.cpu2.committedOps                      1069739                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.539288                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.539288                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.854298                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.854298                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 1761186                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 958686                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  4051425                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  497121                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 287719                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    18                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             2735                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          348.358781                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             272352                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             3394                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.245138                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   348.358781                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.340194                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.340194                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          659                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          575                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.643555                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           568317                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          568317                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       269680                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         269680                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         2668                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2668                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data       272348                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          272348                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       272349                       # number of overall hits
system.cpu2.dcache.overall_hits::total         272349                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         8085                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8085                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         2011                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2011                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            1                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            4                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data        10096                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10096                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        10097                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10097                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data    162821231                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    162821231                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     58285000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     58285000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        48000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        48000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data    221106231                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    221106231                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data    221106231                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    221106231                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       277765                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       277765                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         4679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         4679                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       282444                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       282444                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       282446                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       282446                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.029107                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.029107                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.429793                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.429793                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.035745                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035745                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.035748                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035748                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 20138.680396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 20138.680396                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 28983.092989                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 28983.092989                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        12000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 21900.379457                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 21900.379457                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 21898.210459                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 21898.210459                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          156                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          992                       # number of writebacks
system.cpu2.dcache.writebacks::total              992                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         5678                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5678                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data         1011                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         1011                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         6689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6689                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         6689                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6689                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         2407                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         2407                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         1000                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         1000                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         3407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3407                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         3408                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3408                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     34526258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     34526258                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     24195000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     24195000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        50250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        50250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        36000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     58721258                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     58721258                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     58771508                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     58771508                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.008666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008666                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.213721                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.213721                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.012063                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012063                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012066                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012066                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14344.103864                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14344.103864                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        24195                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        24195                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        50250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        50250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 17235.473437                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 17235.473437                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 17245.160798                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 17245.160798                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           23.597037                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             294356                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          5164.140351                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    23.597037                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.046088                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.046088                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           588923                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          588923                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       294356                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         294356                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       294356                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          294356                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       294356                       # number of overall hits
system.cpu2.icache.overall_hits::total         294356                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           77                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           77                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            77                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           77                       # number of overall misses
system.cpu2.icache.overall_misses::total           77                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4544749                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4544749                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4544749                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4544749                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4544749                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4544749                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       294433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       294433                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       294433                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       294433                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       294433                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       294433                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000262                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000262                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000262                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000262                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000262                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000262                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 59022.714286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59022.714286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 59022.714286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59022.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 59022.714286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59022.714286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1251                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    89.357143                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           57                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           57                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           57                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      3664499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3664499                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      3664499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3664499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      3664499                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3664499                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 64289.456140                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64289.456140                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 64289.456140                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64289.456140                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 64289.456140                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64289.456140                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  93060                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            91814                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             1312                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               80903                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  80805                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.878867                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    612                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          574675                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2578                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1132740                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      93060                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             81417                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       566847                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   2849                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  34                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          194                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   303151                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            571119                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.994761                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.084635                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   35683      6.25%      6.25% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  230396     40.34%     46.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    6270      1.10%     47.69% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  298770     52.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              571119                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.161935                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.971097                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   17843                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                65158                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   469299                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                17425                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  1394                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 526                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts               1112155                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 6062                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                  1394                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   33399                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  42463                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          4028                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   469270                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                20565                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               1105128                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                 2566                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                10938                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands            1509283                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              5444912                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         1806343                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps              1492978                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                   16294                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               111                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           111                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    43931                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              283663                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               5423                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              784                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             534                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   1101989                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                229                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  1099173                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued             1016                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           9990                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        31754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       571119                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.924595                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.190957                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              94523     16.55%     16.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             120644     21.12%     37.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             113300     19.84%     57.51% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             218680     38.29%     95.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              23971      4.20%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         571119                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  30630     17.63%     17.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  6069      3.49%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.12% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                133592     76.89%     98.02% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 3446      1.98%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               614479     55.90%     55.90% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              196611     17.89%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.79% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              282797     25.73%     99.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               5286      0.48%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               1099173                       # Type of FU issued
system.cpu3.iq.rate                          1.912686                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                     173737                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.158062                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           2944215                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          1112211                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      1094806                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               1272910                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              19                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         4194                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          278                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          108                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  1394                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     83                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            1102221                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               283663                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                5423                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               111                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect          1147                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                1285                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              1096083                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               280844                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             3087                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      286083                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   89413                       # Number of branches executed
system.cpu3.iew.exec_stores                      5239                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.907309                       # Inst execution rate
system.cpu3.iew.wb_sent                       1094941                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      1094806                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   802567                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  1064614                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.905087                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.753857                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           6952                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            228                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             1282                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       569642                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.917394                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.501472                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       196679     34.53%     34.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       173404     30.44%     64.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        60343     10.59%     75.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        42397      7.44%     83.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         5151      0.90%     83.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        25657      4.50%     88.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         2118      0.37%     88.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1794      0.31%     89.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        62099     10.90%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       569642                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts             1088004                       # Number of instructions committed
system.cpu3.commit.committedOps               1092228                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        284614                       # Number of memory references committed
system.cpu3.commit.loads                       279469                       # Number of loads committed
system.cpu3.commit.membars                        117                       # Number of memory barriers committed
system.cpu3.commit.branches                     89341                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  1003440                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 335                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          611003     55.94%     55.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         196611     18.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         279469     25.59%     99.53% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          5145      0.47%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          1092228                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                62099                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     1605319                       # The number of ROB reads
system.cpu3.rob.rob_writes                    2199849                       # The number of ROB writes
system.cpu3.timesIdled                             42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           3556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      395338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                    1088004                       # Number of Instructions Simulated
system.cpu3.committedOps                      1092228                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.528192                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.528192                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.893251                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.893251                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 1790843                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 967770                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  4127346                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  528128                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 294100                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    12                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             2729                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          352.870561                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             275765                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3396                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            81.202886                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   352.870561                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.344600                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.344600                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          667                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          583                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.651367                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           575121                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          575121                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       272632                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         272632                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         3130                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3130                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            1                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data       275762                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          275762                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       275763                       # number of overall hits
system.cpu3.dcache.overall_hits::total         275763                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         8079                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8079                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         2009                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2009                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            1                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data        10088                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         10088                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        10089                       # number of overall misses
system.cpu3.dcache.overall_misses::total        10089                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    117881702                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    117881702                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     57048500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     57048500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        24500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        41499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        41499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    174930202                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    174930202                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    174930202                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    174930202                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       280711                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       280711                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         5139                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         5139                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       285850                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       285850                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       285852                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       285852                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.028780                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.028780                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.390932                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.390932                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.035291                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.035291                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.035294                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.035294                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 14591.125387                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14591.125387                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 28396.465903                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28396.465903                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        13833                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        13833                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 17340.424465                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 17340.424465                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 17338.705719                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 17338.705719                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          994                       # number of writebacks
system.cpu3.dcache.writebacks::total              994                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         5678                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5678                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data         1006                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1006                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         6684                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6684                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         6684                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6684                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         2401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1003                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1003                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         3404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         3405                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3405                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     26746770                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     26746770                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     23747500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     23747500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        53750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        53750                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        31001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        31001                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     50494270                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     50494270                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     50548020                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     50548020                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.008553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008553                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.195174                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.195174                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011908                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011908                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.011912                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.011912                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 11139.845898                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 11139.845898                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 23676.470588                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23676.470588                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data        53750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total        53750                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 10333.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 10333.666667                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 14833.804348                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 14833.804348                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 14845.233480                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 14845.233480                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           24.859931                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             303077                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5317.140351                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    24.859931                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.048555                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.048555                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           606357                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          606357                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       303077                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         303077                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       303077                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          303077                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       303077                       # number of overall hits
system.cpu3.icache.overall_hits::total         303077                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total           73                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      4824748                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4824748                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      4824748                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4824748                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      4824748                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4824748                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       303150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       303150                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       303150                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       303150                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       303150                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       303150                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000241                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000241                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 66092.438356                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 66092.438356                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 66092.438356                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 66092.438356                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 66092.438356                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 66092.438356                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1215                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    93.461538                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           57                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           57                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           57                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      3860000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3860000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      3860000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3860000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      3860000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3860000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000188                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000188                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000188                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000188                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000188                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 67719.298246                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 67719.298246                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 67719.298246                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 67719.298246                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 67719.298246                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 67719.298246                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                9939                       # Transaction distribution
system.membus.trans_dist::ReadResp               9938                       # Transaction distribution
system.membus.trans_dist::Writeback              5757                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              26                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6481                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6481                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        13517                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         5541                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port         5649                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port         5491                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        40256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       520448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port       133952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port       142976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port       133120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  981696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6849                       # Total snoops (count)
system.membus.snoop_fanout::samples             22203                       # Request fanout histogram
system.membus.snoop_fanout::mean                    7                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                   22203    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               7                       # Request fanout histogram
system.membus.snoop_fanout::max_value               7                       # Request fanout histogram
system.membus.snoop_fanout::total               22203                       # Request fanout histogram
system.membus.reqLayer0.occupancy            49638498                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              10.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3346000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy           27816237                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)
system.membus.respLayer5.occupancy             305250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy           17321482                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer9.occupancy             305750                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer10.occupancy          17187492                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             3.5                       # Layer utilization (%)
system.membus.respLayer13.occupancy            304749                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer14.occupancy          17128979                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
