Loading plugins phase: Elapsed time ==> 0s.175ms
Initializing data phase: Elapsed time ==> 2s.181ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -d CY8C5568AXI-060 -s C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: prj.M0246: information: PSoC 5LP provides many improvements over PSoC 5. Learn more about migrating to PSoC 5LP at www.cypress.com/go/PSoC5LP
 * PSoC_Datalogger ()

ADD: pft.M0028: warning: Clock Warning: (uart_IntClock's accuracy range '923.077 kHz ? 5.000%, (876.923 kHz - 969.231 kHz)' is not within the specified tolerance range '921.600 kHz ? 2.000%, (903.168 kHz - 940.032 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cydwr (uart_IntClock)

ADD: pft.M0028: warning: Clock Warning: (ultrasonic_uart_IntClock's accuracy range '76.677 kHz ? 5.000%, (72.843 kHz - 80.511 kHz)' is not within the specified tolerance range '76.800 kHz ? 2.000%, (75.264 kHz - 78.336 kHz)'.).
 * C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\UART_v2_30\UART_v2_30.cysch (Instance: IntClock)
 * C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cydwr (ultrasonic_uart_IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.241ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.083ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC_Datalogger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -dcpsoc3 PSoC_Datalogger.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Datalogger.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -dcpsoc3 PSoC_Datalogger.v -verilog
======================================================================

======================================================================
Compiling:  PSoC_Datalogger.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -dcpsoc3 -verilog PSoC_Datalogger.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Nov 14 18:18:56 2013


======================================================================
Compiling:  PSoC_Datalogger.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC_Datalogger.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Nov 14 18:18:56 2013

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC_Datalogger.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC_Datalogger.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -dcpsoc3 -verilog PSoC_Datalogger.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Nov 14 18:18:57 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\codegentemp\PSoC_Datalogger.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\codegentemp\PSoC_Datalogger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC_Datalogger.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -dcpsoc3 -verilog PSoC_Datalogger.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Nov 14 18:18:58 2013

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\codegentemp\PSoC_Datalogger.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\codegentemp\PSoC_Datalogger.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_30\B_UART_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_50\B_Timer_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\uart:BUART:reset_sr\
	Net_400
	\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_493
	\uart:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\uart:BUART:sRX:MODULE_5:g1:a0:xeq\
	\uart:BUART:sRX:MODULE_5:g1:a0:xlt\
	\uart:BUART:sRX:MODULE_5:g1:a0:xlte\
	\uart:BUART:sRX:MODULE_5:g1:a0:xgt\
	\uart:BUART:sRX:MODULE_5:g1:a0:xgte\
	\uart:BUART:sRX:MODULE_5:lt\
	\uart:BUART:sRX:MODULE_5:eq\
	\uart:BUART:sRX:MODULE_5:gt\
	\uart:BUART:sRX:MODULE_5:gte\
	\uart:BUART:sRX:MODULE_5:lte\
	\timer:Net_260\
	Net_585
	\timer:Net_53\
	\timer:TimerUDB:ctrl_ten\
	\timer:TimerUDB:ctrl_cmode_0\
	\timer:TimerUDB:ctrl_tmode_1\
	\timer:TimerUDB:ctrl_tmode_0\
	\timer:TimerUDB:ctrl_ic_1\
	\timer:TimerUDB:ctrl_ic_0\
	Net_584
	\timer:Net_102\
	\timer:Net_266\
	\ultrasonic_uart:BUART:reset_sr\
	Net_621
	Net_625
	\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_622
	\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:xeq\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:xlt\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:xlte\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:xgt\
	\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:xgte\
	\ultrasonic_uart:BUART:sRX:MODULE_10:lt\
	\ultrasonic_uart:BUART:sRX:MODULE_10:eq\
	\ultrasonic_uart:BUART:sRX:MODULE_10:gt\
	\ultrasonic_uart:BUART:sRX:MODULE_10:gte\
	\ultrasonic_uart:BUART:sRX:MODULE_10:lte\


Deleted 65 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__uart_tx_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__uart_rx_net_0 to tmpOE__modem_power_pin_net_0
Aliasing Net_402 to zero
Aliasing \uart:BUART:tx_hd_send_break\ to zero
Aliasing \uart:BUART:HalfDuplexSend\ to zero
Aliasing \uart:BUART:FinalParityType_1\ to zero
Aliasing \uart:BUART:FinalParityType_0\ to zero
Aliasing \uart:BUART:FinalAddrMode_2\ to zero
Aliasing \uart:BUART:FinalAddrMode_1\ to zero
Aliasing \uart:BUART:FinalAddrMode_0\ to zero
Aliasing \uart:BUART:tx_ctrl_mark\ to zero
Aliasing \uart:BUART:reset_reg_dp\ to zero
Aliasing \uart:BUART:tx_status_6\ to zero
Aliasing \uart:BUART:tx_status_5\ to zero
Aliasing \uart:BUART:tx_status_4\ to zero
Aliasing \uart:BUART:rx_count7_bit8_wire\ to zero
Aliasing \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__modem_power_pin_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \uart:BUART:rx_status_1\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__modem_power_pin_net_0
Aliasing \timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \timer:TimerUDB:trigger_enable\ to tmpOE__modem_power_pin_net_0
Aliasing \timer:TimerUDB:status_6\ to zero
Aliasing \timer:TimerUDB:status_5\ to zero
Aliasing \timer:TimerUDB:status_4\ to zero
Aliasing \timer:TimerUDB:status_0\ to \timer:TimerUDB:tc_i\
Aliasing Net_12 to zero
Aliasing tmpOE__modem_voltage_pin_net_0 to tmpOE__modem_power_pin_net_0
Aliasing Net_593 to zero
Aliasing \ultrasonic_uart:BUART:tx_hd_send_break\ to zero
Aliasing \ultrasonic_uart:BUART:HalfDuplexSend\ to zero
Aliasing \ultrasonic_uart:BUART:FinalParityType_1\ to zero
Aliasing \ultrasonic_uart:BUART:FinalParityType_0\ to zero
Aliasing \ultrasonic_uart:BUART:FinalAddrMode_2\ to zero
Aliasing \ultrasonic_uart:BUART:FinalAddrMode_1\ to zero
Aliasing \ultrasonic_uart:BUART:FinalAddrMode_0\ to zero
Aliasing \ultrasonic_uart:BUART:tx_ctrl_mark\ to zero
Aliasing \ultrasonic_uart:BUART:reset_reg_dp\ to zero
Aliasing \ultrasonic_uart:BUART:tx_status_6\ to zero
Aliasing \ultrasonic_uart:BUART:tx_status_5\ to zero
Aliasing \ultrasonic_uart:BUART:tx_status_4\ to zero
Aliasing \ultrasonic_uart:BUART:rx_count7_bit8_wire\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__modem_power_pin_net_0
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODIN6_1\ to \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODIN6_0\ to \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__modem_power_pin_net_0
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODIN7_1\ to \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODIN7_0\ to \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \ultrasonic_uart:BUART:rx_status_1\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__modem_power_pin_net_0
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__modem_power_pin_net_0
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__ultrasonic_voltage_pin_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__ultrasonic_uart_rx_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__ultrasonic_voltage_pin_2_net_0 to tmpOE__modem_power_pin_net_0
Aliasing tmpOE__ultrasonic_reading_pin_net_0 to tmpOE__modem_power_pin_net_0
Aliasing \uart:BUART:rx_break_status\\D\ to zero
Aliasing \timer:TimerUDB:capture_last\\D\ to zero
Aliasing \timer:TimerUDB:hwEnable_reg\\D\ to \timer:TimerUDB:run_mode\
Aliasing \timer:TimerUDB:capture_out_reg_i\\D\ to \timer:TimerUDB:capt_fifo_load_int\
Aliasing \ultrasonic_uart:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__uart_tx_net_0[9] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__uart_rx_net_0[16] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:Net_61\[23] = \uart:Net_9\[22]
Removing Lhs of wire Net_402[27] = zero[2]
Removing Lhs of wire \uart:BUART:tx_hd_send_break\[28] = zero[2]
Removing Lhs of wire \uart:BUART:HalfDuplexSend\[29] = zero[2]
Removing Lhs of wire \uart:BUART:FinalParityType_1\[30] = zero[2]
Removing Lhs of wire \uart:BUART:FinalParityType_0\[31] = zero[2]
Removing Lhs of wire \uart:BUART:FinalAddrMode_2\[32] = zero[2]
Removing Lhs of wire \uart:BUART:FinalAddrMode_1\[33] = zero[2]
Removing Lhs of wire \uart:BUART:FinalAddrMode_0\[34] = zero[2]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark\[35] = zero[2]
Removing Lhs of wire \uart:BUART:reset_reg_dp\[36] = zero[2]
Removing Rhs of wire Net_401[41] = \uart:BUART:rx_interrupt_out\[42]
Removing Lhs of wire \uart:BUART:tx_status_6\[95] = zero[2]
Removing Lhs of wire \uart:BUART:tx_status_5\[96] = zero[2]
Removing Lhs of wire \uart:BUART:tx_status_4\[97] = zero[2]
Removing Lhs of wire \uart:BUART:tx_status_1\[99] = \uart:BUART:tx_fifo_empty\[60]
Removing Lhs of wire \uart:BUART:tx_status_3\[101] = \uart:BUART:tx_fifo_notfull\[59]
Removing Lhs of wire \uart:BUART:rx_count7_bit8_wire\[160] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[167] = \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[178]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[169] = \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[179]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[170] = \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[195]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[171] = \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[209]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[172] = MODIN1_1[173]
Removing Rhs of wire MODIN1_1[173] = \uart:BUART:pollcount_1\[166]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[174] = MODIN1_0[175]
Removing Rhs of wire MODIN1_0[175] = \uart:BUART:pollcount_0\[168]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[181] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[182] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[183] = MODIN1_1[173]
Removing Lhs of wire MODIN2_1[184] = MODIN1_1[173]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[185] = MODIN1_0[175]
Removing Lhs of wire MODIN2_0[186] = MODIN1_0[175]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[187] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[188] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[189] = MODIN1_1[173]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[190] = MODIN1_0[175]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[191] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[192] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[197] = MODIN1_1[173]
Removing Lhs of wire MODIN3_1[198] = MODIN1_1[173]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[199] = MODIN1_0[175]
Removing Lhs of wire MODIN3_0[200] = MODIN1_0[175]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[201] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[202] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[203] = MODIN1_1[173]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[204] = MODIN1_0[175]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[205] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[206] = zero[2]
Removing Lhs of wire \uart:BUART:rx_status_1\[213] = zero[2]
Removing Rhs of wire \uart:BUART:rx_status_2\[214] = \uart:BUART:rx_parity_error_status\[215]
Removing Rhs of wire \uart:BUART:rx_status_3\[216] = \uart:BUART:rx_stop_bit_error\[217]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[227] = \uart:BUART:sRX:MODULE_4:g2:a0:lta_0\[276]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[231] = \uart:BUART:sRX:MODULE_5:g1:a0:xneq\[298]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_6\[232] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_5\[233] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_4\[234] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_3\[235] = MODIN4_6[236]
Removing Rhs of wire MODIN4_6[236] = \uart:BUART:rx_count_6\[155]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_2\[237] = MODIN4_5[238]
Removing Rhs of wire MODIN4_5[238] = \uart:BUART:rx_count_5\[156]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_1\[239] = MODIN4_4[240]
Removing Rhs of wire MODIN4_4[240] = \uart:BUART:rx_count_4\[157]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newa_0\[241] = MODIN4_3[242]
Removing Rhs of wire MODIN4_3[242] = \uart:BUART:rx_count_3\[158]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_6\[243] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_5\[244] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_4\[245] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_3\[246] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_2\[247] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_1\[248] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:newb_0\[249] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_6\[250] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_5\[251] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_4\[252] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_3\[253] = MODIN4_6[236]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_2\[254] = MODIN4_5[238]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_1\[255] = MODIN4_4[240]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:dataa_0\[256] = MODIN4_3[242]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_6\[257] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_5\[258] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_4\[259] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_3\[260] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_2\[261] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_1\[262] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_4:g2:a0:datab_0\[263] = zero[2]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:newa_0\[278] = \uart:BUART:rx_postpoll\[114]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:newb_0\[279] = \uart:BUART:rx_parity_bit\[230]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:dataa_0\[280] = \uart:BUART:rx_postpoll\[114]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:datab_0\[281] = \uart:BUART:rx_parity_bit\[230]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[282] = \uart:BUART:rx_postpoll\[114]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[283] = \uart:BUART:rx_parity_bit\[230]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[285] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[286] = \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[284]
Removing Lhs of wire \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[287] = \uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[284]
Removing Rhs of wire Net_575[310] = \timer:Net_55\[311]
Removing Lhs of wire \timer:TimerUDB:ctrl_enable\[326] = \timer:TimerUDB:control_7\[318]
Removing Lhs of wire \timer:TimerUDB:ctrl_cmode_1\[328] = zero[2]
Removing Rhs of wire \timer:TimerUDB:timer_enable\[337] = \timer:TimerUDB:runmode_enable\[349]
Removing Rhs of wire \timer:TimerUDB:run_mode\[338] = \timer:TimerUDB:hwEnable\[339]
Removing Lhs of wire \timer:TimerUDB:run_mode\[338] = \timer:TimerUDB:control_7\[318]
Removing Lhs of wire \timer:TimerUDB:trigger_enable\[341] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \timer:TimerUDB:tc_i\[343] = \timer:TimerUDB:status_tc\[340]
Removing Lhs of wire \timer:TimerUDB:capt_fifo_load_int\[348] = \timer:TimerUDB:capt_fifo_load\[336]
Removing Lhs of wire \timer:TimerUDB:status_6\[351] = zero[2]
Removing Lhs of wire \timer:TimerUDB:status_5\[352] = zero[2]
Removing Lhs of wire \timer:TimerUDB:status_4\[353] = zero[2]
Removing Lhs of wire \timer:TimerUDB:status_0\[354] = \timer:TimerUDB:status_tc\[340]
Removing Lhs of wire \timer:TimerUDB:status_1\[355] = \timer:TimerUDB:capt_fifo_load\[336]
Removing Rhs of wire \timer:TimerUDB:status_2\[356] = \timer:TimerUDB:fifo_full\[357]
Removing Rhs of wire \timer:TimerUDB:status_3\[358] = \timer:TimerUDB:fifo_nempty\[359]
Removing Lhs of wire \timer:TimerUDB:cs_addr_2\[361] = zero[2]
Removing Lhs of wire Net_12[362] = zero[2]
Removing Lhs of wire \timer:TimerUDB:cs_addr_1\[363] = \timer:TimerUDB:trig_reg\[350]
Removing Lhs of wire \timer:TimerUDB:cs_addr_0\[364] = \timer:TimerUDB:per_zero\[342]
Removing Lhs of wire tmpOE__modem_voltage_pin_net_0[544] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:Net_61\[551] = \ultrasonic_uart:Net_9\[550]
Removing Lhs of wire Net_593[555] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_hd_send_break\[556] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:HalfDuplexSend\[557] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:FinalParityType_1\[558] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:FinalParityType_0\[559] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:FinalAddrMode_2\[560] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:FinalAddrMode_1\[561] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:FinalAddrMode_0\[562] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_ctrl_mark\[563] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:reset_reg_dp\[564] = zero[2]
Removing Rhs of wire Net_596[570] = \ultrasonic_uart:BUART:rx_interrupt_out\[571]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_status_6\[624] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_status_5\[625] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_status_4\[626] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_status_1\[628] = \ultrasonic_uart:BUART:tx_fifo_empty\[589]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_status_3\[630] = \ultrasonic_uart:BUART:tx_fifo_notfull\[588]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_count7_bit8_wire\[689] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[697] = \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[708]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[699] = \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[709]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[700] = \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[725]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[701] = \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[739]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[702] = \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_1\[703]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_1\[703] = \ultrasonic_uart:BUART:pollcount_1\[695]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[704] = \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_0\[705]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODIN5_0\[705] = \ultrasonic_uart:BUART:pollcount_0\[698]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[711] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[712] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[713] = \ultrasonic_uart:BUART:pollcount_1\[695]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODIN6_1\[714] = \ultrasonic_uart:BUART:pollcount_1\[695]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[715] = \ultrasonic_uart:BUART:pollcount_0\[698]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODIN6_0\[716] = \ultrasonic_uart:BUART:pollcount_0\[698]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[717] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[718] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[719] = \ultrasonic_uart:BUART:pollcount_1\[695]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[720] = \ultrasonic_uart:BUART:pollcount_0\[698]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[721] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[722] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[727] = \ultrasonic_uart:BUART:pollcount_1\[695]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODIN7_1\[728] = \ultrasonic_uart:BUART:pollcount_1\[695]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[729] = \ultrasonic_uart:BUART:pollcount_0\[698]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODIN7_0\[730] = \ultrasonic_uart:BUART:pollcount_0\[698]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[731] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[732] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[733] = \ultrasonic_uart:BUART:pollcount_1\[695]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[734] = \ultrasonic_uart:BUART:pollcount_0\[698]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[735] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[736] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_status_1\[743] = zero[2]
Removing Rhs of wire \ultrasonic_uart:BUART:rx_status_2\[744] = \ultrasonic_uart:BUART:rx_parity_error_status\[745]
Removing Rhs of wire \ultrasonic_uart:BUART:rx_status_3\[746] = \ultrasonic_uart:BUART:rx_stop_bit_error\[747]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:cmp_vv_vv_MODGEN_9\[757] = \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_0\[806]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:cmp_vv_vv_MODGEN_10\[761] = \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:xneq\[828]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_6\[762] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_5\[763] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_4\[764] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_3\[765] = \ultrasonic_uart:BUART:sRX:MODIN8_6\[766]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODIN8_6\[766] = \ultrasonic_uart:BUART:rx_count_6\[684]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_2\[767] = \ultrasonic_uart:BUART:sRX:MODIN8_5\[768]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODIN8_5\[768] = \ultrasonic_uart:BUART:rx_count_5\[685]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_1\[769] = \ultrasonic_uart:BUART:sRX:MODIN8_4\[770]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODIN8_4\[770] = \ultrasonic_uart:BUART:rx_count_4\[686]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newa_0\[771] = \ultrasonic_uart:BUART:sRX:MODIN8_3\[772]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODIN8_3\[772] = \ultrasonic_uart:BUART:rx_count_3\[687]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_6\[773] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_5\[774] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_4\[775] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_3\[776] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_2\[777] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_1\[778] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:newb_0\[779] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:dataa_6\[780] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:dataa_5\[781] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:dataa_4\[782] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:dataa_3\[783] = \ultrasonic_uart:BUART:rx_count_6\[684]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:dataa_2\[784] = \ultrasonic_uart:BUART:rx_count_5\[685]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:dataa_1\[785] = \ultrasonic_uart:BUART:rx_count_4\[686]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:dataa_0\[786] = \ultrasonic_uart:BUART:rx_count_3\[687]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:datab_6\[787] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:datab_5\[788] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:datab_4\[789] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:datab_3\[790] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:datab_2\[791] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:datab_1\[792] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:datab_0\[793] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:newa_0\[808] = \ultrasonic_uart:BUART:rx_postpoll\[643]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:newb_0\[809] = \ultrasonic_uart:BUART:rx_parity_bit\[760]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:dataa_0\[810] = \ultrasonic_uart:BUART:rx_postpoll\[643]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:datab_0\[811] = \ultrasonic_uart:BUART:rx_parity_bit\[760]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[812] = \ultrasonic_uart:BUART:rx_postpoll\[643]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[813] = \ultrasonic_uart:BUART:rx_parity_bit\[760]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[815] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[816] = \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[814]
Removing Lhs of wire \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[817] = \ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[814]
Removing Lhs of wire tmpOE__ultrasonic_voltage_pin_net_0[839] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__ultrasonic_uart_rx_net_0[845] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__ultrasonic_voltage_pin_2_net_0[851] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire tmpOE__ultrasonic_reading_pin_net_0[857] = tmpOE__modem_power_pin_net_0[1]
Removing Lhs of wire \uart:BUART:reset_reg\\D\[862] = zero[2]
Removing Lhs of wire \uart:BUART:tx_bitclk\\D\[867] = \uart:BUART:tx_bitclk_enable_pre\[46]
Removing Lhs of wire \uart:BUART:rx_bitclk\\D\[877] = \uart:BUART:rx_bitclk_pre\[149]
Removing Lhs of wire \uart:BUART:rx_parity_error_pre\\D\[886] = \uart:BUART:rx_parity_error_pre\[225]
Removing Lhs of wire \uart:BUART:rx_break_status\\D\[887] = zero[2]
Removing Lhs of wire \timer:TimerUDB:capture_last\\D\[891] = zero[2]
Removing Lhs of wire \timer:TimerUDB:tc_reg_i\\D\[892] = \timer:TimerUDB:status_tc\[340]
Removing Lhs of wire \timer:TimerUDB:hwEnable_reg\\D\[893] = \timer:TimerUDB:control_7\[318]
Removing Lhs of wire \timer:TimerUDB:capture_out_reg_i\\D\[894] = \timer:TimerUDB:capt_fifo_load\[336]
Removing Lhs of wire \ultrasonic_uart:BUART:reset_reg\\D\[895] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_bitclk\\D\[900] = \ultrasonic_uart:BUART:tx_bitclk_enable_pre\[575]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_bitclk\\D\[910] = \ultrasonic_uart:BUART:rx_bitclk_pre\[678]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_parity_error_pre\\D\[919] = \ultrasonic_uart:BUART:rx_parity_error_pre\[755]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_break_status\\D\[920] = zero[2]

------------------------------------------------------
Aliased 0 equations, 230 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__modem_power_pin_net_0' (cost = 0):
tmpOE__modem_power_pin_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:counter_load\' (cost = 3):
\uart:BUART:counter_load\ <= ((not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and \uart:BUART:tx_bitclk\)
	OR (not \uart:BUART:tx_state_1\ and not \uart:BUART:tx_state_0\ and not \uart:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\uart:BUART:tx_counter_tc\' (cost = 0):
\uart:BUART:tx_counter_tc\ <= (not \uart:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\uart:BUART:rx_addressmatch\' (cost = 0):
\uart:BUART:rx_addressmatch\ <= (\uart:BUART:rx_addressmatch2\
	OR \uart:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre\' (cost = 1):
\uart:BUART:rx_bitclk_pre\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_bitclk_pre16x\' (cost = 0):
\uart:BUART:rx_bitclk_pre16x\ <= ((not \uart:BUART:rx_count_2\ and \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit1\' (cost = 1):
\uart:BUART:rx_poll_bit1\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:rx_poll_bit2\' (cost = 1):
\uart:BUART:rx_poll_bit2\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\ and not \uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\uart:BUART:pollingrange\' (cost = 4):
\uart:BUART:pollingrange\ <= ((not \uart:BUART:rx_count_2\ and not \uart:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\uart:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\uart:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\timer:TimerUDB:timer_enable\' (cost = 0):
\timer:TimerUDB:timer_enable\ <= (\timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:counter_load\' (cost = 3):
\ultrasonic_uart:BUART:counter_load\ <= ((not \ultrasonic_uart:BUART:tx_state_1\ and not \ultrasonic_uart:BUART:tx_state_0\ and \ultrasonic_uart:BUART:tx_bitclk\)
	OR (not \ultrasonic_uart:BUART:tx_state_1\ and not \ultrasonic_uart:BUART:tx_state_0\ and not \ultrasonic_uart:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:tx_counter_tc\' (cost = 0):
\ultrasonic_uart:BUART:tx_counter_tc\ <= (not \ultrasonic_uart:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:rx_addressmatch\' (cost = 0):
\ultrasonic_uart:BUART:rx_addressmatch\ <= (\ultrasonic_uart:BUART:rx_addressmatch2\
	OR \ultrasonic_uart:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:rx_bitclk_pre\' (cost = 1):
\ultrasonic_uart:BUART:rx_bitclk_pre\ <= ((not \ultrasonic_uart:BUART:rx_count_2\ and not \ultrasonic_uart:BUART:rx_count_1\ and not \ultrasonic_uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:rx_bitclk_pre16x\' (cost = 0):
\ultrasonic_uart:BUART:rx_bitclk_pre16x\ <= ((not \ultrasonic_uart:BUART:rx_count_2\ and \ultrasonic_uart:BUART:rx_count_1\ and \ultrasonic_uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:rx_poll_bit1\' (cost = 1):
\ultrasonic_uart:BUART:rx_poll_bit1\ <= ((not \ultrasonic_uart:BUART:rx_count_2\ and not \ultrasonic_uart:BUART:rx_count_1\ and \ultrasonic_uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:rx_poll_bit2\' (cost = 1):
\ultrasonic_uart:BUART:rx_poll_bit2\ <= ((not \ultrasonic_uart:BUART:rx_count_2\ and not \ultrasonic_uart:BUART:rx_count_1\ and not \ultrasonic_uart:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:pollingrange\' (cost = 4):
\ultrasonic_uart:BUART:pollingrange\ <= ((not \ultrasonic_uart:BUART:rx_count_2\ and not \ultrasonic_uart:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\ultrasonic_uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \ultrasonic_uart:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\ultrasonic_uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \ultrasonic_uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\ultrasonic_uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \ultrasonic_uart:BUART:rx_count_6\ and not \ultrasonic_uart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\ultrasonic_uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \ultrasonic_uart:BUART:rx_count_6\ and not \ultrasonic_uart:BUART:rx_count_4\)
	OR (not \ultrasonic_uart:BUART:rx_count_6\ and not \ultrasonic_uart:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\ultrasonic_uart:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\ultrasonic_uart:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \ultrasonic_uart:BUART:rx_count_6\ and not \ultrasonic_uart:BUART:rx_count_4\)
	OR (not \ultrasonic_uart:BUART:rx_count_6\ and not \ultrasonic_uart:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\uart:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\uart:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \ultrasonic_uart:BUART:pollcount_1\ and not \ultrasonic_uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \ultrasonic_uart:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\ultrasonic_uart:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \ultrasonic_uart:BUART:pollcount_0\ and \ultrasonic_uart:BUART:pollcount_1\)
	OR (not \ultrasonic_uart:BUART:pollcount_1\ and \ultrasonic_uart:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\uart:BUART:rx_postpoll\' (cost = 72):
\uart:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_404 and MODIN1_0));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_404 and not MODIN1_1 and not \uart:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \uart:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \uart:BUART:rx_parity_bit\)
	OR (Net_404 and MODIN1_0 and \uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\uart:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_404 and not MODIN1_1 and not \uart:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \uart:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \uart:BUART:rx_parity_bit\)
	OR (Net_404 and MODIN1_0 and \uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:rx_postpoll\' (cost = 72):
\ultrasonic_uart:BUART:rx_postpoll\ <= (\ultrasonic_uart:BUART:pollcount_1\
	OR (Net_594 and \ultrasonic_uart:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \ultrasonic_uart:BUART:pollcount_1\ and not Net_594 and not \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (not \ultrasonic_uart:BUART:pollcount_1\ and not \ultrasonic_uart:BUART:pollcount_0\ and not \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (\ultrasonic_uart:BUART:pollcount_1\ and \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (Net_594 and \ultrasonic_uart:BUART:pollcount_0\ and \ultrasonic_uart:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \ultrasonic_uart:BUART:pollcount_1\ and not Net_594 and not \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (not \ultrasonic_uart:BUART:pollcount_1\ and not \ultrasonic_uart:BUART:pollcount_0\ and not \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (\ultrasonic_uart:BUART:pollcount_1\ and \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (Net_594 and \ultrasonic_uart:BUART:pollcount_0\ and \ultrasonic_uart:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 70 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \uart:BUART:rx_status_0\ to zero
Aliasing \uart:BUART:rx_status_6\ to zero
Aliasing \timer:TimerUDB:capt_fifo_load\ to zero
Aliasing \ultrasonic_uart:BUART:rx_status_0\ to zero
Aliasing \ultrasonic_uart:BUART:rx_status_6\ to zero
Aliasing \uart:BUART:rx_markspace_status\\D\ to zero
Aliasing \uart:BUART:rx_parity_error_status\\D\ to zero
Aliasing \uart:BUART:rx_addr_match_status\\D\ to zero
Aliasing \ultrasonic_uart:BUART:rx_markspace_status\\D\ to zero
Aliasing \ultrasonic_uart:BUART:rx_parity_error_status\\D\ to zero
Aliasing \ultrasonic_uart:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \uart:BUART:rx_bitclk_enable\[113] = \uart:BUART:rx_bitclk\[161]
Removing Lhs of wire \uart:BUART:rx_status_0\[211] = zero[2]
Removing Lhs of wire \uart:BUART:rx_status_6\[220] = zero[2]
Removing Lhs of wire \timer:TimerUDB:capt_fifo_load\[336] = zero[2]
Removing Lhs of wire \timer:TimerUDB:trig_reg\[350] = \timer:TimerUDB:control_7\[318]
Removing Rhs of wire \ultrasonic_uart:BUART:rx_bitclk_enable\[642] = \ultrasonic_uart:BUART:rx_bitclk\[690]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_status_0\[741] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_status_6\[750] = zero[2]
Removing Lhs of wire \uart:BUART:tx_ctrl_mark_last\\D\[869] = \uart:BUART:tx_ctrl_mark_last\[104]
Removing Lhs of wire \uart:BUART:rx_markspace_status\\D\[881] = zero[2]
Removing Lhs of wire \uart:BUART:rx_parity_error_status\\D\[882] = zero[2]
Removing Lhs of wire \uart:BUART:rx_addr_match_status\\D\[884] = zero[2]
Removing Lhs of wire \uart:BUART:rx_markspace_pre\\D\[885] = \uart:BUART:rx_markspace_pre\[224]
Removing Lhs of wire \uart:BUART:rx_parity_bit\\D\[890] = \uart:BUART:rx_parity_bit\[230]
Removing Lhs of wire \ultrasonic_uart:BUART:tx_ctrl_mark_last\\D\[902] = \ultrasonic_uart:BUART:tx_ctrl_mark_last\[633]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_markspace_status\\D\[914] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_parity_error_status\\D\[915] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_addr_match_status\\D\[917] = zero[2]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_markspace_pre\\D\[918] = \ultrasonic_uart:BUART:rx_markspace_pre\[754]
Removing Lhs of wire \ultrasonic_uart:BUART:rx_parity_bit\\D\[923] = \ultrasonic_uart:BUART:rx_parity_bit\[760]

------------------------------------------------------
Aliased 0 equations, 20 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\uart:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \uart:BUART:rx_parity_bit\ and Net_404 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \uart:BUART:rx_parity_bit\)
	OR (not Net_404 and not MODIN1_1 and \uart:BUART:rx_parity_bit\)
	OR (not \uart:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\ultrasonic_uart:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \ultrasonic_uart:BUART:rx_parity_bit\ and Net_594 and \ultrasonic_uart:BUART:pollcount_0\)
	OR (not \ultrasonic_uart:BUART:pollcount_1\ and not \ultrasonic_uart:BUART:pollcount_0\ and \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (not \ultrasonic_uart:BUART:pollcount_1\ and not Net_594 and \ultrasonic_uart:BUART:rx_parity_bit\)
	OR (not \ultrasonic_uart:BUART:rx_parity_bit\ and \ultrasonic_uart:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\2.2\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -dcpsoc3 PSoC_Datalogger.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.343ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.2.0.572, Family: PSoC3, Started at: Thursday, 14 November 2013 18:18:59
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\karunmj\Documents\GitHub\m2m\hardware\psoc5_deprecated\PSoC_Datalogger.cydsn\PSoC_Datalogger.cyprj -d CY8C5568AXI-060 PSoC_Datalogger.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \uart:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \ultrasonic_uart:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \ultrasonic_uart:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \ultrasonic_uart:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ultrasonic_uart:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \ultrasonic_uart:BUART:rx_status_2\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'uart_IntClock'. Fanout=1, Signal=\uart:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'ultrasonic_uart_IntClock'. Fanout=1, Signal=\ultrasonic_uart:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_494:macrocell'
    Removed unused cell/equation 'Net_623:macrocell'
    Removed unused cell/equation '\timer:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\timer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\timer:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\timer:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_494D:macrocell'
    Removed unused cell/equation 'Net_623D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \uart:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: uart_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: uart_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ultrasonic_uart:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ultrasonic_uart_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ultrasonic_uart_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\uart:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\uart:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\uart:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\ultrasonic_uart:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ultrasonic_uart:BUART:tx_parity_bit\, Duplicate of \ultrasonic_uart:BUART:rx_address_detected\ 
    MacroCell: Name=\ultrasonic_uart:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:tx_parity_bit\ (fanout=0)

    Removing \ultrasonic_uart:BUART:tx_mark\, Duplicate of \ultrasonic_uart:BUART:rx_address_detected\ 
    MacroCell: Name=\ultrasonic_uart:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:tx_mark\ (fanout=0)

    Removing \ultrasonic_uart:BUART:tx_ctrl_mark_last\, Duplicate of \ultrasonic_uart:BUART:rx_address_detected\ 
    MacroCell: Name=\ultrasonic_uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \ultrasonic_uart:BUART:rx_state_1\, Duplicate of \ultrasonic_uart:BUART:rx_address_detected\ 
    MacroCell: Name=\ultrasonic_uart:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:rx_state_1\ (fanout=8)

    Removing \ultrasonic_uart:BUART:rx_parity_error_pre\, Duplicate of \ultrasonic_uart:BUART:rx_address_detected\ 
    MacroCell: Name=\ultrasonic_uart:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \ultrasonic_uart:BUART:rx_parity_bit\, Duplicate of \ultrasonic_uart:BUART:rx_address_detected\ 
    MacroCell: Name=\ultrasonic_uart:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:rx_parity_bit\ (fanout=0)

    Removing \ultrasonic_uart:BUART:rx_markspace_pre\, Duplicate of \ultrasonic_uart:BUART:rx_address_detected\ 
    MacroCell: Name=\ultrasonic_uart:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:rx_markspace_pre\ (fanout=0)

    Removing \uart:BUART:tx_parity_bit\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_parity_bit\ (fanout=0)

    Removing \uart:BUART:tx_mark\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_mark\ (fanout=0)

    Removing \uart:BUART:tx_ctrl_mark_last\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \uart:BUART:rx_state_1\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_state_1\ (fanout=8)

    Removing \uart:BUART:rx_parity_error_pre\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \uart:BUART:rx_parity_bit\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_parity_bit\ (fanout=0)

    Removing \uart:BUART:rx_markspace_pre\, Duplicate of \uart:BUART:rx_address_detected\ 
    MacroCell: Name=\uart:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = modem_power_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => modem_power_pin(0)__PA ,
            pad => modem_power_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = modem_voltage_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => modem_voltage_pin(0)__PA ,
            pad => modem_voltage_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_rx(0)__PA ,
            fb => Net_404 ,
            pad => uart_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = uart_tx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => uart_tx(0)__PA ,
            input => Net_403 ,
            pad => uart_tx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ultrasonic_reading_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ultrasonic_reading_pin(0)__PA ,
            pad => ultrasonic_reading_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ultrasonic_uart_rx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ultrasonic_uart_rx(0)__PA ,
            fb => Net_594 ,
            pad => ultrasonic_uart_rx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ultrasonic_voltage_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ultrasonic_voltage_pin(0)__PA ,
            pad => ultrasonic_voltage_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ultrasonic_voltage_pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ultrasonic_voltage_pin_2(0)__PA ,
            pad => ultrasonic_voltage_pin_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN1_0
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN1_1
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=Net_403, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=\timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \timer:TimerUDB:control_7\ * \timer:TimerUDB:per_zero\
        );
        Output = \timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_404
        );
        Output = \uart:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_404 * MODIN1_0
            + MODIN1_1
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              !\uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              \uart:BUART:rx_last\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\uart:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * \uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:txn\ (fanout=2)

    MacroCell: Name=\ultrasonic_uart:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * !Net_594 * 
              \ultrasonic_uart:BUART:pollcount_0\
            + !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * Net_594 * 
              !\ultrasonic_uart:BUART:pollcount_0\
        );
        Output = \ultrasonic_uart:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\ultrasonic_uart:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * Net_594 * 
              \ultrasonic_uart:BUART:pollcount_0\
            + !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              \ultrasonic_uart:BUART:pollcount_1\ * !Net_594
            + !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              \ultrasonic_uart:BUART:pollcount_1\ * 
              !\ultrasonic_uart:BUART:pollcount_0\
        );
        Output = \ultrasonic_uart:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              !\ultrasonic_uart:BUART:rx_count_0\
        );
        Output = \ultrasonic_uart:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_594
        );
        Output = \ultrasonic_uart:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ultrasonic_uart:BUART:pollcount_1\
            + Net_594 * \ultrasonic_uart:BUART:pollcount_0\
        );
        Output = \ultrasonic_uart:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * !Net_594 * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * 
              !\ultrasonic_uart:BUART:pollcount_0\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * !Net_594 * 
              !\ultrasonic_uart:BUART:rx_address_detected\ * 
              \ultrasonic_uart:BUART:rx_last\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * !Net_594 * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * 
              !\ultrasonic_uart:BUART:pollcount_0\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ultrasonic_uart:BUART:rx_load_fifo\ * 
              \ultrasonic_uart:BUART:rx_fifofull\
        );
        Output = \ultrasonic_uart:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ultrasonic_uart:BUART:rx_fifonotempty\ * 
              \ultrasonic_uart:BUART:rx_state_stop1_reg\
        );
        Output = \ultrasonic_uart:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_bitclk_dp\
        );
        Output = \ultrasonic_uart:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\ultrasonic_uart:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_bitclk_dp\
        );
        Output = \ultrasonic_uart:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_fifo_empty\ * 
              !\ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_fifo_empty\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_fifo_empty\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\ultrasonic_uart:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\ * 
              !\ultrasonic_uart:BUART:tx_counter_dp\
            + \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\ultrasonic_uart:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\ * 
              !\ultrasonic_uart:BUART:tx_counter_dp\
        );
        Output = \ultrasonic_uart:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\ultrasonic_uart:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_fifo_empty\ * 
              \ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_fifo_notfull\
        );
        Output = \ultrasonic_uart:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\ultrasonic_uart:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ultrasonic_uart:BUART:txn\ * 
              \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:txn\ * 
              \ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_shift_out\ * 
              !\ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              !\ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_shift_out\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\ * 
              \ultrasonic_uart:BUART:tx_counter_dp\
        );
        Output = \ultrasonic_uart:BUART:txn\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \timer:TimerUDB:control_7\ ,
            cs_addr_0 => \timer:TimerUDB:per_zero\ ,
            chain_out => \timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \timer:TimerUDB:control_7\ ,
            cs_addr_0 => \timer:TimerUDB:per_zero\ ,
            chain_in => \timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \timer:TimerUDB:control_7\ ,
            cs_addr_0 => \timer:TimerUDB:per_zero\ ,
            chain_in => \timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \timer:TimerUDB:control_7\ ,
            cs_addr_0 => \timer:TimerUDB:per_zero\ ,
            z0_comb => \timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \timer:TimerUDB:status_2\ ,
            chain_in => \timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_2 => \uart:BUART:rx_address_detected\ ,
            cs_addr_1 => \uart:BUART:rx_state_0\ ,
            cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
            route_si => \uart:BUART:rx_postpoll\ ,
            f0_load => \uart:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_2 => \uart:BUART:tx_state_1\ ,
            cs_addr_1 => \uart:BUART:tx_state_0\ ,
            cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \uart:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \uart:Net_9\ ,
            cs_addr_0 => \uart:BUART:counter_load_not\ ,
            cl0_comb => \uart:BUART:tx_bitclk_dp\ ,
            cl1_comb => \uart:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ultrasonic_uart:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \ultrasonic_uart:Net_9\ ,
            cs_addr_2 => \ultrasonic_uart:BUART:rx_address_detected\ ,
            cs_addr_1 => \ultrasonic_uart:BUART:rx_state_0\ ,
            cs_addr_0 => \ultrasonic_uart:BUART:rx_bitclk_enable\ ,
            route_si => \ultrasonic_uart:BUART:rx_postpoll\ ,
            f0_load => \ultrasonic_uart:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \ultrasonic_uart:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \ultrasonic_uart:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ultrasonic_uart:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \ultrasonic_uart:Net_9\ ,
            cs_addr_2 => \ultrasonic_uart:BUART:tx_state_1\ ,
            cs_addr_1 => \ultrasonic_uart:BUART:tx_state_0\ ,
            cs_addr_0 => \ultrasonic_uart:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \ultrasonic_uart:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \ultrasonic_uart:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \ultrasonic_uart:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \ultrasonic_uart:Net_9\ ,
            cs_addr_0 => \ultrasonic_uart:BUART:counter_load_not\ ,
            cl0_comb => \ultrasonic_uart:BUART:tx_bitclk_dp\ ,
            cl1_comb => \ultrasonic_uart:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\timer:TimerUDB:nrstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \timer:TimerUDB:status_3\ ,
            status_2 => \timer:TimerUDB:status_2\ ,
            status_0 => \timer:TimerUDB:status_tc\ ,
            interrupt => Net_575 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart:BUART:sRX:RxSts\
        PORT MAP (
            clock => \uart:Net_9\ ,
            status_5 => \uart:BUART:rx_status_5\ ,
            status_4 => \uart:BUART:rx_status_4\ ,
            status_3 => \uart:BUART:rx_status_3\ ,
            interrupt => Net_401 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\uart:BUART:sTX:TxSts\
        PORT MAP (
            clock => \uart:Net_9\ ,
            status_3 => \uart:BUART:tx_fifo_notfull\ ,
            status_2 => \uart:BUART:tx_status_2\ ,
            status_1 => \uart:BUART:tx_fifo_empty\ ,
            status_0 => \uart:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ultrasonic_uart:BUART:sRX:RxSts\
        PORT MAP (
            clock => \ultrasonic_uart:Net_9\ ,
            status_5 => \ultrasonic_uart:BUART:rx_status_5\ ,
            status_4 => \ultrasonic_uart:BUART:rx_status_4\ ,
            status_3 => \ultrasonic_uart:BUART:rx_status_3\ ,
            interrupt => Net_596 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ultrasonic_uart:BUART:sTX:TxSts\
        PORT MAP (
            clock => \ultrasonic_uart:Net_9\ ,
            status_3 => \ultrasonic_uart:BUART:tx_fifo_notfull\ ,
            status_2 => \ultrasonic_uart:BUART:tx_status_2\ ,
            status_1 => \ultrasonic_uart:BUART:tx_fifo_empty\ ,
            status_0 => \ultrasonic_uart:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\
        PORT MAP (
            control_7 => \timer:TimerUDB:control_7\ ,
            control_6 => \timer:TimerUDB:control_6\ ,
            control_5 => \timer:TimerUDB:control_5\ ,
            control_4 => \timer:TimerUDB:control_4\ ,
            control_3 => \timer:TimerUDB:control_3\ ,
            control_2 => \timer:TimerUDB:control_2\ ,
            control_1 => \timer:TimerUDB:control_1\ ,
            control_0 => \timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\uart:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \uart:Net_9\ ,
            load => \uart:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \uart:BUART:rx_count_2\ ,
            count_1 => \uart:BUART:rx_count_1\ ,
            count_0 => \uart:BUART:rx_count_0\ ,
            tc => \uart:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ultrasonic_uart:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \ultrasonic_uart:Net_9\ ,
            load => \ultrasonic_uart:BUART:rx_counter_load\ ,
            count_6 => \ultrasonic_uart:BUART:rx_count_6\ ,
            count_5 => \ultrasonic_uart:BUART:rx_count_5\ ,
            count_4 => \ultrasonic_uart:BUART:rx_count_4\ ,
            count_3 => \ultrasonic_uart:BUART:rx_count_3\ ,
            count_2 => \ultrasonic_uart:BUART:rx_count_2\ ,
            count_1 => \ultrasonic_uart:BUART:rx_count_1\ ,
            count_0 => \ultrasonic_uart:BUART:rx_count_0\ ,
            tc => \ultrasonic_uart:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_byte_rx
        PORT MAP (
            interrupt => Net_401 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_byte_ultrasonic_rx
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_575 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    2 :    6 :    8 :  25.00%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   11 :   59 :   70 :  15.71%
UDB Macrocells                :   50 :  142 :  192 :  26.04%
UDB Unique Pterms             :   84 :  300 :  384 :  21.88%
UDB Total Pterms              :  104 :      :      : 
UDB Datapath Cells            :   10 :   14 :   24 :  41.67%
UDB Status Cells              :    5 :   19 :   24 :  20.83%
            StatusI Registers :    5 
UDB Control Cells             :    3 :   21 :   24 :  12.50%
            Control Registers :    1 
                 Count7 Cells :    2 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.095ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.188ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(3)][IoId=(7)] : modem_power_pin(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : modem_voltage_pin(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : uart_rx(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : uart_tx(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : ultrasonic_reading_pin(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : ultrasonic_uart_rx(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : ultrasonic_voltage_pin(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : ultrasonic_voltage_pin_2(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.125ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.366ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   28 :   20 :   48 :  58.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.68
                   Pterms :            3.71
               Macrocells :            1.79
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.075ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 382, final cost is 382 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       9.47 :       3.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=11, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * !Net_594 * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * 
              !\ultrasonic_uart:BUART:pollcount_0\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_594
        );
        Output = \ultrasonic_uart:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * !Net_594 * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * 
              !\ultrasonic_uart:BUART:pollcount_0\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + !\ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * !Net_594 * 
              !\ultrasonic_uart:BUART:rx_address_detected\ * 
              \ultrasonic_uart:BUART:rx_last\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=3, #inputs=7, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              !\ultrasonic_uart:BUART:rx_count_0\
        );
        Output = \ultrasonic_uart:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ultrasonic_uart:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ultrasonic_uart:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * !Net_594 * 
              \ultrasonic_uart:BUART:pollcount_0\
            + !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * Net_594 * 
              !\ultrasonic_uart:BUART:pollcount_0\
        );
        Output = \ultrasonic_uart:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              !\ultrasonic_uart:BUART:pollcount_1\ * Net_594 * 
              \ultrasonic_uart:BUART:pollcount_0\
            + !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              \ultrasonic_uart:BUART:pollcount_1\ * !Net_594
            + !\ultrasonic_uart:BUART:rx_count_2\ * 
              !\ultrasonic_uart:BUART:rx_count_1\ * 
              \ultrasonic_uart:BUART:pollcount_1\ * 
              !\ultrasonic_uart:BUART:pollcount_0\
        );
        Output = \ultrasonic_uart:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ultrasonic_uart:BUART:pollcount_1\
            + Net_594 * \ultrasonic_uart:BUART:pollcount_0\
        );
        Output = \ultrasonic_uart:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\ultrasonic_uart:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \ultrasonic_uart:Net_9\ ,
        load => \ultrasonic_uart:BUART:rx_counter_load\ ,
        count_6 => \ultrasonic_uart:BUART:rx_count_6\ ,
        count_5 => \ultrasonic_uart:BUART:rx_count_5\ ,
        count_4 => \ultrasonic_uart:BUART:rx_count_4\ ,
        count_3 => \ultrasonic_uart:BUART:rx_count_3\ ,
        count_2 => \ultrasonic_uart:BUART:rx_count_2\ ,
        count_1 => \ultrasonic_uart:BUART:rx_count_1\ ,
        count_0 => \ultrasonic_uart:BUART:rx_count_0\ ,
        tc => \ultrasonic_uart:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ultrasonic_uart:BUART:rx_fifonotempty\ * 
              \ultrasonic_uart:BUART:rx_state_stop1_reg\
        );
        Output = \ultrasonic_uart:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              \ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\ultrasonic_uart:BUART:sRX:RxSts\
    PORT MAP (
        clock => \ultrasonic_uart:Net_9\ ,
        status_5 => \ultrasonic_uart:BUART:rx_status_5\ ,
        status_4 => \ultrasonic_uart:BUART:rx_status_4\ ,
        status_3 => \ultrasonic_uart:BUART:rx_status_3\ ,
        interrupt => Net_596 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:rx_state_0\ * 
              \ultrasonic_uart:BUART:rx_bitclk_enable\ * 
              \ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_5\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
            + \ultrasonic_uart:BUART:rx_state_0\ * 
              !\ultrasonic_uart:BUART:rx_state_3\ * 
              !\ultrasonic_uart:BUART:rx_state_2\ * 
              !\ultrasonic_uart:BUART:rx_count_6\ * 
              !\ultrasonic_uart:BUART:rx_count_4\ * 
              !\ultrasonic_uart:BUART:rx_address_detected\
        );
        Output = \ultrasonic_uart:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ultrasonic_uart:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ultrasonic_uart:BUART:rx_load_fifo\ * 
              \ultrasonic_uart:BUART:rx_fifofull\
        );
        Output = \ultrasonic_uart:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ultrasonic_uart:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \ultrasonic_uart:Net_9\ ,
        cs_addr_2 => \ultrasonic_uart:BUART:rx_address_detected\ ,
        cs_addr_1 => \ultrasonic_uart:BUART:rx_state_0\ ,
        cs_addr_0 => \ultrasonic_uart:BUART:rx_bitclk_enable\ ,
        route_si => \ultrasonic_uart:BUART:rx_postpoll\ ,
        f0_load => \ultrasonic_uart:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \ultrasonic_uart:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \ultrasonic_uart:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \timer:TimerUDB:control_7\ * \timer:TimerUDB:per_zero\
        );
        Output = \timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \timer:TimerUDB:control_7\ ,
        cs_addr_0 => \timer:TimerUDB:per_zero\ ,
        chain_out => \timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \timer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\timer:TimerUDB:nrstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \timer:TimerUDB:status_3\ ,
        status_2 => \timer:TimerUDB:status_2\ ,
        status_0 => \timer:TimerUDB:status_tc\ ,
        interrupt => Net_575 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\timer:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\
    PORT MAP (
        control_7 => \timer:TimerUDB:control_7\ ,
        control_6 => \timer:TimerUDB:control_6\ ,
        control_5 => \timer:TimerUDB:control_5\ ,
        control_4 => \timer:TimerUDB:control_4\ ,
        control_3 => \timer:TimerUDB:control_3\ ,
        control_2 => \timer:TimerUDB:control_2\ ,
        control_1 => \timer:TimerUDB:control_1\ ,
        control_0 => \timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_load_fifo\ * \uart:BUART:rx_fifofull\
        );
        Output = \uart:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \timer:TimerUDB:control_7\ ,
        cs_addr_0 => \timer:TimerUDB:per_zero\ ,
        z0_comb => \timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \timer:TimerUDB:status_2\ ,
        chain_in => \timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\uart:BUART:sRX:RxSts\
    PORT MAP (
        clock => \uart:Net_9\ ,
        status_5 => \uart:BUART:rx_status_5\ ,
        status_4 => \uart:BUART:rx_status_4\ ,
        status_3 => \uart:BUART:rx_status_3\ ,
        interrupt => Net_401 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \uart:BUART:rx_fifonotempty\ * \uart:BUART:rx_state_stop1_reg\
        );
        Output = \uart:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !\uart:BUART:rx_count_0\
        );
        Output = \uart:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_2 => \uart:BUART:rx_address_detected\ ,
        cs_addr_1 => \uart:BUART:rx_state_0\ ,
        cs_addr_0 => \uart:BUART:rx_bitclk_enable\ ,
        route_si => \uart:BUART:rx_postpoll\ ,
        f0_load => \uart:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \uart:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \uart:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\uart:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \uart:Net_9\ ,
        load => \uart:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \uart:BUART:rx_count_2\ ,
        count_1 => \uart:BUART:rx_count_1\ ,
        count_0 => \uart:BUART:rx_count_0\ ,
        tc => \uart:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ultrasonic_uart:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\ * 
              !\ultrasonic_uart:BUART:tx_counter_dp\
            + \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ultrasonic_uart:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_bitclk_dp\
        );
        Output = \ultrasonic_uart:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\ * 
              !\ultrasonic_uart:BUART:tx_counter_dp\
        );
        Output = \ultrasonic_uart:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ultrasonic_uart:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \ultrasonic_uart:Net_9\ ,
        cs_addr_0 => \ultrasonic_uart:BUART:counter_load_not\ ,
        cl0_comb => \ultrasonic_uart:BUART:tx_bitclk_dp\ ,
        cl1_comb => \ultrasonic_uart:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ultrasonic_uart:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_fifo_empty\ * 
              !\ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_fifo_empty\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_fifo_empty\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \uart:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              \uart:BUART:rx_last\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_404
        );
        Output = \uart:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \timer:TimerUDB:control_7\ ,
        cs_addr_0 => \timer:TimerUDB:per_zero\ ,
        chain_in => \timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \timer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * \uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\uart:BUART:rx_address_detected\
        );
        Output = \uart:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\uart:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_404 * !\uart:BUART:rx_state_0\ * 
              \uart:BUART:rx_bitclk_enable\ * !\uart:BUART:rx_state_3\ * 
              \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !\uart:BUART:rx_address_detected\
            + !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              !\uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * !MODIN1_1 * 
              !MODIN1_0 * !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \timer:TimerUDB:control_7\ ,
        cs_addr_0 => \timer:TimerUDB:per_zero\ ,
        chain_in => \timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \timer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN1_0
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_404 * MODIN1_0
            + MODIN1_1
        );
        Output = \uart:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              MODIN1_1
            + Net_404 * !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * 
              !MODIN1_1 * MODIN1_0
            + !\uart:BUART:rx_count_2\ * !\uart:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:rx_state_0\ * \uart:BUART:rx_bitclk_enable\ * 
              \uart:BUART:rx_state_3\ * \uart:BUART:rx_state_2\ * 
              !\uart:BUART:rx_address_detected\
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_5
            + \uart:BUART:rx_state_0\ * !\uart:BUART:rx_state_3\ * 
              !\uart:BUART:rx_state_2\ * !\uart:BUART:rx_address_detected\ * 
              !MODIN4_6 * !MODIN4_4
        );
        Output = \uart:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_403, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:txn\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ultrasonic_uart:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_bitclk_dp\
        );
        Output = \ultrasonic_uart:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ultrasonic_uart:BUART:txn\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ultrasonic_uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \ultrasonic_uart:BUART:txn\ * 
              \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:txn\ * 
              \ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_shift_out\ * 
              !\ultrasonic_uart:BUART:tx_state_2\
            + !\ultrasonic_uart:BUART:tx_state_1\ * 
              \ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              !\ultrasonic_uart:BUART:tx_bitclk\
            + \ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              !\ultrasonic_uart:BUART:tx_shift_out\ * 
              !\ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\ * 
              \ultrasonic_uart:BUART:tx_counter_dp\
        );
        Output = \ultrasonic_uart:BUART:txn\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ultrasonic_uart:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \ultrasonic_uart:Net_9\ ,
        cs_addr_2 => \ultrasonic_uart:BUART:tx_state_1\ ,
        cs_addr_1 => \ultrasonic_uart:BUART:tx_state_0\ ,
        cs_addr_0 => \ultrasonic_uart:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \ultrasonic_uart:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \ultrasonic_uart:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \ultrasonic_uart:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ultrasonic_uart:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_state_1\ * 
              !\ultrasonic_uart:BUART:tx_state_0\ * 
              \ultrasonic_uart:BUART:tx_fifo_empty\ * 
              \ultrasonic_uart:BUART:tx_state_2\ * 
              \ultrasonic_uart:BUART:tx_bitclk\
        );
        Output = \ultrasonic_uart:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ultrasonic_uart:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ultrasonic_uart:BUART:tx_fifo_notfull\
        );
        Output = \ultrasonic_uart:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\uart:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_0 => \uart:BUART:counter_load_not\ ,
        cl0_comb => \uart:BUART:tx_bitclk_dp\ ,
        cl1_comb => \uart:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\ultrasonic_uart:BUART:sTX:TxSts\
    PORT MAP (
        clock => \ultrasonic_uart:Net_9\ ,
        status_3 => \ultrasonic_uart:BUART:tx_fifo_notfull\ ,
        status_2 => \ultrasonic_uart:BUART:tx_status_2\ ,
        status_1 => \ultrasonic_uart:BUART:tx_fifo_empty\ ,
        status_0 => \ultrasonic_uart:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_0\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_state_2\ * \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * !\uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\uart:BUART:txn\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \uart:BUART:txn\ * \uart:BUART:tx_state_1\ * 
              !\uart:BUART:tx_bitclk\
            + \uart:BUART:txn\ * \uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\
            + !\uart:BUART:tx_state_1\ * \uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_state_2\ * !\uart:BUART:tx_bitclk\
            + \uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              !\uart:BUART:tx_shift_out\ * !\uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\ * \uart:BUART:tx_counter_dp\
        );
        Output = \uart:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\uart:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\uart:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_bitclk_dp\
        );
        Output = \uart:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\uart:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_state_1\ * !\uart:BUART:tx_state_0\ * 
              \uart:BUART:tx_fifo_empty\ * \uart:BUART:tx_state_2\ * 
              \uart:BUART:tx_bitclk\
        );
        Output = \uart:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\uart:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\uart:BUART:tx_fifo_notfull\
        );
        Output = \uart:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\uart:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \uart:Net_9\ ,
        cs_addr_2 => \uart:BUART:tx_state_1\ ,
        cs_addr_1 => \uart:BUART:tx_state_0\ ,
        cs_addr_0 => \uart:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \uart:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \uart:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \uart:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\uart:BUART:sTX:TxSts\
    PORT MAP (
        clock => \uart:Net_9\ ,
        status_3 => \uart:BUART:tx_fifo_notfull\ ,
        status_2 => \uart:BUART:tx_status_2\ ,
        status_1 => \uart:BUART:tx_fifo_empty\ ,
        status_0 => \uart:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =isr_byte_rx
        PORT MAP (
            interrupt => Net_401 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =isr_byte_ultrasonic_rx
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =isr_timer
        PORT MAP (
            interrupt => Net_575 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = uart_tx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_tx(0)__PA ,
        input => Net_403 ,
        pad => uart_tx(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 contains the following IO cells:
[IoId=7]: 
Pin : Name = modem_power_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => modem_power_pin(0)__PA ,
        pad => modem_power_pin(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = ultrasonic_reading_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ultrasonic_reading_pin(0)__PA ,
        pad => ultrasonic_reading_pin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ultrasonic_voltage_pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ultrasonic_voltage_pin_2(0)__PA ,
        pad => ultrasonic_voltage_pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = ultrasonic_uart_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ultrasonic_uart_rx(0)__PA ,
        fb => Net_594 ,
        pad => ultrasonic_uart_rx(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = ultrasonic_voltage_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ultrasonic_voltage_pin(0)__PA ,
        pad => ultrasonic_voltage_pin(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = modem_voltage_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => modem_voltage_pin(0)__PA ,
        pad => modem_voltage_pin(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=3]: 
Pin : Name = uart_rx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => uart_rx(0)__PA ,
        fb => Net_404 ,
        pad => uart_rx(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \uart:Net_9\ ,
            dclk_0 => \uart:Net_9_local\ ,
            dclk_glb_1 => \ultrasonic_uart:Net_9\ ,
            dclk_1 => \ultrasonic_uart:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
Fixed Function block hod @ [FFB(TimingFault,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                             | 
Port | Pin | Fixed |      Type |       Drive Mode |                        Name | Connections
-----+-----+-------+-----------+------------------+-----------------------------+------------
   1 |   2 |     * |      NONE |         CMOS_OUT |                  uart_tx(0) | In(Net_403)
-----+-----+-------+-----------+------------------+-----------------------------+------------
   3 |   7 |     * |      NONE |         CMOS_OUT |          modem_power_pin(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+------------
   4 |   2 |     * |      NONE |         CMOS_OUT |   ultrasonic_reading_pin(0) | 
     |   3 |     * |      NONE |         CMOS_OUT | ultrasonic_voltage_pin_2(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       ultrasonic_uart_rx(0) | FB(Net_594)
     |   5 |     * |      NONE |         CMOS_OUT |   ultrasonic_voltage_pin(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |        modem_voltage_pin(0) | 
-----+-----+-------+-----------+------------------+-----------------------------+------------
   5 |   3 |     * |      NONE |     HI_Z_DIGITAL |                  uart_rx(0) | FB(Net_404)
---------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 2s.432ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.079ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC_Datalogger_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.685ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.214ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.742ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.781ms
API generation phase: Elapsed time ==> 2s.205ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.001ms
