// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version"

// DATE "11/09/2021 08:38:29"

// 
// Device: Altera EP3SE50F484C2 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fir_ii (
	clk,
	reset_n,
	ast_sink_data,
	ast_sink_valid,
	ast_sink_error,
	ast_source_data,
	ast_source_valid,
	ast_source_error);
input 	clk;
input 	reset_n;
input 	[17:0] ast_sink_data;
input 	ast_sink_valid;
input 	[1:0] ast_sink_error;
output 	[41:0] ast_source_data;
output 	ast_source_valid;
output 	[1:0] ast_source_error;

// Design Ports Information
// ast_sink_error[1]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[1]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[2]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[3]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[5]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[7]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[8]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[9]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[10]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[11]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[12]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[13]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[14]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[15]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[16]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[17]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[18]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[19]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[20]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[21]	=>  Location: PIN_E20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[22]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[23]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[24]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[25]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[26]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[27]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[28]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[29]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[30]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[31]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[32]	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[33]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[34]	=>  Location: PIN_F20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[35]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[36]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[37]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[38]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[39]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[40]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_data[41]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_valid	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_error[0]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_source_error[1]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_valid	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_error[0]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[0]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[1]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[2]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[3]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[4]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[5]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[6]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[7]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[8]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[9]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[10]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[11]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[12]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[13]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[14]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[15]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[16]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ast_sink_data[17]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test2_v.sdo");
// synopsys translate_on

wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5~7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~11 ;
wire \ast_sink_error[1]~input_o ;
wire \ast_source_data[0]~output_o ;
wire \ast_source_data[1]~output_o ;
wire \ast_source_data[2]~output_o ;
wire \ast_source_data[3]~output_o ;
wire \ast_source_data[4]~output_o ;
wire \ast_source_data[5]~output_o ;
wire \ast_source_data[6]~output_o ;
wire \ast_source_data[7]~output_o ;
wire \ast_source_data[8]~output_o ;
wire \ast_source_data[9]~output_o ;
wire \ast_source_data[10]~output_o ;
wire \ast_source_data[11]~output_o ;
wire \ast_source_data[12]~output_o ;
wire \ast_source_data[13]~output_o ;
wire \ast_source_data[14]~output_o ;
wire \ast_source_data[15]~output_o ;
wire \ast_source_data[16]~output_o ;
wire \ast_source_data[17]~output_o ;
wire \ast_source_data[18]~output_o ;
wire \ast_source_data[19]~output_o ;
wire \ast_source_data[20]~output_o ;
wire \ast_source_data[21]~output_o ;
wire \ast_source_data[22]~output_o ;
wire \ast_source_data[23]~output_o ;
wire \ast_source_data[24]~output_o ;
wire \ast_source_data[25]~output_o ;
wire \ast_source_data[26]~output_o ;
wire \ast_source_data[27]~output_o ;
wire \ast_source_data[28]~output_o ;
wire \ast_source_data[29]~output_o ;
wire \ast_source_data[30]~output_o ;
wire \ast_source_data[31]~output_o ;
wire \ast_source_data[32]~output_o ;
wire \ast_source_data[33]~output_o ;
wire \ast_source_data[34]~output_o ;
wire \ast_source_data[35]~output_o ;
wire \ast_source_data[36]~output_o ;
wire \ast_source_data[37]~output_o ;
wire \ast_source_data[38]~output_o ;
wire \ast_source_data[39]~output_o ;
wire \ast_source_data[40]~output_o ;
wire \ast_source_data[41]~output_o ;
wire \ast_source_valid~output_o ;
wire \ast_source_error[0]~output_o ;
wire \ast_source_error[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ast_sink_data[4]~input_o ;
wire \reset_n~input_o ;
wire \reset_n~inputclkctrl_outclk ;
wire \ast_sink_valid~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4]~q ;
wire \ast_sink_data[5]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][5]~q ;
wire \ast_sink_data[6]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~q ;
wire \ast_sink_data[7]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~q ;
wire \ast_sink_data[8]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][8]~q ;
wire \ast_sink_data[9]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~q ;
wire \ast_sink_data[10]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10]~q ;
wire \ast_sink_data[11]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~q ;
wire \ast_sink_data[12]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][12]~q ;
wire \ast_sink_data[13]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13]~q ;
wire \ast_sink_data[14]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~q ;
wire \ast_sink_data[15]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~q ;
wire \ast_sink_data[16]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][16]~q ;
wire \ast_sink_data[17]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][17]~q ;
wire \ast_sink_data[0]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][0]~q ;
wire \ast_sink_data[1]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~q ;
wire \ast_sink_data[2]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2]~q ;
wire \ast_sink_data[3]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT35 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT35 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT35 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT35 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT33 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT32 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT29 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~dataout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT1 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT4 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT5 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT8 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT9 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT12 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT13 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT21 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT24 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT25 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT28 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~16 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~17 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~20 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~2 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~6 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~10 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~14 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2_cout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~3 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6_cout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~7 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10_cout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~11 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14_cout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~15 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18_cout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~19 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22_cout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~23 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~18 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~27 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~22 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~31 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~26 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~35 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~30 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~39 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~34 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~43 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~38 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~47 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~42 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~51 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~46 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~55 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~50 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~59 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~54 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~63 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~58 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~67 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~62 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~71 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~66 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~75 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~74 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~70 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~79 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~78 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~83 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~82 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~87 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~86 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~91 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~90 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~95 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~94 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~98 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~102 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~106 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~110 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~114 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~118 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~122 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~126 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~130 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~130 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~130 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~130 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~130 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~130 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~130 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~134 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~134 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~134 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~134 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~134 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~134 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~134 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~138 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~138 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~138 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~138 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~138 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~138 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~138 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~142 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~142 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~142 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~142 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~142 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~142 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~146 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~146 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~146 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~146 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~150 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~150 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~150 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~150 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~154 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~154 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~154 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~158 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~158 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~162 ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165_sumout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[4][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[2][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder_combout ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~q ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|source|data_valid~q ;
wire \ast_sink_error[0]~input_o ;
wire \fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0_combout ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result ;
wire [30:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result ;
wire [30:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result ;
wire [1:0] \fir_ii_inst|fir_ii_0002_ast_inst|sink|packet_error_s ;
wire [41:0] \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out ;
wire [1:0] \fir_ii_inst|fir_ii_0002_ast_inst|source|at_source_error_s ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q ;
wire [24:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o ;
wire [20:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o ;
wire [41:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o ;
wire [40:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o ;
wire [39:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o ;
wire [36:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o ;
wire [32:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o ;
wire [36:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o ;
wire [38:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o ;
wire [31:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg ;
wire [0:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg ;
wire [31:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result ;
wire [33:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result ;
wire [37:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result ;
wire [34:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result ;
wire [32:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result ;

wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [71:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;
wire [17:0] \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ;

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [31] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [31] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5~6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5~7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [31] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [32] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [33] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [34] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [31] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [32] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [33] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [34] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [31] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [32] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [33] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [34] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [35] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [36] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [37] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [31] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [32] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [33] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [34] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [35] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [18] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [19] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [20] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [21] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [22] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [23] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [24] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [25] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [26] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [27] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [28] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [29] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [30] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [31] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [35];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [32] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [36];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus [37];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT34  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT35  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT34  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT35  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT34  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT35  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT34  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT35  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT32  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT33  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~dataout  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT1  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT2  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT3  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT4  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT5  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT6  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT7  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT8  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT9  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT10  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT11  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT12  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT13  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [17];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT14  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [18];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT15  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [19];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT16  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [20];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT17  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [21];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT18  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [22];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT19  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [23];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT20  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [24];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT21  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [25];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT22  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [26];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT23  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [27];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT24  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [28];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT25  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [29];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT26  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [30];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT27  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [31];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT28  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [32];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT29  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [33];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT30  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [34];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT31  = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus [35];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [0] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [0];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [1] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [1];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [2] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [2];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [3] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [3];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [4] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [4];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [5] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [5];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [6] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [6];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [7] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [7];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [8] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [8];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [9] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [9];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [10] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [10];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [11] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [11];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [12] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [12];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [13] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [13];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [14] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [14];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [15] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [15];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [16] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [16];
assign \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [17] = \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus [17];

// Location: IOOBUF_X0_Y40_N113
stratixiii_io_obuf \ast_source_data[0]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[0]~output .bus_hold = "false";
defparam \ast_source_data[0]~output .open_drain_output = "false";
defparam \ast_source_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y40_N51
stratixiii_io_obuf \ast_source_data[1]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[1]~output .bus_hold = "false";
defparam \ast_source_data[1]~output .open_drain_output = "false";
defparam \ast_source_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N113
stratixiii_io_obuf \ast_source_data[2]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[2]~output .bus_hold = "false";
defparam \ast_source_data[2]~output .open_drain_output = "false";
defparam \ast_source_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N82
stratixiii_io_obuf \ast_source_data[3]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[3]~output .bus_hold = "false";
defparam \ast_source_data[3]~output .open_drain_output = "false";
defparam \ast_source_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y51_N33
stratixiii_io_obuf \ast_source_data[4]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[4]~output .bus_hold = "false";
defparam \ast_source_data[4]~output .open_drain_output = "false";
defparam \ast_source_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N82
stratixiii_io_obuf \ast_source_data[5]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[5]~output .bus_hold = "false";
defparam \ast_source_data[5]~output .open_drain_output = "false";
defparam \ast_source_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N51
stratixiii_io_obuf \ast_source_data[6]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[6]~output .bus_hold = "false";
defparam \ast_source_data[6]~output .open_drain_output = "false";
defparam \ast_source_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N95
stratixiii_io_obuf \ast_source_data[7]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[7]~output .bus_hold = "false";
defparam \ast_source_data[7]~output .open_drain_output = "false";
defparam \ast_source_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N113
stratixiii_io_obuf \ast_source_data[8]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[8]~output .bus_hold = "false";
defparam \ast_source_data[8]~output .open_drain_output = "false";
defparam \ast_source_data[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N51
stratixiii_io_obuf \ast_source_data[9]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[9]~output .bus_hold = "false";
defparam \ast_source_data[9]~output .open_drain_output = "false";
defparam \ast_source_data[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y39_N20
stratixiii_io_obuf \ast_source_data[10]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[10]~output .bus_hold = "false";
defparam \ast_source_data[10]~output .open_drain_output = "false";
defparam \ast_source_data[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N20
stratixiii_io_obuf \ast_source_data[11]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[11]~output .bus_hold = "false";
defparam \ast_source_data[11]~output .open_drain_output = "false";
defparam \ast_source_data[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N82
stratixiii_io_obuf \ast_source_data[12]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[12]~output .bus_hold = "false";
defparam \ast_source_data[12]~output .open_drain_output = "false";
defparam \ast_source_data[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N82
stratixiii_io_obuf \ast_source_data[13]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[13]~output .bus_hold = "false";
defparam \ast_source_data[13]~output .open_drain_output = "false";
defparam \ast_source_data[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N64
stratixiii_io_obuf \ast_source_data[14]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[14]~output .bus_hold = "false";
defparam \ast_source_data[14]~output .open_drain_output = "false";
defparam \ast_source_data[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N113
stratixiii_io_obuf \ast_source_data[15]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[15]~output .bus_hold = "false";
defparam \ast_source_data[15]~output .open_drain_output = "false";
defparam \ast_source_data[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y51_N95
stratixiii_io_obuf \ast_source_data[16]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[16]~output .bus_hold = "false";
defparam \ast_source_data[16]~output .open_drain_output = "false";
defparam \ast_source_data[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y51_N20
stratixiii_io_obuf \ast_source_data[17]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[17]~output .bus_hold = "false";
defparam \ast_source_data[17]~output .open_drain_output = "false";
defparam \ast_source_data[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N113
stratixiii_io_obuf \ast_source_data[18]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[18]~output .bus_hold = "false";
defparam \ast_source_data[18]~output .open_drain_output = "false";
defparam \ast_source_data[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y51_N20
stratixiii_io_obuf \ast_source_data[19]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[19]~output .bus_hold = "false";
defparam \ast_source_data[19]~output .open_drain_output = "false";
defparam \ast_source_data[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N2
stratixiii_io_obuf \ast_source_data[20]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[20]~output .bus_hold = "false";
defparam \ast_source_data[20]~output .open_drain_output = "false";
defparam \ast_source_data[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N51
stratixiii_io_obuf \ast_source_data[21]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[21]~output .bus_hold = "false";
defparam \ast_source_data[21]~output .open_drain_output = "false";
defparam \ast_source_data[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N20
stratixiii_io_obuf \ast_source_data[22]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[22]~output .bus_hold = "false";
defparam \ast_source_data[22]~output .open_drain_output = "false";
defparam \ast_source_data[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N95
stratixiii_io_obuf \ast_source_data[23]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[23]~output .bus_hold = "false";
defparam \ast_source_data[23]~output .open_drain_output = "false";
defparam \ast_source_data[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N82
stratixiii_io_obuf \ast_source_data[24]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [24]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[24]~output .bus_hold = "false";
defparam \ast_source_data[24]~output .open_drain_output = "false";
defparam \ast_source_data[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N20
stratixiii_io_obuf \ast_source_data[25]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [25]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[25]~output .bus_hold = "false";
defparam \ast_source_data[25]~output .open_drain_output = "false";
defparam \ast_source_data[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N51
stratixiii_io_obuf \ast_source_data[26]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [26]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[26]~output .bus_hold = "false";
defparam \ast_source_data[26]~output .open_drain_output = "false";
defparam \ast_source_data[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y51_N33
stratixiii_io_obuf \ast_source_data[27]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [27]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[27]~output .bus_hold = "false";
defparam \ast_source_data[27]~output .open_drain_output = "false";
defparam \ast_source_data[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y45_N64
stratixiii_io_obuf \ast_source_data[28]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [28]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[28]~output .bus_hold = "false";
defparam \ast_source_data[28]~output .open_drain_output = "false";
defparam \ast_source_data[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y39_N113
stratixiii_io_obuf \ast_source_data[29]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [29]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[29]~output .bus_hold = "false";
defparam \ast_source_data[29]~output .open_drain_output = "false";
defparam \ast_source_data[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N82
stratixiii_io_obuf \ast_source_data[30]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [30]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[30]~output .bus_hold = "false";
defparam \ast_source_data[30]~output .open_drain_output = "false";
defparam \ast_source_data[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y51_N33
stratixiii_io_obuf \ast_source_data[31]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [31]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[31]~output .bus_hold = "false";
defparam \ast_source_data[31]~output .open_drain_output = "false";
defparam \ast_source_data[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y34_N51
stratixiii_io_obuf \ast_source_data[32]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [32]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[32]~output .bus_hold = "false";
defparam \ast_source_data[32]~output .open_drain_output = "false";
defparam \ast_source_data[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N113
stratixiii_io_obuf \ast_source_data[33]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [33]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[33]~output .bus_hold = "false";
defparam \ast_source_data[33]~output .open_drain_output = "false";
defparam \ast_source_data[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N113
stratixiii_io_obuf \ast_source_data[34]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [34]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[34]~output .bus_hold = "false";
defparam \ast_source_data[34]~output .open_drain_output = "false";
defparam \ast_source_data[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y32_N20
stratixiii_io_obuf \ast_source_data[35]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [35]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[35]~output .bus_hold = "false";
defparam \ast_source_data[35]~output .open_drain_output = "false";
defparam \ast_source_data[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N20
stratixiii_io_obuf \ast_source_data[36]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [36]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[36]~output .bus_hold = "false";
defparam \ast_source_data[36]~output .open_drain_output = "false";
defparam \ast_source_data[36]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N20
stratixiii_io_obuf \ast_source_data[37]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [37]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[37]~output .bus_hold = "false";
defparam \ast_source_data[37]~output .open_drain_output = "false";
defparam \ast_source_data[37]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N113
stratixiii_io_obuf \ast_source_data[38]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [38]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[38]~output .bus_hold = "false";
defparam \ast_source_data[38]~output .open_drain_output = "false";
defparam \ast_source_data[38]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N20
stratixiii_io_obuf \ast_source_data[39]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [39]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[39]~output .bus_hold = "false";
defparam \ast_source_data[39]~output .open_drain_output = "false";
defparam \ast_source_data[39]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y35_N64
stratixiii_io_obuf \ast_source_data[40]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [40]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[40]~output .bus_hold = "false";
defparam \ast_source_data[40]~output .open_drain_output = "false";
defparam \ast_source_data[40]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N113
stratixiii_io_obuf \ast_source_data[41]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [41]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_data[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_data[41]~output .bus_hold = "false";
defparam \ast_source_data[41]~output .open_drain_output = "false";
defparam \ast_source_data[41]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y29_N64
stratixiii_io_obuf \ast_source_valid~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_valid~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_valid~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_valid~output .bus_hold = "false";
defparam \ast_source_valid~output .open_drain_output = "false";
defparam \ast_source_valid~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y51_N51
stratixiii_io_obuf \ast_source_error[0]~output (
	.i(\fir_ii_inst|fir_ii_0002_ast_inst|source|at_source_error_s [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_error[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_error[0]~output .bus_hold = "false";
defparam \ast_source_error[0]~output .open_drain_output = "false";
defparam \ast_source_error[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y31_N20
stratixiii_io_obuf \ast_source_error[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(14'b00000000000000),
	.parallelterminationcontrol(14'b00000000000000),
	.devoe(devoe),
	.o(\ast_source_error[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ast_source_error[1]~output .bus_hold = "false";
defparam \ast_source_error[1]~output .open_drain_output = "false";
defparam \ast_source_error[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N1
stratixiii_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
stratixiii_clkena \clk~inputclkctrl (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N1
stratixiii_io_ibuf \ast_sink_data[4]~input (
	.i(ast_sink_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[4]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[4]~input .bus_hold = "false";
defparam \ast_sink_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y28_N32
stratixiii_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
stratixiii_clkena \reset_n~inputclkctrl (
	.inclk(\reset_n~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_n~inputclkctrl_outclk ),
	.enaout());
// synopsys translate_off
defparam \reset_n~inputclkctrl .clock_type = "global clock";
defparam \reset_n~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N32
stratixiii_io_ibuf \ast_sink_valid~input (
	.i(ast_sink_valid),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_valid~input_o ));
// synopsys translate_off
defparam \ast_sink_valid~input .bus_hold = "false";
defparam \ast_sink_valid~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[4]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N1
stratixiii_io_ibuf \ast_sink_data[5]~input (
	.i(ast_sink_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[5]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[5]~input .bus_hold = "false";
defparam \ast_sink_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder_combout  = ( \ast_sink_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N1
stratixiii_io_ibuf \ast_sink_data[6]~input (
	.i(ast_sink_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[6]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[6]~input .bus_hold = "false";
defparam \ast_sink_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder_combout  = ( \ast_sink_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y51_N1
stratixiii_io_ibuf \ast_sink_data[7]~input (
	.i(ast_sink_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[7]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[7]~input .bus_hold = "false";
defparam \ast_sink_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder_combout  = ( \ast_sink_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N32
stratixiii_io_ibuf \ast_sink_data[8]~input (
	.i(ast_sink_data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[8]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[8]~input .bus_hold = "false";
defparam \ast_sink_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder_combout  = ( \ast_sink_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y32_N63
stratixiii_io_ibuf \ast_sink_data[9]~input (
	.i(ast_sink_data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[9]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[9]~input .bus_hold = "false";
defparam \ast_sink_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder_combout  = ( \ast_sink_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N63
stratixiii_io_ibuf \ast_sink_data[10]~input (
	.i(ast_sink_data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[10]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[10]~input .bus_hold = "false";
defparam \ast_sink_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder_combout  = ( \ast_sink_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y22_N63
stratixiii_io_ibuf \ast_sink_data[11]~input (
	.i(ast_sink_data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[11]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[11]~input .bus_hold = "false";
defparam \ast_sink_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder_combout  = ( \ast_sink_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y27_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y29_N1
stratixiii_io_ibuf \ast_sink_data[12]~input (
	.i(ast_sink_data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[12]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[12]~input .bus_hold = "false";
defparam \ast_sink_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder_combout  = ( \ast_sink_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y51_N94
stratixiii_io_ibuf \ast_sink_data[13]~input (
	.i(ast_sink_data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[13]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[13]~input .bus_hold = "false";
defparam \ast_sink_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder_combout  = ( \ast_sink_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y30_N94
stratixiii_io_ibuf \ast_sink_data[14]~input (
	.i(ast_sink_data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[14]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[14]~input .bus_hold = "false";
defparam \ast_sink_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder_combout  = ( \ast_sink_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y26_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y26_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y26_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N94
stratixiii_io_ibuf \ast_sink_data[15]~input (
	.i(ast_sink_data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[15]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[15]~input .bus_hold = "false";
defparam \ast_sink_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder_combout  = ( \ast_sink_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y28_N32
stratixiii_io_ibuf \ast_sink_data[16]~input (
	.i(ast_sink_data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[16]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[16]~input .bus_hold = "false";
defparam \ast_sink_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder_combout  = ( \ast_sink_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ast_sink_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y23_N32
stratixiii_io_ibuf \ast_sink_data[17]~input (
	.i(ast_sink_data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[17]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[17]~input .bus_hold = "false";
defparam \ast_sink_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y27_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[17]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y28_N1
stratixiii_io_ibuf \ast_sink_data[0]~input (
	.i(ast_sink_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[0]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[0]~input .bus_hold = "false";
defparam \ast_sink_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y26_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[0]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X53_Y22_N32
stratixiii_io_ibuf \ast_sink_data[1]~input (
	.i(ast_sink_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[1]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[1]~input .bus_hold = "false";
defparam \ast_sink_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y26_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[1]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y26_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y51_N94
stratixiii_io_ibuf \ast_sink_data[2]~input (
	.i(ast_sink_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[2]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[2]~input .bus_hold = "false";
defparam \ast_sink_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X26_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[2]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X21_Y51_N1
stratixiii_io_ibuf \ast_sink_data[3]~input (
	.i(ast_sink_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_data[3]~input_o ));
// synopsys translate_off
defparam \ast_sink_data[3]~input .bus_hold = "false";
defparam \ast_sink_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[3]~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y32_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][0]~q }),
	.datab({gnd,gnd,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr8|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y32_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0]~q }),
	.datab({vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr9|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y31_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~q }),
	.datab({vcc,gnd,gnd,vcc,gnd,gnd,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr10|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y31_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0]~q }),
	.datab({vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X20_Y31_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult1~8 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult2~8 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult3~8 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_mult4~8 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: MLABCELL_X26_Y30_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y32_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y32_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr11|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y34_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~q }),
	.datab({gnd,gnd,vcc,gnd,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,vcc,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X26_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y32_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y27_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr12|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y34_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0]~q }),
	.datab({gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X26_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y33_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y33_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y31_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y27_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr13|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y33_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~q }),
	.datab({vcc,vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc,vcc,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X22_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y32_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr14|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y33_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][0]~q }),
	.datab({vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X20_Y33_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult1~4 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult2~4 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult3~4 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_mult4~4 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [0]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y33_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y28_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y28_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr15|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y28_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0]~q }),
	.datab({gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y31_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y33_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y30_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y32_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y32_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y33_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y33_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y28_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y31_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr16|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y28_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~q }),
	.datab({gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,vcc,vcc,vcc,gnd,vcc,vcc,vcc,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr17|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y27_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({gnd,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~q }),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X32_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr18|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y27_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0]~q }),
	.datab({gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,vcc,vcc,vcc,gnd,vcc,vcc,vcc,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X20_Y27_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT35 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT34 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult1~dataout }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT35 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT34 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult2~dataout }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT35 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT34 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult3~dataout }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT35 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT34 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_mult4~dataout }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr19|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y30_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~q }),
	.datab({gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr20|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y30_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][0]~q }),
	.datab({vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X27_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr21|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y29_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0]~q }),
	.datab({vcc,vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,vcc,vcc,gnd,vcc,gnd,vcc,vcc,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X27_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr22|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y29_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~q }),
	.datab({gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,vcc,vcc,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X20_Y29_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult1~4 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult2~4 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult3~4 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT33 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT32 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT31 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT30 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_mult4~4 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [0]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [0]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr23|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y30_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0]~q }),
	.datab({gnd,gnd,vcc,gnd,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X30_Y34_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr32|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y30_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~q }),
	.datab({gnd,vcc,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr33|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y29_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0]~q }),
	.datab({gnd,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: LABCELL_X30_Y34_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y34_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][8]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][12]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][14]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y31_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][3]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][5]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr34|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ast_sink_valid~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y29_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~q }),
	.datab({vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X31_Y29_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult1~14 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult2~14 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult3~14 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_mult4~14 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: MLABCELL_X29_Y31_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[0] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y32_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr28|delay_signals[0][0]~q }),
	.datab({gnd,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X31_Y32_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr29|delay_signals[0][0]~q }),
	.datab({gnd,gnd,vcc,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X31_Y31_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr30|delay_signals[0][0]~q }),
	.datab({vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X31_Y31_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr31|delay_signals[0][0]~q }),
	.datab({vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X31_Y31_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult1~10 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult2~10 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult3~10 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_mult4~10 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: DSPMULT_X31_Y34_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr24|delay_signals[0][0]~q }),
	.datab({gnd,vcc,gnd,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X31_Y34_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr25|delay_signals[0][0]~q }),
	.datab({vcc,vcc,vcc,vcc,gnd,vcc,gnd,gnd,gnd,vcc,gnd,gnd,gnd,vcc,vcc,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X31_Y33_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr26|delay_signals[0][0]~q }),
	.datab({vcc,vcc,gnd,gnd,vcc,gnd,gnd,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPMULT_X31_Y33_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][17]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][16]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][15]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][14]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][13]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][12]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][11]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][10]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][9]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][8]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][7]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][6]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][5]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][4]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][3]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][2]~q ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][1]~q ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr27|delay_signals[0][0]~q }),
	.datab({vcc,vcc,vcc,vcc,gnd,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X31_Y33_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT32 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT31 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult1~6 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT32 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT31 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult2~6 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT32 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT31 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult3~6 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT32 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT31 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT30 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT29 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_mult4~6 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [0]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0]~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder_combout  = ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y28_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr4|delay_signals[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y28_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,vcc,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y28_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr5|delay_signals[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y28_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X26_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr6|delay_signals[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y27_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({vcc,gnd,vcc,gnd,vcc,gnd,gnd,vcc,gnd,gnd,vcc,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr7|delay_signals[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X31_Y27_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({gnd,vcc,vcc,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X31_Y27_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult1~12 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult2~12 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult3~12 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT29 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT28 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT27 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT26 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT25 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT24 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT23 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT22 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT21 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT12 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT11 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT10 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT9 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT8 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT7 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT6 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT5 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT4 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT3 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT2 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~DATAOUT1 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~dataout ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~14 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~13 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_mult4~12 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: FF_X21_Y25_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y34_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y25_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({vcc,vcc,vcc,vcc,gnd,gnd,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X21_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr1|delay_signals[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y25_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X21_Y28_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y28_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr2|delay_signals[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y24_N0
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({gnd,gnd,gnd,gnd,vcc,vcc,gnd,vcc,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: FF_X21_Y24_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout  = ( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_wrreg_q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][8]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][9]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][10]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][11]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][12]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][13]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][14]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][15]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][16]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][17]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr3|delay_signals[0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg[6] .power_up = "low";
// synopsys translate_on

// Location: DSPMULT_X20_Y24_N1
stratixiii_mac_mult \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 (
	.signa(vcc),
	.signb(vcc),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|dataout_wire [0]}),
	.datab({gnd,vcc,gnd,vcc,vcc,gnd,gnd,vcc,gnd,gnd,vcc,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4_DATAOUT_bus ),
	.scanouta());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .dataa_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .dataa_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .dataa_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .datab_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .datab_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .datab_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .scanouta_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .scanouta_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4 .signb_internally_grounded = "false";
// synopsys translate_on

// Location: DSPOUT_X20_Y24_N2
stratixiii_mac_out \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 (
	.signa(vcc),
	.signb(vcc),
	.zeroacc(gnd),
	.zerochainout(gnd),
	.zeroloopback(gnd),
	.rotate(gnd),
	.shiftright(gnd),
	.round(gnd),
	.roundchainout(gnd),
	.saturate(gnd),
	.saturatechainout(gnd),
	.dataa({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult1~14 }),
	.datab({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult2~14 }),
	.datac({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult3~14 }),
	.datad({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT28 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT27 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT26 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT25 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT24 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT23 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT22 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT21 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT20 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT19 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT18 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT17 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT16 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT15 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT14 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT13 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT12 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT11 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT10 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT9 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT8 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT7 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT6 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT5 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT4 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT3 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT2 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~DATAOUT1 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~dataout ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~20 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~19 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~18 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~17 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~16 ,
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~15 ,\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_mult4~14 }),
	.chainin(1'b0),
	.clk({gnd,gnd,gnd,\clk~inputclkctrl_outclk }),
	.aclr({gnd,gnd,gnd,!\reset_n~inputclkctrl_outclk }),
	.ena({vcc,vcc,vcc,vcc}),
	.devclrn(devclrn),
	.devpor(devpor),
	.overflow(),
	.saturatechainoutoverflow(),
	.dftout(),
	.dataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5_DATAOUT_bus ),
	.loopbackout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .acc_adder_operation = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .dataa_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .datab_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .datac_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .datad_width = 36;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .first_adder0_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .first_adder0_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .first_adder0_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .first_adder1_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .first_adder1_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .first_adder1_mode = "add";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multa_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multa_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multb_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multb_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multc_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multc_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multd_signa_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .multd_signb_internally_grounded = "false";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .operation_mode = "two_level_adder";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .output_clear = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .output_clock = "0";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .rotate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .rotate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .rotate_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .rotate_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .rotate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .rotate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_chain_out_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_chain_out_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_mode = "nearest_integer";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .round_width = 15;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .roundchainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .roundchainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .roundchainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .roundchainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .roundchainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .roundchainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_chain_out_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_chain_out_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_mode = "asymmetric";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturate_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturatechainout_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturatechainout_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturatechainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturatechainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturatechainout_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .saturatechainout_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .second_adder_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .second_adder_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .shiftright_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .shiftright_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .shiftright_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .shiftright_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .shiftright_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .shiftright_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signa_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signa_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signa_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signa_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signb_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signb_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signb_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .signb_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroacc_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroacc_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroacc_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroacc_pipeline_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zerochainout_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zerochainout_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroloopback_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroloopback_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroloopback_output_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroloopback_output_clock = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroloopback_pipeline_clear = "none";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|mac_out5 .zeroloopback_pipeline_clock = "none";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [0] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [0]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [0] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [0]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~2  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [1]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [1]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~2  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [1]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\ast_sink_valid~input_o ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [1] ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [0] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [1] ) + 
// ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [1]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [1]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~2  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [1]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [1] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [1]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [2]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [2]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [2]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y30_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [1]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[1] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [1] ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~2  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [1]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [2]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~6  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [2]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~6  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [2]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [2]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [2] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~6  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [2]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [2]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][2]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q  ) 
// + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~2  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q  ) + ( 
// !VCC ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [2]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [2] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [2]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~10  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [3]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~10  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [3]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [3]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [3]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [3]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~10  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [3]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [3]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [3] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [3]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [4]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~14  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [4]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [4]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X26_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q  ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~2  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~6  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~2  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][1]~q ),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [3]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [3]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [3] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~10  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [3]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [4]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [4]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [4]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [4]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [4] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~14  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [4]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [4]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [5]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [5]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [5]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [5]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [5]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y29_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][4]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q  ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~6  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~10  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~9_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [4]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [4] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [4]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [5]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~18  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [5]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~18  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [5] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~18  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [5]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~22  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [6]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [6]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [6]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [6]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [6]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [6]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q  ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~10  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~14  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~10  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [5]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [6] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~18  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [6]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [6]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~22  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [6]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [6]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [6] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~22  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [6]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [6]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [7]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [7]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [7]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [7]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [7]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y28_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y28_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y28_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][6]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q  ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~14  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~18  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~14  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~17_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2_cout  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0] ) + ( !VCC ) + ( !VCC ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~3  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2_cout ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~3 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2 .lut_mask = 64'h0000FFFF000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6_cout  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~3  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2_cout  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~7  = SHARE(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~2_cout ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~3 ),
	.combout(),
	.sumout(),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6_cout ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~7 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6 .lut_mask = 64'h000000FF0000FF00;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10_cout  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [2] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~7  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6_cout  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~11  = SHARE(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [2])

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~6_cout ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~7 ),
	.combout(),
	.sumout(),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10_cout ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~11 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10 .lut_mask = 64'h000033330000CCCC;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14_cout  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [3] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~11  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10_cout  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~15  = SHARE(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [3])

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~10_cout ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~11 ),
	.combout(),
	.sumout(),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14_cout ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~15 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14 .lut_mask = 64'h000055550000AAAA;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18_cout  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [4] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~15  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14_cout  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~19  = SHARE(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [4])

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~14_cout ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~15 ),
	.combout(),
	.sumout(),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18_cout ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~19 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18 .lut_mask = 64'h000033330000CCCC;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22_cout  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [5] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~19  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18_cout  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~23  = SHARE(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~18_cout ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~19 ),
	.combout(),
	.sumout(),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22_cout ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~23 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22 .lut_mask = 64'h00000F0F0000F0F0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [6] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~23  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22_cout  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~26  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [6] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~23  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22_cout  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~27  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [6] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0]))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [6]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~22_cout ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~23 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~26 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~27 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25 .lut_mask = 64'h000030300000C3C3;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [6]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [6] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [6] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [6]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [7]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [7]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~26  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [7]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [7] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~26  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [7]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~30  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [8]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y34_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q  ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~18  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~22  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [7] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~27  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~30  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [7] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~27  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~31  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [7] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [7]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~26 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~27 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~30 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~31 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29 .lut_mask = 64'h00000F000000F00F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [7]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [7] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [7] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~26  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [8]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [8]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [8]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [8]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~30  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [8]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [8]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~30  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [8]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [8] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [8]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~34  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y27_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y27_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q  ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~22  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~26  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~22  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~25_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [8]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~31  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~34  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [8]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~31  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~35  = SHARE((!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~q  & \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [8]))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][2]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~30 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~31 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~34 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~35 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33 .lut_mask = 64'h00000C0C0000C3C3;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [8]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [8] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [9] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [9]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~34  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~34  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~34  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y36_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y36_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y36_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [9] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~34  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [9]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y36_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y36_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [9]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [10]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y27_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y27_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y27_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q  ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~26  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~30  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~29_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y30_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [9]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~35  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~38  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [9]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~35  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~39  = SHARE((!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~q  & \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [9]))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~34 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~35 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~38 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~39 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37 .lut_mask = 64'h000000AA0000AA55;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [9]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [9] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [10] ) 
// + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [10]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [10]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~38  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [10]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [10]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [10]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~38  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [10]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~38  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [10]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [10]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [10] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [10]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y31_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][10]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y31_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y31_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~30  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~34  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~33_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [10]) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~39  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~42  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [10]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~39  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~43  = SHARE((!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~q  & \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [10]))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][4]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~38 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~39 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~42 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~43 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41 .lut_mask = 64'h00000C0C0000C3C3;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [10]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [10] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [10] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~38  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [11]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~42  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [11]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~42  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [11]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~42  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [11]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~42  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [11]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [11]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~42  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [11]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [11]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [11] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~42  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [11]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [12]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [12]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~46  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [12]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~46  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [12]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~46  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [12]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y33_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][11]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y33_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y33_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~34  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~38  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q  ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~37_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [11] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~43  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~46  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [11] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~43  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~47  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [11] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [11]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~42 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~43 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~46 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~47 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [11]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [11] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [12] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [12]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~46  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [12]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [12]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [12]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [12] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [12]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~50  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [13]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y29_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~38  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~42  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~42 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~41_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [12]) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~47  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~50  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [12]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~47  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~51  = SHARE((!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~q  & \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [12]))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][6]~q ),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~46 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~47 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~50 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~51 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49 .lut_mask = 64'h000000CC0000CC33;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [12]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [12] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [13] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [13]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [13]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [13]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [13]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~50  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [13]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~50  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [13]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~50  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [13]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [13] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~50  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [13]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [14]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y31_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y31_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y31_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][13]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~42  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~46  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~42  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~46 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~45_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][7]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [13] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~51  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~54  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [13] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~51  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~55  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [13] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [13]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~50 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~51 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~54 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~55 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [13]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [13] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [13] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [13]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~54  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [14]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~54  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [14]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~54  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [14]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [14]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~54  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [14]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~54  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [14]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [14] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [14]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [14]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [15]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~58  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~58  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [15]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [15]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [15]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~46  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~50  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~46  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~50 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49 .lut_mask = 64'h0000CCCC00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~49_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [14]) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~55  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~58  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [14]) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~55  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~59  = SHARE((!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~q  & \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [14]))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][8]~q ),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~54 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~55 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~58 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~59 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57 .lut_mask = 64'h00000C0C0000C3C3;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [14]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [14] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [15] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~54  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [15]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [15]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [15]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [15] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~58  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [15]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [15]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~62  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [16]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [16]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [16]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [16]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y32_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][15]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y32_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y32_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~50  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~54  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~50  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q ),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~54 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~53_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y30_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][9]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [15] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~59  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~62  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [15] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~59  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~63  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [15] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [15]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][9]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~58 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~59 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~62 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~63 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [15]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [15] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [15] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~58  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [15]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [16]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [16]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~62  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [16]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [16]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [16] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [16]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [16]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][16]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~54  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~58  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~54  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~58 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~57_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [16] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~63  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~66  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [16] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~63  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~67  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [16] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~q ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [16]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][10]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~62 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~63 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~66 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~67 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65 .lut_mask = 64'h000030300000C3C3;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [16]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [16] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [17] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~66  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~66  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [17] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~66  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [17]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [17]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~70  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [18]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y31_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr35|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y31_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y31_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr35_q_11|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~58  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~62  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~58  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~62 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~61_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [17] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~67  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~70  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [17] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~67  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~71  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [17] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [17]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][11]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~66 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~67 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~70 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~71 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [17]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [17] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [17] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [17]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~70  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [18]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [18]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~70  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [18]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [18]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [18]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [18]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~70  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [18]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [18] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~70  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [18]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73 .lut_mask = 64'h0000CCCC00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y31_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~74  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [19]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y31_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y35_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [19]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y35_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y35_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [19]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y35_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~62  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~66  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~62  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~66 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~65_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [18] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~71  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~74  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [18] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~71  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~75  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [18] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~q ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [18]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][12]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~70 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~71 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~74 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~75 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73 .lut_mask = 64'h000030300000C3C3;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [18]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[18] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [18] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~70  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~74  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [18] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~70  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [18]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~74 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y33_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~74  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [19]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y33_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y33_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [19]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y33_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [19]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y27_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [19]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y27_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [19] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~74  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [19]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [19]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [20]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~78  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [20]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81 .lut_mask = 64'h0000CCCC00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~78  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [20]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~66  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~70  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~66  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~70 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69 .lut_mask = 64'h0000CCCC00003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~69_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [19] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~75  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~78  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [19] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~75  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~79  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [19] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [19]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][13]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~74 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~75 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~78 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~79 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [19]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[19] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y29_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~74  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~78  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [19] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [20] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [20]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~78 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~77_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~78  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [20]),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [20]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [20]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [20]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [20] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~78  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [20]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q  
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~70  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73 .lut_mask = 64'h0000CCCC00003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add6~73_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y29_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~79  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~82  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~79  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~83  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][14]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~78 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~79 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~82 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~83 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [20]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[20] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~78  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~82  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [20] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [21] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~78  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~82 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~81_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~82  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [21] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [21]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~86  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [22]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [22]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [22]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~83  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~86  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~83  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~87  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][15]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~82 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~83 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~86 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~87 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [21]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[21] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [21] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~82  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~86  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [21] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~82  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [22]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~86 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~85_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [22]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [22]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~86  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [22]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [22]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [22] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~86  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [22]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y29_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y29_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~87  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~90  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~87  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~91  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][16]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~86 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~87 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~90 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~91 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89 .lut_mask = 64'h00000F000000F00F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [22]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[22] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~86  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~90  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [22] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [23] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [23]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~90 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~89_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~90  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [23]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~90  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [23]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [23]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [23]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~90  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [23]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~90  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [23] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [23]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~94  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~94  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [24]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y29_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_wi0_delayr36|delay_signals[0][17]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q ) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~91  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~94  = CARRY(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q ) ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~91  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~95  = SHARE((\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20] & !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~90 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~91 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~94 ),
	.shareout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~95 ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93 .lut_mask = 64'h000050500000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [23]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[23] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [23] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~90  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~94  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [23] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [23]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~94 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~93_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~94  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~94  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [24] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~94  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [24]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [25]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [25]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [25]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y29_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97_sumout  = SUM(( !\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q  $ (\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20]) ) + 
// ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~95  ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~94  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr36_q_12|delay_signals[0][17]~q ),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_add_1_o [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~94 ),
	.sharein(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~95 ),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97 .lut_mask = 64'h000000000000A5A5;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X29_Y29_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add7~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[24] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~94  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~98  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~98 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~97_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [25]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [25]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [25] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [25] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [25]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [25]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [25]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[25] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~102  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [26]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [26]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [26]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [26]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [26]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~98  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~102  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~98  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~102 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~101_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [26]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~102  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [26]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [26]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [26] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [26] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~102  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [26]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [26]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [27]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~106  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [27]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~106  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [27]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~102  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~106  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~106 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~105_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [27]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~106  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~106  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [27]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [27] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [27] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~106  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [27]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [27]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [27]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[27] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~110  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [28]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result 
// [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~106  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~110  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [28] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~106  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~110 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~109_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~110  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [28] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [28] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [28]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [28]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y39_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y39_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [28]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~110  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~114  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~114 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~113_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~114  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [29]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [29]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~114  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~114  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [29]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [29]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y35_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [29]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y35_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [29]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y35_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [29] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [29] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~114  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [29]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y35_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y39_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [29]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [29]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[29] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [30]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [30]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~114  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~118  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24] 
// ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~114  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~118 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~117_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~118  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [30]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [30]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [30]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~118  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [30]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [30]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [30]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~118  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~122  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [30]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~122 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y34_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [30]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [30]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[30] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y28_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o 
// [24] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_1_component|auto_generated|result [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_mult1_0_sub_3_o [24]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add8~121_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~122  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [31]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~122  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [31]),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~122  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [31]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~122  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N2
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~122  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~126  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [31] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~122  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [31]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~126 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~125_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y36_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [31]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y26_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~126  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_9_component|auto_generated|result [30]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_8_component|auto_generated|result [31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129 .lut_mask = 64'h0000AAAA00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add1~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~126  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~130  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~126  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [32]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~130 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~126  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~130  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~130 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~126  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~130  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~130 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~126  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~130  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~130 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N24
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~126  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~130  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [32]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~130 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~126  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~130  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~126  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [32]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~130 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~126  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~130  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~130 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~129_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y34_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [32]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [32]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[32] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~130  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~134  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~134 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~133_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~130  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~134  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~134 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~133_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~130  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~134  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [33]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~134 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~133_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~130  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~134  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~130  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [33]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~134 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~133_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~130  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~134  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [33]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~134 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~133_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~130  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~134  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~130  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [33]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~134 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~133_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~130  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~134  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~130  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [33]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~134 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~133_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [33] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [33]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~134  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~138  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~134  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [34]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [34]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~138 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~137_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~134  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~138  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~134  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [34]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~138 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137 .lut_mask = 64'h0000F0F000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~137_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~134  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~138  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~134  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [34]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [34]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~138 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~137_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~134  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~138  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [34]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~138 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~137_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N28
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~134  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~138  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [34]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~138 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~137_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~134  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~138  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [34] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~134  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [34]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [34]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~138 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~137_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~134  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~138  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~134  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [34]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~134 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~138 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~137_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y34_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [34]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [34]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[34] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~138  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~142  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~138  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [35]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~142 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~141_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~138  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~142  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~138  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~142 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~141_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~138  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~142  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~142 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~141_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y32_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [34] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~138  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_3_component|auto_generated|result [34]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_2_component|auto_generated|result [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y32_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add5~141_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N30
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~138  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~142  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~142 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~141_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~138  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~142  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~138  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [35]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~142 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~141_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N10
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~138  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~142  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [35] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~138  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~138 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~142 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~141_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [35] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [35]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~142  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~146  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~146 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~145_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[36] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y34_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_7_component|auto_generated|result [33]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_6_component|auto_generated|result [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y34_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add2~145_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[36] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~142  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~146  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~142  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [36]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~146 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~145_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[36] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X29_Y32_N32
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_1_o [35]),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_0_o [31]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145 .lut_mask = 64'h0000FF00000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y32_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add9~145_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[36] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~142  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~146  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~142  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [36]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~146 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145 .lut_mask = 64'h0000CCCC00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~145_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[36] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N12
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~142  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~146  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~142  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~142 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~146 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N13
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~145_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[36] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X32_Y34_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [36] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X32_Y34_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [36]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [37] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~146  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~150  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [37] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~146  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~150 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~149_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [37]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[37] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [37] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~146  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~150  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [37] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~146  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~150 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~149_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [37]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[37] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [37] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~146  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~150  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [37] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~146  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [37]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~150 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~149_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [37]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[37] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N14
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [37] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~146  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~150  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [37] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~146  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [37]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~146 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~150 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N15
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~149_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [37]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[37] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [37] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [37]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y30_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [37] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_5_component|auto_generated|result [37]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_madd4_4_component|auto_generated|result [35]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y30_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add3~153_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [38]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[38] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N36
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [38] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~150  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~154  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [38] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~150  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [38]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~154 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N37
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~153_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [38]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[38] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [38] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~150  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~154  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [38] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~150  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [38]),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~154 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153 .lut_mask = 64'h0000CCCC00000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~153_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [38]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[38] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N16
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [38] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~150  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~154  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [38] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~150  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [38]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~150 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~154 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N17
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~153_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [38]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[38] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N34
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [38] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N35
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [38]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y34_N38
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [38] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~154  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_2_o [38]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_3_o [36]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y34_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add4~157_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [39]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[39] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [39] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~154  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~158  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [39] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~154  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~158 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157 .lut_mask = 64'h0000AAAA000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~157_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [39]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[39] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N18
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [39] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~154  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~158  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [39] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~154  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [39]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~154 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~158 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157 .lut_mask = 64'h0000FF0000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N19
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~157_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [39]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[39] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y34_N39
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[39] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [39]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [39]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[39] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y34_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [39] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~158  ))

	.dataa(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_0_o [36]),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add1_1_o [39]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161 .lut_mask = 64'h0000F0F000005555;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y34_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add10~161_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [40]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[40] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N20
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [40] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~158  ))
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~162  = CARRY(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [40] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~158  ))

	.dataa(gnd),
	.datab(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [40]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~158 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161_sumout ),
	.cout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~162 ),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161 .lut_mask = 64'h0000FF0000003333;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~161_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [40]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[40] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y36_N26
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [40] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y36_N27
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [40]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X24_Y34_N22
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165_sumout  = SUM(( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [40] ) + ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32] ) + ( 
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~162  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add2_0_o [40]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add0_4_o [32]),
	.datag(gnd),
	.cin(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~162 ),
	.sharein(gnd),
	.combout(),
	.sumout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165 .lut_mask = 64'h0000FF0000000F0F;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y34_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|Add11~165_sumout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [41]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[41] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y34_N31
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[41] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_mtree_add3_0_o [41]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_out [41]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[41] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_out[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N33
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_11|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[4][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N8
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[4][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N9
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N11
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[3][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[2][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N6
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[2][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N7
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N4
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder_combout  = ( \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y27_N5
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N23
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_memread_q_16|delay_signals[0][0]~q ),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N21
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|data_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|u0_m0_wo0_oseq_gated_reg_q [0]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|data_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_valid .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|data_valid .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X20_Y51_N1
stratixiii_io_ibuf \ast_sink_error[0]~input (
	.i(ast_sink_error[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_error[0]~input_o ));
// synopsys translate_off
defparam \ast_sink_error[0]~input .bus_hold = "false";
defparam \ast_sink_error[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X35_Y36_N0
stratixiii_lcell_comb \fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0 (
// Equation(s):
// \fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0_combout  = ( \ast_sink_valid~input_o  & ( \ast_sink_error[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ast_sink_error[0]~input_o ),
	.datae(!\ast_sink_valid~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0 .extended_lut = "off";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0 .lut_mask = 64'h000000FF000000FF;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y36_N1
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|sink|packet_error_s[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\fir_ii_inst|fir_ii_0002_ast_inst|sink|at_sink_error_int~0_combout ),
	.asdata(vcc),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|sink|packet_error_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|sink|packet_error_s[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|sink|packet_error_s[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y36_N3
dffeas \fir_ii_inst|fir_ii_0002_ast_inst|source|at_source_error_s[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\fir_ii_inst|fir_ii_0002_ast_inst|sink|packet_error_s [0]),
	.clrn(\reset_n~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\fir_ii_inst|fir_ii_0002_ast_inst|source|at_source_error_s [0]),
	.prn(vcc));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|at_source_error_s[0] .is_wysiwyg = "true";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|source|at_source_error_s[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N63
stratixiii_io_ibuf \ast_sink_error[1]~input (
	.i(ast_sink_error[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ast_sink_error[1]~input_o ));
// synopsys translate_off
defparam \ast_sink_error[1]~input .bus_hold = "false";
defparam \ast_sink_error[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y24_N20
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr3_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N20
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_phasedelay0_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

// Location: MLABCELL_X29_Y27_N2
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr7_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

// Location: MLABCELL_X26_Y27_N2
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr6_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

// Location: MLABCELL_X21_Y28_N22
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr2_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

// Location: MLABCELL_X21_Y27_N20
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr1_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

// Location: MLABCELL_X29_Y28_N2
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr5_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

// Location: MLABCELL_X26_Y28_N0
stratixiii_mlab_cell \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block (
	.clk0(\clk~inputclkctrl_outclk ),
	.ena0(vcc),
	.portadatain({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [17],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [16],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [15],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [14],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [13],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [12],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [11],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [10],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [9],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [8],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [7],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [6],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [5],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [4],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [3],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [2],
\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [1],\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|datain_reg [0]}),
	.portaaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|wraddr_reg [0]}),
	.portabyteenamasks(1'b1),
	.portbaddr({\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|rdaddr_reg [0]}),
	.portbdataout(\fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .address_width = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .data_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_address = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .first_bit_number = 0;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .last_address = 1;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_depth = 2;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_name = "fir_ii_0002:fir_ii_inst|fir_ii_0002_ast:fir_ii_0002_ast_inst|fir_ii_0002_rtl:hpfircore|altsyncram:d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|altsyncram_aru3:auto_generated|altdpram_instance";
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .logical_ram_width = 18;
defparam \fir_ii_inst|fir_ii_0002_ast_inst|hpfircore|d_u0_m0_wo0_wi0_delayr4_q_12_replace_mem_dmem|auto_generated|lutrama0_block .mixed_port_feed_through_mode = "dont_care";
// synopsys translate_on

assign ast_source_data[0] = \ast_source_data[0]~output_o ;

assign ast_source_data[1] = \ast_source_data[1]~output_o ;

assign ast_source_data[2] = \ast_source_data[2]~output_o ;

assign ast_source_data[3] = \ast_source_data[3]~output_o ;

assign ast_source_data[4] = \ast_source_data[4]~output_o ;

assign ast_source_data[5] = \ast_source_data[5]~output_o ;

assign ast_source_data[6] = \ast_source_data[6]~output_o ;

assign ast_source_data[7] = \ast_source_data[7]~output_o ;

assign ast_source_data[8] = \ast_source_data[8]~output_o ;

assign ast_source_data[9] = \ast_source_data[9]~output_o ;

assign ast_source_data[10] = \ast_source_data[10]~output_o ;

assign ast_source_data[11] = \ast_source_data[11]~output_o ;

assign ast_source_data[12] = \ast_source_data[12]~output_o ;

assign ast_source_data[13] = \ast_source_data[13]~output_o ;

assign ast_source_data[14] = \ast_source_data[14]~output_o ;

assign ast_source_data[15] = \ast_source_data[15]~output_o ;

assign ast_source_data[16] = \ast_source_data[16]~output_o ;

assign ast_source_data[17] = \ast_source_data[17]~output_o ;

assign ast_source_data[18] = \ast_source_data[18]~output_o ;

assign ast_source_data[19] = \ast_source_data[19]~output_o ;

assign ast_source_data[20] = \ast_source_data[20]~output_o ;

assign ast_source_data[21] = \ast_source_data[21]~output_o ;

assign ast_source_data[22] = \ast_source_data[22]~output_o ;

assign ast_source_data[23] = \ast_source_data[23]~output_o ;

assign ast_source_data[24] = \ast_source_data[24]~output_o ;

assign ast_source_data[25] = \ast_source_data[25]~output_o ;

assign ast_source_data[26] = \ast_source_data[26]~output_o ;

assign ast_source_data[27] = \ast_source_data[27]~output_o ;

assign ast_source_data[28] = \ast_source_data[28]~output_o ;

assign ast_source_data[29] = \ast_source_data[29]~output_o ;

assign ast_source_data[30] = \ast_source_data[30]~output_o ;

assign ast_source_data[31] = \ast_source_data[31]~output_o ;

assign ast_source_data[32] = \ast_source_data[32]~output_o ;

assign ast_source_data[33] = \ast_source_data[33]~output_o ;

assign ast_source_data[34] = \ast_source_data[34]~output_o ;

assign ast_source_data[35] = \ast_source_data[35]~output_o ;

assign ast_source_data[36] = \ast_source_data[36]~output_o ;

assign ast_source_data[37] = \ast_source_data[37]~output_o ;

assign ast_source_data[38] = \ast_source_data[38]~output_o ;

assign ast_source_data[39] = \ast_source_data[39]~output_o ;

assign ast_source_data[40] = \ast_source_data[40]~output_o ;

assign ast_source_data[41] = \ast_source_data[41]~output_o ;

assign ast_source_valid = \ast_source_valid~output_o ;

assign ast_source_error[0] = \ast_source_error[0]~output_o ;

assign ast_source_error[1] = \ast_source_error[1]~output_o ;

endmodule
