# Reading D:/Software/Quartus/modelsim_ase/tcl/vsim/pref.tcl
# do fulladder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/Software/Quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/fulladder {D:/CompArch/fulladder/fulladder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:25 on Feb 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/fulladder" D:/CompArch/fulladder/fulladder.v 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 00:36:25 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/CompArch/fulladder {D:/CompArch/fulladder/fulladder_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:36:25 on Feb 11,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CompArch/fulladder" D:/CompArch/fulladder/fulladder_tb.v 
# -- Compiling module fulladder_tb
# 
# Top level modules:
# 	fulladder_tb
# End time: 00:36:25 on Feb 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  fulladder_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" fulladder_tb 
# Start time: 00:36:25 on Feb 11,2020
# Loading work.fulladder_tb
# Loading work.fulladder
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : D:/CompArch/fulladder/fulladder_tb.v(20)
#    Time: 90 ns  Iteration: 0  Instance: /fulladder_tb
# Break in Module fulladder_tb at D:/CompArch/fulladder/fulladder_tb.v line 20
# End time: 00:37:05 on Feb 11,2020, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
