0.4
2016.2
/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sim_1/new/liftdesign_tb.v,1475173814,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/dclock_1000Hz.v,1475135207,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/display_module.v,1475173677,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/main_module.v,1475172460,verilog,,,,,,,,,,,
/home/strawberrylin/gitrepository/VerilogCourseDesign/flatdesign/flatdesign.srcs/sources_1/new/seven_segment.v,1475135207,verilog,,,,,,,,,,,
