Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Aug 22 11:24:09 2025
| Host         : DESKTOP-S7TDGUG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : xa7z010-clg400
| Speed File   : -1I  PRODUCTION 1.09 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity  Description                               Violations  
--------  --------  ----------------------------------------  ----------  
SYNTH-10  Warning   Wide multiplier                           46          
XDCH-2    Warning   Same min and max delay values on IO port  98          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    969.451        0.000                      0                36251        0.014        0.000                      0                36251      498.750        0.000                       0                 13959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_output  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_output        969.451        0.000                      0                36251        0.014        0.000                      0                36251      498.750        0.000                       0                 13959  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_output    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_output
  To Clock:  clk_output

Setup :            0  Failing Endpoints,  Worst Slack      969.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      498.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             969.451ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.809ns  (logic 10.817ns (36.287%)  route 18.992ns (63.713%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 1004.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.447    34.705    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.493  1004.375    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[36]/C
                         clock pessimism              0.340  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X10Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.156    filterbank/coefficients_reg[36]
  -------------------------------------------------------------------
                         required time                       1004.156    
                         arrival time                         -34.705    
  -------------------------------------------------------------------
                         slack                                969.451    

Slack (MET) :             969.451ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.809ns  (logic 10.817ns (36.287%)  route 18.992ns (63.713%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 1004.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.447    34.705    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.493  1004.375    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[37]/C
                         clock pessimism              0.340  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X10Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.156    filterbank/coefficients_reg[37]
  -------------------------------------------------------------------
                         required time                       1004.156    
                         arrival time                         -34.705    
  -------------------------------------------------------------------
                         slack                                969.451    

Slack (MET) :             969.451ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.809ns  (logic 10.817ns (36.287%)  route 18.992ns (63.713%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 1004.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.447    34.705    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.493  1004.375    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[38]/C
                         clock pessimism              0.340  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X10Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.156    filterbank/coefficients_reg[38]
  -------------------------------------------------------------------
                         required time                       1004.156    
                         arrival time                         -34.705    
  -------------------------------------------------------------------
                         slack                                969.451    

Slack (MET) :             969.451ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.809ns  (logic 10.817ns (36.287%)  route 18.992ns (63.713%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.375ns = ( 1004.375 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.447    34.705    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.493  1004.375    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y62         FDRE                                         r  filterbank/coefficients_reg[39]/C
                         clock pessimism              0.340  1004.716    
                         clock uncertainty           -0.035  1004.680    
    SLICE_X10Y62         FDRE (Setup_fdre_C_R)       -0.524  1004.156    filterbank/coefficients_reg[39]
  -------------------------------------------------------------------
                         required time                       1004.156    
                         arrival time                         -34.705    
  -------------------------------------------------------------------
                         slack                                969.451    

Slack (MET) :             969.522ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[52]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.735ns  (logic 10.817ns (36.378%)  route 18.918ns (63.622%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 1004.372 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.372    34.631    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[52]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.490  1004.372    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[52]/C
                         clock pessimism              0.340  1004.713    
                         clock uncertainty           -0.035  1004.677    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.524  1004.153    filterbank/coefficients_reg[52]
  -------------------------------------------------------------------
                         required time                       1004.153    
                         arrival time                         -34.631    
  -------------------------------------------------------------------
                         slack                                969.522    

Slack (MET) :             969.522ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.735ns  (logic 10.817ns (36.378%)  route 18.918ns (63.622%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 1004.372 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.372    34.631    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.490  1004.372    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[53]/C
                         clock pessimism              0.340  1004.713    
                         clock uncertainty           -0.035  1004.677    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.524  1004.153    filterbank/coefficients_reg[53]
  -------------------------------------------------------------------
                         required time                       1004.153    
                         arrival time                         -34.631    
  -------------------------------------------------------------------
                         slack                                969.522    

Slack (MET) :             969.522ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.735ns  (logic 10.817ns (36.378%)  route 18.918ns (63.622%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 1004.372 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.372    34.631    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.490  1004.372    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[54]/C
                         clock pessimism              0.340  1004.713    
                         clock uncertainty           -0.035  1004.677    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.524  1004.153    filterbank/coefficients_reg[54]
  -------------------------------------------------------------------
                         required time                       1004.153    
                         arrival time                         -34.631    
  -------------------------------------------------------------------
                         slack                                969.522    

Slack (MET) :             969.522ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[55]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.735ns  (logic 10.817ns (36.378%)  route 18.918ns (63.622%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 1004.372 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.372    34.631    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[55]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.490  1004.372    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y66         FDRE                                         r  filterbank/coefficients_reg[55]/C
                         clock pessimism              0.340  1004.713    
                         clock uncertainty           -0.035  1004.677    
    SLICE_X10Y66         FDRE (Setup_fdre_C_R)       -0.524  1004.153    filterbank/coefficients_reg[55]
  -------------------------------------------------------------------
                         required time                       1004.153    
                         arrival time                         -34.631    
  -------------------------------------------------------------------
                         slack                                969.522    

Slack (MET) :             969.590ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.671ns  (logic 10.817ns (36.456%)  route 18.854ns (63.544%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 1004.376 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.308    34.567    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  filterbank/coefficients_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.494  1004.376    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  filterbank/coefficients_reg[32]/C
                         clock pessimism              0.340  1004.717    
                         clock uncertainty           -0.035  1004.681    
    SLICE_X10Y61         FDRE (Setup_fdre_C_R)       -0.524  1004.157    filterbank/coefficients_reg[32]
  -------------------------------------------------------------------
                         required time                       1004.157    
                         arrival time                         -34.567    
  -------------------------------------------------------------------
                         slack                                969.590    

Slack (MET) :             969.590ns  (required time - arrival time)
  Source:                 filterbank/curr_filter_base_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            filterbank/coefficients_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_output rise@1000.000ns - clk_output rise@0.000ns)
  Data Path Delay:        29.671ns  (logic 10.817ns (36.456%)  route 18.854ns (63.544%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=3 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.376ns = ( 1004.376 - 1000.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.673     4.896    filterbank/clk_output_IBUF_BUFG
    SLICE_X21Y46         FDRE                                         r  filterbank/curr_filter_base_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.456     5.352 f  filterbank/curr_filter_base_reg[1]/Q
                         net (fo=332, routed)         4.351     9.703    filterbank/curr_filter_base_reg[1]
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.124     9.827 r  filterbank/multOp__6_i_38/O
                         net (fo=35, routed)          1.895    11.722    filterbank/multOp__6_i_38_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I5_O)        0.124    11.846 r  filterbank/multOp_i_102/O
                         net (fo=1, routed)           0.879    12.726    filterbank/multOp_i_102_n_0
    SLICE_X35Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.850 r  filterbank/multOp_i_40/O
                         net (fo=1, routed)           0.865    13.714    filterbank/multOp_i_40_n_0
    SLICE_X37Y43         LUT6 (Prop_lut6_I4_O)        0.124    13.838 r  filterbank/multOp_i_12/O
                         net (fo=4, routed)           2.989    16.827    filterbank/multOp_i_12_n_0
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_B[1]_PCOUT[47])
                                                      3.851    20.678 r  filterbank/multOp__3/PCOUT[47]
                         net (fo=1, routed)           0.002    20.680    filterbank/multOp__3_n_106
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.393 r  filterbank/multOp__4/PCOUT[47]
                         net (fo=1, routed)           0.002    22.395    filterbank/multOp__4_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    23.913 r  filterbank/multOp__5/P[40]
                         net (fo=2, routed)           1.112    25.026    filterbank/multOp__5_n_65
    SLICE_X9Y64          LUT3 (Prop_lut3_I2_O)        0.150    25.176 r  filterbank/coeffs[2][63]_i_17/O
                         net (fo=2, routed)           1.048    26.224    filterbank/coeffs[2][63]_i_17_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I3_O)        0.326    26.550 r  filterbank/coeffs[2][63]_i_21/O
                         net (fo=1, routed)           0.000    26.550    filterbank/coeffs[2][63]_i_21_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    27.130 r  filterbank/coeffs_reg[2][63]_i_5/O[2]
                         net (fo=2, routed)           0.841    27.970    filterbank/coeffs_reg[2][63]_i_5_n_5
    SLICE_X10Y65         LUT4 (Prop_lut4_I3_O)        0.302    28.272 r  filterbank/coeffs[2][59]_i_3/O
                         net (fo=1, routed)           0.000    28.272    filterbank/coeffs[2][59]_i_3_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.648 r  filterbank/coeffs_reg[2][59]_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.648    filterbank/coeffs_reg[2][59]_i_1_n_0
    SLICE_X10Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    28.880 f  filterbank/coeffs_reg[2][63]_i_2/O[0]
                         net (fo=18, routed)          1.604    30.485    filterbank/data1[60]
    SLICE_X15Y63         LUT2 (Prop_lut2_I0_O)        0.295    30.780 r  filterbank/coefficients[55]_i_5/O
                         net (fo=1, routed)           0.000    30.780    filterbank/coefficients[55]_i_5_n_0
    SLICE_X15Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.178 r  filterbank/coefficients_reg[55]_i_2/CO[3]
                         net (fo=2, routed)           0.957    32.135    filterbank/coefficients_reg[55]_i_2_n_0
    SLICE_X22Y61         LUT5 (Prop_lut5_I0_O)        0.124    32.259 r  filterbank/coefficients[55]_i_1/O
                         net (fo=55, routed)          2.308    34.567    filterbank/coefficients[55]_i_1_n_0
    SLICE_X10Y61         FDRE                                         r  filterbank/coefficients_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                   1000.000  1000.000 r  
    U14                                               0.000  1000.000 r  clk_output (IN)
                         net (fo=0)                   0.000  1000.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912  1000.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880  1002.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1002.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.494  1004.376    filterbank/clk_output_IBUF_BUFG
    SLICE_X10Y61         FDRE                                         r  filterbank/coefficients_reg[33]/C
                         clock pessimism              0.340  1004.717    
                         clock uncertainty           -0.035  1004.681    
    SLICE_X10Y61         FDRE (Setup_fdre_C_R)       -0.524  1004.157    filterbank/coefficients_reg[33]
  -------------------------------------------------------------------
                         required time                       1004.157    
                         arrival time                         -34.567    
  -------------------------------------------------------------------
                         slack                                969.590    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.564     1.491    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X6Y10          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.148     1.639 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[23]/Q
                         net (fo=1, routed)           0.170     1.809    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/dina[23]
    RAMB18_X0Y3          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.876     2.052    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X0Y3          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.501     1.551    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.243     1.794    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 lifter/input_buffer_reg[28][37]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            lifter/input_buffer_reg[27][37]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.295%)  route 0.191ns (50.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.559     1.486    lifter/clk_output_IBUF_BUFG
    SLICE_X25Y98         FDRE                                         r  lifter/input_buffer_reg[28][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y98         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  lifter/input_buffer_reg[28][37]/Q
                         net (fo=1, routed)           0.191     1.818    lifter/input_buffer_reg_n_0_[28][37]
    SLICE_X21Y98         LUT5 (Prop_lut5_I0_O)        0.045     1.863 r  lifter/input_buffer[27][37]_i_1/O
                         net (fo=1, routed)           0.000     1.863    lifter/input_buffer[27][37]_i_1_n_0
    SLICE_X21Y98         FDRE                                         r  lifter/input_buffer_reg[27][37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.830     2.006    lifter/clk_output_IBUF_BUFG
    SLICE_X21Y98         FDRE                                         r  lifter/input_buffer_reg[27][37]/C
                         clock pessimism             -0.254     1.752    
    SLICE_X21Y98         FDRE (Hold_fdre_C_D)         0.092     1.844    lifter/input_buffer_reg[27][37]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.143%)  route 0.209ns (52.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/aclk
    SLICE_X21Y41         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y41         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_A/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[11]/Q
                         net (fo=2, routed)           0.209     1.835    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/Q[11]
    SLICE_X22Y41         LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.gen_full_lut6_2s[5].mlut1/O
                         net (fo=1, routed)           0.000     1.880    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.qi[11]
    SLICE_X22Y41         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.827     2.003    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/aclk
    SLICE_X22Y41         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[11]/C
                         clock pessimism             -0.254     1.749    
    SLICE_X22Y41         FDRE (Hold_fdre_C_D)         0.107     1.856    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_B/use_lut6_2.latency1.Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.767%)  route 0.229ns (58.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.564     1.491    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X8Y10          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.655 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.229     1.883    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/dina[46]
    RAMB18_X0Y6          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.869     2.045    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/clk
    RAMB18_X0Y6          RAMB18E1                                     r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.482     1.563    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.859    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.592%)  route 0.222ns (63.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.554     1.481    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X21Y17         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.222     1.831    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[5]
    SLICE_X24Y17         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.820     1.996    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X24Y17         SRLC32E                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32/CLK
                         clock pessimism             -0.254     1.742    
    SLICE_X24Y17         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.804    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f1.only_clb.srl_sig_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.730%)  route 0.214ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.561     1.488    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X22Y47         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y47         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[32]/Q
                         net (fo=1, routed)           0.214     1.843    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[32]
    SLICE_X20Y47         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.831     2.007    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X20Y47         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[32]/C
                         clock pessimism             -0.254     1.753    
    SLICE_X20Y47         FDRE (Hold_fdre_C_D)         0.063     1.816    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.797%)  route 0.220ns (63.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.555     1.482    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X22Y33         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[21]/Q
                         net (fo=1, routed)           0.220     1.830    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[21]
    SLICE_X20Y34         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.824     2.000    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X20Y34         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1/CLK
                         clock pessimism             -0.254     1.746    
    SLICE_X20Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.801    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pow_spectrum/sum_internal_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            pow_spectrum/output_value_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.357%)  route 0.227ns (61.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.564     1.491    pow_spectrum/clk_output_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  pow_spectrum/sum_internal_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  pow_spectrum/sum_internal_reg[34]/Q
                         net (fo=1, routed)           0.227     1.858    pow_spectrum/sum_internal[34]
    SLICE_X26Y51         FDRE                                         r  pow_spectrum/output_value_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.831     2.007    pow_spectrum/clk_output_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  pow_spectrum/output_value_reg[26]/C
                         clock pessimism             -0.249     1.758    
    SLICE_X26Y51         FDRE (Hold_fdre_C_D)         0.070     1.828    pow_spectrum/output_value_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.128ns (37.085%)  route 0.217ns (62.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.555     1.482    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X22Y33         FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y33         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[23]/Q
                         net (fo=1, routed)           0.217     1.827    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[23]
    SLICE_X20Y35         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.825     2.001    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X20Y35         SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1/CLK
                         clock pessimism             -0.254     1.747    
    SLICE_X20Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.796    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[11].i_srl16e1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_output
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_output rise@0.000ns - clk_output rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.148ns (41.144%)  route 0.212ns (58.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.559     1.486    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/aclk
    SLICE_X24Y7          FDRE                                         r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.148     1.634 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=2, routed)           0.212     1.845    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e_0[4]
    SLICE_X20Y7          SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       0.829     2.005    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X20Y7          SRL16E                                       r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism             -0.254     1.751    
    SLICE_X20Y7          SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.813    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_output
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_output }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         1000.000    996.116    DSP48_X1Y35   lifter/out_value_temp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         1000.000    996.313    DSP48_X1Y39   lifter/out_value_temp_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         1000.000    997.056    RAMB18_X2Y4   frame_module/MEM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y16  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y16  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y16  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y16  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y3   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y3   fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         500.000     498.750    SLICE_X10Y83  dct/coeff_buffer_reg_0_15_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_output

Max Delay           240 Endpoints
Min Delay           240 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[0]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[10]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[11]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[12]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[13]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[14]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[15]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[16]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[17]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.056ns  (logic 0.000ns (0.000%)  route 0.056ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y9           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                         net (fo=1, routed)           0.056     0.056    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_29[18]
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.582     4.465    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y10          DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[0]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[10]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[11]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[12]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[13]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[14]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[15]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[16]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[17]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK

Slack:                    inf
  Source:                 fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                            (internal pin)
  Destination:            fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk_output  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y1           DSP48E1                      0.000     0.000 r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[1].use_dsp48e1.dsp/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/acout[0][0,0][1]_3[18]
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_output rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  clk_output (IN)
                         net (fo=0)                   0.000     0.000    clk_output
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clk_output_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clk_output_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clk_output_IBUF_BUFG_inst/O
                         net (fo=13960, routed)       1.771     4.993    fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/aclk
    DSP48_X0Y2           DSP48E1                                      r  fft/fft_block/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].use_dsp48e1.dsp/CLK





