

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct 15 19:56:49 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrixmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.638 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       24|       24|  0.240 us|  0.240 us|   18|   18|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       22|       22|         7|          2|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.63>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 11 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 12 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln31 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:31]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten1"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc29"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%icmp_ln394 = phi i1 0, void %entry, i1 %icmp_ln39, void %for.inc29" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:39]   --->   Operation 24 'phi' 'icmp_ln394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 25 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 26 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.56ns)   --->   "%add_ln37 = add i2 %i2_load, i2 1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 27 'add' 'add_ln37' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln37 = select i1 %icmp_ln394, i2 0, i2 %j3_load" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 28 'select' 'select_ln37' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.99ns)   --->   "%i = select i1 %icmp_ln394, i2 %add_ln37, i2 %i2_load" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 29 'select' 'i' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i2 %select_ln37" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 30 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln43_3 = add i4 %zext_ln43, i4 6" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 31 'add' 'add_ln43_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i4 %add_ln43_3" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 32 'zext' 'zext_ln43_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln43_3" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 33 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 34 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln37 = store i2 %i, i2 %i2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 35 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i4 %indvar_flatten1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 36 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%select_ln37_1_cast = zext i2 %i" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 37 'zext' 'select_ln37_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 38 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%empty = sub i4 %p_shl, i4 %select_ln37_1_cast" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 39 'sub' 'empty' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 40 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %p_cast" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 41 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.73ns)   --->   "%empty_5 = add i4 %empty, i4 2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 42 'add' 'empty_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_cast7 = zext i4 %empty_5" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 43 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %p_cast7" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 44 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 45 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 46 [2/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 46 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i2 %select_ln37" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 47 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.65ns)   --->   "%add_ln43_2 = add i3 %zext_ln43_1, i3 3" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 48 'add' 'add_ln43_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i3 %add_ln43_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 49 'zext' 'zext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln43_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 50 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 51 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 52 [1/2] (2.32ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 52 'load' 'b_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 53 [1/1] (1.56ns)   --->   "%j = add i2 %select_ln37, i2 1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:39]   --->   Operation 53 'add' 'j' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.73ns)   --->   "%add_ln37_1 = add i4 %indvar_flatten1_load, i4 1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 54 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%icmp_ln39 = icmp_eq  i2 %j, i2 3" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:39]   --->   Operation 55 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (1.73ns)   --->   "%icmp_ln37 = icmp_eq  i4 %indvar_flatten1_load, i4 8" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 56 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln39 = store i2 %j, i2 %j3" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:39]   --->   Operation 57 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln37 = store i4 %add_ln37_1, i4 %indvar_flatten1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 58 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc29, void %for.end31" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 59 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.05>
ST_3 : Operation 60 [1/1] (1.73ns)   --->   "%empty_4 = add i4 %empty, i4 1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 60 'add' 'empty_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast6 = zext i4 %empty_4" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 61 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %p_cast6" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 62 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%a_load = load i4 %a_addr" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 63 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 64 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 65 'load' 'a_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%conv_2 = sext i8 %a_load_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 66 'sext' 'conv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i2 %select_ln37" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:39]   --->   Operation 67 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln39" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 68 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.73ns)   --->   "%add_ln43_4 = add i4 %empty, i4 %zext_ln43" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 69 'add' 'add_ln43_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 70 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 71 [1/2] (2.32ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 71 'load' 'b_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i8 %b_load_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 72 'sext' 'sext_ln43_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [3/3] (1.05ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_1 = mul i16 %sext_ln43_2, i16 %conv_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 73 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.37>
ST_4 : Operation 74 [1/2] (2.32ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 74 'load' 'a_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%conv_1 = sext i8 %a_load_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 75 'sext' 'conv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%b_load = load i4 %b_addr" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 76 'load' 'b_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln43_1 = sext i8 %b_load_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 77 'sext' 'sext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/3] (1.05ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_1 = mul i16 %sext_ln43_2, i16 %conv_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 78 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [3/3] (1.05ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_2 = mul i16 %sext_ln43_1, i16 %conv_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 79 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.27>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%conv = sext i8 %a_load" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37]   --->   Operation 80 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i8 %b_load" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 81 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (4.17ns)   --->   "%mul_ln43 = mul i16 %sext_ln43, i16 %conv" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 82 'mul' 'mul_ln43' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln43)   --->   "%mul_ln43_1 = mul i16 %sext_ln43_2, i16 %conv_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 83 'mul' 'mul_ln43_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 84 [2/3] (1.05ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_2 = mul i16 %sext_ln43_1, i16 %conv_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 84 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 85 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43 = add i16 %mul_ln43, i16 %mul_ln43_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 85 'add' 'add_ln43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.20>
ST_6 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln43_1)   --->   "%mul_ln43_2 = mul i16 %sext_ln43_1, i16 %conv_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 86 'mul' 'mul_ln43_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 87 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43 = add i16 %mul_ln43, i16 %mul_ln43_1" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 87 'add' 'add_ln43' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43_1 = add i16 %add_ln43, i16 %mul_ln43_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 88 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.42>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 90 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i4 %add_ln43_4" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 91 'zext' 'zext_ln43_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln43_4" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 92 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:39]   --->   Operation 93 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln43_1 = add i16 %add_ln43, i16 %mul_ln43_2" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 94 'add' 'add_ln43_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (2.32ns)   --->   "%store_ln43 = store i16 %add_ln43_1, i4 %res_addr" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43]   --->   Operation 95 'store' 'store_ln43' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_7 : Operation 96 [1/1] (1.58ns)   --->   "%ret_ln47 = ret" [../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:47]   --->   Operation 96 'ret' 'ret_ln47' <Predicate = (icmp_ln37)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.638ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j3' [14]  (1.588 ns)
	'load' operation 2 bit ('j3_load', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) on local variable 'j3' [22]  (0.000 ns)
	'select' operation 2 bit ('select_ln37', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) [26]  (0.993 ns)
	'add' operation 4 bit ('add_ln43_3', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [52]  (1.735 ns)
	'getelementptr' operation 4 bit ('b_addr_2', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [54]  (0.000 ns)
	'load' operation 8 bit ('b_load_2', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) on array 'b' [63]  (2.322 ns)

 <State 2>: 5.792ns
The critical path consists of the following:
	'sub' operation 4 bit ('empty', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) [30]  (1.735 ns)
	'add' operation 4 bit ('empty_5', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) [36]  (1.735 ns)
	'getelementptr' operation 4 bit ('a_addr_2', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) [38]  (0.000 ns)
	'load' operation 8 bit ('a_load_2', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) on array 'a' [43]  (2.322 ns)

 <State 3>: 4.057ns
The critical path consists of the following:
	'add' operation 4 bit ('empty_4', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) [33]  (1.735 ns)
	'getelementptr' operation 4 bit ('a_addr_1', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) [35]  (0.000 ns)
	'load' operation 8 bit ('a_load_1', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) on array 'a' [41]  (2.322 ns)

 <State 4>: 3.372ns
The critical path consists of the following:
	'load' operation 8 bit ('a_load_1', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:37) on array 'a' [41]  (2.322 ns)
	'mul' operation 16 bit of DSP[69] ('mul_ln43_2', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [67]  (1.050 ns)

 <State 5>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln43', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [65]  (4.170 ns)
	'add' operation 16 bit of DSP[68] ('add_ln43', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [68]  (2.100 ns)

 <State 6>: 4.200ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[68] ('add_ln43', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [68]  (2.100 ns)
	'add' operation 16 bit of DSP[69] ('add_ln43_1', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [69]  (2.100 ns)

 <State 7>: 4.422ns
The critical path consists of the following:
	'add' operation 16 bit of DSP[69] ('add_ln43_1', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) [69]  (2.100 ns)
	'store' operation 0 bit ('store_ln43', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43) of variable 'add_ln43_1', ../../../../../xup_high_level_synthesis_design_flow/source/lab1/matrixmul.cpp:43 on array 'res' [70]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
