{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 19:47:02 2007 " "Info: Processing started: Wed May 02 19:47:02 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part5 -c part5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register slow_count\[0\] register slow_count\[23\] 16.386 ns " "Info: Slack time is 16.386 ns for clock \"CLOCK_50\" between source register \"slow_count\[0\]\" and destination register \"slow_count\[23\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "276.7 MHz 3.614 ns " "Info: Fmax is 276.7 MHz (period= 3.614 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.668 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns slow_count\[23\] 3 REG LCFF_X34_Y17_N23 2 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X34_Y17_N23; Fanout = 2; REG Node = 'slow_count\[23\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl slow_count[23] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[23] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[23] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.668 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns slow_count\[0\] 3 REG LCFF_X33_Y17_N1 4 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 4; REG Node = 'slow_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[23] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[23] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[23] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[23] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.400 ns - Longest register register " "Info: - Longest register to register delay is 3.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns slow_count\[0\] 1 REG LCFF_X33_Y17_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N1; Fanout = 4; REG Node = 'slow_count\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { slow_count[0] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.414 ns) 1.164 ns slow_count\[1\]~117 2 COMB LCCOMB_X34_Y18_N10 2 " "Info: 2: + IC(0.750 ns) + CELL(0.414 ns) = 1.164 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 2; COMB Node = 'slow_count\[1\]~117'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { slow_count[0] slow_count[1]~117 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.235 ns slow_count\[2\]~118 3 COMB LCCOMB_X34_Y18_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.235 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 2; COMB Node = 'slow_count\[2\]~118'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[1]~117 slow_count[2]~118 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.394 ns slow_count\[3\]~119 4 COMB LCCOMB_X34_Y18_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.394 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 2; COMB Node = 'slow_count\[3\]~119'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { slow_count[2]~118 slow_count[3]~119 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.465 ns slow_count\[4\]~120 5 COMB LCCOMB_X34_Y18_N16 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.465 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 2; COMB Node = 'slow_count\[4\]~120'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[3]~119 slow_count[4]~120 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.536 ns slow_count\[5\]~121 6 COMB LCCOMB_X34_Y18_N18 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.536 ns; Loc. = LCCOMB_X34_Y18_N18; Fanout = 2; COMB Node = 'slow_count\[5\]~121'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[4]~120 slow_count[5]~121 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.607 ns slow_count\[6\]~122 7 COMB LCCOMB_X34_Y18_N20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.607 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 2; COMB Node = 'slow_count\[6\]~122'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[5]~121 slow_count[6]~122 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.678 ns slow_count\[7\]~123 8 COMB LCCOMB_X34_Y18_N22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.678 ns; Loc. = LCCOMB_X34_Y18_N22; Fanout = 2; COMB Node = 'slow_count\[7\]~123'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[6]~122 slow_count[7]~123 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.749 ns slow_count\[8\]~124 9 COMB LCCOMB_X34_Y18_N24 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.749 ns; Loc. = LCCOMB_X34_Y18_N24; Fanout = 2; COMB Node = 'slow_count\[8\]~124'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[7]~123 slow_count[8]~124 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.820 ns slow_count\[9\]~125 10 COMB LCCOMB_X34_Y18_N26 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.820 ns; Loc. = LCCOMB_X34_Y18_N26; Fanout = 2; COMB Node = 'slow_count\[9\]~125'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[8]~124 slow_count[9]~125 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.891 ns slow_count\[10\]~126 11 COMB LCCOMB_X34_Y18_N28 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.891 ns; Loc. = LCCOMB_X34_Y18_N28; Fanout = 2; COMB Node = 'slow_count\[10\]~126'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[9]~125 slow_count[10]~126 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.037 ns slow_count\[11\]~127 12 COMB LCCOMB_X34_Y18_N30 2 " "Info: 12: + IC(0.000 ns) + CELL(0.146 ns) = 2.037 ns; Loc. = LCCOMB_X34_Y18_N30; Fanout = 2; COMB Node = 'slow_count\[11\]~127'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { slow_count[10]~126 slow_count[11]~127 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.108 ns slow_count\[12\]~128 13 COMB LCCOMB_X34_Y17_N0 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.108 ns; Loc. = LCCOMB_X34_Y17_N0; Fanout = 2; COMB Node = 'slow_count\[12\]~128'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[11]~127 slow_count[12]~128 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.179 ns slow_count\[13\]~129 14 COMB LCCOMB_X34_Y17_N2 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.179 ns; Loc. = LCCOMB_X34_Y17_N2; Fanout = 2; COMB Node = 'slow_count\[13\]~129'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[12]~128 slow_count[13]~129 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.250 ns slow_count\[14\]~130 15 COMB LCCOMB_X34_Y17_N4 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 2.250 ns; Loc. = LCCOMB_X34_Y17_N4; Fanout = 2; COMB Node = 'slow_count\[14\]~130'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[13]~129 slow_count[14]~130 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.321 ns slow_count\[15\]~131 16 COMB LCCOMB_X34_Y17_N6 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 2.321 ns; Loc. = LCCOMB_X34_Y17_N6; Fanout = 2; COMB Node = 'slow_count\[15\]~131'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[14]~130 slow_count[15]~131 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.392 ns slow_count\[16\]~132 17 COMB LCCOMB_X34_Y17_N8 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 2.392 ns; Loc. = LCCOMB_X34_Y17_N8; Fanout = 2; COMB Node = 'slow_count\[16\]~132'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[15]~131 slow_count[16]~132 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.463 ns slow_count\[17\]~133 18 COMB LCCOMB_X34_Y17_N10 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.463 ns; Loc. = LCCOMB_X34_Y17_N10; Fanout = 2; COMB Node = 'slow_count\[17\]~133'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[16]~132 slow_count[17]~133 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.534 ns slow_count\[18\]~134 19 COMB LCCOMB_X34_Y17_N12 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.534 ns; Loc. = LCCOMB_X34_Y17_N12; Fanout = 2; COMB Node = 'slow_count\[18\]~134'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[17]~133 slow_count[18]~134 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.693 ns slow_count\[19\]~135 20 COMB LCCOMB_X34_Y17_N14 2 " "Info: 20: + IC(0.000 ns) + CELL(0.159 ns) = 2.693 ns; Loc. = LCCOMB_X34_Y17_N14; Fanout = 2; COMB Node = 'slow_count\[19\]~135'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { slow_count[18]~134 slow_count[19]~135 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.764 ns slow_count\[20\]~136 21 COMB LCCOMB_X34_Y17_N16 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.764 ns; Loc. = LCCOMB_X34_Y17_N16; Fanout = 2; COMB Node = 'slow_count\[20\]~136'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[19]~135 slow_count[20]~136 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.835 ns slow_count\[21\]~137 22 COMB LCCOMB_X34_Y17_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.835 ns; Loc. = LCCOMB_X34_Y17_N18; Fanout = 2; COMB Node = 'slow_count\[21\]~137'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[20]~136 slow_count[21]~137 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.906 ns slow_count\[22\]~138 23 COMB LCCOMB_X34_Y17_N20 1 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.906 ns; Loc. = LCCOMB_X34_Y17_N20; Fanout = 1; COMB Node = 'slow_count\[22\]~138'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { slow_count[21]~137 slow_count[22]~138 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.316 ns slow_count\[23\]~116 24 COMB LCCOMB_X34_Y17_N22 1 " "Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 3.316 ns; Loc. = LCCOMB_X34_Y17_N22; Fanout = 1; COMB Node = 'slow_count\[23\]~116'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { slow_count[22]~138 slow_count[23]~116 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.400 ns slow_count\[23\] 25 REG LCFF_X34_Y17_N23 2 " "Info: 25: + IC(0.000 ns) + CELL(0.084 ns) = 3.400 ns; Loc. = LCFF_X34_Y17_N23; Fanout = 2; REG Node = 'slow_count\[23\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { slow_count[23]~116 slow_count[23] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.650 ns ( 77.94 % ) " "Info: Total cell delay = 2.650 ns ( 77.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.750 ns ( 22.06 % ) " "Info: Total interconnect delay = 0.750 ns ( 22.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { slow_count[0] slow_count[1]~117 slow_count[2]~118 slow_count[3]~119 slow_count[4]~120 slow_count[5]~121 slow_count[6]~122 slow_count[7]~123 slow_count[8]~124 slow_count[9]~125 slow_count[10]~126 slow_count[11]~127 slow_count[12]~128 slow_count[13]~129 slow_count[14]~130 slow_count[15]~131 slow_count[16]~132 slow_count[17]~133 slow_count[18]~134 slow_count[19]~135 slow_count[20]~136 slow_count[21]~137 slow_count[22]~138 slow_count[23]~116 slow_count[23] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { slow_count[0] slow_count[1]~117 slow_count[2]~118 slow_count[3]~119 slow_count[4]~120 slow_count[5]~121 slow_count[6]~122 slow_count[7]~123 slow_count[8]~124 slow_count[9]~125 slow_count[10]~126 slow_count[11]~127 slow_count[12]~128 slow_count[13]~129 slow_count[14]~130 slow_count[15]~131 slow_count[16]~132 slow_count[17]~133 slow_count[18]~134 slow_count[19]~135 slow_count[20]~136 slow_count[21]~137 slow_count[22]~138 slow_count[23]~116 slow_count[23] } { 0.000ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[23] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[23] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl slow_count[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl slow_count[0] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { slow_count[0] slow_count[1]~117 slow_count[2]~118 slow_count[3]~119 slow_count[4]~120 slow_count[5]~121 slow_count[6]~122 slow_count[7]~123 slow_count[8]~124 slow_count[9]~125 slow_count[10]~126 slow_count[11]~127 slow_count[12]~128 slow_count[13]~129 slow_count[14]~130 slow_count[15]~131 slow_count[16]~132 slow_count[17]~133 slow_count[18]~134 slow_count[19]~135 slow_count[20]~136 slow_count[21]~137 slow_count[22]~138 slow_count[23]~116 slow_count[23] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.400 ns" { slow_count[0] slow_count[1]~117 slow_count[2]~118 slow_count[3]~119 slow_count[4]~120 slow_count[5]~121 slow_count[6]~122 slow_count[7]~123 slow_count[8]~124 slow_count[9]~125 slow_count[10]~126 slow_count[11]~127 slow_count[12]~128 slow_count[13]~129 slow_count[14]~130 slow_count[15]~131 slow_count[16]~132 slow_count[17]~133 slow_count[18]~134 slow_count[19]~135 slow_count[20]~136 slow_count[21]~137 slow_count[22]~138 slow_count[23]~116 slow_count[23] } { 0.000ns 0.750ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register digit_flipper\[2\] register digit_flipper\[2\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCK_50\" between source register \"digit_flipper\[2\]\" and destination register \"digit_flipper\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digit_flipper\[2\] 1 REG LCFF_X33_Y17_N25 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N25; Fanout = 30; REG Node = 'digit_flipper\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { digit_flipper[2] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns digit_flipper~158 2 COMB LCCOMB_X33_Y17_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X33_Y17_N24; Fanout = 1; COMB Node = 'digit_flipper~158'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { digit_flipper[2] digit_flipper~158 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns digit_flipper\[2\] 3 REG LCFF_X33_Y17_N25 30 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X33_Y17_N25; Fanout = 30; REG Node = 'digit_flipper\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { digit_flipper~158 digit_flipper[2] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { digit_flipper[2] digit_flipper~158 digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { digit_flipper[2] digit_flipper~158 digit_flipper[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns digit_flipper\[2\] 3 REG LCFF_X33_Y17_N25 30 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N25; Fanout = 30; REG Node = 'digit_flipper\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns digit_flipper\[2\] 3 REG LCFF_X33_Y17_N25 30 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N25; Fanout = 30; REG Node = 'digit_flipper\[2\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { digit_flipper[2] digit_flipper~158 digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { digit_flipper[2] digit_flipper~158 digit_flipper[2] } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[2] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[2] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "digit_flipper\[0\] KEY\[3\] CLOCK_50 4.880 ns register " "Info: tsu for register \"digit_flipper\[0\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is 4.880 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.584 ns + Longest pin register " "Info: + Longest pin to register delay is 7.584 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.200 ns) + CELL(0.438 ns) 7.500 ns digit_flipper~159 2 COMB LCCOMB_X33_Y17_N30 1 " "Info: 2: + IC(6.200 ns) + CELL(0.438 ns) = 7.500 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 1; COMB Node = 'digit_flipper~159'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { KEY[3] digit_flipper~159 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.584 ns digit_flipper\[0\] 3 REG LCFF_X33_Y17_N31 28 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.584 ns; Loc. = LCFF_X33_Y17_N31; Fanout = 28; REG Node = 'digit_flipper\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { digit_flipper~159 digit_flipper[0] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 18.25 % ) " "Info: Total cell delay = 1.384 ns ( 18.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 81.75 % ) " "Info: Total interconnect delay = 6.200 ns ( 81.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.584 ns" { KEY[3] digit_flipper~159 digit_flipper[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.584 ns" { KEY[3] KEY[3]~combout digit_flipper~159 digit_flipper[0] } { 0.000ns 0.000ns 6.200ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns digit_flipper\[0\] 3 REG LCFF_X33_Y17_N31 28 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N31; Fanout = 28; REG Node = 'digit_flipper\[0\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl digit_flipper[0] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[0] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.584 ns" { KEY[3] digit_flipper~159 digit_flipper[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.584 ns" { KEY[3] KEY[3]~combout digit_flipper~159 digit_flipper[0] } { 0.000ns 0.000ns 6.200ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[0] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[0] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[5\] digit_flipper\[1\] 11.392 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[5\]\" through register \"digit_flipper\[1\]\" is 11.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.668 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns digit_flipper\[1\] 3 REG LCFF_X33_Y17_N19 33 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 33; REG Node = 'digit_flipper\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl digit_flipper[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[1] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.474 ns + Longest register pin " "Info: + Longest register to pin delay is 8.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns digit_flipper\[1\] 1 REG LCFF_X33_Y17_N19 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 33; REG Node = 'digit_flipper\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { digit_flipper[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.244 ns) + CELL(0.438 ns) 1.682 ns hello7seg:digit_1\|Mux5~32 2 COMB LCCOMB_X29_Y15_N0 2 " "Info: 2: + IC(1.244 ns) + CELL(0.438 ns) = 1.682 ns; Loc. = LCCOMB_X29_Y15_N0; Fanout = 2; COMB Node = 'hello7seg:digit_1\|Mux5~32'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { digit_flipper[1] hello7seg:digit_1|Mux5~32 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.160 ns) + CELL(2.632 ns) 8.474 ns HEX1\[5\] 3 PIN PIN_AA23 0 " "Info: 3: + IC(4.160 ns) + CELL(2.632 ns) = 8.474 ns; Loc. = PIN_AA23; Fanout = 0; PIN Node = 'HEX1\[5\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { hello7seg:digit_1|Mux5~32 HEX1[5] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.070 ns ( 36.23 % ) " "Info: Total cell delay = 3.070 ns ( 36.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.404 ns ( 63.77 % ) " "Info: Total interconnect delay = 5.404 ns ( 63.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.474 ns" { digit_flipper[1] hello7seg:digit_1|Mux5~32 HEX1[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.474 ns" { digit_flipper[1] hello7seg:digit_1|Mux5~32 HEX1[5] } { 0.000ns 1.244ns 4.160ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[1] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.474 ns" { digit_flipper[1] hello7seg:digit_1|Mux5~32 HEX1[5] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.474 ns" { digit_flipper[1] hello7seg:digit_1|Mux5~32 HEX1[5] } { 0.000ns 1.244ns 4.160ns } { 0.000ns 0.438ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "digit_flipper\[1\] KEY\[3\] CLOCK_50 -4.646 ns register " "Info: th for register \"digit_flipper\[1\]\" (data pin = \"KEY\[3\]\", clock pin = \"CLOCK_50\") is -4.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 27 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 27; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns digit_flipper\[1\] 3 REG LCFF_X33_Y17_N19 33 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 33; REG Node = 'digit_flipper\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl digit_flipper[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[1] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.580 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[3\] 1 PIN PIN_W26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 3; PIN Node = 'KEY\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.196 ns) + CELL(0.438 ns) 7.496 ns digit_flipper~157 2 COMB LCCOMB_X33_Y17_N18 1 " "Info: 2: + IC(6.196 ns) + CELL(0.438 ns) = 7.496 ns; Loc. = LCCOMB_X33_Y17_N18; Fanout = 1; COMB Node = 'digit_flipper~157'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "6.634 ns" { KEY[3] digit_flipper~157 } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.580 ns digit_flipper\[1\] 3 REG LCFF_X33_Y17_N19 33 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.580 ns; Loc. = LCFF_X33_Y17_N19; Fanout = 33; REG Node = 'digit_flipper\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { digit_flipper~157 digit_flipper[1] } "NODE_NAME" } } { "part5.vhd" "" { Text "D:/강의관련/디지털공학/DE2/VHDL_source_files/Exercise4/solutions/part5.VHDL/part5.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.384 ns ( 18.26 % ) " "Info: Total cell delay = 1.384 ns ( 18.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.196 ns ( 81.74 % ) " "Info: Total interconnect delay = 6.196 ns ( 81.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { KEY[3] digit_flipper~157 digit_flipper[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { KEY[3] KEY[3]~combout digit_flipper~157 digit_flipper[1] } { 0.000ns 0.000ns 6.196ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl digit_flipper[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 CLOCK_50~combout CLOCK_50~clkctrl digit_flipper[1] } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { KEY[3] digit_flipper~157 digit_flipper[1] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { KEY[3] KEY[3]~combout digit_flipper~157 digit_flipper[1] } { 0.000ns 0.000ns 6.196ns 0.000ns } { 0.000ns 0.862ns 0.438ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "112 " "Info: Allocated 112 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 19:47:02 2007 " "Info: Processing ended: Wed May 02 19:47:02 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
