# Timer-Counter-circuit
 Gate level modelling of circuit in Verilog
