Verilator Tree Dump (format 0x3900) from <e737> to <e1223>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556de8240 <e729> {c1ai}  add_4bit_structure  L2 [1ps]
    1:2: VAR 0x555556df4180 <e759#> {c2al} @dt=0@  a_0 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfaea0 <e45> {c2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4300 <e764#> {c2aq} @dt=0@  b_0 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfaf70 <e49> {c2aq} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4480 <e769#> {c2av} @dt=0@  c_in INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb040 <e54> {c2av} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5380 <e774#> {c7am} @dt=0@  s_0 OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb860 <e104> {c7am} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4600 <e779#> {c3al} @dt=0@  a_1 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb110 <e59> {c3al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4780 <e784#> {c3aq} @dt=0@  b_1 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb1e0 <e63> {c3aq} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4900 <e789#> {c3av} @dt=0@  c_1 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb2b0 <e68> {c3av} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5500 <e794#> {c7ar} @dt=0@  s_1 OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb930 <e108> {c7ar} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4a80 <e799#> {c4al} @dt=0@  a_2 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb380 <e74> {c4al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4c00 <e804#> {c4aq} @dt=0@  b_2 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb450 <e78> {c4aq} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4d80 <e809#> {c4av} @dt=0@  c_2 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb520 <e83> {c4av} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5680 <e814#> {c7aw} @dt=0@  s_2 OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfba00 <e113> {c7aw} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df4f00 <e819#> {c5al} @dt=0@  a_3 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb5f0 <e89> {c5al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5080 <e824#> {c5aq} @dt=0@  b_3 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb6c0 <e93> {c5aq} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5200 <e829#> {c5av} @dt=0@  c_3 INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfb790 <e98> {c5av} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5800 <e834#> {c7bb} @dt=0@  s_3 OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfbad0 <e118> {c7bb} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5980 <e839#> {c7bg} @dt=0@  c_out OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556dfbba0 <e123> {c7bg} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556df5b00 <e136> {c9ak} @dt=0@  add0_1 [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556dfbd40 <e129> {c9ak} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df5c80 <e132> {c9as} @dt=0@  add1_2 [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556dfbe10 <e131> {c9ak} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556df5e00 <e135> {c9ba} @dt=0@  add2_3 [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556dfbee0 <e134> {c9ak} @dt=this@(w1)  logic kwd=logic
    1:2: CELL 0x555556e42000 <e159> {c11aq}  add0 -> MODULE 0x555556de8360 <e734> {d1ai}  my_add1bit  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556df60f0 <e140> {c11aw}  c_i -> VAR 0x555556e50000 <e844#> {d2al} @dt=0@  c_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e697a0 <e1042#> {c11ba} @dt=0@  c_in [RV] <- VAR 0x555556df4480 <e769#> {c2av} @dt=0@  c_in INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df61e0 <e145> {c11bi}  a_i -> VAR 0x555556e50180 <e849#> {d2aq} @dt=0@  a_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e698c0 <e1045#> {c11bm} @dt=0@  a_0 [RV] <- VAR 0x555556df4180 <e759#> {c2al} @dt=0@  a_0 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df62d0 <e149> {c11bt}  b_i -> VAR 0x555556e50300 <e854#> {d2av} @dt=0@  b_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e699e0 <e1048#> {c11bx} @dt=0@  b_0 [RV] <- VAR 0x555556df4300 <e764#> {c2aq} @dt=0@  b_0 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df63c0 <e153> {c11ce}  s_i -> VAR 0x555556e50480 <e859#> {d3am} @dt=0@  s_i OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69b00 <e1051#> {c11ci} @dt=0@  s_0 [LV] => VAR 0x555556df5380 <e774#> {c7am} @dt=0@  s_0 OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df64b0 <e157> {c11cp}  c_iplus1 -> VAR 0x555556e50600 <e864#> {d3ar} @dt=0@  c_iplus1 OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69c20 <e1054#> {c11cy} @dt=0@  add0_1 [LV] => VAR 0x555556df5b00 <e136> {c9ak} @dt=0@  add0_1 [VSTATIC]  WIRE
    1:2: CELL 0x555556e42140 <e180> {c12aq}  add1 -> MODULE 0x555556de8360 <e734> {d1ai}  my_add1bit  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556df65a0 <e161> {c12aw}  c_i -> VAR 0x555556e50000 <e844#> {d2al} @dt=0@  c_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69d40 <e1057#> {c12ba} @dt=0@  add0_1 [RV] <- VAR 0x555556df5b00 <e136> {c9ak} @dt=0@  add0_1 [VSTATIC]  WIRE
    1:2:1: PIN 0x555556df6690 <e166> {c12bk}  a_i -> VAR 0x555556e50180 <e849#> {d2aq} @dt=0@  a_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69e60 <e1060#> {c12bo} @dt=0@  a_1 [RV] <- VAR 0x555556df4600 <e779#> {c3al} @dt=0@  a_1 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df6780 <e170> {c12bv}  b_i -> VAR 0x555556e50300 <e854#> {d2av} @dt=0@  b_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a000 <e1063#> {c12bz} @dt=0@  b_1 [RV] <- VAR 0x555556df4780 <e784#> {c3aq} @dt=0@  b_1 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df6870 <e174> {c12cg}  s_i -> VAR 0x555556e50480 <e859#> {d3am} @dt=0@  s_i OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a120 <e1066#> {c12ck} @dt=0@  s_1 [LV] => VAR 0x555556df5500 <e794#> {c7ar} @dt=0@  s_1 OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df6960 <e178> {c12cr}  c_iplus1 -> VAR 0x555556e50600 <e864#> {d3ar} @dt=0@  c_iplus1 OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a240 <e1069#> {c12da} @dt=0@  add1_2 [LV] => VAR 0x555556df5c80 <e132> {c9as} @dt=0@  add1_2 [VSTATIC]  WIRE
    1:2: CELL 0x555556e42280 <e201> {c13aq}  add2 -> MODULE 0x555556de8360 <e734> {d1ai}  my_add1bit  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556df6a50 <e182> {c13aw}  c_i -> VAR 0x555556e50000 <e844#> {d2al} @dt=0@  c_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a360 <e1072#> {c13ba} @dt=0@  add1_2 [RV] <- VAR 0x555556df5c80 <e132> {c9as} @dt=0@  add1_2 [VSTATIC]  WIRE
    1:2:1: PIN 0x555556df6b40 <e187> {c13bk}  a_i -> VAR 0x555556e50180 <e849#> {d2aq} @dt=0@  a_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a480 <e1075#> {c13bo} @dt=0@  a_2 [RV] <- VAR 0x555556df4a80 <e799#> {c4al} @dt=0@  a_2 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df6c30 <e191> {c13bv}  b_i -> VAR 0x555556e50300 <e854#> {d2av} @dt=0@  b_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a5a0 <e1078#> {c13bz} @dt=0@  b_2 [RV] <- VAR 0x555556df4c00 <e804#> {c4aq} @dt=0@  b_2 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df6d20 <e195> {c13cg}  s_i -> VAR 0x555556e50480 <e859#> {d3am} @dt=0@  s_i OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a6c0 <e1081#> {c13ck} @dt=0@  s_2 [LV] => VAR 0x555556df5680 <e814#> {c7aw} @dt=0@  s_2 OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df6e10 <e199> {c13cr}  c_iplus1 -> VAR 0x555556e50600 <e864#> {d3ar} @dt=0@  c_iplus1 OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a7e0 <e1084#> {c13da} @dt=0@  add2_3 [LV] => VAR 0x555556df5e00 <e135> {c9ba} @dt=0@  add2_3 [VSTATIC]  WIRE
    1:2: CELL 0x555556e423c0 <e222> {c14aq}  add3 -> MODULE 0x555556de8360 <e734> {d1ai}  my_add1bit  L3 [LIB] [1ps]
    1:2:1: PIN 0x555556df6f00 <e203> {c14aw}  c_i -> VAR 0x555556e50000 <e844#> {d2al} @dt=0@  c_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6a900 <e1087#> {c14ba} @dt=0@  add2_3 [RV] <- VAR 0x555556df5e00 <e135> {c9ba} @dt=0@  add2_3 [VSTATIC]  WIRE
    1:2:1: PIN 0x555556df6ff0 <e208> {c14bk}  a_i -> VAR 0x555556e50180 <e849#> {d2aq} @dt=0@  a_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6aa20 <e1090#> {c14bo} @dt=0@  a_3 [RV] <- VAR 0x555556df4f00 <e819#> {c5al} @dt=0@  a_3 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df70e0 <e212> {c14bv}  b_i -> VAR 0x555556e50300 <e854#> {d2av} @dt=0@  b_i INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6ab40 <e1093#> {c14bz} @dt=0@  b_3 [RV] <- VAR 0x555556df5080 <e824#> {c5aq} @dt=0@  b_3 INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df71d0 <e216> {c14cg}  s_i -> VAR 0x555556e50480 <e859#> {d3am} @dt=0@  s_i OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6ac60 <e1096#> {c14ck} @dt=0@  s_3 [LV] => VAR 0x555556df5800 <e834#> {c7bb} @dt=0@  s_3 OUTPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df72c0 <e220> {c14cr}  c_iplus1 -> VAR 0x555556e50600 <e864#> {d3ar} @dt=0@  c_iplus1 OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e6ad80 <e1099#> {c14da} @dt=0@  c_out [LV] => VAR 0x555556df5980 <e839#> {c7bg} @dt=0@  c_out OUTPUT [VSTATIC]  PORT
    1: MODULE 0x555556de8360 <e734> {d1ai}  my_add1bit  L3 [LIB] [1ps]
    1:2: VAR 0x555556e50000 <e844#> {d2al} @dt=0@  c_i INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e3f450 <e238> {d2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e50180 <e849#> {d2aq} @dt=0@  a_i INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e3f520 <e242> {d2aq} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e50300 <e854#> {d2av} @dt=0@  b_i INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e3f5f0 <e247> {d2av} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e50480 <e859#> {d3am} @dt=0@  s_i OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e3f6c0 <e252> {d3am} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e50600 <e864#> {d3ar} @dt=0@  c_iplus1 OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e3f790 <e256> {d3ar} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e50780 <e269> {d4ak} @dt=0@  a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556e3f930 <e262> {d4ak} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556e50900 <e265> {d4ay} @dt=0@  a_iANDb_i_B [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556e3fa00 <e264> {d4ak} @dt=this@(w1)  logic kwd=logic
    1:2: VAR 0x555556e50a80 <e268> {d4bl} @dt=0@  c_iANDA_D [VSTATIC]  WIRE
    1:2:1: BASICDTYPE 0x555556e3fad0 <e267> {d4ak} @dt=this@(w1)  logic kwd=logic
    1:2: CELL 0x555556e42500 <e284> {d6an}  i1 -> MODULE 0x555556de8480 <e735> {e1ai}  my_exor  L4 [LIB] [1ps]
    1:2:1: PIN 0x555556df73b0 <e273> {d6ar}  a -> VAR 0x555556e50c00 <e869#> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e686c0 <e997#> {d6at} @dt=0@  a_i [RV] <- VAR 0x555556e50180 <e849#> {d2aq} @dt=0@  a_i INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df74a0 <e278> {d6ba}  b -> VAR 0x555556e50d80 <e874#> {e2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e687e0 <e1000#> {d6bc} @dt=0@  b_i [RV] <- VAR 0x555556e50300 <e854#> {d2av} @dt=0@  b_i INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df7590 <e282> {d6bj}  y -> VAR 0x555556e50f00 <e879#> {e3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e68900 <e1003#> {d6bl} @dt=0@  a_iEXORb_i_A [LV] => VAR 0x555556e50780 <e269> {d4ak} @dt=0@  a_iEXORb_i_A [VSTATIC]  WIRE
    1:2: CELL 0x555556e42640 <e297> {d7am}  i2 -> MODULE 0x555556de85a0 <e736> {f1ai}  my_and  L4 [LIB] [1ps]
    1:2:1: PIN 0x555556df7680 <e286> {d7aq}  a -> VAR 0x555556e51080 <e884#> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e68a20 <e1006#> {d7as} @dt=0@  a_i [RV] <- VAR 0x555556e50180 <e849#> {d2aq} @dt=0@  a_i INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df7770 <e291> {d7az}  b -> VAR 0x555556e51200 <e889#> {f2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e68b40 <e1009#> {d7bb} @dt=0@  b_i [RV] <- VAR 0x555556e50300 <e854#> {d2av} @dt=0@  b_i INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df7860 <e295> {d7bi}  y -> VAR 0x555556e51380 <e894#> {f3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e68c60 <e1012#> {d7bk} @dt=0@  a_iANDb_i_B [LV] => VAR 0x555556e50900 <e265> {d4ay} @dt=0@  a_iANDb_i_B [VSTATIC]  WIRE
    1:2: CELL 0x555556e42780 <e310> {d8an}  i3 -> MODULE 0x555556de8480 <e735> {e1ai}  my_exor  L4 [LIB] [1ps]
    1:2:1: PIN 0x555556df7950 <e299> {d8ar}  a -> VAR 0x555556e50c00 <e869#> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e68d80 <e1015#> {d8at} @dt=0@  c_i [RV] <- VAR 0x555556e50000 <e844#> {d2al} @dt=0@  c_i INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df7a40 <e304> {d8ba}  b -> VAR 0x555556e50d80 <e874#> {e2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e68ea0 <e1018#> {d8bc} @dt=0@  a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e269> {d4ak} @dt=0@  a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:1: PIN 0x555556df7b30 <e308> {d8bs}  y -> VAR 0x555556e50f00 <e879#> {e3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e68fc0 <e1021#> {d8bu} @dt=0@  s_i [LV] => VAR 0x555556e50480 <e859#> {d3am} @dt=0@  s_i OUTPUT [VSTATIC]  PORT
    1:2: CELL 0x555556e428c0 <e323> {d9am}  i4 -> MODULE 0x555556de85a0 <e736> {f1ai}  my_and  L4 [LIB] [1ps]
    1:2:1: PIN 0x555556df7c20 <e312> {d9aq}  a -> VAR 0x555556e51080 <e884#> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e690e0 <e1024#> {d9as} @dt=0@  a_iEXORb_i_A [RV] <- VAR 0x555556e50780 <e269> {d4ak} @dt=0@  a_iEXORb_i_A [VSTATIC]  WIRE
    1:2:1: PIN 0x555556df7d10 <e317> {d9bi}  b -> VAR 0x555556e51200 <e889#> {f2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69200 <e1027#> {d9bk} @dt=0@  c_i [RV] <- VAR 0x555556e50000 <e844#> {d2al} @dt=0@  c_i INPUT [VSTATIC]  PORT
    1:2:1: PIN 0x555556df7e00 <e321> {d9br}  y -> VAR 0x555556e51380 <e894#> {f3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69320 <e1030#> {d9bt} @dt=0@  c_iANDA_D [LV] => VAR 0x555556e50a80 <e268> {d4bl} @dt=0@  c_iANDA_D [VSTATIC]  WIRE
    1:2: CELL 0x555556e42a00 <e336> {d10al}  i5 -> MODULE 0x555556de86c0 <e737#> {g1ai}  my_or  L4 [LIB] [1ps]
    1:2:1: PIN 0x555556df7ef0 <e325> {d10ap}  a -> VAR 0x555556e51500 <e899#> {g2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69440 <e1033#> {d10ar} @dt=0@  c_iANDA_D [RV] <- VAR 0x555556e50a80 <e268> {d4bl} @dt=0@  c_iANDA_D [VSTATIC]  WIRE
    1:2:1: PIN 0x555556e56000 <e330> {d10be}  b -> VAR 0x555556e51680 <e904#> {g2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69560 <e1036#> {d10bg} @dt=0@  a_iANDb_i_B [RV] <- VAR 0x555556e50900 <e265> {d4ay} @dt=0@  a_iANDb_i_B [VSTATIC]  WIRE
    1:2:1: PIN 0x555556e560f0 <e334> {d10bv}  y -> VAR 0x555556e51800 <e909#> {g3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1:1: VARREF 0x555556e69680 <e1039#> {d10bx} @dt=0@  c_iplus1 [LV] => VAR 0x555556e50600 <e864#> {d3ar} @dt=0@  c_iplus1 OUTPUT [VSTATIC]  PORT
    1: MODULE 0x555556de8480 <e735> {e1ai}  my_exor  L4 [LIB] [1ps]
    1:2: VAR 0x555556e50c00 <e869#> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e54a90 <e348> {e2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e50d80 <e874#> {e2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e54b60 <e352> {e2an} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e50f00 <e879#> {e3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e54d00 <e357> {e3am} @dt=this@(w1)  logic kwd=logic
    1:2: ALWAYS 0x555556e289a0 <e463> {e5af}
    1:2:1: SENTREE 0x555556e28160 <e739#> {e5am}
    1:2:1:1: SENITEM 0x555556e28000 <e360> {e5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9c20 <e970#> {e5ao} @dt=0@  a [RV] <- VAR 0x555556e50c00 <e869#> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556e280b0 <e365> {e5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9d40 <e973#> {e5at} @dt=0@  b [RV] <- VAR 0x555556e50d80 <e874#> {e2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x555556e14620 <e741#> {e6af} [UNNAMED]
    1:2:2:1: CASE 0x555556e1c000 <e369> {e7aj}
    1:2:2:1:1: VARREF 0x555556de9e60 <e976#> {e7ap} @dt=0@  a [RV] <- VAR 0x555556e50c00 <e869#> {e2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x555556e284d0 <e413> {e8al}
    1:2:2:1:2:1: CONST 0x555556e16100 <e374> {e8aj} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2: CASE 0x555556e1c0c0 <e376> {e8an}
    1:2:2:1:2:2:1: VARREF 0x555556e68000 <e979#> {e8at} @dt=0@  b [RV] <- VAR 0x555556e50d80 <e874#> {e2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e282c0 <e394> {e9ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e16200 <e383> {e9an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e28210 <e391> {e9at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e16300 <e392> {e9av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2:2: VARREF 0x555556e68120 <e982#> {e9ar} @dt=0@  y [LV] => VAR 0x555556e50f00 <e879#> {e3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e28420 <e412> {e10ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e16400 <e400> {e10an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e28370 <e408> {e10at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e16500 <e409> {e10av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2:2: VARREF 0x555556e68240 <e985#> {e10ar} @dt=0@  y [LV] => VAR 0x555556e50f00 <e879#> {e3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x555556e28840 <e459> {e12al}
    1:2:2:1:2:1: CONST 0x555556e16600 <e419> {e12aj} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2: CASE 0x555556e1c180 <e421> {e12an}
    1:2:2:1:2:2:1: VARREF 0x555556e68360 <e988#> {e12at} @dt=0@  b [RV] <- VAR 0x555556e50d80 <e874#> {e2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e28630 <e439> {e13ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e16700 <e428> {e13an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e28580 <e436> {e13at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e16800 <e437> {e13av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2:2: VARREF 0x555556e68480 <e991#> {e13ar} @dt=0@  y [LV] => VAR 0x555556e50f00 <e879#> {e3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e28790 <e457> {e14ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e16900 <e445> {e14an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e286e0 <e453> {e14at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e16a00 <e454> {e14av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2:2: VARREF 0x555556e685a0 <e994#> {e14ar} @dt=0@  y [LV] => VAR 0x555556e50f00 <e879#> {e3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1: MODULE 0x555556de85a0 <e736> {f1ai}  my_and  L4 [LIB] [1ps]
    1:2: VAR 0x555556e51080 <e884#> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e22000 <e477> {f2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e51200 <e889#> {f2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e220d0 <e481> {f2an} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e51380 <e894#> {f3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e22270 <e486> {f3am} @dt=this@(w1)  logic kwd=logic
    1:2: ALWAYS 0x555556e293f0 <e594> {f5af}
    1:2:1: SENTREE 0x555556e28bb0 <e746#> {f5am}
    1:2:1:1: SENITEM 0x555556e28a50 <e489> {f5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9200 <e943#> {f5ao} @dt=0@  a [RV] <- VAR 0x555556e51080 <e884#> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556e28b00 <e494> {f5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de9320 <e946#> {f5at} @dt=0@  b [RV] <- VAR 0x555556e51200 <e889#> {f2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x555556e148c0 <e748#> {f6af} [UNNAMED]
    1:2:2:1: CASE 0x555556e1c240 <e498> {f7aj}
    1:2:2:1:1: VARREF 0x555556de9440 <e949#> {f7ap} @dt=0@  a [RV] <- VAR 0x555556e51080 <e884#> {f2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x555556e28f20 <e544> {f8al}
    1:2:2:1:2:1: CONST 0x555556e16000 <e505> {f8aj} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2: CASE 0x555556e1c300 <e507> {f8an}
    1:2:2:1:2:2:1: VARREF 0x555556de9560 <e952#> {f8at} @dt=0@  b [RV] <- VAR 0x555556e51200 <e889#> {f2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e28d10 <e525> {f9ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e16b00 <e514> {f9an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e28c60 <e522> {f9at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e16c00 <e523> {f9av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de9680 <e955#> {f9ar} @dt=0@  y [LV] => VAR 0x555556e51380 <e894#> {f3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e28e70 <e543> {f10ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e16d00 <e531> {f10an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e28dc0 <e539> {f10at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e16e00 <e540> {f10av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de97a0 <e958#> {f10ar} @dt=0@  y [LV] => VAR 0x555556e51380 <e894#> {f3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x555556e29290 <e590> {f12al}
    1:2:2:1:2:1: CONST 0x555556e16f00 <e550> {f12aj} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2: CASE 0x555556e1c3c0 <e552> {f12an}
    1:2:2:1:2:2:1: VARREF 0x555556de98c0 <e961#> {f12at} @dt=0@  b [RV] <- VAR 0x555556e51200 <e889#> {f2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e29080 <e570> {f13ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e17000 <e559> {f13an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e28fd0 <e567> {f13at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e17100 <e568> {f13av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de99e0 <e964#> {f13ar} @dt=0@  y [LV] => VAR 0x555556e51380 <e894#> {f3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e291e0 <e588> {f14ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e17200 <e576> {f14an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e29130 <e584> {f14at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e17300 <e585> {f14av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de9b00 <e967#> {f14ar} @dt=0@  y [LV] => VAR 0x555556e51380 <e894#> {f3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1: MODULE 0x555556de86c0 <e737#> {g1ai}  my_or  L4 [LIB] [1ps]
    1:2: VAR 0x555556e51500 <e899#> {g2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e23520 <e608> {g2al} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e51680 <e904#> {g2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e235f0 <e612> {g2an} @dt=this@(nw0)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    1:2: VAR 0x555556e51800 <e909#> {g3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:1: BASICDTYPE 0x555556e23790 <e617> {g3am} @dt=this@(w1)  logic kwd=logic
    1:2: ALWAYS 0x555556e29e40 <e725> {g5af}
    1:2:1: SENTREE 0x555556e29600 <e753#> {g5am}
    1:2:1:1: SENITEM 0x555556e294a0 <e620> {g5ao} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de87e0 <e916#> {g5ao} @dt=0@  a [RV] <- VAR 0x555556e51500 <e899#> {g2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:1:1: SENITEM 0x555556e29550 <e625> {g5at} [CHANGED]
    1:2:1:1:1: VARREF 0x555556de8900 <e919#> {g5at} @dt=0@  b [RV] <- VAR 0x555556e51680 <e904#> {g2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0x555556e14b60 <e755#> {g6af} [UNNAMED]
    1:2:2:1: CASE 0x555556e1c480 <e629> {g7aj}
    1:2:2:1:1: VARREF 0x555556de8a20 <e922#> {g7ap} @dt=0@  a [RV] <- VAR 0x555556e51500 <e899#> {g2al} @dt=0@  a INPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x555556e29970 <e675> {g8al}
    1:2:2:1:2:1: CONST 0x555556e17400 <e636> {g8aj} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2: CASE 0x555556e1c540 <e638> {g8an}
    1:2:2:1:2:2:1: VARREF 0x555556de8b40 <e925#> {g8at} @dt=0@  b [RV] <- VAR 0x555556e51680 <e904#> {g2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e29760 <e656> {g9ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e17500 <e645> {g9an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e296b0 <e653> {g9at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e17600 <e654> {g9av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de8c60 <e928#> {g9ar} @dt=0@  y [LV] => VAR 0x555556e51800 <e909#> {g3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e298c0 <e674> {g10ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e17700 <e662> {g10an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e29810 <e670> {g10at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e17800 <e671> {g10av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de8d80 <e931#> {g10ar} @dt=0@  y [LV] => VAR 0x555556e51800 <e909#> {g3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2: CASEITEM 0x555556e29ce0 <e721> {g12al}
    1:2:2:1:2:1: CONST 0x555556e17900 <e681> {g12aj} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2: CASE 0x555556e1c600 <e683> {g12an}
    1:2:2:1:2:2:1: VARREF 0x555556de8ea0 <e934#> {g12at} @dt=0@  b [RV] <- VAR 0x555556e51680 <e904#> {g2an} @dt=0@  b INPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e29ad0 <e701> {g13ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e17a00 <e690> {g13an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e29a20 <e698> {g13at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e17b00 <e699> {g13av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh1
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de8fc0 <e937#> {g13ar} @dt=0@  y [LV] => VAR 0x555556e51800 <e909#> {g3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    1:2:2:1:2:2:2: CASEITEM 0x555556e29c30 <e719> {g14ap}
    1:2:2:1:2:2:2:1: CONST 0x555556e17c00 <e707> {g14an} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2: ASSIGN 0x555556e29b80 <e715> {g14at} @dt=0@
    1:2:2:1:2:2:2:2:1: CONST 0x555556e17d00 <e716> {g14av} @dt=0x555556e55040@(G/swu32/1)  ?32?sh0
    1:2:2:1:2:2:2:2:2: VARREF 0x555556de90e0 <e940#> {g14ar} @dt=0@  y [LV] => VAR 0x555556e51800 <e909#> {g3aq} @dt=0@  y OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556e55040 <e373> {e8aj} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e55040 <e373> {e8aj} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0x555556de8120]
