<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="author" content="Paco Reina Campo" />
  <title>Neural Turing Machine - OpenNN</title>
  <style>
    code{white-space: pre-wrap;}
    span.smallcaps{font-variant: small-caps;}
    span.underline{text-decoration: underline;}
    div.column{display: inline-block; vertical-align: top; width: 50%;}
    div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
    ul.task-list{list-style: none;}
    pre > code.sourceCode { white-space: pre; position: relative; }
    pre > code.sourceCode > span { display: inline-block; line-height: 1.25; }
    pre > code.sourceCode > span:empty { height: 1.2em; }
    code.sourceCode > span { color: inherit; text-decoration: inherit; }
    div.sourceCode { margin: 1em 0; }
    pre.sourceCode { margin: 0; }
    @media screen {
    div.sourceCode { overflow: auto; }
    }
    @media print {
    pre > code.sourceCode { white-space: pre-wrap; }
    pre > code.sourceCode > span { text-indent: -5em; padding-left: 5em; }
    }
    pre.numberSource code
      { counter-reset: source-line 0; }
    pre.numberSource code > span
      { position: relative; left: -4em; counter-increment: source-line; }
    pre.numberSource code > span > a:first-child::before
      { content: counter(source-line);
        position: relative; left: -1em; text-align: right; vertical-align: baseline;
        border: none; display: inline-block;
        -webkit-touch-callout: none; -webkit-user-select: none;
        -khtml-user-select: none; -moz-user-select: none;
        -ms-user-select: none; user-select: none;
        padding: 0 4px; width: 4em;
        color: #aaaaaa;
      }
    pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
    div.sourceCode
      {   }
    @media screen {
    pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
    }
    code span.al { color: #ff0000; font-weight: bold; } /* Alert */
    code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
    code span.at { color: #7d9029; } /* Attribute */
    code span.bn { color: #40a070; } /* BaseN */
    code span.bu { } /* BuiltIn */
    code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
    code span.ch { color: #4070a0; } /* Char */
    code span.cn { color: #880000; } /* Constant */
    code span.co { color: #60a0b0; font-style: italic; } /* Comment */
    code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
    code span.do { color: #ba2121; font-style: italic; } /* Documentation */
    code span.dt { color: #902000; } /* DataType */
    code span.dv { color: #40a070; } /* DecVal */
    code span.er { color: #ff0000; font-weight: bold; } /* Error */
    code span.ex { } /* Extension */
    code span.fl { color: #40a070; } /* Float */
    code span.fu { color: #06287e; } /* Function */
    code span.im { } /* Import */
    code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
    code span.kw { color: #007020; font-weight: bold; } /* Keyword */
    code span.op { color: #666666; } /* Operator */
    code span.ot { color: #007020; } /* Other */
    code span.pp { color: #bc7a00; } /* Preprocessor */
    code span.sc { color: #4070a0; } /* SpecialChar */
    code span.ss { color: #bb6688; } /* SpecialString */
    code span.st { color: #4070a0; } /* String */
    code span.va { color: #19177c; } /* Variable */
    code span.vs { color: #4070a0; } /* VerbatimString */
    code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
  </style>
</head>
<body>
<header id="title-block-header">
<h1 class="title">Neural Turing Machine - OpenNN</h1>
<p class="subtitle">QueenField <img src="../../icon.jpg" /></p>
<p class="author">Paco Reina Campo</p>
</header>
<nav id="TOC" role="doc-toc">
<ul>
<li><a href="#introduction"><span class="toc-section-number">1</span> INTRODUCTION</a>
<ul>
<li><a href="#best-practices"><span class="toc-section-number">1.1</span> BEST PRACTICES</a>
<ul>
<li><a href="#hardware"><span class="toc-section-number">1.1.1</span> Hardware</a>
<ul>
<li><a href="#asic"><span class="toc-section-number">1.1.1.1</span> ASIC</a></li>
<li><a href="#fpga"><span class="toc-section-number">1.1.1.2</span> FPGA</a></li>
</ul></li>
<li><a href="#software"><span class="toc-section-number">1.1.2</span> Software</a>
<ul>
<li><a href="#msp430"><span class="toc-section-number">1.1.2.1</span> MSP430</a>
<ul>
<li><a href="#msp430-tests"><span class="toc-section-number">1.1.2.1.1</span> MSP430 Tests</a></li>
<li><a href="#msp430-bare-metal"><span class="toc-section-number">1.1.2.1.2</span> MSP430 Bare Metal</a></li>
<li><a href="#msp430-operating-system"><span class="toc-section-number">1.1.2.1.3</span> MSP430 Operating System</a>
<ul>
<li><a href="#gnu-linux"><span class="toc-section-number">1.1.2.1.3.1</span> GNU Linux</a></li>
<li><a href="#gnu-hurd"><span class="toc-section-number">1.1.2.1.3.2</span> GNU Hurd</a></li>
</ul></li>
<li><a href="#msp430-distribution"><span class="toc-section-number">1.1.2.1.4</span> MSP430 Distribution</a>
<ul>
<li><a href="#gnu-debian"><span class="toc-section-number">1.1.2.1.4.1</span> GNU Debian</a></li>
<li><a href="#gnu-fedora"><span class="toc-section-number">1.1.2.1.4.2</span> GNU Fedora</a></li>
</ul></li>
</ul></li>
<li><a href="#openrisc"><span class="toc-section-number">1.1.2.2</span> OpenRISC</a>
<ul>
<li><a href="#openrisc-tests"><span class="toc-section-number">1.1.2.2.1</span> OpenRISC Tests</a></li>
<li><a href="#openrisc-bare-metal"><span class="toc-section-number">1.1.2.2.2</span> OpenRISC Bare Metal</a></li>
<li><a href="#openrisc-operating-system"><span class="toc-section-number">1.1.2.2.3</span> OpenRISC Operating System</a>
<ul>
<li><a href="#gnu-linux-1"><span class="toc-section-number">1.1.2.2.3.1</span> GNU Linux</a></li>
<li><a href="#gnu-hurd-1"><span class="toc-section-number">1.1.2.2.3.2</span> GNU Hurd</a></li>
</ul></li>
<li><a href="#openrisc-distribution"><span class="toc-section-number">1.1.2.2.4</span> OpenRISC Distribution</a>
<ul>
<li><a href="#gnu-debian-1"><span class="toc-section-number">1.1.2.2.4.1</span> GNU Debian</a></li>
<li><a href="#gnu-fedora-1"><span class="toc-section-number">1.1.2.2.4.2</span> GNU Fedora</a></li>
</ul></li>
</ul></li>
<li><a href="#risc-v"><span class="toc-section-number">1.1.2.3</span> RISC-V</a>
<ul>
<li><a href="#risc-v-tests"><span class="toc-section-number">1.1.2.3.1</span> RISC-V Tests</a></li>
<li><a href="#risc-v-bare-metal"><span class="toc-section-number">1.1.2.3.2</span> RISC-V Bare Metal</a></li>
<li><a href="#risc-v-operating-system"><span class="toc-section-number">1.1.2.3.3</span> RISC-V Operating System</a>
<ul>
<li><a href="#gnu-linux-2"><span class="toc-section-number">1.1.2.3.3.1</span> GNU Linux</a></li>
<li><a href="#gnu-hurd-2"><span class="toc-section-number">1.1.2.3.3.2</span> GNU Hurd</a></li>
</ul></li>
<li><a href="#risc-v-distribution"><span class="toc-section-number">1.1.2.3.4</span> RISC-V Distribution</a>
<ul>
<li><a href="#gnu-debian-2"><span class="toc-section-number">1.1.2.3.4.1</span> GNU Debian</a></li>
<li><a href="#gnu-fedora-2"><span class="toc-section-number">1.1.2.3.4.2</span> GNU Fedora</a></li>
</ul></li>
</ul></li>
</ul></li>
</ul></li>
<li><a href="#open-source-philosophy"><span class="toc-section-number">1.2</span> OPEN SOURCE PHILOSOPHY</a>
<ul>
<li><a href="#open-source-hardware"><span class="toc-section-number">1.2.1</span> Open Source Hardware</a>
<ul>
<li><a href="#msp430-processing-unit"><span class="toc-section-number">1.2.1.1</span> MSP430 Processing Unit</a></li>
<li><a href="#openrisc-processing-unit"><span class="toc-section-number">1.2.1.2</span> OpenRISC Processing Unit</a></li>
<li><a href="#risc-v-processing-unit"><span class="toc-section-number">1.2.1.3</span> RISC-V Processing Unit</a></li>
</ul></li>
<li><a href="#open-source-software"><span class="toc-section-number">1.2.2</span> Open Source Software</a>
<ul>
<li><a href="#msp430-gnu-compiler-collection"><span class="toc-section-number">1.2.2.1</span> MSP430 GNU Compiler Collection</a></li>
<li><a href="#openrisc-gnu-compiler-collection"><span class="toc-section-number">1.2.2.2</span> OpenRISC GNU Compiler Collection</a></li>
<li><a href="#risc-v-gnu-compiler-collection"><span class="toc-section-number">1.2.2.3</span> RISC-V GNU Compiler Collection</a></li>
</ul></li>
</ul></li>
<li><a href="#instruction-set-architecture"><span class="toc-section-number">1.3</span> INSTRUCTION SET ARCHITECTURE</a>
<ul>
<li><a href="#risc-v-isa"><span class="toc-section-number">1.3.1</span> RISC-V ISA</a>
<ul>
<li><a href="#isa-bases"><span class="toc-section-number">1.3.1.1</span> ISA Bases</a>
<ul>
<li><a href="#risc-v-32"><span class="toc-section-number">1.3.1.1.1</span> RISC-V 32</a></li>
<li><a href="#risc-v-64"><span class="toc-section-number">1.3.1.1.2</span> RISC-V 64</a></li>
<li><a href="#risc-v-128"><span class="toc-section-number">1.3.1.1.3</span> RISC-V 128</a></li>
</ul></li>
<li><a href="#isa-extensions"><span class="toc-section-number">1.3.1.2</span> ISA Extensions</a>
<ul>
<li><a href="#standard-extension-for-integer-multiply-and-divide"><span class="toc-section-number">1.3.1.2.1</span> Standard Extension for Integer Multiply and Divide</a></li>
<li><a href="#standard-extension-for-atomic-instructions"><span class="toc-section-number">1.3.1.2.2</span> Standard Extension for Atomic Instructions</a></li>
<li><a href="#standard-extension-for-single-precision-floating-point"><span class="toc-section-number">1.3.1.2.3</span> Standard Extension for Single-Precision Floating-Point</a></li>
<li><a href="#standard-extension-for-double-precision-floating-point"><span class="toc-section-number">1.3.1.2.4</span> Standard Extension for Double-Precision Floating-Point</a></li>
</ul></li>
<li><a href="#isa-modes"><span class="toc-section-number">1.3.1.3</span> ISA Modes</a>
<ul>
<li><a href="#risc-v-user"><span class="toc-section-number">1.3.1.3.1</span> RISC-V User</a></li>
<li><a href="#risc-v-supervisor"><span class="toc-section-number">1.3.1.3.2</span> RISC-V Supervisor</a></li>
<li><a href="#risc-v-hypervisor"><span class="toc-section-number">1.3.1.3.3</span> RISC-V Hypervisor</a></li>
<li><a href="#risc-v-machine"><span class="toc-section-number">1.3.1.3.4</span> RISC-V Machine</a></li>
</ul></li>
</ul></li>
<li><a href="#openrisc-isa"><span class="toc-section-number">1.3.2</span> OpenRISC ISA</a>
<ul>
<li><a href="#isa-bases-1"><span class="toc-section-number">1.3.2.1</span> ISA Bases</a>
<ul>
<li><a href="#openrisc-32"><span class="toc-section-number">1.3.2.1.1</span> OpenRISC 32</a></li>
<li><a href="#openrisc-64"><span class="toc-section-number">1.3.2.1.2</span> OpenRISC 64</a></li>
<li><a href="#openrisc-128"><span class="toc-section-number">1.3.2.1.3</span> OpenRISC 128</a></li>
</ul></li>
<li><a href="#isa-extensions-1"><span class="toc-section-number">1.3.2.2</span> ISA Extensions</a></li>
<li><a href="#isa-modes-1"><span class="toc-section-number">1.3.2.3</span> ISA Modes</a>
<ul>
<li><a href="#openrisc-user"><span class="toc-section-number">1.3.2.3.1</span> OpenRISC User</a></li>
<li><a href="#openrisc-supervisor"><span class="toc-section-number">1.3.2.3.2</span> OpenRISC Supervisor</a></li>
<li><a href="#openrisc-hypervisor"><span class="toc-section-number">1.3.2.3.3</span> OpenRISC Hypervisor</a></li>
<li><a href="#openrisc-machine"><span class="toc-section-number">1.3.2.3.4</span> OpenRISC Machine</a></li>
</ul></li>
</ul></li>
<li><a href="#msp430-isa"><span class="toc-section-number">1.3.3</span> MSP430 ISA</a>
<ul>
<li><a href="#isa-bases-2"><span class="toc-section-number">1.3.3.1</span> ISA Bases</a>
<ul>
<li><a href="#msp430-32"><span class="toc-section-number">1.3.3.1.1</span> MSP430 32</a></li>
<li><a href="#msp430-64"><span class="toc-section-number">1.3.3.1.2</span> MSP430 64</a></li>
<li><a href="#msp430-128"><span class="toc-section-number">1.3.3.1.3</span> MSP430 128</a></li>
</ul></li>
<li><a href="#isa-extensions-2"><span class="toc-section-number">1.3.3.2</span> ISA Extensions</a></li>
<li><a href="#isa-modes-2"><span class="toc-section-number">1.3.3.3</span> ISA Modes</a>
<ul>
<li><a href="#msp430-user"><span class="toc-section-number">1.3.3.3.1</span> MSP430 User</a></li>
<li><a href="#msp430-supervisor"><span class="toc-section-number">1.3.3.3.2</span> MSP430 Supervisor</a></li>
<li><a href="#msp430-hypervisor"><span class="toc-section-number">1.3.3.3.3</span> MSP430 Hypervisor</a></li>
<li><a href="#msp430-machine"><span class="toc-section-number">1.3.3.3.4</span> MSP430 Machine</a></li>
</ul></li>
</ul></li>
</ul></li>
</ul></li>
<li><a href="#methodology"><span class="toc-section-number">2</span> METHODOLOGY</a>
<ul>
<li><a href="#requirements"><span class="toc-section-number">2.1</span> Requirements</a>
<ul>
<li><a href="#structural-uml-diagrams"><span class="toc-section-number">2.1.1</span> Structural UML diagrams</a>
<ul>
<li><a href="#class-diagram"><span class="toc-section-number">2.1.1.1</span> Class diagram</a></li>
<li><a href="#component-diagram"><span class="toc-section-number">2.1.1.2</span> Component diagram</a></li>
<li><a href="#composite-diagram"><span class="toc-section-number">2.1.1.3</span> Composite diagram</a></li>
<li><a href="#deployment-diagram"><span class="toc-section-number">2.1.1.4</span> Deployment diagram</a></li>
<li><a href="#object-diagram"><span class="toc-section-number">2.1.1.5</span> Object diagram</a></li>
<li><a href="#package-diagram"><span class="toc-section-number">2.1.1.6</span> Package diagram</a></li>
<li><a href="#profile-diagram"><span class="toc-section-number">2.1.1.7</span> Profile diagram</a></li>
</ul></li>
<li><a href="#behavioral-uml-diagrams"><span class="toc-section-number">2.1.2</span> Behavioral UML diagrams</a>
<ul>
<li><a href="#activity-diagram"><span class="toc-section-number">2.1.2.1</span> Activity diagram</a></li>
<li><a href="#communication-diagram"><span class="toc-section-number">2.1.2.2</span> Communication diagram</a></li>
<li><a href="#interaction-diagram"><span class="toc-section-number">2.1.2.3</span> Interaction diagram</a></li>
<li><a href="#sequence-diagram"><span class="toc-section-number">2.1.2.4</span> Sequence diagram</a></li>
<li><a href="#state-diagram"><span class="toc-section-number">2.1.2.5</span> State diagram</a></li>
<li><a href="#timing-diagram"><span class="toc-section-number">2.1.2.6</span> Timing diagram</a></li>
<li><a href="#use-diagram"><span class="toc-section-number">2.1.2.7</span> Use diagram</a></li>
</ul></li>
</ul></li>
<li><a href="#software-1"><span class="toc-section-number">2.2</span> Software</a>
<ul>
<li><a href="#matlab-language"><span class="toc-section-number">2.2.1</span> Matlab Language</a></li>
<li><a href="#rust-language"><span class="toc-section-number">2.2.2</span> Rust Language</a></li>
</ul></li>
<li><a href="#source"><span class="toc-section-number">2.3</span> Source</a>
<ul>
<li><a href="#ada-language"><span class="toc-section-number">2.3.1</span> Ada Language</a></li>
<li><a href="#c-language"><span class="toc-section-number">2.3.2</span> C Language</a></li>
</ul></li>
<li><a href="#model"><span class="toc-section-number">2.4</span> Model</a>
<ul>
<li><a href="#vhdl-language"><span class="toc-section-number">2.4.1</span> VHDL Language</a></li>
<li><a href="#verilog-language"><span class="toc-section-number">2.4.2</span> Verilog Language</a></li>
</ul></li>
<li><a href="#validation"><span class="toc-section-number">2.5</span> Validation</a>
<ul>
<li><a href="#vhdl-language-1"><span class="toc-section-number">2.5.1</span> VHDL Language</a></li>
<li><a href="#verilog-language-1"><span class="toc-section-number">2.5.2</span> Verilog Language</a></li>
</ul></li>
<li><a href="#design"><span class="toc-section-number">2.6</span> Design</a>
<ul>
<li><a href="#vhdl-language-2"><span class="toc-section-number">2.6.1</span> VHDL Language</a></li>
<li><a href="#verilog-language-2"><span class="toc-section-number">2.6.2</span> Verilog Language</a></li>
</ul></li>
<li><a href="#verification"><span class="toc-section-number">2.7</span> Verification</a>
<ul>
<li><a href="#osvvm-vhdl"><span class="toc-section-number">2.7.1</span> OSVVM-VHDL</a>
<ul>
<li><a href="#osvvm-checker"><span class="toc-section-number">2.7.1.1</span> OSVVM Checker</a></li>
<li><a href="#osvvm-stimulus"><span class="toc-section-number">2.7.1.2</span> OSVVM Stimulus</a></li>
<li><a href="#osvvm-testbench"><span class="toc-section-number">2.7.1.3</span> OSVVM Testbench</a></li>
</ul></li>
<li><a href="#uvm-verilog"><span class="toc-section-number">2.7.2</span> UVM-Verilog</a>
<ul>
<li><a href="#uvm-agent"><span class="toc-section-number">2.7.2.1</span> UVM Agent</a></li>
<li><a href="#uvm-driver"><span class="toc-section-number">2.7.2.2</span> UVM Driver</a></li>
<li><a href="#uvm-enviroment"><span class="toc-section-number">2.7.2.3</span> UVM Enviroment</a></li>
<li><a href="#uvm-monitor"><span class="toc-section-number">2.7.2.4</span> UVM Monitor</a></li>
<li><a href="#uvm-scoreboard"><span class="toc-section-number">2.7.2.5</span> UVM Scoreboard</a></li>
<li><a href="#uvm-sequence"><span class="toc-section-number">2.7.2.6</span> UVM Sequence</a></li>
<li><a href="#uvm-sequencer"><span class="toc-section-number">2.7.2.7</span> UVM Sequencer</a></li>
<li><a href="#uvm-subscriber"><span class="toc-section-number">2.7.2.8</span> UVM Subscriber</a></li>
<li><a href="#uvm-test"><span class="toc-section-number">2.7.2.9</span> UVM Test</a></li>
<li><a href="#uvm-testbench"><span class="toc-section-number">2.7.2.10</span> UVM Testbench</a></li>
<li><a href="#uvm-transaction"><span class="toc-section-number">2.7.2.11</span> UVM Transaction</a></li>
</ul></li>
</ul></li>
<li><a href="#quality"><span class="toc-section-number">2.8</span> Quality</a></li>
<li><a href="#certification"><span class="toc-section-number">2.9</span> Certification</a></li>
<li><a href="#documentation"><span class="toc-section-number">2.10</span> Documentation</a></li>
</ul></li>
<li><a href="#projects"><span class="toc-section-number">3</span> PROJECTS</a>
<ul>
<li><a href="#interface"><span class="toc-section-number">3.1</span> INTERFACE</a>
<ul>
<li><a href="#instruction-cache"><span class="toc-section-number">3.1.1</span> Instruction Cache</a>
<ul>
<li><a href="#instruction-inputsoutputs-amba4-axi-lite-bus"><span class="toc-section-number">3.1.1.1</span> Instruction Inputs/Outputs AMBA4 AXI-Lite Bus</a>
<ul>
<li><a href="#signals-of-the-read-and-write-address-channels"><span class="toc-section-number">3.1.1.1.1</span> Signals of the Read and Write Address channels</a></li>
<li><a href="#signals-of-the-read-and-write-data-channels"><span class="toc-section-number">3.1.1.1.2</span> Signals of the Read and Write Data channels</a></li>
<li><a href="#signals-of-the-write-response-channel"><span class="toc-section-number">3.1.1.1.3</span> Signals of the Write Response channel</a></li>
</ul></li>
<li><a href="#instruction-inputsoutputs-amba3-ahb-lite-bus"><span class="toc-section-number">3.1.1.2</span> Instruction Inputs/Outputs AMBA3 AHB-Lite Bus</a></li>
<li><a href="#instruction-inputsoutputs-wishbone-bus"><span class="toc-section-number">3.1.1.3</span> Instruction Inputs/Outputs Wishbone Bus</a></li>
</ul></li>
<li><a href="#data-cache"><span class="toc-section-number">3.1.2</span> Data Cache</a>
<ul>
<li><a href="#data-inputsoutputs-amba4-axi-lite-bus"><span class="toc-section-number">3.1.2.1</span> Data Inputs/Outputs AMBA4 AXI-Lite Bus</a>
<ul>
<li><a href="#signals-of-the-read-and-write-address-channels-1"><span class="toc-section-number">3.1.2.1.1</span> Signals of the Read and Write Address channels</a></li>
<li><a href="#signals-of-the-read-and-write-data-channels-1"><span class="toc-section-number">3.1.2.1.2</span> Signals of the Read and Write Data channels</a></li>
<li><a href="#signals-of-the-write-response-channel-1"><span class="toc-section-number">3.1.2.1.3</span> Signals of the Write Response channel</a></li>
</ul></li>
<li><a href="#data-inputsoutputs-amba3-ahb-lite-bus"><span class="toc-section-number">3.1.2.2</span> Data Inputs/Outputs AMBA3 AHB-Lite Bus</a></li>
<li><a href="#data-inputsoutputs-wishbone-bus"><span class="toc-section-number">3.1.2.3</span> Data Inputs/Outputs Wishbone Bus</a></li>
</ul></li>
</ul></li>
<li><a href="#functionality"><span class="toc-section-number">3.2</span> FUNCTIONALITY</a>
<ul>
<li><a href="#structure"><span class="toc-section-number">3.2.1</span> Structure</a>
<ul>
<li><a href="#traditional-computing-classes"><span class="toc-section-number">3.2.1.1</span> Traditional Computing Classes</a>
<ul>
<li><a href="#philosophers-traditional-t-dncntm-mpsoc"><span class="toc-section-number">3.2.1.1.1</span> Philosophers Traditional T-DNC/NTM-MPSoC</a></li>
<li><a href="#soldiers-traditional-t-dncntm-mpsoc"><span class="toc-section-number">3.2.1.1.2</span> Soldiers Traditional T-DNC/NTM-MPSoC</a></li>
<li><a href="#workers-traditional-t-dncntm-mpsoc"><span class="toc-section-number">3.2.1.1.3</span> Workers Traditional T-DNC/NTM-MPSoC</a></li>
</ul></li>
</ul></li>
<li><a href="#behavior"><span class="toc-section-number">3.2.2</span> Behavior</a>
<ul>
<li><a href="#opennn-examples"><span class="toc-section-number">3.2.2.1</span> OpenNN Examples</a>
<ul>
<li><a href="#simple-function-regression"><span class="toc-section-number">3.2.2.1.1</span> simple function regression</a></li>
<li><a href="#simple-pattern-recognition"><span class="toc-section-number">3.2.2.1.2</span> simple pattern recognition</a></li>
<li><a href="#airfoil-self-noise"><span class="toc-section-number">3.2.2.1.3</span> airfoil self noise</a></li>
<li><a href="#airline-passengers"><span class="toc-section-number">3.2.2.1.4</span> airline passengers</a></li>
<li><a href="#breast-cancer"><span class="toc-section-number">3.2.2.1.5</span> breast cancer</a></li>
<li><a href="#iris-plant"><span class="toc-section-number">3.2.2.1.6</span> iris plant</a></li>
<li><a href="#logical-operations"><span class="toc-section-number">3.2.2.1.7</span> logical operations</a></li>
<li><a href="#pima-indians-diabetes"><span class="toc-section-number">3.2.2.1.8</span> pima indians diabetes</a></li>
<li><a href="#urinary-inflammations-diagnosis"><span class="toc-section-number">3.2.2.1.9</span> urinary inflammations diagnosis</a></li>
<li><a href="#yacht-hydrodynamics-design"><span class="toc-section-number">3.2.2.1.10</span> yacht hydrodynamics design</a></li>
<li><a href="#yacht-hydrodynamics-production"><span class="toc-section-number">3.2.2.1.11</span> yacht hydrodynamics production</a></li>
<li><a href="#leukemia"><span class="toc-section-number">3.2.2.1.12</span> leukemia</a></li>
<li><a href="#pollution-forecasting"><span class="toc-section-number">3.2.2.1.13</span> pollution forecasting</a></li>
<li><a href="#temperature-forecasting"><span class="toc-section-number">3.2.2.1.14</span> temperature forecasting</a></li>
<li><a href="#mnist"><span class="toc-section-number">3.2.2.1.15</span> mnist</a></li>
</ul></li>
<li><a href="#neural-turing-machine"><span class="toc-section-number">3.2.2.2</span> Neural Turing Machine</a>
<ul>
<li><a href="#pu-ntm"><span class="toc-section-number">3.2.2.2.1</span> PU-NTM</a></li>
<li><a href="#soc-ntm"><span class="toc-section-number">3.2.2.2.2</span> SoC-NTM</a></li>
<li><a href="#mpsoc-ntm"><span class="toc-section-number">3.2.2.2.3</span> MPSoC-NTM</a></li>
</ul></li>
<li><a href="#differentiable-neural-computer"><span class="toc-section-number">3.2.2.3</span> Differentiable Neural Computer</a>
<ul>
<li><a href="#pu-dnc"><span class="toc-section-number">3.2.2.3.1</span> PU-DNC</a></li>
<li><a href="#soc-dnc"><span class="toc-section-number">3.2.2.3.2</span> SoC-DNC</a></li>
<li><a href="#mpsoc-dnc"><span class="toc-section-number">3.2.2.3.3</span> MPSoC-DNC</a></li>
</ul></li>
</ul></li>
</ul></li>
<li><a href="#registers"><span class="toc-section-number">3.3</span> REGISTERS</a></li>
<li><a href="#interruptions"><span class="toc-section-number">3.4</span> INTERRUPTIONS</a></li>
</ul></li>
<li><a href="#organization"><span class="toc-section-number">4</span> ORGANIZATION</a>
<ul>
<li><a href="#traditional-computing"><span class="toc-section-number">4.1</span> TRADITIONAL COMPUTING</a>
<ul>
<li><a href="#traditional-mechanics"><span class="toc-section-number">4.1.1</span> Traditional Mechanics</a>
<ul>
<li><a href="#first-newton-law"><span class="toc-section-number">4.1.1.1</span> First Newton Law</a></li>
<li><a href="#second-newton-law"><span class="toc-section-number">4.1.1.2</span> Second Newton Law</a></li>
<li><a href="#third-newton-law"><span class="toc-section-number">4.1.1.3</span> Third Newton Law</a></li>
</ul></li>
<li><a href="#traditional-information"><span class="toc-section-number">4.1.2</span> Traditional Information</a>
<ul>
<li><a href="#traditional-bit"><span class="toc-section-number">4.1.2.1</span> Traditional Bit</a></li>
<li><a href="#traditional-logic-gate"><span class="toc-section-number">4.1.2.2</span> Traditional Logic Gate</a>
<ul>
<li><a href="#traditional-yesnot-gate"><span class="toc-section-number">4.1.2.2.1</span> Traditional YES/NOT Gate</a></li>
<li><a href="#traditional-andnand-gate"><span class="toc-section-number">4.1.2.2.2</span> Traditional AND/NAND Gate</a></li>
<li><a href="#traditional-ornor-gate"><span class="toc-section-number">4.1.2.2.3</span> Traditional OR/NOR Gate</a></li>
<li><a href="#traditional-xorxnor-gate"><span class="toc-section-number">4.1.2.2.4</span> Traditional XOR/XNOR Gate</a></li>
</ul></li>
<li><a href="#traditional-combinational-logic"><span class="toc-section-number">4.1.2.3</span> Traditional Combinational Logic</a>
<ul>
<li><a href="#traditional-arithmetic-circuits"><span class="toc-section-number">4.1.2.3.1</span> Traditional Arithmetic Circuits</a></li>
<li><a href="#traditional-logic-circuits"><span class="toc-section-number">4.1.2.3.2</span> Traditional Logic Circuits</a></li>
</ul></li>
<li><a href="#traditional-finite-state-machine"><span class="toc-section-number">4.1.2.4</span> Traditional Finite State Machine</a></li>
<li><a href="#traditional-pushdown-automaton"><span class="toc-section-number">4.1.2.5</span> Traditional Pushdown Automaton</a></li>
</ul></li>
<li><a href="#traditional-neural-network"><span class="toc-section-number">4.1.3</span> Traditional Neural Network</a>
<ul>
<li><a href="#traditional-feedforward-neural-network"><span class="toc-section-number">4.1.3.1</span> Traditional Feedforward Neural Network</a></li>
<li><a href="#traditional-long-short-term-memory-neural-network"><span class="toc-section-number">4.1.3.2</span> Traditional Long Short Term Memory Neural Network</a></li>
<li><a href="#traditional-transformer-neural-network"><span class="toc-section-number">4.1.3.3</span> Traditional Transformer Neural Network</a></li>
</ul></li>
<li><a href="#traditional-turing-machine"><span class="toc-section-number">4.1.4</span> Traditional Turing Machine</a>
<ul>
<li><a href="#traditional-neural-turing-machine"><span class="toc-section-number">4.1.4.1</span> Traditional Neural Turing Machine</a>
<ul>
<li><a href="#traditional-feedforward-neural-turing-machine"><span class="toc-section-number">4.1.4.1.1</span> Traditional Feedforward Neural Turing Machine</a></li>
<li><a href="#traditional-lstm-neural-turing-machine"><span class="toc-section-number">4.1.4.1.2</span> Traditional LSTM Neural Turing Machine</a></li>
<li><a href="#traditional-transformer-neural-turing-machine"><span class="toc-section-number">4.1.4.1.3</span> Traditional Transformer Neural Turing Machine</a></li>
</ul></li>
<li><a href="#traditional-differentiable-neural-computer"><span class="toc-section-number">4.1.4.2</span> Traditional Differentiable Neural Computer</a>
<ul>
<li><a href="#traditional-feedforward-differentiable-neural-computer"><span class="toc-section-number">4.1.4.2.1</span> Traditional Feedforward Differentiable Neural Computer</a></li>
<li><a href="#traditional-lstm-differentiable-neural-computer"><span class="toc-section-number">4.1.4.2.2</span> Traditional LSTM Differentiable Neural Computer</a></li>
<li><a href="#traditional-transformer-differentiable-neural-computer"><span class="toc-section-number">4.1.4.2.3</span> Traditional Transformer Differentiable Neural Computer</a></li>
</ul></li>
</ul></li>
<li><a href="#traditional-computer-architecture"><span class="toc-section-number">4.1.5</span> Traditional Computer Architecture</a>
<ul>
<li><a href="#traditional-von-neumann-architecture"><span class="toc-section-number">4.1.5.1</span> Traditional von Neumann Architecture</a>
<ul>
<li><a href="#traditional-control-unit"><span class="toc-section-number">4.1.5.1.1</span> Traditional Control Unit</a></li>
<li><a href="#traditional-alu"><span class="toc-section-number">4.1.5.1.2</span> Traditional ALU</a></li>
<li><a href="#traditional-memory-unit"><span class="toc-section-number">4.1.5.1.3</span> Traditional Memory Unit</a></li>
<li><a href="#traditional-io-unit"><span class="toc-section-number">4.1.5.1.4</span> Traditional I/O Unit</a></li>
</ul></li>
<li><a href="#traditional-harvard-architecture"><span class="toc-section-number">4.1.5.2</span> Traditional Harvard Architecture</a>
<ul>
<li><a href="#traditional-control-unit-1"><span class="toc-section-number">4.1.5.2.1</span> Traditional Control Unit</a></li>
<li><a href="#traditional-alu-1"><span class="toc-section-number">4.1.5.2.2</span> Traditional ALU</a></li>
<li><a href="#traditional-memory-unit-1"><span class="toc-section-number">4.1.5.2.3</span> Traditional Memory Unit</a></li>
<li><a href="#traditional-io-unit-1"><span class="toc-section-number">4.1.5.2.4</span> Traditional I/O Unit</a></li>
</ul></li>
</ul></li>
<li><a href="#traditional-advanced-computer-architecture"><span class="toc-section-number">4.1.6</span> Traditional Advanced Computer Architecture</a>
<ul>
<li><a href="#traditional-processing-unit"><span class="toc-section-number">4.1.6.1</span> Traditional Processing Unit</a>
<ul>
<li><a href="#traditional-sisd"><span class="toc-section-number">4.1.6.1.1</span> Traditional SISD</a></li>
<li><a href="#traditional-simd"><span class="toc-section-number">4.1.6.1.2</span> Traditional SIMD</a></li>
<li><a href="#traditional-misd"><span class="toc-section-number">4.1.6.1.3</span> Traditional MISD</a></li>
<li><a href="#traditional-mimd"><span class="toc-section-number">4.1.6.1.4</span> Traditional MIMD</a></li>
</ul></li>
<li><a href="#traditional-system-on-chip"><span class="toc-section-number">4.1.6.2</span> Traditional System on Chip</a>
<ul>
<li><a href="#traditional-bus-on-chip"><span class="toc-section-number">4.1.6.2.1</span> Traditional Bus on Chip</a></li>
<li><a href="#traditional-network-on-chip"><span class="toc-section-number">4.1.6.2.2</span> Traditional Network on Chip</a></li>
</ul></li>
<li><a href="#traditional-multi-processor-system-on-chip"><span class="toc-section-number">4.1.6.3</span> Traditional Multi-Processor System on Chip</a></li>
</ul></li>
</ul></li>
<li><a href="#traditional-classes"><span class="toc-section-number">4.2</span> TRADITIONAL CLASSES</a>
<ul>
<li><a href="#traditional-philosophers"><span class="toc-section-number">4.2.1</span> Traditional Philosophers</a></li>
<li><a href="#traditional-soldier"><span class="toc-section-number">4.2.2</span> Traditional Soldier</a></li>
<li><a href="#traditional-workers"><span class="toc-section-number">4.2.3</span> Traditional Workers</a></li>
</ul></li>
</ul></li>
<li><a href="#workflow"><span class="toc-section-number">5</span> WORKFLOW</a>
<ul>
<li><a href="#hardware-workflow"><span class="toc-section-number">5.1</span> HARDWARE WORKFLOW</a>
<ul>
<li><a href="#front-end-open-source-tools"><span class="toc-section-number">5.1.1</span> Front-End Open Source Tools</a>
<ul>
<li><a href="#modeling-system-level-of-hardware"><span class="toc-section-number">5.1.1.1</span> Modeling System Level of Hardware</a></li>
<li><a href="#simulating-system-level-of-hardware"><span class="toc-section-number">5.1.1.2</span> Simulating System Level of Hardware</a></li>
<li><a href="#verifying-system-level-of-hardware"><span class="toc-section-number">5.1.1.3</span> Verifying System Level of Hardware</a></li>
<li><a href="#describing-register-transfer-level-of-hardware"><span class="toc-section-number">5.1.1.4</span> Describing Register Transfer Level of Hardware</a></li>
<li><a href="#simulating-register-transfer-level-of-hardware"><span class="toc-section-number">5.1.1.5</span> Simulating Register Transfer Level of Hardware</a></li>
<li><a href="#synthesizing-register-transfer-level-of-hardware"><span class="toc-section-number">5.1.1.6</span> Synthesizing Register Transfer Level of Hardware</a></li>
<li><a href="#optimizing-register-transfer-level-of-hardware"><span class="toc-section-number">5.1.1.7</span> Optimizing Register Transfer Level of Hardware</a></li>
<li><a href="#verifying-register-transfer-level-of-hardware"><span class="toc-section-number">5.1.1.8</span> Verifying Register Transfer Level of Hardware</a></li>
</ul></li>
<li><a href="#back-end-open-source-tools"><span class="toc-section-number">5.1.2</span> Back-End Open Source Tools</a>
<ul>
<li><a href="#planning-switch-level-of-hardware"><span class="toc-section-number">5.1.2.1</span> Planning Switch Level of Hardware</a></li>
<li><a href="#placing-switch-level-of-hardware"><span class="toc-section-number">5.1.2.2</span> Placing Switch Level of Hardware</a></li>
<li><a href="#timing-switch-level-of-hardware"><span class="toc-section-number">5.1.2.3</span> Timing Switch Level of Hardware</a></li>
<li><a href="#routing-switch-level-of-hardware"><span class="toc-section-number">5.1.2.4</span> Routing Switch Level of Hardware</a></li>
<li><a href="#simulating-switch-level-of-hardware"><span class="toc-section-number">5.1.2.5</span> Simulating Switch Level of Hardware</a></li>
<li><a href="#verifying-switch-level-of-hardware-lvs"><span class="toc-section-number">5.1.2.6</span> Verifying Switch Level of Hardware LVS</a></li>
<li><a href="#checking-switch-level-of-hardware-drc"><span class="toc-section-number">5.1.2.7</span> Checking Switch Level of Hardware DRC</a></li>
<li><a href="#printing-switch-level-of-hardware-gds"><span class="toc-section-number">5.1.2.8</span> Printing Switch Level of Hardware GDS</a></li>
</ul></li>
</ul></li>
<li><a href="#software-workflow"><span class="toc-section-number">5.2</span> SOFTWARE WORKFLOW</a>
<ul>
<li><a href="#back-end-open-source-tools-1"><span class="toc-section-number">5.2.1</span> Back-End Open Source Tools</a>
<ul>
<li><a href="#msp430-1"><span class="toc-section-number">5.2.1.1</span> MSP430</a>
<ul>
<li><a href="#msp430-gnu-cc"><span class="toc-section-number">5.2.1.1.1</span> MSP430 GNU C/C++</a></li>
<li><a href="#msp430-gnu-go"><span class="toc-section-number">5.2.1.1.2</span> MSP430 GNU Go</a></li>
</ul></li>
<li><a href="#openrisc-1"><span class="toc-section-number">5.2.1.2</span> OpenRISC</a>
<ul>
<li><a href="#openrisc-gnu-cc"><span class="toc-section-number">5.2.1.2.1</span> OpenRISC GNU C/C++</a></li>
<li><a href="#openrisc-gnu-go"><span class="toc-section-number">5.2.1.2.2</span> OpenRISC GNU Go</a></li>
</ul></li>
<li><a href="#risc-v-1"><span class="toc-section-number">5.2.1.3</span> RISC-V</a>
<ul>
<li><a href="#risc-v-gnu-cc"><span class="toc-section-number">5.2.1.3.1</span> RISC-V GNU C/C++</a></li>
<li><a href="#risc-v-gnu-go"><span class="toc-section-number">5.2.1.3.2</span> RISC-V GNU Go</a></li>
</ul></li>
</ul></li>
<li><a href="#front-end-open-source-tools-1"><span class="toc-section-number">5.2.2</span> Front-End Open Source Tools</a>
<ul>
<li><a href="#msp430-2"><span class="toc-section-number">5.2.2.1</span> MSP430</a>
<ul>
<li><a href="#hardware-engineers-compiler"><span class="toc-section-number">5.2.2.1.1</span> Hardware Engineers Compiler</a></li>
<li><a href="#software-engineers-compiler"><span class="toc-section-number">5.2.2.1.2</span> Software Engineers Compiler</a></li>
</ul></li>
<li><a href="#openrisc-2"><span class="toc-section-number">5.2.2.2</span> OpenRISC</a>
<ul>
<li><a href="#hardware-engineers-compiler-1"><span class="toc-section-number">5.2.2.2.1</span> Hardware Engineers Compiler</a></li>
<li><a href="#software-engineers-compiler-1"><span class="toc-section-number">5.2.2.2.2</span> Software Engineers Compiler</a></li>
</ul></li>
<li><a href="#risc-v-2"><span class="toc-section-number">5.2.2.3</span> RISC-V</a>
<ul>
<li><a href="#hardware-engineers-compiler-spike"><span class="toc-section-number">5.2.2.3.1</span> Hardware Engineers Compiler: Spike</a></li>
<li><a href="#software-engineers-compiler-qemu"><span class="toc-section-number">5.2.2.3.2</span> Software Engineers Compiler: QEMU</a></li>
</ul></li>
</ul></li>
</ul></li>
</ul></li>
<li><a href="#quality-assurance"><span class="toc-section-number">6</span> QUALITY ASSURANCE</a>
<ul>
<li><a href="#scope"><span class="toc-section-number">6.1</span> SCOPE</a></li>
<li><a href="#normative-reference"><span class="toc-section-number">6.2</span> NORMATIVE REFERENCE</a></li>
<li><a href="#terms-and-definitions"><span class="toc-section-number">6.3</span> TERMS AND DEFINITIONS</a></li>
<li><a href="#context-of-the-organization"><span class="toc-section-number">6.4</span> CONTEXT OF THE ORGANIZATION</a>
<ul>
<li><a href="#understanding-the-organization-and-itsontext"><span class="toc-section-number">6.4.1</span> Understanding the organization and itsontext</a></li>
<li><a href="#understanding-the-needs-and-expectations-of-interested-parties"><span class="toc-section-number">6.4.2</span> Understanding the needs and expectations of interested parties</a></li>
<li><a href="#determining-the-scope-of-the-quality-management-system"><span class="toc-section-number">6.4.3</span> Determining the scope of the quality management system</a></li>
<li><a href="#quality-management-system-and-its-processes"><span class="toc-section-number">6.4.4</span> Quality management system and its processes</a></li>
</ul></li>
<li><a href="#leadership"><span class="toc-section-number">6.5</span> LEADERSHIP</a>
<ul>
<li><a href="#leadership-and-commitment"><span class="toc-section-number">6.5.1</span> Leadership and commitment</a>
<ul>
<li><a href="#general"><span class="toc-section-number">6.5.1.1</span> General</a></li>
<li><a href="#customer-focus"><span class="toc-section-number">6.5.1.2</span> Customer focus</a></li>
</ul></li>
<li><a href="#policy"><span class="toc-section-number">6.5.2</span> Policy</a>
<ul>
<li><a href="#establishing-the-quality-policy"><span class="toc-section-number">6.5.2.1</span> Establishing the quality policy</a></li>
<li><a href="#communicating-the-quality-policy"><span class="toc-section-number">6.5.2.2</span> Communicating the quality policy</a></li>
</ul></li>
<li><a href="#organizational-roles-responsibilities-and-authorities"><span class="toc-section-number">6.5.3</span> Organizational roles, responsibilities and authorities</a></li>
</ul></li>
<li><a href="#planning"><span class="toc-section-number">6.6</span> PLANNING</a>
<ul>
<li><a href="#actions-to-address-risks-and-opportunities"><span class="toc-section-number">6.6.1</span> Actions to address risks and opportunities</a></li>
<li><a href="#quality-objectives-and-planning-to-achieve-them"><span class="toc-section-number">6.6.2</span> Quality objectives and planning to achieve them</a></li>
<li><a href="#planning-of-changes"><span class="toc-section-number">6.6.3</span> Planning of changes</a></li>
</ul></li>
<li><a href="#support"><span class="toc-section-number">6.7</span> SUPPORT</a>
<ul>
<li><a href="#resources"><span class="toc-section-number">6.7.1</span> Resources</a>
<ul>
<li><a href="#general-1"><span class="toc-section-number">6.7.1.1</span> General</a></li>
<li><a href="#people"><span class="toc-section-number">6.7.1.2</span> People</a></li>
<li><a href="#infrastructure"><span class="toc-section-number">6.7.1.3</span> Infrastructure</a></li>
<li><a href="#environment-for-the-operation-of-process"><span class="toc-section-number">6.7.1.4</span> Environment for the operation of process</a></li>
<li><a href="#monitoring-and-measuring-resources"><span class="toc-section-number">6.7.1.5</span> Monitoring and measuring resources</a>
<ul>
<li><a href="#general-2"><span class="toc-section-number">6.7.1.5.1</span> General</a></li>
<li><a href="#measurement-traceability"><span class="toc-section-number">6.7.1.5.2</span> Measurement traceability</a></li>
</ul></li>
<li><a href="#organizational-knowledge"><span class="toc-section-number">6.7.1.6</span> Organizational knowledge</a></li>
</ul></li>
<li><a href="#competence"><span class="toc-section-number">6.7.2</span> Competence</a></li>
<li><a href="#awareness"><span class="toc-section-number">6.7.3</span> Awareness</a></li>
<li><a href="#communication"><span class="toc-section-number">6.7.4</span> Communication</a></li>
<li><a href="#documented-information"><span class="toc-section-number">6.7.5</span> Documented information</a>
<ul>
<li><a href="#general-3"><span class="toc-section-number">6.7.5.1</span> General</a></li>
<li><a href="#creating-and-updating"><span class="toc-section-number">6.7.5.2</span> Creating and updating</a></li>
<li><a href="#control-of-documented-information"><span class="toc-section-number">6.7.5.3</span> Control of documented information</a></li>
</ul></li>
</ul></li>
<li><a href="#operation"><span class="toc-section-number">6.8</span> OPERATION</a>
<ul>
<li><a href="#operational-planning-and-control"><span class="toc-section-number">6.8.1</span> Operational planning and control</a></li>
<li><a href="#requirements-for-products-and-services"><span class="toc-section-number">6.8.2</span> Requirements for products and services</a>
<ul>
<li><a href="#customer-communication"><span class="toc-section-number">6.8.2.1</span> Customer communication</a></li>
<li><a href="#determining-the-requirements-for-products-and-services"><span class="toc-section-number">6.8.2.2</span> Determining the requirements for products and services</a></li>
<li><a href="#review-of-the-requirements-for-products-and-services"><span class="toc-section-number">6.8.2.3</span> Review of the requirements for products and services</a></li>
<li><a href="#changes-to-requirements-for-products-and-services"><span class="toc-section-number">6.8.2.4</span> Changes to requirements for products and services</a></li>
</ul></li>
<li><a href="#design-and-development-of-products-and-services"><span class="toc-section-number">6.8.3</span> Design and development of products and services</a>
<ul>
<li><a href="#general-4"><span class="toc-section-number">6.8.3.1</span> General</a></li>
<li><a href="#design-and-development-planning"><span class="toc-section-number">6.8.3.2</span> Design and development planning</a></li>
<li><a href="#design-and-development-inputs"><span class="toc-section-number">6.8.3.3</span> Design and development inputs</a></li>
<li><a href="#design-and-development-controls"><span class="toc-section-number">6.8.3.4</span> Design and development controls</a></li>
<li><a href="#design-and-development-outputs"><span class="toc-section-number">6.8.3.5</span> Design and development outputs</a></li>
</ul></li>
<li><a href="#control-of-externally-provided-processes-products-and-services"><span class="toc-section-number">6.8.4</span> Control of externally provided processes, products and services</a>
<ul>
<li><a href="#general-5"><span class="toc-section-number">6.8.4.1</span> General</a></li>
<li><a href="#type-and-extent-of-control"><span class="toc-section-number">6.8.4.2</span> Type and extent of control</a></li>
<li><a href="#information-for-external-providers"><span class="toc-section-number">6.8.4.3</span> Information for external providers</a></li>
</ul></li>
<li><a href="#production-and-service-provision"><span class="toc-section-number">6.8.5</span> Production and service provision</a>
<ul>
<li><a href="#control-of-production-and-service-provision"><span class="toc-section-number">6.8.5.1</span> Control of production and service provision</a></li>
<li><a href="#identification-and-traceability"><span class="toc-section-number">6.8.5.2</span> Identification and traceability</a></li>
<li><a href="#property-belonging-to-customers-or-external-providers"><span class="toc-section-number">6.8.5.3</span> Property belonging to customers or external providers</a></li>
<li><a href="#preservation"><span class="toc-section-number">6.8.5.4</span> Preservation</a></li>
<li><a href="#post-delivery-activities"><span class="toc-section-number">6.8.5.5</span> Post-delivery activities</a></li>
<li><a href="#control-of-changes"><span class="toc-section-number">6.8.5.6</span> Control of changes</a></li>
</ul></li>
<li><a href="#release-of-products-and-services"><span class="toc-section-number">6.8.6</span> Release of products and services</a></li>
<li><a href="#control-of-nonconforming-outputs"><span class="toc-section-number">6.8.7</span> Control of nonconforming outputs</a></li>
</ul></li>
<li><a href="#performance-evaluation"><span class="toc-section-number">6.9</span> PERFORMANCE EVALUATION</a>
<ul>
<li><a href="#monitoring-measurement-analysis-and-evaluation"><span class="toc-section-number">6.9.1</span> Monitoring, measurement, analysis and evaluation</a>
<ul>
<li><a href="#general-6"><span class="toc-section-number">6.9.1.1</span> General</a></li>
<li><a href="#customer-satisfaction"><span class="toc-section-number">6.9.1.2</span> Customer satisfaction</a></li>
<li><a href="#analysis-and-evaluation"><span class="toc-section-number">6.9.1.3</span> Analysis and evaluation</a></li>
</ul></li>
<li><a href="#internal-audit"><span class="toc-section-number">6.9.2</span> Internal audit</a></li>
<li><a href="#management-review"><span class="toc-section-number">6.9.3</span> Management review</a>
<ul>
<li><a href="#general-7"><span class="toc-section-number">6.9.3.1</span> General</a></li>
<li><a href="#management-review-inputs"><span class="toc-section-number">6.9.3.2</span> Management review inputs</a></li>
<li><a href="#management-review-outputs"><span class="toc-section-number">6.9.3.3</span> Management review outputs</a></li>
</ul></li>
</ul></li>
<li><a href="#improvement"><span class="toc-section-number">6.10</span> IMPROVEMENT</a>
<ul>
<li><a href="#general-8"><span class="toc-section-number">6.10.1</span> General</a></li>
<li><a href="#nonconformity-and-corrective-action"><span class="toc-section-number">6.10.2</span> Nonconformity and corrective action</a></li>
<li><a href="#continual-improvement"><span class="toc-section-number">6.10.3</span> Continual improvement</a></li>
</ul></li>
</ul></li>
<li><a href="#certification-1"><span class="toc-section-number">7</span> CERTIFICATION</a>
<ul>
<li><a href="#planning-process"><span class="toc-section-number">7.1</span> PLANNING PROCESS</a>
<ul>
<li><a href="#planning-process-objectives"><span class="toc-section-number">7.1.1</span> Planning Process Objectives</a></li>
<li><a href="#planning-process-activities"><span class="toc-section-number">7.1.2</span> Planning Process Activities</a></li>
</ul></li>
<li><a href="#hardware-design-process"><span class="toc-section-number">7.2</span> HARDWARE DESIGN PROCESS</a>
<ul>
<li><a href="#requirements-capture-process"><span class="toc-section-number">7.2.1</span> Requirements Capture Process</a></li>
<li><a href="#conceptual-design-process"><span class="toc-section-number">7.2.2</span> Conceptual Design Process</a></li>
<li><a href="#detailed-design-process"><span class="toc-section-number">7.2.3</span> Detailed Design Process</a></li>
<li><a href="#implementation-process"><span class="toc-section-number">7.2.4</span> Implementation Process</a></li>
<li><a href="#production-transition"><span class="toc-section-number">7.2.5</span> Production Transition</a></li>
<li><a href="#acceptance-test"><span class="toc-section-number">7.2.6</span> Acceptance Test</a></li>
<li><a href="#series-production"><span class="toc-section-number">7.2.7</span> Series Production</a></li>
</ul></li>
<li><a href="#validation-and-verification-process"><span class="toc-section-number">7.3</span> VALIDATION AND VERIFICATION PROCESS</a>
<ul>
<li><a href="#validation-process"><span class="toc-section-number">7.3.1</span> Validation Process</a></li>
<li><a href="#verification-process"><span class="toc-section-number">7.3.2</span> Verification Process</a></li>
<li><a href="#validation-and-verification-methods"><span class="toc-section-number">7.3.3</span> Validation and Verification Methods</a></li>
</ul></li>
<li><a href="#configuration-management-process"><span class="toc-section-number">7.4</span> CONFIGURATION MANAGEMENT PROCESS</a>
<ul>
<li><a href="#configuration-management-objectives"><span class="toc-section-number">7.4.1</span> Configuration Management Objectives</a></li>
<li><a href="#configuration-management-activities"><span class="toc-section-number">7.4.2</span> Configuration Management Activities</a></li>
<li><a href="#data-control-categories"><span class="toc-section-number">7.4.3</span> Data Control Categories</a></li>
</ul></li>
<li><a href="#process-assurance"><span class="toc-section-number">7.5</span> PROCESS ASSURANCE</a>
<ul>
<li><a href="#process-assurance-objectives"><span class="toc-section-number">7.5.1</span> Process Assurance Objectives</a></li>
<li><a href="#process-assurance-activities"><span class="toc-section-number">7.5.2</span> Process Assurance Activities</a></li>
</ul></li>
<li><a href="#certification-liaison-process"><span class="toc-section-number">7.6</span> CERTIFICATION LIAISON PROCESS</a>
<ul>
<li><a href="#means-of-compliance-and-planning"><span class="toc-section-number">7.6.1</span> Means of Compliance and Planning</a></li>
<li><a href="#compliance-substantiation"><span class="toc-section-number">7.6.2</span> Compliance Substantiation</a></li>
</ul></li>
<li><a href="#hardware-design-lifecycle-data"><span class="toc-section-number">7.7</span> HARDWARE DESIGN LIFECYCLE DATA</a>
<ul>
<li><a href="#hardware-plans"><span class="toc-section-number">7.7.1</span> Hardware Plans</a></li>
<li><a href="#hardware-design-standards-and-guidance"><span class="toc-section-number">7.7.2</span> Hardware Design Standards and Guidance</a></li>
<li><a href="#hardware-design-data"><span class="toc-section-number">7.7.3</span> Hardware Design Data</a></li>
<li><a href="#validation-and-verification-data"><span class="toc-section-number">7.7.4</span> Validation and Verification Data</a></li>
<li><a href="#hardware-acceptance-test-criteria"><span class="toc-section-number">7.7.5</span> Hardware Acceptance Test Criteria</a></li>
<li><a href="#problem-reports"><span class="toc-section-number">7.7.6</span> Problem Reports</a></li>
<li><a href="#hardware-configuration-management-records"><span class="toc-section-number">7.7.7</span> Hardware Configuration Management Records</a></li>
<li><a href="#hardware-process-assurance-records"><span class="toc-section-number">7.7.8</span> Hardware Process Assurance Records</a></li>
<li><a href="#hardware-accomplishment-summary"><span class="toc-section-number">7.7.9</span> Hardware Accomplishment Summary</a></li>
</ul></li>
<li><a href="#additional-considerations"><span class="toc-section-number">7.8</span> ADDITIONAL CONSIDERATIONS</a>
<ul>
<li><a href="#use-of-previously-developed-hardware"><span class="toc-section-number">7.8.1</span> Use of Previously Developed Hardware</a></li>
<li><a href="#commercial-components-usage"><span class="toc-section-number">7.8.2</span> Commercial Components Usage</a></li>
<li><a href="#product-service-experience"><span class="toc-section-number">7.8.3</span> Product Service Experience</a></li>
<li><a href="#tool-assessment-and-qualification"><span class="toc-section-number">7.8.4</span> Tool Assessment and Qualification</a></li>
</ul></li>
</ul></li>
<li><a href="#hardware-design-lifecycle-data-1"><span class="toc-section-number">8</span> HARDWARE DESIGN LIFECYCLE DATA</a>
<ul>
<li><a href="#hardware-plans-1"><span class="toc-section-number">8.1</span> HARDWARE PLANS</a>
<ul>
<li><a href="#plan-for-hardware-aspects-of-certification"><span class="toc-section-number">8.1.1</span> Plan for Hardware Aspects of Certification</a></li>
<li><a href="#hardware-design-plan"><span class="toc-section-number">8.1.2</span> Hardware Design Plan</a></li>
<li><a href="#hardware-validation-plan"><span class="toc-section-number">8.1.3</span> Hardware Validation Plan</a></li>
<li><a href="#hardware-verification-plan"><span class="toc-section-number">8.1.4</span> Hardware Verification Plan</a></li>
<li><a href="#hardware-configuration-management-plan"><span class="toc-section-number">8.1.5</span> Hardware Configuration Management Plan</a></li>
<li><a href="#hardware-process-assurance-plan"><span class="toc-section-number">8.1.6</span> Hardware Process Assurance Plan</a></li>
</ul></li>
<li><a href="#hardware-design-standards-and-guidance-1"><span class="toc-section-number">8.2</span> HARDWARE DESIGN STANDARDS AND GUIDANCE</a>
<ul>
<li><a href="#requirements-standards"><span class="toc-section-number">8.2.1</span> Requirements Standards</a></li>
<li><a href="#hardware-design-standards"><span class="toc-section-number">8.2.2</span> Hardware Design Standards</a></li>
<li><a href="#validation-and-verification-standards"><span class="toc-section-number">8.2.3</span> Validation and Verification Standards</a></li>
<li><a href="#hardware-archive-standards"><span class="toc-section-number">8.2.4</span> Hardware Archive Standards</a></li>
</ul></li>
<li><a href="#hardware-design-data-1"><span class="toc-section-number">8.3</span> HARDWARE DESIGN DATA</a>
<ul>
<li><a href="#hardware-requirements"><span class="toc-section-number">8.3.1</span> Hardware Requirements</a></li>
<li><a href="#hardware-design-representation-data"><span class="toc-section-number">8.3.2</span> Hardware Design Representation Data</a>
<ul>
<li><a href="#conceptual-design-data"><span class="toc-section-number">8.3.2.1</span> Conceptual Design Data</a></li>
<li><a href="#detailed-design-data"><span class="toc-section-number">8.3.2.2</span> Detailed Design Data</a>
<ul>
<li><a href="#top-level-drawing"><span class="toc-section-number">8.3.2.2.1</span> Top-Level Drawing</a></li>
<li><a href="#assembly-drawings"><span class="toc-section-number">8.3.2.2.2</span> Assembly Drawings</a></li>
<li><a href="#installation-control-drawings"><span class="toc-section-number">8.3.2.2.3</span> Installation Control Drawings</a></li>
<li><a href="#hardwaresoftware-interface-data"><span class="toc-section-number">8.3.2.2.4</span> Hardware/Software Interface Data</a></li>
</ul></li>
</ul></li>
</ul></li>
<li><a href="#validation-and-verification-data-1"><span class="toc-section-number">8.4</span> VALIDATION AND VERIFICATION DATA</a>
<ul>
<li><a href="#traceability-data"><span class="toc-section-number">8.4.1</span> Traceability Data</a></li>
<li><a href="#review-and-analysis-procedures"><span class="toc-section-number">8.4.2</span> Review and Analysis Procedures</a></li>
<li><a href="#review-and-analysis-results"><span class="toc-section-number">8.4.3</span> Review and Analysis Results</a></li>
<li><a href="#test-procedures"><span class="toc-section-number">8.4.4</span> Test Procedures</a></li>
<li><a href="#test-results"><span class="toc-section-number">8.4.5</span> Test Results</a></li>
</ul></li>
<li><a href="#hardware-acceptance-test-criteria-1"><span class="toc-section-number">8.5</span> HARDWARE ACCEPTANCE TEST CRITERIA</a></li>
<li><a href="#problem-reports-1"><span class="toc-section-number">8.6</span> PROBLEM REPORTS</a></li>
<li><a href="#hardware-configuration-management-records-1"><span class="toc-section-number">8.7</span> HARDWARE CONFIGURATION MANAGEMENT RECORDS</a></li>
<li><a href="#hardware-process-assurance-records-1"><span class="toc-section-number">8.8</span> HARDWARE PROCESS ASSURANCE RECORDS</a></li>
<li><a href="#hardware-accomplishment-summary-1"><span class="toc-section-number">8.9</span> HARDWARE ACCOMPLISHMENT SUMMARY</a></li>
</ul></li>
</ul>
</nav>
<h1 data-number="1" id="introduction"><span class="header-section-number">1</span> INTRODUCTION</h1>
<p>A Multi-Processor System on Chip (MPSoC) is a System on Chip (SoC) which includes multiple Processing Units (PU). As such, it is a Multi-Core System-on-Chip. All PUs are linked to each other by a Network on Chip (NoC). These technologies meet the performance needs of multimedia applications, telecommunication architectures or network security.</p>
<p>OpenNN is a software library written in C++ for advanced analytics. It implements neural networks, the most successful machine learning method.</p>
<ul>
<li><p>The main advantage of OpenNN is its high performance.</p></li>
<li><p>This library outstands in terms of execution speed and memory allocation. It is constantly optimized and parallelized in order to maximize its efficiency.</p></li>
<li><p>Some typical applications of OpenNN are business intelligence (customer segmentation, churn prevention), health care (early diagnosis, microarray analysis) and engineering (performance optimization, predictive maitenance).</p></li>
</ul>
<p>The documentation is composed by tutorials and examples to offer a complete overview about the library.</p>
<ul>
<li><p>The documentation can be found at the official <a href="http://opennn.net" target="_blank">OpenNN site</a>.</p></li>
<li><p>CMakeLists.txt are build files for CMake, it is also used by the CLion IDE.</p></li>
<li><p>The .pro files are project files for the Qt Creator IDE, which can be downloaded from its <a href="http://www.qt.io" target="_blank">site</a>. Note that OpenNN does not make use of the Qt library.</p></li>
</ul>
<p>OpenNN is developed by <a href="http://artelnics.com" target="_blank">Artelnics</a>, a company specialized in artificial intelligence.</p>
<h2 data-number="1.1" id="best-practices"><span class="header-section-number">1.1</span> BEST PRACTICES</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="1.1.1" id="hardware"><span class="header-section-number">1.1.1</span> Hardware</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<pre><code>cd synthesis/yosys
source synthesize.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.1.1.1" id="asic"><span class="header-section-number">1.1.1.1</span> ASIC</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>cd synthesis/qflow
source flow.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.1.1.2" id="fpga"><span class="header-section-number">1.1.1.2</span> FPGA</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>cd synthesis/symbiflow
source flow.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="1.1.2" id="software"><span class="header-section-number">1.1.2</span> Software</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.1.2.1" id="msp430"><span class="header-section-number">1.1.2.1</span> MSP430</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.1.1" id="msp430-tests"><span class="header-section-number">1.1.2.1.1</span> MSP430 Tests</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.1.2" id="msp430-bare-metal"><span class="header-section-number">1.1.2.1.2</span> MSP430 Bare Metal</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.1.3" id="msp430-operating-system"><span class="header-section-number">1.1.2.1.3</span> MSP430 Operating System</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.1.3.1" id="gnu-linux"><span class="header-section-number">1.1.2.1.3.1</span> GNU Linux</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.1.3.2" id="gnu-hurd"><span class="header-section-number">1.1.2.1.3.2</span> GNU Hurd</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.1.4" id="msp430-distribution"><span class="header-section-number">1.1.2.1.4</span> MSP430 Distribution</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.1.4.1" id="gnu-debian"><span class="header-section-number">1.1.2.1.4.1</span> GNU Debian</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.1.4.2" id="gnu-fedora"><span class="header-section-number">1.1.2.1.4.2</span> GNU Fedora</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.1.2.2" id="openrisc"><span class="header-section-number">1.1.2.2</span> OpenRISC</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.2.1" id="openrisc-tests"><span class="header-section-number">1.1.2.2.1</span> OpenRISC Tests</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.2.2" id="openrisc-bare-metal"><span class="header-section-number">1.1.2.2.2</span> OpenRISC Bare Metal</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.2.3" id="openrisc-operating-system"><span class="header-section-number">1.1.2.2.3</span> OpenRISC Operating System</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.2.3.1" id="gnu-linux-1"><span class="header-section-number">1.1.2.2.3.1</span> GNU Linux</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.2.3.2" id="gnu-hurd-1"><span class="header-section-number">1.1.2.2.3.2</span> GNU Hurd</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.2.4" id="openrisc-distribution"><span class="header-section-number">1.1.2.2.4</span> OpenRISC Distribution</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.2.4.1" id="gnu-debian-1"><span class="header-section-number">1.1.2.2.4.1</span> GNU Debian</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.2.4.2" id="gnu-fedora-1"><span class="header-section-number">1.1.2.2.4.2</span> GNU Fedora</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.1.2.3" id="risc-v"><span class="header-section-number">1.1.2.3</span> RISC-V</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.3.1" id="risc-v-tests"><span class="header-section-number">1.1.2.3.1</span> RISC-V Tests</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

rm -rf tests
rm -rf riscv-tests

mkdir tests
mkdir tests/dump
mkdir tests/hex

git clone --recursive https://github.com/riscv/riscv-tests
cd riscv-tests

autoconf
./configure --prefix=/opt/riscv-elf-gcc/bin
make

cd isa

source ../../elf2hex.sh

mv *.dump ../../tests/dump
mv *.hex ../../tests/hex

cd ..

make clean</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>elf2hex.sh:</p>
<pre><code>riscv64-unknown-elf-objcopy -O ihex rv32mi-p-breakpoint rv32mi-p-breakpoint.hex
riscv64-unknown-elf-objcopy -O ihex rv32mi-p-csr rv32mi-p-csr.hex
...
riscv64-unknown-elf-objcopy -O ihex rv64um-v-remw rv64um-v-remw.hex</code></pre>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike rv32mi-p-breakpoint
spike rv32mi-p-csr
...
spike rv64um-v-remw</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.3.2" id="risc-v-bare-metal"><span class="header-section-number">1.1.2.3.2</span> RISC-V Bare Metal</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>rm -rf hello_c.elf
rm -rf hello_c.hex

export PATH=/opt/riscv-elf-gcc/bin:${PATH}

riscv64-unknown-elf-gcc -o hello_c.elf hello_c.c
riscv64-unknown-elf-objcopy -O ihex hello_c.elf hello_c.hex</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>C Language:</p>
<div class="sourceCode" id="cb8"><pre class="sourceCode c"><code class="sourceCode c"><span id="cb8-1"><a href="#cb8-1" aria-hidden="true"></a><span class="pp">#include </span><span class="im">&lt;stdio.h&gt;</span></span>
<span id="cb8-2"><a href="#cb8-2" aria-hidden="true"></a></span>
<span id="cb8-3"><a href="#cb8-3" aria-hidden="true"></a><span class="dt">int</span> main() {</span>
<span id="cb8-4"><a href="#cb8-4" aria-hidden="true"></a>  printf(<span class="st">&quot;Hello QueenField!</span><span class="sc">\n</span><span class="st">&quot;</span>);</span>
<span id="cb8-5"><a href="#cb8-5" aria-hidden="true"></a>  <span class="cf">return</span> <span class="dv">0</span>;</span>
<span id="cb8-6"><a href="#cb8-6" aria-hidden="true"></a>}</span></code></pre></div>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike pk hello_c.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>rm -rf hello_cpp.elf
rm -rf hello_cpp.hex

export PATH=/opt/riscv-elf-gcc/bin:${PATH}

riscv64-unknown-elf-g++ -o hello_cpp.elf hello_cpp.cpp
riscv64-unknown-elf-objcopy -O ihex hello_cpp.elf hello_cpp.hex</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>C++ Language:</p>
<div class="sourceCode" id="cb11"><pre class="sourceCode cpp"><code class="sourceCode cpp"><span id="cb11-1"><a href="#cb11-1" aria-hidden="true"></a><span class="pp">#include </span><span class="im">&lt;iostream&gt;</span></span>
<span id="cb11-2"><a href="#cb11-2" aria-hidden="true"></a></span>
<span id="cb11-3"><a href="#cb11-3" aria-hidden="true"></a><span class="dt">int</span> main() {</span>
<span id="cb11-4"><a href="#cb11-4" aria-hidden="true"></a>  <span class="bu">std::</span>cout &lt;&lt; <span class="st">&quot;Hello QueenField!</span><span class="sc">\n</span><span class="st">&quot;</span>;</span>
<span id="cb11-5"><a href="#cb11-5" aria-hidden="true"></a>  <span class="cf">return</span> <span class="dv">0</span>;</span>
<span id="cb11-6"><a href="#cb11-6" aria-hidden="true"></a>}</span></code></pre></div>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

spike pk hello_cpp.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>rm -rf hello_go.elf
rm -rf hello_go.hex

export PATH=/opt/riscv-elf-gcc/bin:${PATH}
export PATH=/opt/riscv-go/bin:${PATH}

GOOS=linux GOARCH=riscv64 go build -o hello_go.elf hello_go.go
riscv64-unknown-elf-objcopy -O ihex hello_go.elf hello_go.hex</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>Go Language:</p>
<div class="sourceCode" id="cb14"><pre class="sourceCode go"><code class="sourceCode go"><span id="cb14-1"><a href="#cb14-1" aria-hidden="true"></a><span class="kw">package</span> main</span>
<span id="cb14-2"><a href="#cb14-2" aria-hidden="true"></a></span>
<span id="cb14-3"><a href="#cb14-3" aria-hidden="true"></a><span class="kw">import</span> <span class="st">&quot;fmt&quot;</span></span>
<span id="cb14-4"><a href="#cb14-4" aria-hidden="true"></a><span class="kw">func</span> main() {</span>
<span id="cb14-5"><a href="#cb14-5" aria-hidden="true"></a>  fmt.Println(<span class="st">&quot;Hello QueenField!&quot;</span>)</span>
<span id="cb14-6"><a href="#cb14-6" aria-hidden="true"></a>}</span></code></pre></div>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.3.3" id="risc-v-operating-system"><span class="header-section-number">1.1.2.3.3</span> RISC-V Operating System</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.3.3.1" id="gnu-linux-2"><span class="header-section-number">1.1.2.3.3.1</span> GNU Linux</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Building BusyBox</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://git.busybox.net/busybox

cd busybox
make CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig
make CROSS_COMPILE=riscv64-unknown-linux-gnu-</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Building Linux</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/torvalds/linux

cd linux
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu- defconfig
make ARCH=riscv CROSS_COMPILE=riscv64-unknown-linux-gnu-</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Running Linux</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

qemu-system-riscv64 -nographic -machine virt \
-kernel Image -append &quot;root=/dev/vda ro console=ttyS0&quot; \
-drive file=busybox,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Running Linux RISC-V 32 bit with Buildroot</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/buildroot/buildroot

cd buildroot
make qemu_riscv32_virt_defconfig
make

qemu-system-riscv32 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append &quot;root=/dev/vda ro&quot; \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device,netdev=net0</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Running Linux RISC-V 64 bit with Buildroot</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/buildroot/buildroot

cd buildroot
make qemu_riscv64_virt_defconfig
make

qemu-system-riscv64 \
-M virt \
-nographic \
-bios output/images/fw_jump.elf \
-kernel output/images/Image \
-append &quot;root=/dev/vda ro&quot; \
-drive file=output/images/rootfs.ext2,format=raw,id=hd0 \
-device virtio-blk-device,drive=hd0 \
-netdev user,id=net0 \
-device virtio-net-device,netdev=net0</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.3.3.2" id="gnu-hurd-2"><span class="header-section-number">1.1.2.3.3.2</span> GNU Hurd</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.1.2.3.4" id="risc-v-distribution"><span class="header-section-number">1.1.2.3.4</span> RISC-V Distribution</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.3.4.1" id="gnu-debian-2"><span class="header-section-number">1.1.2.3.4.1</span> GNU Debian</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h6 data-number="1.1.2.3.4.2" id="gnu-fedora-2"><span class="header-section-number">1.1.2.3.4.2</span> GNU Fedora</h6>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Running Fedora</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

qemu-system-riscv64 \
-nographic \
-machine virt \
-smp 4 \
-m 2G \
-kernel Fedora-RISCV.elf \
-bios none \
-object rng-random,filename=/dev/urandom,id=rng0 \
-device virtio-rng-device,rng=rng0 \
-device virtio-blk-device,drive=hd0 \
-drive file=Fedora-RISCV.raw,format=raw,id=hd0 \
-device virtio-net-device,netdev=usernet \
-netdev user,id=usernet,hostfwd=tcp::10000-:22</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="1.2" id="open-source-philosophy"><span class="header-section-number">1.2</span> OPEN SOURCE PHILOSOPHY</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>For Windows Users!</strong></p>
<ol type="1">
<li><p>Settings  Apps  Apps &amp; features  Related settings, Programs and Features  Turn Windows features on or off  Windows Subsystem for Linux</p></li>
<li><p>Microsoft Store  INSTALL UBUNTU</p></li>
</ol>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>sudo apt update
sudo apt upgrade</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="1.2.1" id="open-source-hardware"><span class="header-section-number">1.2.1</span> Open Source Hardware</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.2.1.1" id="msp430-processing-unit"><span class="header-section-number">1.2.1.1</span> MSP430 Processing Unit</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.2.1.2" id="openrisc-processing-unit"><span class="header-section-number">1.2.1.2</span> OpenRISC Processing Unit</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.2.1.3" id="risc-v-processing-unit"><span class="header-section-number">1.2.1.3</span> RISC-V Processing Unit</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="1.2.2" id="open-source-software"><span class="header-section-number">1.2.2</span> Open Source Software</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.2.2.1" id="msp430-gnu-compiler-collection"><span class="header-section-number">1.2.2.1</span> MSP430 GNU Compiler Collection</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.2.2.2" id="openrisc-gnu-compiler-collection"><span class="header-section-number">1.2.2.2</span> OpenRISC GNU Compiler Collection</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>OpenRISC GNU C/C++</strong></p>
<p>type:</p>
<pre><code>sudo apt install git libgmp-dev libmpfr-dev libmpc-dev zlib1g-dev texinfo \
build-essential flex bison</code></pre>
<p>type:</p>
<pre><code>git clone git://sourceware.org/git/binutils-gdb.git binutils
git clone https://github.com/openrisc/or1k-gcc.git gcc
git clone git://sourceware.org/git/newlib-cygwin.git newlib
git clone git://sourceware.org/git/binutils-gdb.git gdb

export PATH=/opt/or1k-elf-gcc/bin:${PATH}

mkdir build-binutils; cd build-binutils
../binutils/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--disable-itcl --disable-tk --disable-tcl --disable-winsup --disable-gdbtk \
--disable-libgui --disable-rda --disable-sid --disable-sim --disable-gdb \
--with-sysroot --disable-newlib --disable-libgloss --with-system-zlib
make
sudo make install
cd ..

mkdir build-gcc-stage1; cd build-gcc-stage1
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c --disable-shared --disable-libssp
make
sudo make install
cd ..

mkdir build-newlib; cd build-newlib
../newlib/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc
make
sudo make install
cd ..

mkdir build-gcc-stage2; cd build-gcc-stage2
../gcc/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc \
--enable-languages=c,c++ --disable-shared --disable-libssp --with-newlib
make
sudo make install
cd ..

mkdir build-gdb; cd build-gdb
../gdb/configure --target=or1k-elf --prefix=/opt/or1k-elf-gcc --disable-itcl \
--disable-tk --disable-tcl --disable-winsup --disable-gdbtk --disable-libgui \
--disable-rda --disable-sid --with-sysroot --disable-newlib --disable-libgloss \
--disable-gas --disable-ld --disable-binutils --disable-gprof --with-system-zlib
make
sudo make install
cd ..</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.2.2.3" id="risc-v-gnu-compiler-collection"><span class="header-section-number">1.2.2.3</span> RISC-V GNU Compiler Collection</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RISC-V GNU C/C++</strong></p>
<p>type:</p>
<pre><code>sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \
libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
libtool patchutils bc zlib1g-dev libexpat-dev</code></pre>
<p>type:</p>
<pre><code>git clone --recursive https://github.com/riscv/riscv-gnu-toolchain

cd riscv-gnu-toolchain

./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make

./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make linux

./configure --prefix=/opt/riscv-elf-gcc --enable-multilib
sudo make clean
sudo make linux</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="1.3" id="instruction-set-architecture"><span class="header-section-number">1.3</span> INSTRUCTION SET ARCHITECTURE</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="1.3.1" id="risc-v-isa"><span class="header-section-number">1.3.1</span> RISC-V ISA</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.1.1" id="isa-bases"><span class="header-section-number">1.3.1.1</span> ISA Bases</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.1.1" id="risc-v-32"><span class="header-section-number">1.3.1.1.1</span> RISC-V 32</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV32I : Base Integer Instruction Set (32 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV32I : Base Integer Instruction Set (32 bit)</caption>
<thead>
<tr class="header">
<th>RV32I</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>LUI RD, IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">III</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110111</td>
</tr>
<tr class="even">
<td>AUPIC RD, IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">III</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010111</td>
</tr>
<tr class="odd">
<td>JAL RD, IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">III</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">1101111</td>
</tr>
<tr class="even">
<td>JALR RD,RS1,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">1101111</td>
</tr>
<tr class="odd">
<td>BEQ RS1,RS2,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">1100011</td>
</tr>
<tr class="even">
<td>BNE RS1,RS2,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">1100011</td>
</tr>
<tr class="odd">
<td>BLT RS1,RS2,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">100</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">1100011</td>
</tr>
<tr class="even">
<td>BGE RS1,RS2,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">1100011</td>
</tr>
<tr class="odd">
<td>BLTU RS1,RS2,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">110</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">1100011</td>
</tr>
<tr class="even">
<td>BGEU RS1,RS2,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">111</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">1100011</td>
</tr>
<tr class="odd">
<td>LB RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="even">
<td>LH RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="odd">
<td>LW RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="even">
<td>LBU RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">100</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="odd">
<td>LHU RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="even">
<td>SB RS2,RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">0100011</td>
</tr>
<tr class="odd">
<td>SH RS2,RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">0100011</td>
</tr>
<tr class="even">
<td>SW RS2,RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">0100011</td>
</tr>
<tr class="odd">
<td>ADDI RD,RS1,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="even">
<td>SLTI RD,RS1,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="odd">
<td>SLTIU RD,RS1,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="even">
<td>XORI RD,RS1,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">100</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="odd">
<td>ORI RD,RS1,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">110</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="even">
<td>ANDI RD,RS1,IMM</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">111</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="odd">
<td>SLLI RD,RS1,IMM</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">IIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="even">
<td>SRLI RD,RS1,IMM</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">IIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="odd">
<td>SRAI RD,RS1,IMM</td>
<td style="text-align: center;">0100000</td>
<td style="text-align: center;">IIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="even">
<td>ADD RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>SUB RD,RS1,RS2</td>
<td style="text-align: center;">0100000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>SLL RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>SLT RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>SLTU RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>XOR RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">100</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>SRL RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>SRA RD,RS1,RS2</td>
<td style="text-align: center;">0100000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>OR RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">110</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>AND RD,RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">111</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>FENCE PRED,SUCC</td>
<td style="text-align: center;">0000PPP</td>
<td style="text-align: center;">PSSSS</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">0001111</td>
</tr>
<tr class="odd">
<td>FENCE.I</td>
<td style="text-align: center;">0000P00</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">0001111</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.1.2" id="risc-v-64"><span class="header-section-number">1.3.1.1.2</span> RISC-V 64</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV64I : Base Integer Instruction Set (64 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV64I : Base Integer Instruction Set (64 bit)</caption>
<thead>
<tr class="header">
<th>RV64I</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>LWU RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">110</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="even">
<td>LD RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="odd">
<td>SD RD, RS1,RS2</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">0000011</td>
</tr>
<tr class="even">
<td>SLLI RD, RS1,IMM</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="odd">
<td>SRLI RD, RS1,IMM</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="even">
<td>SRAI RD, RS1,IMM</td>
<td style="text-align: center;">0100000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0010011</td>
</tr>
<tr class="odd">
<td>ADDIW RD, RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0011011</td>
</tr>
<tr class="even">
<td>SLLIW RD, RS1</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0011011</td>
</tr>
<tr class="odd">
<td>SRLIW RD, RS1</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0011011</td>
</tr>
<tr class="even">
<td>SRAIW RD, RS1</td>
<td style="text-align: center;">0100000</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0011011</td>
</tr>
<tr class="odd">
<td>ADDW RD, RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="even">
<td>SUBW RD, RS1,RS2</td>
<td style="text-align: center;">0100000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="odd">
<td>SLIW RD, RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="even">
<td>SRLW RD, RS1,RS2</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="odd">
<td>SRAW RD, RS1,RS2</td>
<td style="text-align: center;">0100000</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.1.3" id="risc-v-128"><span class="header-section-number">1.3.1.1.3</span> RISC-V 128</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.1.2" id="isa-extensions"><span class="header-section-number">1.3.1.2</span> ISA Extensions</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.2.1" id="standard-extension-for-integer-multiply-and-divide"><span class="header-section-number">1.3.1.2.1</span> Standard Extension for Integer Multiply and Divide</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV32M : Standard Extension for Integer Multiply and Divide (32 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV32M : Standard Extension for Integer Multiply and Divide (32 bit)</caption>
<thead>
<tr class="header">
<th>RV32M</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MUL RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>MULH RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>MULHSU RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>MULHU RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>DIV RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">100</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>DIVU RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="odd">
<td>REM RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">110</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
<tr class="even">
<td>REMU RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">111</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0110011</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV64M : Standard Extension for Integer Multiply and Divide (64 bit)</strong></p>
<table>
<caption>RV64M : Standard Extension for Integer Multiply and Divide (64 bit)</caption>
<thead>
<tr class="header">
<th>RV64M</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>MULW RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="even">
<td>DIVW RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">100</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="odd">
<td>DIVUW RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">101</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="even">
<td>REMW RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">110</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
<tr class="odd">
<td>REMUW RD,RS1,RS2</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">111</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0111011</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.2.2" id="standard-extension-for-atomic-instructions"><span class="header-section-number">1.3.1.2.2</span> Standard Extension for Atomic Instructions</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV32A : Standard Extension for Atomic Instructions (32 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV32A : Standard Extension for Atomic Instructions (32 bit)</caption>
<thead>
<tr class="header">
<th>RV32A</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>LR.W AQRL,RD,RS1</td>
<td style="text-align: center;">00010AQRL</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>SC.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00011AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOSWAP.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00001AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOSADD.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOSXOR.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOOR.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">01000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOAMD.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">01100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOMIN.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">10000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOMAX.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">10100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOMINU.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">11000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOMAXU.W AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">11100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV64A : Standard Extension for Atomic Instructions (64 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV64A : Standard Extension for Atomic Instructions (64 bit)</caption>
<thead>
<tr class="header">
<th>RV64A</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>LR.D AQRL,RD,RS1</td>
<td style="text-align: center;">00010AQRL</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>SC.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00011AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOSWAP.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00001AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOSADD.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOSXOR.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">00100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOOR.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">01000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOAMD.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">01100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOMIN.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">10000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOMAX.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">10100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="even">
<td>AMOMINU.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">11000AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
<tr class="odd">
<td>AMOMAXU.D AQRL,RD,RS2,RS1</td>
<td style="text-align: center;">11100AQRL</td>
<td style="text-align: center;">RS24:0</td>
<td style="text-align: center;">RS14:0</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">RD4:0</td>
<td style="text-align: center;">0101111</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.2.3" id="standard-extension-for-single-precision-floating-point"><span class="header-section-number">1.3.1.2.3</span> Standard Extension for Single-Precision Floating-Point</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV32F : Standard Extension for Single-Precision Floating-Point (32 bit)</caption>
<thead>
<tr class="header">
<th>RV32F</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FLW FRD,RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">0000111</td>
</tr>
<tr class="even">
<td>FSW FRS2,RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">0100111</td>
</tr>
<tr class="odd">
<td>FMADD.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_00</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1000011</td>
</tr>
<tr class="even">
<td>FMSUB.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_00</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1000111</td>
</tr>
<tr class="odd">
<td>FNMSUB.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_00</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1001011</td>
</tr>
<tr class="even">
<td>FNMADD.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_00</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1001111</td>
</tr>
<tr class="odd">
<td>FADD.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0000000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FSUB.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0000100</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FMUL.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0001000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FDIV.S RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0001100</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FSGNJ.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FSGNJN.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FSGNJX.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FMIN.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010100</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FMAX.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010100</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FSQRT.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">0101100</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FLE.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">1010000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FLT.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">1010000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FEQ.S FRD,FRS1,FRS2</td>
<td style="text-align: center;">1010000</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.W.S RM,RD,FRS1</td>
<td style="text-align: center;">1100000</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FCVT.WU.S RM,RD,FRS1</td>
<td style="text-align: center;">1100000</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.S.W RM,RD,FRS1</td>
<td style="text-align: center;">1101000</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FCVT.S.WU RM,RD,FRS1</td>
<td style="text-align: center;">1101000</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FMV.X.S RD,FRS1</td>
<td style="text-align: center;">1110000</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FCLASS.S RD,FRS1</td>
<td style="text-align: center;">1110000</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FMV.S.X RD,FRS1</td>
<td style="text-align: center;">1111000</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">RS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV64F : Standard Extension for Single-Precision Floating-Point (64 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV64F : Standard Extension for Single-Precision Floating-Point (64 bit)</caption>
<thead>
<tr class="header">
<th>RV64F</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FCVT.L.S RM,RD,FRS1</td>
<td style="text-align: center;">1100000</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.LU.S RM,RD,FRS1</td>
<td style="text-align: center;">1100000</td>
<td style="text-align: center;">00011</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FCVT.S.L RM,RD,FRS1</td>
<td style="text-align: center;">1101000</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.S.LU RM,RD,FRS1</td>
<td style="text-align: center;">1101000</td>
<td style="text-align: center;">00011</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.2.4" id="standard-extension-for-double-precision-floating-point"><span class="header-section-number">1.3.1.2.4</span> Standard Extension for Double-Precision Floating-Point</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV32D : Standard Extension for Double-Precision Floating-Point (32 bit)</caption>
<thead>
<tr class="header">
<th>RV32F</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FLW FRD,RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">0000111</td>
</tr>
<tr class="even">
<td>FSW FRS2,RS1</td>
<td style="text-align: center;">IIIIIII</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">011</td>
<td style="text-align: center;">IIIII</td>
<td style="text-align: center;">0100111</td>
</tr>
<tr class="odd">
<td>FMADD.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_01</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1000011</td>
</tr>
<tr class="even">
<td>FMSUB.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_01</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1000111</td>
</tr>
<tr class="odd">
<td>FNMSUB.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_01</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1001011</td>
</tr>
<tr class="even">
<td>FNMADD.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">FRS3_01</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1001111</td>
</tr>
<tr class="odd">
<td>FADD.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0000001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FSUB.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0000101</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FMUL.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0001001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FDIV.D RM,FRD,FRS1,FRS2,FRS3</td>
<td style="text-align: center;">0001101</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FSGNJ.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FSGNJN.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FSGNJX.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FMIN.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010101</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FMAX.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">0010101</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FSQRT.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">0101101</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FLE.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">1010001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FLT.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">1010001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FEQ.D FRD,FRS1,FRS2</td>
<td style="text-align: center;">1010001</td>
<td style="text-align: center;">FRS2</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">010</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.W.D RM,RD,FRS1</td>
<td style="text-align: center;">1100001</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FCVT.WU.D RM,RD,FRS1</td>
<td style="text-align: center;">1100001</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.D.W RM,RD,FRS1</td>
<td style="text-align: center;">1101001</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FCVT.D.WU RM,RD,FRS1</td>
<td style="text-align: center;">1101001</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCLASS.D RD,FRS1</td>
<td style="text-align: center;">1110001</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">001</td>
<td style="text-align: center;">RD</td>
<td style="text-align: center;">1010011</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)</strong></p>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>RV64D : Standard Extension for Double-Precision Floating-Point (64 bit)</caption>
<thead>
<tr class="header">
<th>RV64D</th>
<th style="text-align: center;">31:25</th>
<th style="text-align: center;">24:20</th>
<th style="text-align: center;">19:15</th>
<th style="text-align: center;">14:12</th>
<th style="text-align: center;">11:7</th>
<th style="text-align: center;">6:0</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td>FCVT.L.D RM,RD,FRS1</td>
<td style="text-align: center;">1100001</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.LU.D RM,RD,FRS1</td>
<td style="text-align: center;">1100001</td>
<td style="text-align: center;">00011</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FCVT.D.L RM,RD,FRS1</td>
<td style="text-align: center;">1101001</td>
<td style="text-align: center;">00010</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FCVT.D.LU RM,RD,FRS1</td>
<td style="text-align: center;">1101001</td>
<td style="text-align: center;">00011</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">RM</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="odd">
<td>FMV.X.D RD,FRS1</td>
<td style="text-align: center;">1110001</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">FRS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">RD</td>
<td style="text-align: center;">1010011</td>
</tr>
<tr class="even">
<td>FMV.D.X RD,FRS1</td>
<td style="text-align: center;">1111001</td>
<td style="text-align: center;">00000</td>
<td style="text-align: center;">RS1</td>
<td style="text-align: center;">000</td>
<td style="text-align: center;">FRD</td>
<td style="text-align: center;">1010011</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.1.3" id="isa-modes"><span class="header-section-number">1.3.1.3</span> ISA Modes</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.3.1" id="risc-v-user"><span class="header-section-number">1.3.1.3.1</span> RISC-V User</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.3.2" id="risc-v-supervisor"><span class="header-section-number">1.3.1.3.2</span> RISC-V Supervisor</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.3.3" id="risc-v-hypervisor"><span class="header-section-number">1.3.1.3.3</span> RISC-V Hypervisor</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.1.3.4" id="risc-v-machine"><span class="header-section-number">1.3.1.3.4</span> RISC-V Machine</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="1.3.2" id="openrisc-isa"><span class="header-section-number">1.3.2</span> OpenRISC ISA</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.2.1" id="isa-bases-1"><span class="header-section-number">1.3.2.1</span> ISA Bases</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.2.1.1" id="openrisc-32"><span class="header-section-number">1.3.2.1.1</span> OpenRISC 32</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.2.1.2" id="openrisc-64"><span class="header-section-number">1.3.2.1.2</span> OpenRISC 64</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.2.1.3" id="openrisc-128"><span class="header-section-number">1.3.2.1.3</span> OpenRISC 128</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.2.2" id="isa-extensions-1"><span class="header-section-number">1.3.2.2</span> ISA Extensions</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.2.3" id="isa-modes-1"><span class="header-section-number">1.3.2.3</span> ISA Modes</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.2.3.1" id="openrisc-user"><span class="header-section-number">1.3.2.3.1</span> OpenRISC User</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.2.3.2" id="openrisc-supervisor"><span class="header-section-number">1.3.2.3.2</span> OpenRISC Supervisor</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.2.3.3" id="openrisc-hypervisor"><span class="header-section-number">1.3.2.3.3</span> OpenRISC Hypervisor</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.2.3.4" id="openrisc-machine"><span class="header-section-number">1.3.2.3.4</span> OpenRISC Machine</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="1.3.3" id="msp430-isa"><span class="header-section-number">1.3.3</span> MSP430 ISA</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.3.1" id="isa-bases-2"><span class="header-section-number">1.3.3.1</span> ISA Bases</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.3.1.1" id="msp430-32"><span class="header-section-number">1.3.3.1.1</span> MSP430 32</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.3.1.2" id="msp430-64"><span class="header-section-number">1.3.3.1.2</span> MSP430 64</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.3.1.3" id="msp430-128"><span class="header-section-number">1.3.3.1.3</span> MSP430 128</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.3.2" id="isa-extensions-2"><span class="header-section-number">1.3.3.2</span> ISA Extensions</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="1.3.3.3" id="isa-modes-2"><span class="header-section-number">1.3.3.3</span> ISA Modes</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.3.3.1" id="msp430-user"><span class="header-section-number">1.3.3.3.1</span> MSP430 User</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.3.3.2" id="msp430-supervisor"><span class="header-section-number">1.3.3.3.2</span> MSP430 Supervisor</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.3.3.3" id="msp430-hypervisor"><span class="header-section-number">1.3.3.3.3</span> MSP430 Hypervisor</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="1.3.3.3.4" id="msp430-machine"><span class="header-section-number">1.3.3.3.4</span> MSP430 Machine</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h1 data-number="2" id="methodology"><span class="header-section-number">2</span> METHODOLOGY</h1>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<figure>
<img src="assets/project.svg" alt="" /><figcaption>Project Workflow</figcaption>
</figure>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Hardware DevOps</caption>
<thead>
<tr class="header">
<th style="text-align: left;">CONTROL</th>
<th style="text-align: left;">DEVELOP</th>
<th style="text-align: left;">OPERATION</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">certification</td>
<td style="text-align: left;">bench</td>
<td style="text-align: left;">sim</td>
</tr>
<tr class="even">
<td style="text-align: left;">doc</td>
<td style="text-align: left;">model</td>
<td style="text-align: left;">compilation/synthesis</td>
</tr>
<tr class="odd">
<td style="text-align: left;">quality</td>
<td style="text-align: left;">osvvm/uvm</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;">requirements</td>
<td style="text-align: left;">rtl</td>
<td style="text-align: left;"></td>
</tr>
<tr class="odd">
<td style="text-align: left;"></td>
<td style="text-align: left;">software</td>
<td style="text-align: left;"></td>
</tr>
<tr class="even">
<td style="text-align: left;"></td>
<td style="text-align: left;">src</td>
<td style="text-align: left;"></td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.1" id="requirements"><span class="header-section-number">2.1</span> Requirements</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<figure>
<img src="../../requirements/uml_diagrams_overview.svg" alt="" /><figcaption>UML Diagrams Overview</figcaption>
</figure>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.1.1" id="structural-uml-diagrams"><span class="header-section-number">2.1.1</span> Structural UML diagrams</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.1.1" id="class-diagram"><span class="header-section-number">2.1.1.1</span> Class diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.1.2" id="component-diagram"><span class="header-section-number">2.1.1.2</span> Component diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.1.3" id="composite-diagram"><span class="header-section-number">2.1.1.3</span> Composite diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.1.4" id="deployment-diagram"><span class="header-section-number">2.1.1.4</span> Deployment diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.1.5" id="object-diagram"><span class="header-section-number">2.1.1.5</span> Object diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.1.6" id="package-diagram"><span class="header-section-number">2.1.1.6</span> Package diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.1.7" id="profile-diagram"><span class="header-section-number">2.1.1.7</span> Profile diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.1.2" id="behavioral-uml-diagrams"><span class="header-section-number">2.1.2</span> Behavioral UML diagrams</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.2.1" id="activity-diagram"><span class="header-section-number">2.1.2.1</span> Activity diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.2.2" id="communication-diagram"><span class="header-section-number">2.1.2.2</span> Communication diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.2.3" id="interaction-diagram"><span class="header-section-number">2.1.2.3</span> Interaction diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.2.4" id="sequence-diagram"><span class="header-section-number">2.1.2.4</span> Sequence diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.2.5" id="state-diagram"><span class="header-section-number">2.1.2.5</span> State diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.2.6" id="timing-diagram"><span class="header-section-number">2.1.2.6</span> Timing diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.1.2.7" id="use-diagram"><span class="header-section-number">2.1.2.7</span> Use diagram</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.2" id="software-1"><span class="header-section-number">2.2</span> Software</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.2.1" id="matlab-language"><span class="header-section-number">2.2.1</span> Matlab Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.2.2" id="rust-language"><span class="header-section-number">2.2.2</span> Rust Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.3" id="source"><span class="header-section-number">2.3</span> Source</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.3.1" id="ada-language"><span class="header-section-number">2.3.1</span> Ada Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.3.2" id="c-language"><span class="header-section-number">2.3.2</span> C Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.4" id="model"><span class="header-section-number">2.4</span> Model</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.4.1" id="vhdl-language"><span class="header-section-number">2.4.1</span> VHDL Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.4.2" id="verilog-language"><span class="header-section-number">2.4.2</span> Verilog Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.5" id="validation"><span class="header-section-number">2.5</span> Validation</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.5.1" id="vhdl-language-1"><span class="header-section-number">2.5.1</span> VHDL Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.5.2" id="verilog-language-1"><span class="header-section-number">2.5.2</span> Verilog Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.6" id="design"><span class="header-section-number">2.6</span> Design</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.6.1" id="vhdl-language-2"><span class="header-section-number">2.6.1</span> VHDL Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.6.2" id="verilog-language-2"><span class="header-section-number">2.6.2</span> Verilog Language</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.7" id="verification"><span class="header-section-number">2.7</span> Verification</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.7.1" id="osvvm-vhdl"><span class="header-section-number">2.7.1</span> OSVVM-VHDL</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<figure>
<img src="../../bench/osvvm-testbench.svg" style="width:8cm" alt="" /><figcaption>OSVVM Diagram Overview</figcaption>
</figure>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.1.1" id="osvvm-checker"><span class="header-section-number">2.7.1.1</span> OSVVM Checker</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.1.2" id="osvvm-stimulus"><span class="header-section-number">2.7.1.2</span> OSVVM Stimulus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.1.3" id="osvvm-testbench"><span class="header-section-number">2.7.1.3</span> OSVVM Testbench</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="2.7.2" id="uvm-verilog"><span class="header-section-number">2.7.2</span> UVM-Verilog</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<figure>
<img src="../../bench/uvm-testbench.png" style="width:8cm" alt="" /><figcaption>UVM Diagram Overview</figcaption>
</figure>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.1" id="uvm-agent"><span class="header-section-number">2.7.2.1</span> UVM Agent</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.2" id="uvm-driver"><span class="header-section-number">2.7.2.2</span> UVM Driver</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.3" id="uvm-enviroment"><span class="header-section-number">2.7.2.3</span> UVM Enviroment</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.4" id="uvm-monitor"><span class="header-section-number">2.7.2.4</span> UVM Monitor</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.5" id="uvm-scoreboard"><span class="header-section-number">2.7.2.5</span> UVM Scoreboard</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.6" id="uvm-sequence"><span class="header-section-number">2.7.2.6</span> UVM Sequence</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.7" id="uvm-sequencer"><span class="header-section-number">2.7.2.7</span> UVM Sequencer</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.8" id="uvm-subscriber"><span class="header-section-number">2.7.2.8</span> UVM Subscriber</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.9" id="uvm-test"><span class="header-section-number">2.7.2.9</span> UVM Test</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.10" id="uvm-testbench"><span class="header-section-number">2.7.2.10</span> UVM Testbench</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="2.7.2.11" id="uvm-transaction"><span class="header-section-number">2.7.2.11</span> UVM Transaction</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.8" id="quality"><span class="header-section-number">2.8</span> Quality</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.9" id="certification"><span class="header-section-number">2.9</span> Certification</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="2.10" id="documentation"><span class="header-section-number">2.10</span> Documentation</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h1 data-number="3" id="projects"><span class="header-section-number">3</span> PROJECTS</h1>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="3.1" id="interface"><span class="header-section-number">3.1</span> INTERFACE</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="3.1.1" id="instruction-cache"><span class="header-section-number">3.1.1</span> Instruction Cache</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.1.1.1" id="instruction-inputsoutputs-amba4-axi-lite-bus"><span class="header-section-number">3.1.1.1</span> Instruction Inputs/Outputs AMBA4 AXI-Lite Bus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.1.1.1.1" id="signals-of-the-read-and-write-address-channels"><span class="header-section-number">3.1.1.1.1</span> Signals of the Read and Write Address channels</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Signals of the Read and Write Address channels</caption>
<thead>
<tr class="header">
<th>Write Port</th>
<th>Read Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>AWID</code></td>
<td><code>ARID</code></td>
<td><code>AXI_ID_WIDTH</code></td>
<td>Output</td>
<td>Address ID, to identify multiple streams</td>
</tr>
<tr class="even">
<td><code>AWADDR</code></td>
<td><code>ARADDR</code></td>
<td><code>AXI_ADDR_WIDTH</code></td>
<td>Output</td>
<td>Address of the first beat of the burst</td>
</tr>
<tr class="odd">
<td><code>AWLEN</code></td>
<td><code>ARLEN</code></td>
<td>8</td>
<td>Output</td>
<td>Number of beats inside the burst</td>
</tr>
<tr class="even">
<td><code>AWSIZE</code></td>
<td><code>ARSIZE</code></td>
<td>3</td>
<td>Output</td>
<td>Size of each beat</td>
</tr>
<tr class="odd">
<td><code>AWBURST</code></td>
<td><code>ARBURST</code></td>
<td>2</td>
<td>Output</td>
<td>Type of the burst</td>
</tr>
<tr class="even">
<td><code>AWLOCK</code></td>
<td><code>ARLOCK</code></td>
<td>1</td>
<td>Output</td>
<td>Lock type, to provide atomic operations</td>
</tr>
<tr class="odd">
<td><code>AWCACHE</code></td>
<td><code>ARCACHE</code></td>
<td>4</td>
<td>Output</td>
<td>Memory type, progress through the system</td>
</tr>
<tr class="even">
<td><code>AWPROT</code></td>
<td><code>ARPROT</code></td>
<td>3</td>
<td>Output</td>
<td>Protection type</td>
</tr>
<tr class="odd">
<td><code>AWQOS</code></td>
<td><code>ARQOS</code></td>
<td>4</td>
<td>Output</td>
<td>Quality of Service of the transaction</td>
</tr>
<tr class="even">
<td><code>AWREGION</code></td>
<td><code>ARREGION</code></td>
<td>4</td>
<td>Output</td>
<td>Region identifier, physical to logical</td>
</tr>
<tr class="odd">
<td><code>AWUSER</code></td>
<td><code>ARUSER</code></td>
<td><code>AXI_USER_WIDTH</code></td>
<td>Output</td>
<td>User-defined data</td>
</tr>
<tr class="even">
<td><code>AWVALID</code></td>
<td><code>ARVALID</code></td>
<td>1</td>
<td>Output</td>
<td>xVALID handshake signal</td>
</tr>
<tr class="odd">
<td><code>AWREADY</code></td>
<td><code>ARREADY</code></td>
<td>1</td>
<td>Input</td>
<td>xREADY handshake signal</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.1.1.1.2" id="signals-of-the-read-and-write-data-channels"><span class="header-section-number">3.1.1.1.2</span> Signals of the Read and Write Data channels</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Signals of the Read and Write Data channels</caption>
<thead>
<tr class="header">
<th>Write Port</th>
<th>Read Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>WID</code></td>
<td><code>RID</code></td>
<td><code>AXI_ID_WIDTH</code></td>
<td>Output</td>
<td>Data ID, to identify multiple streams</td>
</tr>
<tr class="even">
<td><code>WDATA</code></td>
<td><code>RDATA</code></td>
<td><code>AXI_DATA_WIDTH</code></td>
<td>Output</td>
<td>Read/Write data</td>
</tr>
<tr class="odd">
<td><code>--</code></td>
<td><code>RRESP</code></td>
<td>2</td>
<td>Output</td>
<td>Read response, current RDATA status</td>
</tr>
<tr class="even">
<td><code>WSTRB</code></td>
<td><code>--</code></td>
<td><code>AXI_STRB_WIDTH</code></td>
<td>Output</td>
<td>Byte strobe, WDATA signal</td>
</tr>
<tr class="odd">
<td><code>WLAST</code></td>
<td><code>RLAST</code></td>
<td>1</td>
<td>Output</td>
<td>Last beat identifier</td>
</tr>
<tr class="even">
<td><code>WUSER</code></td>
<td><code>RUSER</code></td>
<td><code>AXI_USER_WIDTH</code></td>
<td>Output</td>
<td>User-defined data</td>
</tr>
<tr class="odd">
<td><code>WVALID</code></td>
<td><code>RVALID</code></td>
<td>1</td>
<td>Output</td>
<td>xVALID handshake signal</td>
</tr>
<tr class="even">
<td><code>WREADY</code></td>
<td><code>RREADY</code></td>
<td>1</td>
<td>Input</td>
<td>xREADY handshake signal</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.1.1.1.3" id="signals-of-the-write-response-channel"><span class="header-section-number">3.1.1.1.3</span> Signals of the Write Response channel</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Signals of the Write Response channel</caption>
<thead>
<tr class="header">
<th>Write Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>BID</code></td>
<td><code>AXI_ID_WIDTH</code></td>
<td>Input</td>
<td>Write response ID, to identify multiple streams</td>
</tr>
<tr class="even">
<td><code>BRESP</code></td>
<td>2</td>
<td>Input</td>
<td>Write response, to specify the burst status</td>
</tr>
<tr class="odd">
<td><code>BUSER</code></td>
<td><code>AXI_USER_WIDTH</code></td>
<td>Input</td>
<td>User-defined data</td>
</tr>
<tr class="even">
<td><code>BVALID</code></td>
<td>1</td>
<td>Input</td>
<td>xVALID handshake signal</td>
</tr>
<tr class="odd">
<td><code>BREADY</code></td>
<td>1</td>
<td>Output</td>
<td>xREADY handshake signal</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.1.1.2" id="instruction-inputsoutputs-amba3-ahb-lite-bus"><span class="header-section-number">3.1.1.2</span> Instruction Inputs/Outputs AMBA3 AHB-Lite Bus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Instruction Inputs/Outputs AMBA3 AHB-Lite Bus</caption>
<thead>
<tr class="header">
<th>Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>HRESETn</code></td>
<td>1</td>
<td>Input</td>
<td>Asynchronous Active Low Reset</td>
</tr>
<tr class="even">
<td><code>HCLK</code></td>
<td>1</td>
<td>Input</td>
<td>System Clock Input</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><code>IHSEL</code></td>
<td>1</td>
<td>Output</td>
<td>Instruction Bus Select</td>
</tr>
<tr class="odd">
<td><code>IHADDR</code></td>
<td><code>PLEN</code></td>
<td>Output</td>
<td>Instruction Address Bus</td>
</tr>
<tr class="even">
<td><code>IHRDATA</code></td>
<td><code>XLEN</code></td>
<td>Input</td>
<td>Instruction Read Data Bus</td>
</tr>
<tr class="odd">
<td><code>IHWDATA</code></td>
<td><code>XLEN</code></td>
<td>Output</td>
<td>Instruction Write Data Bus</td>
</tr>
<tr class="even">
<td><code>IHWRITE</code></td>
<td>1</td>
<td>Output</td>
<td>Instruction Write Select</td>
</tr>
<tr class="odd">
<td><code>IHSIZE</code></td>
<td>3</td>
<td>Output</td>
<td>Instruction Transfer Size</td>
</tr>
<tr class="even">
<td><code>IHBURST</code></td>
<td>3</td>
<td>Output</td>
<td>Instruction Transfer Burst Size</td>
</tr>
<tr class="odd">
<td><code>IHPROT</code></td>
<td>4</td>
<td>Output</td>
<td>Instruction Transfer Protection Level</td>
</tr>
<tr class="even">
<td><code>IHTRANS</code></td>
<td>2</td>
<td>Output</td>
<td>Instruction Transfer Type</td>
</tr>
<tr class="odd">
<td><code>IHMASTLOCK</code></td>
<td>1</td>
<td>Output</td>
<td>Instruction Transfer Master Lock</td>
</tr>
<tr class="even">
<td><code>IHREADY</code></td>
<td>1</td>
<td>Input</td>
<td>Instruction Slave Ready Indicator</td>
</tr>
<tr class="odd">
<td><code>IHRESP</code></td>
<td>1</td>
<td>Input</td>
<td>Instruction Transfer Response</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.1.1.3" id="instruction-inputsoutputs-wishbone-bus"><span class="header-section-number">3.1.1.3</span> Instruction Inputs/Outputs Wishbone Bus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Instruction Inputs/Outputs Wishbone Bus</caption>
<thead>
<tr class="header">
<th>Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>rst</code></td>
<td>1</td>
<td>Input</td>
<td>Synchronous Active High Reset</td>
</tr>
<tr class="even">
<td><code>clk</code></td>
<td>1</td>
<td>Input</td>
<td>System Clock Input</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><code>iadr</code></td>
<td><code>AW</code></td>
<td>Input</td>
<td>Instruction Address Bus</td>
</tr>
<tr class="odd">
<td><code>idati</code></td>
<td><code>DW</code></td>
<td>Input</td>
<td>Instruction Input Bus</td>
</tr>
<tr class="even">
<td><code>idato</code></td>
<td><code>DW</code></td>
<td>Output</td>
<td>Instruction Output Bus</td>
</tr>
<tr class="odd">
<td><code>isel</code></td>
<td><code>DW/8</code></td>
<td>Input</td>
<td>Byte Select Signals</td>
</tr>
<tr class="even">
<td><code>iwe</code></td>
<td>1</td>
<td>Input</td>
<td>Write Enable Input</td>
</tr>
<tr class="odd">
<td><code>istb</code></td>
<td>1</td>
<td>Input</td>
<td>Strobe Signal/Core Select Input</td>
</tr>
<tr class="even">
<td><code>icyc</code></td>
<td>1</td>
<td>Input</td>
<td>Valid Bus Cycle Input</td>
</tr>
<tr class="odd">
<td><code>iack</code></td>
<td>1</td>
<td>Output</td>
<td>Bus Cycle Acknowledge Output</td>
</tr>
<tr class="even">
<td><code>ierr</code></td>
<td>1</td>
<td>Output</td>
<td>Bus Cycle Error Output</td>
</tr>
<tr class="odd">
<td><code>iint</code></td>
<td>1</td>
<td>Output</td>
<td>Interrupt Signal Output</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="3.1.2" id="data-cache"><span class="header-section-number">3.1.2</span> Data Cache</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.1.2.1" id="data-inputsoutputs-amba4-axi-lite-bus"><span class="header-section-number">3.1.2.1</span> Data Inputs/Outputs AMBA4 AXI-Lite Bus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.1.2.1.1" id="signals-of-the-read-and-write-address-channels-1"><span class="header-section-number">3.1.2.1.1</span> Signals of the Read and Write Address channels</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Signals of the Read and Write Address channels</caption>
<thead>
<tr class="header">
<th>Write Port</th>
<th>Read Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>AWID</code></td>
<td><code>ARID</code></td>
<td><code>AXI_ID_WIDTH</code></td>
<td>Output</td>
<td>Address ID, to identify multiple streams</td>
</tr>
<tr class="even">
<td><code>AWADDR</code></td>
<td><code>ARADDR</code></td>
<td><code>AXI_ADDR_WIDTH</code></td>
<td>Output</td>
<td>Address of the first beat of the burst</td>
</tr>
<tr class="odd">
<td><code>AWLEN</code></td>
<td><code>ARLEN</code></td>
<td>8</td>
<td>Output</td>
<td>Number of beats inside the burst</td>
</tr>
<tr class="even">
<td><code>AWSIZE</code></td>
<td><code>ARSIZE</code></td>
<td>3</td>
<td>Output</td>
<td>Size of each beat</td>
</tr>
<tr class="odd">
<td><code>AWBURST</code></td>
<td><code>ARBURST</code></td>
<td>2</td>
<td>Output</td>
<td>Type of the burst</td>
</tr>
<tr class="even">
<td><code>AWLOCK</code></td>
<td><code>ARLOCK</code></td>
<td>1</td>
<td>Output</td>
<td>Lock type, to provide atomic operations</td>
</tr>
<tr class="odd">
<td><code>AWCACHE</code></td>
<td><code>ARCACHE</code></td>
<td>4</td>
<td>Output</td>
<td>Memory type, progress through the system</td>
</tr>
<tr class="even">
<td><code>AWPROT</code></td>
<td><code>ARPROT</code></td>
<td>3</td>
<td>Output</td>
<td>Protection type</td>
</tr>
<tr class="odd">
<td><code>AWQOS</code></td>
<td><code>ARQOS</code></td>
<td>4</td>
<td>Output</td>
<td>Quality of Service of the transaction</td>
</tr>
<tr class="even">
<td><code>AWREGION</code></td>
<td><code>ARREGION</code></td>
<td>4</td>
<td>Output</td>
<td>Region identifier, physical to logical</td>
</tr>
<tr class="odd">
<td><code>AWUSER</code></td>
<td><code>ARUSER</code></td>
<td><code>AXI_USER_WIDTH</code></td>
<td>Output</td>
<td>User-defined data</td>
</tr>
<tr class="even">
<td><code>AWVALID</code></td>
<td><code>ARVALID</code></td>
<td>1</td>
<td>Output</td>
<td>xVALID handshake signal</td>
</tr>
<tr class="odd">
<td><code>AWREADY</code></td>
<td><code>ARREADY</code></td>
<td>1</td>
<td>Input</td>
<td>xREADY handshake signal</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.1.2.1.2" id="signals-of-the-read-and-write-data-channels-1"><span class="header-section-number">3.1.2.1.2</span> Signals of the Read and Write Data channels</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Signals of the Read and Write Data channels</caption>
<thead>
<tr class="header">
<th>Write Port</th>
<th>Read Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>WID</code></td>
<td><code>RID</code></td>
<td><code>AXI_ID_WIDTH</code></td>
<td>Output</td>
<td>Data ID, to identify multiple streams</td>
</tr>
<tr class="even">
<td><code>WDATA</code></td>
<td><code>RDATA</code></td>
<td><code>AXI_DATA_WIDTH</code></td>
<td>Output</td>
<td>Read/Write data</td>
</tr>
<tr class="odd">
<td><code>--</code></td>
<td><code>RRESP</code></td>
<td>2</td>
<td>Output</td>
<td>Read response, current RDATA status</td>
</tr>
<tr class="even">
<td><code>WSTRB</code></td>
<td><code>--</code></td>
<td><code>AXI_STRB_WIDTH</code></td>
<td>Output</td>
<td>Byte strobe, WDATA signal</td>
</tr>
<tr class="odd">
<td><code>WLAST</code></td>
<td><code>RLAST</code></td>
<td>1</td>
<td>Output</td>
<td>Last beat identifier</td>
</tr>
<tr class="even">
<td><code>WUSER</code></td>
<td><code>RUSER</code></td>
<td><code>AXI_USER_WIDTH</code></td>
<td>Output</td>
<td>User-defined data</td>
</tr>
<tr class="odd">
<td><code>WVALID</code></td>
<td><code>RVALID</code></td>
<td>1</td>
<td>Output</td>
<td>xVALID handshake signal</td>
</tr>
<tr class="even">
<td><code>WREADY</code></td>
<td><code>RREADY</code></td>
<td>1</td>
<td>Input</td>
<td>xREADY handshake signal</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.1.2.1.3" id="signals-of-the-write-response-channel-1"><span class="header-section-number">3.1.2.1.3</span> Signals of the Write Response channel</h5>
<table>
<caption>Signals of the Write Response channel</caption>
<thead>
<tr class="header">
<th>Write Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>BID</code></td>
<td><code>AXI_ID_WIDTH</code></td>
<td>Input</td>
<td>Write response ID, to identify multiple streams</td>
</tr>
<tr class="even">
<td><code>BRESP</code></td>
<td>2</td>
<td>Input</td>
<td>Write response, to specify the burst status</td>
</tr>
<tr class="odd">
<td><code>BUSER</code></td>
<td><code>AXI_USER_WIDTH</code></td>
<td>Input</td>
<td>User-defined data</td>
</tr>
<tr class="even">
<td><code>BVALID</code></td>
<td>1</td>
<td>Input</td>
<td>xVALID handshake signal</td>
</tr>
<tr class="odd">
<td><code>BREADY</code></td>
<td>1</td>
<td>Output</td>
<td>xREADY handshake signal</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.1.2.2" id="data-inputsoutputs-amba3-ahb-lite-bus"><span class="header-section-number">3.1.2.2</span> Data Inputs/Outputs AMBA3 AHB-Lite Bus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Inputs/Outputs AMBA3 AHB-Lite Bus</caption>
<thead>
<tr class="header">
<th>Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>HRESETn</code></td>
<td>1</td>
<td>Input</td>
<td>Asynchronous Active Low Reset</td>
</tr>
<tr class="even">
<td><code>HCLK</code></td>
<td>1</td>
<td>Input</td>
<td>System Clock Input</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><code>DHSEL</code></td>
<td>1</td>
<td>Output</td>
<td>Data Bus Select</td>
</tr>
<tr class="odd">
<td><code>DHADDR</code></td>
<td><code>PLEN</code></td>
<td>Output</td>
<td>Data Address Bus</td>
</tr>
<tr class="even">
<td><code>DHRDATA</code></td>
<td><code>XLEN</code></td>
<td>Input</td>
<td>Data Read Data Bus</td>
</tr>
<tr class="odd">
<td><code>DHWDATA</code></td>
<td><code>XLEN</code></td>
<td>Output</td>
<td>Data Write Data Bus</td>
</tr>
<tr class="even">
<td><code>DHWRITE</code></td>
<td>1</td>
<td>Output</td>
<td>Data Write Select</td>
</tr>
<tr class="odd">
<td><code>DHSIZE</code></td>
<td>3</td>
<td>Output</td>
<td>Data Transfer Size</td>
</tr>
<tr class="even">
<td><code>DHBURST</code></td>
<td>3</td>
<td>Output</td>
<td>Data Transfer Burst Size</td>
</tr>
<tr class="odd">
<td><code>DHPROT</code></td>
<td>4</td>
<td>Output</td>
<td>Data Transfer Protection Level</td>
</tr>
<tr class="even">
<td><code>DHTRANS</code></td>
<td>2</td>
<td>Output</td>
<td>Data Transfer Type</td>
</tr>
<tr class="odd">
<td><code>DHMASTLOCK</code></td>
<td>1</td>
<td>Output</td>
<td>Data Transfer Master Lock</td>
</tr>
<tr class="even">
<td><code>DHREADY</code></td>
<td>1</td>
<td>Input</td>
<td>Data Slave Ready Indicator</td>
</tr>
<tr class="odd">
<td><code>DHRESP</code></td>
<td>1</td>
<td>Input</td>
<td>Data Transfer Response</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.1.2.3" id="data-inputsoutputs-wishbone-bus"><span class="header-section-number">3.1.2.3</span> Data Inputs/Outputs Wishbone Bus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Inputs/Outputs Wishbone Bus</caption>
<thead>
<tr class="header">
<th>Port</th>
<th>Size</th>
<th>Direction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td><code>rst</code></td>
<td>1</td>
<td>Input</td>
<td>Synchronous Active High Reset</td>
</tr>
<tr class="even">
<td><code>clk</code></td>
<td>1</td>
<td>Input</td>
<td>System Clock Input</td>
</tr>
<tr class="odd">
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr class="even">
<td><code>dadr</code></td>
<td><code>AW</code></td>
<td>Input</td>
<td>Data Address Bus</td>
</tr>
<tr class="odd">
<td><code>ddati</code></td>
<td><code>DW</code></td>
<td>Input</td>
<td>Data Input Bus</td>
</tr>
<tr class="even">
<td><code>ddato</code></td>
<td><code>DW</code></td>
<td>Output</td>
<td>Data Output Bus</td>
</tr>
<tr class="odd">
<td><code>dsel</code></td>
<td><code>DW/8</code></td>
<td>Input</td>
<td>Byte Select Signals</td>
</tr>
<tr class="even">
<td><code>dwe</code></td>
<td>1</td>
<td>Input</td>
<td>Write Enable Input</td>
</tr>
<tr class="odd">
<td><code>dstb</code></td>
<td>1</td>
<td>Input</td>
<td>Strobe Signal/Core Select Input</td>
</tr>
<tr class="even">
<td><code>dcyc</code></td>
<td>1</td>
<td>Input</td>
<td>Valid Bus Cycle Input</td>
</tr>
<tr class="odd">
<td><code>dack</code></td>
<td>1</td>
<td>Output</td>
<td>Bus Cycle Acknowledge Output</td>
</tr>
<tr class="even">
<td><code>derr</code></td>
<td>1</td>
<td>Output</td>
<td>Bus Cycle Error Output</td>
</tr>
<tr class="odd">
<td><code>dint</code></td>
<td>1</td>
<td>Output</td>
<td>Interrupt Signal Output</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="3.2" id="functionality"><span class="header-section-number">3.2</span> FUNCTIONALITY</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="3.2.1" id="structure"><span class="header-section-number">3.2.1</span> Structure</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.2.1.1" id="traditional-computing-classes"><span class="header-section-number">3.2.1.1</span> Traditional Computing Classes</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<div class="sourceCode" id="cb26"><pre class="sourceCode cpp"><code class="sourceCode cpp"><span id="cb26-1"><a href="#cb26-1" aria-hidden="true"></a><span class="kw">class</span> traditional_classes {</span>
<span id="cb26-2"><a href="#cb26-2" aria-hidden="true"></a>   <span class="kw">private</span>:</span>
<span id="cb26-3"><a href="#cb26-3" aria-hidden="true"></a>      <span class="dt">int</span> number_pu;</span>
<span id="cb26-4"><a href="#cb26-4" aria-hidden="true"></a>      <span class="dt">int</span> number_soc;</span>
<span id="cb26-5"><a href="#cb26-5" aria-hidden="true"></a>      <span class="dt">int</span> number_mpsoc;</span>
<span id="cb26-6"><a href="#cb26-6" aria-hidden="true"></a></span>
<span id="cb26-7"><a href="#cb26-7" aria-hidden="true"></a>   <span class="kw">public</span>:</span>
<span id="cb26-8"><a href="#cb26-8" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_0();  <span class="co">// method 0</span></span>
<span id="cb26-9"><a href="#cb26-9" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_1();  <span class="co">// method 1</span></span>
<span id="cb26-10"><a href="#cb26-10" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_2();  <span class="co">// method 2</span></span>
<span id="cb26-11"><a href="#cb26-11" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_3();  <span class="co">// method 3</span></span>
<span id="cb26-12"><a href="#cb26-12" aria-hidden="true"></a>};</span></code></pre></div>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.1.1.1" id="philosophers-traditional-t-dncntm-mpsoc"><span class="header-section-number">3.2.1.1.1</span> Philosophers Traditional T-DNC/NTM-MPSoC</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<div class="sourceCode" id="cb27"><pre class="sourceCode cpp"><code class="sourceCode cpp"><span id="cb27-1"><a href="#cb27-1" aria-hidden="true"></a><span class="kw">class</span> traditional_philosophers : <span class="kw">private</span> traditional_classes {</span>
<span id="cb27-2"><a href="#cb27-2" aria-hidden="true"></a>   <span class="kw">private</span>:</span>
<span id="cb27-3"><a href="#cb27-3" aria-hidden="true"></a>      <span class="dt">int</span> number_p_pu;</span>
<span id="cb27-4"><a href="#cb27-4" aria-hidden="true"></a>      <span class="dt">int</span> number_p_soc;</span>
<span id="cb27-5"><a href="#cb27-5" aria-hidden="true"></a>      <span class="dt">int</span> number_p_mpsoc;</span>
<span id="cb27-6"><a href="#cb27-6" aria-hidden="true"></a></span>
<span id="cb27-7"><a href="#cb27-7" aria-hidden="true"></a>   <span class="kw">public</span>:</span>
<span id="cb27-8"><a href="#cb27-8" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_p0();  <span class="co">// method 0</span></span>
<span id="cb27-9"><a href="#cb27-9" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_p1();  <span class="co">// method 1</span></span>
<span id="cb27-10"><a href="#cb27-10" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_p2();  <span class="co">// method 2</span></span>
<span id="cb27-11"><a href="#cb27-11" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_p3();  <span class="co">// method 3</span></span>
<span id="cb27-12"><a href="#cb27-12" aria-hidden="true"></a>};</span></code></pre></div>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>PU-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>SoC-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>MPSoC-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.1.1.2" id="soldiers-traditional-t-dncntm-mpsoc"><span class="header-section-number">3.2.1.1.2</span> Soldiers Traditional T-DNC/NTM-MPSoC</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<div class="sourceCode" id="cb28"><pre class="sourceCode cpp"><code class="sourceCode cpp"><span id="cb28-1"><a href="#cb28-1" aria-hidden="true"></a><span class="kw">class</span> traditional_soldiers : <span class="kw">private</span> traditional_classes {</span>
<span id="cb28-2"><a href="#cb28-2" aria-hidden="true"></a>   <span class="kw">private</span>:</span>
<span id="cb28-3"><a href="#cb28-3" aria-hidden="true"></a>      <span class="dt">int</span> number_s_pu;</span>
<span id="cb28-4"><a href="#cb28-4" aria-hidden="true"></a>      <span class="dt">int</span> number_s_soc;</span>
<span id="cb28-5"><a href="#cb28-5" aria-hidden="true"></a>      <span class="dt">int</span> number_s_mpsoc;</span>
<span id="cb28-6"><a href="#cb28-6" aria-hidden="true"></a></span>
<span id="cb28-7"><a href="#cb28-7" aria-hidden="true"></a>   <span class="kw">public</span>:</span>
<span id="cb28-8"><a href="#cb28-8" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_s0();  <span class="co">// method 0</span></span>
<span id="cb28-9"><a href="#cb28-9" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_s1();  <span class="co">// method 1</span></span>
<span id="cb28-10"><a href="#cb28-10" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_s2();  <span class="co">// method 2</span></span>
<span id="cb28-11"><a href="#cb28-11" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_s3();  <span class="co">// method 3</span></span>
<span id="cb28-12"><a href="#cb28-12" aria-hidden="true"></a>};</span></code></pre></div>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>PU-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>SoC-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>MPSoC-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.1.1.3" id="workers-traditional-t-dncntm-mpsoc"><span class="header-section-number">3.2.1.1.3</span> Workers Traditional T-DNC/NTM-MPSoC</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<div class="sourceCode" id="cb29"><pre class="sourceCode cpp"><code class="sourceCode cpp"><span id="cb29-1"><a href="#cb29-1" aria-hidden="true"></a><span class="kw">class</span> traditional_workers : <span class="kw">private</span> traditional_classes {</span>
<span id="cb29-2"><a href="#cb29-2" aria-hidden="true"></a>   <span class="kw">private</span>:</span>
<span id="cb29-3"><a href="#cb29-3" aria-hidden="true"></a>      <span class="dt">int</span> number_w_pu;</span>
<span id="cb29-4"><a href="#cb29-4" aria-hidden="true"></a>      <span class="dt">int</span> number_w_soc;</span>
<span id="cb29-5"><a href="#cb29-5" aria-hidden="true"></a>      <span class="dt">int</span> number_w_mpsoc;</span>
<span id="cb29-6"><a href="#cb29-6" aria-hidden="true"></a></span>
<span id="cb29-7"><a href="#cb29-7" aria-hidden="true"></a>   <span class="kw">public</span>:</span>
<span id="cb29-8"><a href="#cb29-8" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_w0();  <span class="co">// method 0</span></span>
<span id="cb29-9"><a href="#cb29-9" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_w1();  <span class="co">// method 1</span></span>
<span id="cb29-10"><a href="#cb29-10" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_w2();  <span class="co">// method 2</span></span>
<span id="cb29-11"><a href="#cb29-11" aria-hidden="true"></a>      <span class="dt">void</span> traditional_method_w3();  <span class="co">// method 3</span></span>
<span id="cb29-12"><a href="#cb29-12" aria-hidden="true"></a>};</span></code></pre></div>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>PU-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>SoC-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<ul>
<li>MPSoC-NTM</li>
</ul>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="3.2.2" id="behavior"><span class="header-section-number">3.2.2</span> Behavior</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.2.2.1" id="opennn-examples"><span class="header-section-number">3.2.2.1</span> OpenNN Examples</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.1" id="simple-function-regression"><span class="header-section-number">3.2.2.1.1</span> simple function regression</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./simple_function_regression-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk simple_function_regression-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.2" id="simple-pattern-recognition"><span class="header-section-number">3.2.2.1.2</span> simple pattern recognition</h5>
<p>type:</p>
<pre><code>source BUILD-x86
./simple_pattern_recognition-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk simple_pattern_recognition-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.3" id="airfoil-self-noise"><span class="header-section-number">3.2.2.1.3</span> airfoil self noise</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./airfoil_self_noise-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk airfoil_self_noise-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.4" id="airline-passengers"><span class="header-section-number">3.2.2.1.4</span> airline passengers</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./airline_passengers-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk airline_passengers-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.5" id="breast-cancer"><span class="header-section-number">3.2.2.1.5</span> breast cancer</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./breast_cancer-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk breast_cancer-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.6" id="iris-plant"><span class="header-section-number">3.2.2.1.6</span> iris plant</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./iris_plant-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk iris_plant-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.7" id="logical-operations"><span class="header-section-number">3.2.2.1.7</span> logical operations</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./logical_operations-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk logical_operations-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.8" id="pima-indians-diabetes"><span class="header-section-number">3.2.2.1.8</span> pima indians diabetes</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./pima_indians_diabetes-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk pima_indians_diabetes-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.9" id="urinary-inflammations-diagnosis"><span class="header-section-number">3.2.2.1.9</span> urinary inflammations diagnosis</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./urinary_inflammations_diagnosis-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk urinary_inflammations_diagnosis-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.10" id="yacht-hydrodynamics-design"><span class="header-section-number">3.2.2.1.10</span> yacht hydrodynamics design</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./yacht_hydrodynamics_design-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk yacht_hydrodynamics_design-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.11" id="yacht-hydrodynamics-production"><span class="header-section-number">3.2.2.1.11</span> yacht hydrodynamics production</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./yacht_hydrodynamics_production-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk yacht_hydrodynamics_production-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.12" id="leukemia"><span class="header-section-number">3.2.2.1.12</span> leukemia</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./leukemia-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk leukemia-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.13" id="pollution-forecasting"><span class="header-section-number">3.2.2.1.13</span> pollution forecasting</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./pollution_forecasting-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk pollution_forecasting-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.14" id="temperature-forecasting"><span class="header-section-number">3.2.2.1.14</span> temperature forecasting</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./temperature_forecasting-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk temperature_forecasting-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.1.15" id="mnist"><span class="header-section-number">3.2.2.1.15</span> mnist</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./mnist-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk mnist-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.2.2.2" id="neural-turing-machine"><span class="header-section-number">3.2.2.2</span> Neural Turing Machine</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.2.1" id="pu-ntm"><span class="header-section-number">3.2.2.2.1</span> PU-NTM</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./PU-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk PU-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.2.2" id="soc-ntm"><span class="header-section-number">3.2.2.2.2</span> SoC-NTM</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./SoC-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk SoC-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.2.3" id="mpsoc-ntm"><span class="header-section-number">3.2.2.2.3</span> MPSoC-NTM</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./MPSoC-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk MPSoC-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="3.2.2.3" id="differentiable-neural-computer"><span class="header-section-number">3.2.2.3</span> Differentiable Neural Computer</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.3.1" id="pu-dnc"><span class="header-section-number">3.2.2.3.1</span> PU-DNC</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./PU-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk PU-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.3.2" id="soc-dnc"><span class="header-section-number">3.2.2.3.2</span> SoC-DNC</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./SoC-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk SoC-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="3.2.2.3.3" id="mpsoc-dnc"><span class="header-section-number">3.2.2.3.3</span> MPSoC-DNC</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-x86
./MPSoC-x86.run</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>source BUILD-RISCV
spike pk MPSoC-riscv.elf</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="3.3" id="registers"><span class="header-section-number">3.3</span> REGISTERS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="3.4" id="interruptions"><span class="header-section-number">3.4</span> INTERRUPTIONS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h1 data-number="4" id="organization"><span class="header-section-number">4</span> ORGANIZATION</h1>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="4.1" id="traditional-computing"><span class="header-section-number">4.1</span> TRADITIONAL COMPUTING</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.1.1" id="traditional-mechanics"><span class="header-section-number">4.1.1</span> Traditional Mechanics</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.1.1" id="first-newton-law"><span class="header-section-number">4.1.1.1</span> First Newton Law</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.1.2" id="second-newton-law"><span class="header-section-number">4.1.1.2</span> Second Newton Law</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.1.3" id="third-newton-law"><span class="header-section-number">4.1.1.3</span> Third Newton Law</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.1.2" id="traditional-information"><span class="header-section-number">4.1.2</span> Traditional Information</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.2.1" id="traditional-bit"><span class="header-section-number">4.1.2.1</span> Traditional Bit</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.2.2" id="traditional-logic-gate"><span class="header-section-number">4.1.2.2</span> Traditional Logic Gate</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.2.2.1" id="traditional-yesnot-gate"><span class="header-section-number">4.1.2.2.1</span> Traditional YES/NOT Gate</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.2.2.2" id="traditional-andnand-gate"><span class="header-section-number">4.1.2.2.2</span> Traditional AND/NAND Gate</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.2.2.3" id="traditional-ornor-gate"><span class="header-section-number">4.1.2.2.3</span> Traditional OR/NOR Gate</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.2.2.4" id="traditional-xorxnor-gate"><span class="header-section-number">4.1.2.2.4</span> Traditional XOR/XNOR Gate</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.2.3" id="traditional-combinational-logic"><span class="header-section-number">4.1.2.3</span> Traditional Combinational Logic</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.2.3.1" id="traditional-arithmetic-circuits"><span class="header-section-number">4.1.2.3.1</span> Traditional Arithmetic Circuits</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.2.3.2" id="traditional-logic-circuits"><span class="header-section-number">4.1.2.3.2</span> Traditional Logic Circuits</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.2.4" id="traditional-finite-state-machine"><span class="header-section-number">4.1.2.4</span> Traditional Finite State Machine</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.2.5" id="traditional-pushdown-automaton"><span class="header-section-number">4.1.2.5</span> Traditional Pushdown Automaton</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.1.3" id="traditional-neural-network"><span class="header-section-number">4.1.3</span> Traditional Neural Network</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.3.1" id="traditional-feedforward-neural-network"><span class="header-section-number">4.1.3.1</span> Traditional Feedforward Neural Network</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.3.2" id="traditional-long-short-term-memory-neural-network"><span class="header-section-number">4.1.3.2</span> Traditional Long Short Term Memory Neural Network</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.3.3" id="traditional-transformer-neural-network"><span class="header-section-number">4.1.3.3</span> Traditional Transformer Neural Network</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.1.4" id="traditional-turing-machine"><span class="header-section-number">4.1.4</span> Traditional Turing Machine</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.4.1" id="traditional-neural-turing-machine"><span class="header-section-number">4.1.4.1</span> Traditional Neural Turing Machine</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.4.1.1" id="traditional-feedforward-neural-turing-machine"><span class="header-section-number">4.1.4.1.1</span> Traditional Feedforward Neural Turing Machine</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.4.1.2" id="traditional-lstm-neural-turing-machine"><span class="header-section-number">4.1.4.1.2</span> Traditional LSTM Neural Turing Machine</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.4.1.3" id="traditional-transformer-neural-turing-machine"><span class="header-section-number">4.1.4.1.3</span> Traditional Transformer Neural Turing Machine</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.4.2" id="traditional-differentiable-neural-computer"><span class="header-section-number">4.1.4.2</span> Traditional Differentiable Neural Computer</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.4.2.1" id="traditional-feedforward-differentiable-neural-computer"><span class="header-section-number">4.1.4.2.1</span> Traditional Feedforward Differentiable Neural Computer</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.4.2.2" id="traditional-lstm-differentiable-neural-computer"><span class="header-section-number">4.1.4.2.2</span> Traditional LSTM Differentiable Neural Computer</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.4.2.3" id="traditional-transformer-differentiable-neural-computer"><span class="header-section-number">4.1.4.2.3</span> Traditional Transformer Differentiable Neural Computer</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.1.5" id="traditional-computer-architecture"><span class="header-section-number">4.1.5</span> Traditional Computer Architecture</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.5.1" id="traditional-von-neumann-architecture"><span class="header-section-number">4.1.5.1</span> Traditional von Neumann Architecture</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.1.1" id="traditional-control-unit"><span class="header-section-number">4.1.5.1.1</span> Traditional Control Unit</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.1.2" id="traditional-alu"><span class="header-section-number">4.1.5.1.2</span> Traditional ALU</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.1.3" id="traditional-memory-unit"><span class="header-section-number">4.1.5.1.3</span> Traditional Memory Unit</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.1.4" id="traditional-io-unit"><span class="header-section-number">4.1.5.1.4</span> Traditional I/O Unit</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.5.2" id="traditional-harvard-architecture"><span class="header-section-number">4.1.5.2</span> Traditional Harvard Architecture</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.2.1" id="traditional-control-unit-1"><span class="header-section-number">4.1.5.2.1</span> Traditional Control Unit</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.2.2" id="traditional-alu-1"><span class="header-section-number">4.1.5.2.2</span> Traditional ALU</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.2.3" id="traditional-memory-unit-1"><span class="header-section-number">4.1.5.2.3</span> Traditional Memory Unit</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.5.2.4" id="traditional-io-unit-1"><span class="header-section-number">4.1.5.2.4</span> Traditional I/O Unit</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.1.6" id="traditional-advanced-computer-architecture"><span class="header-section-number">4.1.6</span> Traditional Advanced Computer Architecture</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.6.1" id="traditional-processing-unit"><span class="header-section-number">4.1.6.1</span> Traditional Processing Unit</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.6.1.1" id="traditional-sisd"><span class="header-section-number">4.1.6.1.1</span> Traditional SISD</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.6.1.2" id="traditional-simd"><span class="header-section-number">4.1.6.1.2</span> Traditional SIMD</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.6.1.3" id="traditional-misd"><span class="header-section-number">4.1.6.1.3</span> Traditional MISD</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.6.1.4" id="traditional-mimd"><span class="header-section-number">4.1.6.1.4</span> Traditional MIMD</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.6.2" id="traditional-system-on-chip"><span class="header-section-number">4.1.6.2</span> Traditional System on Chip</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.6.2.1" id="traditional-bus-on-chip"><span class="header-section-number">4.1.6.2.1</span> Traditional Bus on Chip</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="4.1.6.2.2" id="traditional-network-on-chip"><span class="header-section-number">4.1.6.2.2</span> Traditional Network on Chip</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="4.1.6.3" id="traditional-multi-processor-system-on-chip"><span class="header-section-number">4.1.6.3</span> Traditional Multi-Processor System on Chip</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="4.2" id="traditional-classes"><span class="header-section-number">4.2</span> TRADITIONAL CLASSES</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.2.1" id="traditional-philosophers"><span class="header-section-number">4.2.1</span> Traditional Philosophers</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.2.2" id="traditional-soldier"><span class="header-section-number">4.2.2</span> Traditional Soldier</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="4.2.3" id="traditional-workers"><span class="header-section-number">4.2.3</span> Traditional Workers</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h1 data-number="5" id="workflow"><span class="header-section-number">5</span> WORKFLOW</h1>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="5.1" id="hardware-workflow"><span class="header-section-number">5.1</span> HARDWARE WORKFLOW</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>1. System Level (SystemC/SystemVerilog)</strong></p>
<p>The System Level abstraction of a system only looks at its biggest building blocks like processing units or peripheral devices. At this level the circuit is usually described using traditional programming languages like SystemC or SystemVerilog. Sometimes special software libraries are used that are aimed at simulation circuits on the system level. The IEEE 1685-2009 standard defines the IP-XACT file format that can be used to represent designs on the system level and building blocks that can be used in such system level designs.</p>
<p><strong>2. Behavioral &amp; Register Transfer Level (VHDL/Verilog)</strong></p>
<p>At the Behavioural Level abstraction a language aimed at hardware description such as Verilog or VHDL is used to describe the circuit, but so-called behavioural modeling is used in at least part of the circuit description. In behavioural modeling there must be a language feature that allows for imperative programming to be used to describe data paths and registers. This is the always -block in Verilog and the process -block in VHDL.</p>
<p>A design in Register Transfer Level representation is usually stored using HDLs like Verilog and VHDL. But only a very limited subset of features is used, namely minimalistic always blocks (Verilog) or process blocks (VHDL) that model the register type used and unconditional assignments for the datapath logic. The use of HDLs on this level simplifies simulation as no additional tools are required to simulate a design in Register Transfer Level representation.</p>
<p><strong>3. Logical Gate</strong></p>
<p>At the Logical Gate Level the design is represented by a netlist that uses only cells from a small number of single-bit cells, such as basic logic gates (AND, OR, NOT, XOR, etc.) and registers (usually D-Type Flip-flops). A number of netlist formats exists that can be used on this level such as the Electronic Design Interchange Format (EDIF), but for ease of simulation often a HDL netlist is used. The latter is a HDL file (Verilog or VHDL) that only uses the most basic language constructs for instantiation and connecting of cells.</p>
<p><strong>4. Physical Gate</strong></p>
<p>On the Physical Gate Level only gates are used that are physically available on the target architecture. In some cases this may only be NAND, NOR and NOT gates as well as D-Type registers. In the case of an FPGA-based design the Physical Gate Level representation is a netlist of LUTs with optional output registers, as these are the basic building blocks of FPGA logic cells.</p>
<p><strong>5. Switch Level</strong></p>
<p>A Switch Level representation of a circuit is a netlist utilizing single transistors as cells. Switch Level modeling is possible in Verilog and VHDL, but is seldom used in modern designs, as in modern digital ASIC or FPGA flows the physical gates are considered the atomic build blocks of the logic circuit.</p>
<ol type="1">
<li><p>Settings  Apps  Apps &amp; features  Related settings, Programs and Features  Turn Windows features on or off  Windows Subsystem for Linux</p></li>
<li><p>Microsoft Store  INSTALL UBUNTU</p></li>
</ol>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>Front-End and Back-End Library type:</p>
<pre><code>sudo apt update
sudo apt upgrade

sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \
libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>Synthesizer Library type:</p>
<pre><code>sudo apt update
sudo apt upgrade</code></pre>
<pre><code>sudo apt -y install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git make gnat \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="5.1.1" id="front-end-open-source-tools"><span class="header-section-number">5.1.1</span> Front-End Open Source Tools</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<figure>
<img src="assets/front-end.svg" style="width:6cm" alt="" /><figcaption>Front-End</figcaption>
</figure>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.1" id="modeling-system-level-of-hardware"><span class="header-section-number">5.1.1.1</span> Modeling System Level of Hardware</h4>
<p><em>A System Description Language Editor is a computer tool that allows to generate software code. A System Description Language is a formal language, which comprises a Programming Language (input), producing a Hardware Description (output). Programming languages are used in computer programming to implement algorithms. The description of a programming language is split into the two components of syntax (form) and semantics (meaning).</em></p>
<p><strong>System Description Language Editor</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/emacs-mirror/emacs</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.2" id="simulating-system-level-of-hardware"><span class="header-section-number">5.1.1.2</span> Simulating System Level of Hardware</h4>
<p><em>A System Description Language Simulator (translator) is a computer program that translates computer code written in a Programming Language (the source language) into a Hardware Description Language (the target language). The compiler is primarily used for programs that translate source code from a high-level programming language to a low-level language to create an executable program.</em></p>
<p><strong>SystemVerilog System Description Language Simulator</strong></p>
<p>type:</p>
<pre><code>git clone http://git.veripool.org/git/verilator

cd verilator
autoconf
./configure
make
sudo make install</code></pre>
<pre><code>cd sim/verilog/regression/wb/vtor
source simulate.sh</code></pre>
<pre><code>cd sim/verilog/regression/ahb3/vtor
source simulate.sh</code></pre>
<pre><code>cd sim/verilog/regression/axi4/vtor
source simulate.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.3" id="verifying-system-level-of-hardware"><span class="header-section-number">5.1.1.3</span> Verifying System Level of Hardware</h4>
<p><em>A UVM standard improves interoperability and reduces the cost of repurchasing and rewriting IP for each new project or Electronic Design Automation tool. It also makes it easier to reuse verification components. The UVM Class Library provides generic utilities, such as component hierarchy, Transaction Library Model or configuration database, which enable the user to create virtually any structure wanted for the testbench.</em></p>
<p><strong>SystemVerilog System Description Language Verifier</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/QueenField/UVM</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.4" id="describing-register-transfer-level-of-hardware"><span class="header-section-number">5.1.1.4</span> Describing Register Transfer Level of Hardware</h4>
<p><em>A Hardware Description Language Editor is any editor that allows to generate hardware code. Hardware Description Language is a specialized computer language used to describe the structure and behavior of digital logic circuits. It allows for the synthesis of a HDL into a netlist, which can then be synthesized, placed and routed to produce the set of masks used to create an integrated circuit.</em></p>
<p><strong>Hardware Description Language Editor</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/emacs-mirror/emacs</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.5" id="simulating-register-transfer-level-of-hardware"><span class="header-section-number">5.1.1.5</span> Simulating Register Transfer Level of Hardware</h4>
<p><em>A Hardware Description Language Simulator uses mathematical models to replicate the behavior of an actual hardware device. Simulation software allows for modeling of circuit operation and is an invaluable analysis tool. Simulating a circuits behavior before actually building it can greatly improve design efficiency by making faulty designs known as such, and providing insight into the behavior of electronics circuit designs.</em></p>
<p><strong>VHDL Hardware Description Language Simulator</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/ghdl/ghdl

cd ghdl
./configure --prefix=/usr/local
make
sudo make install</code></pre>
<pre><code>cd sim/vhdl/regression/wb/ghdl
source simulate.sh</code></pre>
<pre><code>cd sim/vhdl/regression/ahb3/ghdl
source simulate.sh</code></pre>
<pre><code>cd sim/vhdl/regression/axi4/ghdl
source simulate.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Verilog Hardware Description Language Simulator</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/steveicarus/iverilog

cd iverilog
sh autoconf.sh
./configure
make
sudo make install</code></pre>
<pre><code>cd sim/verilog/regression/wb/iverilog
source simulate.sh</code></pre>
<pre><code>cd sim/verilog/regression/ahb3/iverilog
source simulate.sh</code></pre>
<pre><code>cd sim/verilog/regression/axi4/iverilog
source simulate.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.6" id="synthesizing-register-transfer-level-of-hardware"><span class="header-section-number">5.1.1.6</span> Synthesizing Register Transfer Level of Hardware</h4>
<p><em>A Hardware Description Language Synthesizer turns a RTL implementation into a Logical Gate Level implementation. Logical design is a step in the standard design cycle in which the functional design of an electronic circuit is converted into the representation which captures logic operations, arithmetic operations, control flow, etc. In EDA parts of the logical design is automated using synthesis tools based on the behavioral description of the circuit.</em></p>
<p><strong>Verilog Hardware Description Language Synthesizer</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/YosysHQ/yosys

cd yosys
make
sudo make install</code></pre>
<pre><code>cd synthesis/yosys
source synthesize.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>VHDL Hardware Description Language Synthesizer</strong></p>
<p>type for Plugin:</p>
<pre><code>git clone https://github.com/ghdl/ghdl-yosys-plugin

cd ghdl-yosys-plugin
make GHDL=/usr/local
sudo yosys-config --exec mkdir -p --datdir/plugins
sudo yosys-config --exec cp &quot;ghdl.so&quot; --datdir/plugins/ghdl.so</code></pre>
<pre><code>cd synthesis/yosys
source synthesize.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.7" id="optimizing-register-transfer-level-of-hardware"><span class="header-section-number">5.1.1.7</span> Optimizing Register Transfer Level of Hardware</h4>
<p><em>A Hardware Description Language Optimizer finds an equivalent representation of the specified logic circuit under specified constraints (minimum area, pre-specified delay). This tool combines scalable logic optimization based on And-Inverter Graphs (AIGs), optimal-delay DAG-based technology mapping for look-up tables and standard cells, and innovative algorithms for sequential synthesis and verification.</em></p>
<p><strong>Verilog Hardware Description Language Optimizer</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/YosysHQ/yosys

cd yosys
make
sudo make install</code></pre>
<pre><code>cd synthesis/yosys
source synthesize.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.1.8" id="verifying-register-transfer-level-of-hardware"><span class="header-section-number">5.1.1.8</span> Verifying Register Transfer Level of Hardware</h4>
<p><em>A Hardware Description Language Verifier proves or disproves the correctness of intended algorithms underlying a hardware system with respect to a certain formal specification or property, using formal methods of mathematics. Formal verification uses modern techniques (SAT/SMT solvers, BDDs, etc.) to prove correctness by essentially doing an exhaustive search through the entire possible input space (formal proof).</em></p>
<p><strong>Verilog Hardware Description Language Verifier</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/YosysHQ/SymbiYosys</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="5.1.2" id="back-end-open-source-tools"><span class="header-section-number">5.1.2</span> Back-End Open Source Tools</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<figure>
<img src="assets/back-end.svg" style="width:6cm" alt="" /><figcaption>Back-End</figcaption>
</figure>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Library</strong></p>
<p>type:</p>
<pre><code>sudo apt update
sudo apt upgrade

sudo apt install bison cmake flex freeglut3-dev libcairo2-dev libgsl-dev \
libncurses-dev libx11-dev m4 python-tk python3-tk swig tcl tcl-dev tk-dev tcsh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Back-End Workflow Qflow</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/RTimothyEdwards/qflow

cd qflow
./configure
make
sudo make install</code></pre>
<pre><code>mkdir qflow
cd qflow</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.1" id="planning-switch-level-of-hardware"><span class="header-section-number">5.1.2.1</span> Planning Switch Level of Hardware</h4>
<p><em>A Floor-Planner of an Integrated Circuit (IC) is a schematic representation of tentative placement of its major functional blocks. In modern electronic design process floor-plans are created during the floor-planning design stage, an early stage in the hierarchical approach to Integrated Circuit design. Depending on the design methodology being followed, the actual definition of a floor-plan may differ.</em></p>
<p><strong>Floor-Planner</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.2" id="placing-switch-level-of-hardware"><span class="header-section-number">5.1.2.2</span> Placing Switch Level of Hardware</h4>
<p><em>A Standard Cell Placer takes a given synthesized circuit netlist together with a technology library and produces a valid placement layout. The layout is optimized according to the aforementioned objectives and ready for cell resizing and buffering, a step essential for timing and signal integrity satisfaction. Physical design flow are iterated a number of times until design closure is achieved.</em></p>
<p><strong>Standard Cell Placer</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/rubund/graywolf

cd graywolf
mkdir build
cd build
cmake ..
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.3" id="timing-switch-level-of-hardware"><span class="header-section-number">5.1.2.3</span> Timing Switch Level of Hardware</h4>
<p><em>A Standard Cell Timing-Analizer is a simulation method of computing the expected timing of a digital circuit without requiring a simulation of the full circuit. High-performance integrated circuits have traditionally been characterized by the clock frequency at which they operate. Measuring the ability of a circuit to operate at the specified speed requires an ability to measure, during the design process, its delay at numerous steps.</em></p>
<p><strong>Standard Cell Timing-Analizer</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/The-OpenROAD-Project/OpenSTA

cd OpenSTA
mkdir build
cd build
cmake ..
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.4" id="routing-switch-level-of-hardware"><span class="header-section-number">5.1.2.4</span> Routing Switch Level of Hardware</h4>
<p><em>A Standard Cell Router takes pre-existing polygons consisting of pins on cells, and pre-existing wiring called pre-routes. Each of these polygons are associated with a net. The primary task of the router is to create geometries such that all terminals assigned to the same net are connected, no terminals assigned to different nets are connected, and all design rules are obeyed.</em></p>
<p><strong>Standard Cell Router</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/RTimothyEdwards/qrouter

cd qrouter
./configure
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.5" id="simulating-switch-level-of-hardware"><span class="header-section-number">5.1.2.5</span> Simulating Switch Level of Hardware</h4>
<p><em>A Standard Cell Simulator treats transistors as ideal switches. Extracted capacitance and lumped resistance values are used to make the switch a little bit more realistic than the ideal, using the RC time constants to predict the relative timing of events. This simulator represents a circuit in terms of its exact transistor structure but describes the electrical behavior in a highly idealized way.</em></p>
<p><strong>Standard Cell Simulator</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/RTimothyEdwards/irsim

cd irsim
./configure
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.6" id="verifying-switch-level-of-hardware-lvs"><span class="header-section-number">5.1.2.6</span> Verifying Switch Level of Hardware LVS</h4>
<p><em>A Standard Cell Verifier compares netlists, a process known as LVS (Layout vs.Schematic). This step ensures that the geometry that has been laid out matches the expected circuit. The greatest need for LVS is in large analog or mixed-signal circuits that cannot be simulated in reasonable time. LVS can be done faster than simulation, and provides feedback that makes it easier to find errors.</em></p>
<p><strong>Standard Cell Verifier</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/RTimothyEdwards/netgen

cd netgen
./configure
make
sudo make install</code></pre>
<pre><code>cd synthesis/qflow
source flow.sh</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.7" id="checking-switch-level-of-hardware-drc"><span class="header-section-number">5.1.2.7</span> Checking Switch Level of Hardware DRC</h4>
<p><em>A Standard Cell Checker is a geometric constraint imposed on Printed Circuit Board (PCB) and Integrated Circuit (IC) designers to ensure their designs function properly, reliably, and can be produced with acceptable yield. Design Rules for production are developed by hardware engineers based on the capability of their processes to realize design intent. Design Rule Checking (DRC) is used to ensure that designers do not violate design rules.</em></p>
<p><strong>Standard Cell Checker</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.1.2.8" id="printing-switch-level-of-hardware-gds"><span class="header-section-number">5.1.2.8</span> Printing Switch Level of Hardware GDS</h4>
<p><em>A Standard Cell Editor allows to print a set of standard cells. The standard cell methodology is an abstraction, whereby a low-level VLSI layout is encapsulated into a logical representation. A standard cell is a group of transistor and interconnect structures that provides a boolean logic function (AND, OR, XOR, XNOR, inverters) or a storage function (flipflop or latch).</em></p>
<p><strong>Standard Cell Editor</strong></p>
<p>type:</p>
<pre><code>git clone https://github.com/RTimothyEdwards/magic

cd magic
./configure
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="5.2" id="software-workflow"><span class="header-section-number">5.2</span> SOFTWARE WORKFLOW</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="5.2.1" id="back-end-open-source-tools-1"><span class="header-section-number">5.2.1</span> Back-End Open Source Tools</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>sudo apt install autoconf automake autotools-dev curl python3 libmpc-dev \
libmpfr-dev libgmp-dev gawk build-essential bison flex texinfo gperf \
libtool patchutils bc zlib1g-dev libexpat-dev</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.2.1.1" id="msp430-1"><span class="header-section-number">5.2.1.1</span> MSP430</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.1.1.1" id="msp430-gnu-cc"><span class="header-section-number">5.2.1.1.1</span> MSP430 GNU C/C++</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.1.1.2" id="msp430-gnu-go"><span class="header-section-number">5.2.1.1.2</span> MSP430 GNU Go</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.2.1.2" id="openrisc-1"><span class="header-section-number">5.2.1.2</span> OpenRISC</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.1.2.1" id="openrisc-gnu-cc"><span class="header-section-number">5.2.1.2.1</span> OpenRISC GNU C/C++</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.1.2.2" id="openrisc-gnu-go"><span class="header-section-number">5.2.1.2.2</span> OpenRISC GNU Go</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.2.1.3" id="risc-v-1"><span class="header-section-number">5.2.1.3</span> RISC-V</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.1.3.1" id="risc-v-gnu-cc"><span class="header-section-number">5.2.1.3.1</span> RISC-V GNU C/C++</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>git clone --recursive https://github.com/riscv/riscv-gnu-toolchain

cd riscv-gnu-toolchain

./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make

./configure --prefix=/opt/riscv-elf-gcc
sudo make clean
sudo make linux

./configure --prefix=/opt/riscv-elf-gcc --enable-multilib
sudo make clean
sudo make linux</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.1.3.2" id="risc-v-gnu-go"><span class="header-section-number">5.2.1.3.2</span> RISC-V GNU Go</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>git clone --recursive https://go.googlesource.com/go riscv-go
cd riscv-go/src
./all.bash
cd ../..
sudo mv riscv-go /opt</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="5.2.2" id="front-end-open-source-tools-1"><span class="header-section-number">5.2.2</span> Front-End Open Source Tools</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.2.2.1" id="msp430-2"><span class="header-section-number">5.2.2.1</span> MSP430</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.2.1.1" id="hardware-engineers-compiler"><span class="header-section-number">5.2.2.1.1</span> Hardware Engineers Compiler</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.2.1.2" id="software-engineers-compiler"><span class="header-section-number">5.2.2.1.2</span> Software Engineers Compiler</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.2.2.2" id="openrisc-2"><span class="header-section-number">5.2.2.2</span> OpenRISC</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.2.2.1" id="hardware-engineers-compiler-1"><span class="header-section-number">5.2.2.2.1</span> Hardware Engineers Compiler</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.2.2.2" id="software-engineers-compiler-1"><span class="header-section-number">5.2.2.2.2</span> Software Engineers Compiler</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="5.2.2.3" id="risc-v-2"><span class="header-section-number">5.2.2.3</span> RISC-V</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>sudo apt install device-tree-compiler libglib2.0-dev libpixman-1-dev pkg-config</code></pre>
<h5 data-number="5.2.2.3.1" id="hardware-engineers-compiler-spike"><span class="header-section-number">5.2.2.3.1</span> Hardware Engineers Compiler: Spike</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Building Proxy Kernel</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/riscv/riscv-pk

cd riscv-pk
mkdir build
cd build
../configure --prefix=/opt/riscv-elf-gcc --host=riscv64-unknown-elf
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p><strong>Building Spike</strong></p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/riscv/riscv-isa-sim

cd riscv-isa-sim
mkdir build
cd build
../configure --prefix=/opt/riscv-elf-gcc
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="5.2.2.3.2" id="software-engineers-compiler-qemu"><span class="header-section-number">5.2.2.3.2</span> Software Engineers Compiler: QEMU</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<p>type:</p>
<pre><code>export PATH=/opt/riscv-elf-gcc/bin:${PATH}

git clone --recursive https://github.com/qemu/qemu

cd qemu
./configure --prefix=/opt/riscv-elf-gcc \
--target-list=riscv64-softmmu,riscv32-softmmu,riscv64-linux-user,riscv32-linux-user
make
sudo make install</code></pre>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h1 data-number="6" id="quality-assurance"><span class="header-section-number">6</span> QUALITY ASSURANCE</h1>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.1" id="scope"><span class="header-section-number">6.1</span> SCOPE</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.2" id="normative-reference"><span class="header-section-number">6.2</span> NORMATIVE REFERENCE</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.3" id="terms-and-definitions"><span class="header-section-number">6.3</span> TERMS AND DEFINITIONS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.4" id="context-of-the-organization"><span class="header-section-number">6.4</span> CONTEXT OF THE ORGANIZATION</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.4.1" id="understanding-the-organization-and-itsontext"><span class="header-section-number">6.4.1</span> Understanding the organization and itsontext</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.4.2" id="understanding-the-needs-and-expectations-of-interested-parties"><span class="header-section-number">6.4.2</span> Understanding the needs and expectations of interested parties</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.4.3" id="determining-the-scope-of-the-quality-management-system"><span class="header-section-number">6.4.3</span> Determining the scope of the quality management system</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.4.4" id="quality-management-system-and-its-processes"><span class="header-section-number">6.4.4</span> Quality management system and its processes</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.5" id="leadership"><span class="header-section-number">6.5</span> LEADERSHIP</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.5.1" id="leadership-and-commitment"><span class="header-section-number">6.5.1</span> Leadership and commitment</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.5.1.1" id="general"><span class="header-section-number">6.5.1.1</span> General</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.5.1.2" id="customer-focus"><span class="header-section-number">6.5.1.2</span> Customer focus</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.5.2" id="policy"><span class="header-section-number">6.5.2</span> Policy</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.5.2.1" id="establishing-the-quality-policy"><span class="header-section-number">6.5.2.1</span> Establishing the quality policy</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.5.2.2" id="communicating-the-quality-policy"><span class="header-section-number">6.5.2.2</span> Communicating the quality policy</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.5.3" id="organizational-roles-responsibilities-and-authorities"><span class="header-section-number">6.5.3</span> Organizational roles, responsibilities and authorities</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.6" id="planning"><span class="header-section-number">6.6</span> PLANNING</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.6.1" id="actions-to-address-risks-and-opportunities"><span class="header-section-number">6.6.1</span> Actions to address risks and opportunities</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.6.2" id="quality-objectives-and-planning-to-achieve-them"><span class="header-section-number">6.6.2</span> Quality objectives and planning to achieve them</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.6.3" id="planning-of-changes"><span class="header-section-number">6.6.3</span> Planning of changes</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.7" id="support"><span class="header-section-number">6.7</span> SUPPORT</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.7.1" id="resources"><span class="header-section-number">6.7.1</span> Resources</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.1.1" id="general-1"><span class="header-section-number">6.7.1.1</span> General</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.1.2" id="people"><span class="header-section-number">6.7.1.2</span> People</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.1.3" id="infrastructure"><span class="header-section-number">6.7.1.3</span> Infrastructure</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.1.4" id="environment-for-the-operation-of-process"><span class="header-section-number">6.7.1.4</span> Environment for the operation of process</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.1.5" id="monitoring-and-measuring-resources"><span class="header-section-number">6.7.1.5</span> Monitoring and measuring resources</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="6.7.1.5.1" id="general-2"><span class="header-section-number">6.7.1.5.1</span> General</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="6.7.1.5.2" id="measurement-traceability"><span class="header-section-number">6.7.1.5.2</span> Measurement traceability</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.1.6" id="organizational-knowledge"><span class="header-section-number">6.7.1.6</span> Organizational knowledge</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.7.2" id="competence"><span class="header-section-number">6.7.2</span> Competence</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.7.3" id="awareness"><span class="header-section-number">6.7.3</span> Awareness</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.7.4" id="communication"><span class="header-section-number">6.7.4</span> Communication</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.7.5" id="documented-information"><span class="header-section-number">6.7.5</span> Documented information</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.5.1" id="general-3"><span class="header-section-number">6.7.5.1</span> General</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.5.2" id="creating-and-updating"><span class="header-section-number">6.7.5.2</span> Creating and updating</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.7.5.3" id="control-of-documented-information"><span class="header-section-number">6.7.5.3</span> Control of documented information</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.8" id="operation"><span class="header-section-number">6.8</span> OPERATION</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.8.1" id="operational-planning-and-control"><span class="header-section-number">6.8.1</span> Operational planning and control</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.8.2" id="requirements-for-products-and-services"><span class="header-section-number">6.8.2</span> Requirements for products and services</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.2.1" id="customer-communication"><span class="header-section-number">6.8.2.1</span> Customer communication</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.2.2" id="determining-the-requirements-for-products-and-services"><span class="header-section-number">6.8.2.2</span> Determining the requirements for products and services</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.2.3" id="review-of-the-requirements-for-products-and-services"><span class="header-section-number">6.8.2.3</span> Review of the requirements for products and services</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.2.4" id="changes-to-requirements-for-products-and-services"><span class="header-section-number">6.8.2.4</span> Changes to requirements for products and services</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.8.3" id="design-and-development-of-products-and-services"><span class="header-section-number">6.8.3</span> Design and development of products and services</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.3.1" id="general-4"><span class="header-section-number">6.8.3.1</span> General</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.3.2" id="design-and-development-planning"><span class="header-section-number">6.8.3.2</span> Design and development planning</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.3.3" id="design-and-development-inputs"><span class="header-section-number">6.8.3.3</span> Design and development inputs</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.3.4" id="design-and-development-controls"><span class="header-section-number">6.8.3.4</span> Design and development controls</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.3.5" id="design-and-development-outputs"><span class="header-section-number">6.8.3.5</span> Design and development outputs</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.8.4" id="control-of-externally-provided-processes-products-and-services"><span class="header-section-number">6.8.4</span> Control of externally provided processes, products and services</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.4.1" id="general-5"><span class="header-section-number">6.8.4.1</span> General</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.4.2" id="type-and-extent-of-control"><span class="header-section-number">6.8.4.2</span> Type and extent of control</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.4.3" id="information-for-external-providers"><span class="header-section-number">6.8.4.3</span> Information for external providers</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.8.5" id="production-and-service-provision"><span class="header-section-number">6.8.5</span> Production and service provision</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.5.1" id="control-of-production-and-service-provision"><span class="header-section-number">6.8.5.1</span> Control of production and service provision</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.5.2" id="identification-and-traceability"><span class="header-section-number">6.8.5.2</span> Identification and traceability</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.5.3" id="property-belonging-to-customers-or-external-providers"><span class="header-section-number">6.8.5.3</span> Property belonging to customers or external providers</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.5.4" id="preservation"><span class="header-section-number">6.8.5.4</span> Preservation</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.5.5" id="post-delivery-activities"><span class="header-section-number">6.8.5.5</span> Post-delivery activities</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.8.5.6" id="control-of-changes"><span class="header-section-number">6.8.5.6</span> Control of changes</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.8.6" id="release-of-products-and-services"><span class="header-section-number">6.8.6</span> Release of products and services</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.8.7" id="control-of-nonconforming-outputs"><span class="header-section-number">6.8.7</span> Control of nonconforming outputs</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.9" id="performance-evaluation"><span class="header-section-number">6.9</span> PERFORMANCE EVALUATION</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.9.1" id="monitoring-measurement-analysis-and-evaluation"><span class="header-section-number">6.9.1</span> Monitoring, measurement, analysis and evaluation</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.9.1.1" id="general-6"><span class="header-section-number">6.9.1.1</span> General</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.9.1.2" id="customer-satisfaction"><span class="header-section-number">6.9.1.2</span> Customer satisfaction</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.9.1.3" id="analysis-and-evaluation"><span class="header-section-number">6.9.1.3</span> Analysis and evaluation</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.9.2" id="internal-audit"><span class="header-section-number">6.9.2</span> Internal audit</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.9.3" id="management-review"><span class="header-section-number">6.9.3</span> Management review</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.9.3.1" id="general-7"><span class="header-section-number">6.9.3.1</span> General</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.9.3.2" id="management-review-inputs"><span class="header-section-number">6.9.3.2</span> Management review inputs</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="6.9.3.3" id="management-review-outputs"><span class="header-section-number">6.9.3.3</span> Management review outputs</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="6.10" id="improvement"><span class="header-section-number">6.10</span> IMPROVEMENT</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.10.1" id="general-8"><span class="header-section-number">6.10.1</span> General</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.10.2" id="nonconformity-and-corrective-action"><span class="header-section-number">6.10.2</span> Nonconformity and corrective action</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="6.10.3" id="continual-improvement"><span class="header-section-number">6.10.3</span> Continual improvement</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h1 data-number="7" id="certification-1"><span class="header-section-number">7</span> CERTIFICATION</h1>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.1" id="planning-process"><span class="header-section-number">7.1</span> PLANNING PROCESS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Hardware Planning Review</caption>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Hardware Planning Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Plan for Hardware Aspects of Certification</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Design Plan</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Validation Plan</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Verification Plan</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Configuration Management Plan</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Process Assurance Plan</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Requirements, Design, HDL Code, Validation &amp; Verification, and Archive Standards</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Tool Qualification Plans</td>
</tr>
<tr class="even">
<td style="text-align: left;">Supplier Management Plan</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.1.1" id="planning-process-objectives"><span class="header-section-number">7.1.1</span> Planning Process Objectives</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.1.2" id="planning-process-activities"><span class="header-section-number">7.1.2</span> Planning Process Activities</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.2" id="hardware-design-process"><span class="header-section-number">7.2</span> HARDWARE DESIGN PROCESS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Hardware Development Review</caption>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Hardware Development Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Hardware Requirements, Design and HDL Code Standards</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Requirements</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Design Data</td>
</tr>
<tr class="even">
<td style="text-align: left;">HDL or Hardware Design Schematics</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Traceability Data</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Review and Analysis Procedures</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Review and Analysis Results</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Life Cycle Environment Configuration Index</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Problem Reports</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Configuration Management Records</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Tool Qualification Data</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.2.1" id="requirements-capture-process"><span class="header-section-number">7.2.1</span> Requirements Capture Process</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.2.2" id="conceptual-design-process"><span class="header-section-number">7.2.2</span> Conceptual Design Process</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.2.3" id="detailed-design-process"><span class="header-section-number">7.2.3</span> Detailed Design Process</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.2.4" id="implementation-process"><span class="header-section-number">7.2.4</span> Implementation Process</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.2.5" id="production-transition"><span class="header-section-number">7.2.5</span> Production Transition</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.2.6" id="acceptance-test"><span class="header-section-number">7.2.6</span> Acceptance Test</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.2.7" id="series-production"><span class="header-section-number">7.2.7</span> Series Production</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.3" id="validation-and-verification-process"><span class="header-section-number">7.3</span> VALIDATION AND VERIFICATION PROCESS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Hardware Verification Review</caption>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Hardware Verification Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Hardware Requirements Data</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Design Representation Data</td>
</tr>
<tr class="odd">
<td style="text-align: left;">HDL or Hardware Design Schematics</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Verification Procedures</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Verification Results</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Life Cycle Environment Configuration Index</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Problem Reports</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Configuration Management Records</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Tool Qualification Data</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.3.1" id="validation-process"><span class="header-section-number">7.3.1</span> Validation Process</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.3.2" id="verification-process"><span class="header-section-number">7.3.2</span> Verification Process</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.3.3" id="validation-and-verification-methods"><span class="header-section-number">7.3.3</span> Validation and Verification Methods</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.4" id="configuration-management-process"><span class="header-section-number">7.4</span> CONFIGURATION MANAGEMENT PROCESS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.4.1" id="configuration-management-objectives"><span class="header-section-number">7.4.1</span> Configuration Management Objectives</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.4.2" id="configuration-management-activities"><span class="header-section-number">7.4.2</span> Configuration Management Activities</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.4.3" id="data-control-categories"><span class="header-section-number">7.4.3</span> Data Control Categories</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.5" id="process-assurance"><span class="header-section-number">7.5</span> PROCESS ASSURANCE</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.5.1" id="process-assurance-objectives"><span class="header-section-number">7.5.1</span> Process Assurance Objectives</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.5.2" id="process-assurance-activities"><span class="header-section-number">7.5.2</span> Process Assurance Activities</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.6" id="certification-liaison-process"><span class="header-section-number">7.6</span> CERTIFICATION LIAISON PROCESS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Final Certification Hardware Review</caption>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Final Certification Hardware Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Hardware Verification Results</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Life Cycle Environment Configuration Index</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Configuration Index</td>
</tr>
<tr class="even">
<td style="text-align: left;">Problem Reports</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Configuration Management Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Accomplishment Summary</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.6.1" id="means-of-compliance-and-planning"><span class="header-section-number">7.6.1</span> Means of Compliance and Planning</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.6.2" id="compliance-substantiation"><span class="header-section-number">7.6.2</span> Compliance Substantiation</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.7" id="hardware-design-lifecycle-data"><span class="header-section-number">7.7</span> HARDWARE DESIGN LIFECYCLE DATA</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.1" id="hardware-plans"><span class="header-section-number">7.7.1</span> Hardware Plans</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.2" id="hardware-design-standards-and-guidance"><span class="header-section-number">7.7.2</span> Hardware Design Standards and Guidance</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.3" id="hardware-design-data"><span class="header-section-number">7.7.3</span> Hardware Design Data</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.4" id="validation-and-verification-data"><span class="header-section-number">7.7.4</span> Validation and Verification Data</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.5" id="hardware-acceptance-test-criteria"><span class="header-section-number">7.7.5</span> Hardware Acceptance Test Criteria</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.6" id="problem-reports"><span class="header-section-number">7.7.6</span> Problem Reports</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.7" id="hardware-configuration-management-records"><span class="header-section-number">7.7.7</span> Hardware Configuration Management Records</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.8" id="hardware-process-assurance-records"><span class="header-section-number">7.7.8</span> Hardware Process Assurance Records</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.7.9" id="hardware-accomplishment-summary"><span class="header-section-number">7.7.9</span> Hardware Accomplishment Summary</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="7.8" id="additional-considerations"><span class="header-section-number">7.8</span> ADDITIONAL CONSIDERATIONS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.8.1" id="use-of-previously-developed-hardware"><span class="header-section-number">7.8.1</span> Use of Previously Developed Hardware</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.8.2" id="commercial-components-usage"><span class="header-section-number">7.8.2</span> Commercial Components Usage</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.8.3" id="product-service-experience"><span class="header-section-number">7.8.3</span> Product Service Experience</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="7.8.4" id="tool-assessment-and-qualification"><span class="header-section-number">7.8.4</span> Tool Assessment and Qualification</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h1 data-number="8" id="hardware-design-lifecycle-data-1"><span class="header-section-number">8</span> HARDWARE DESIGN LIFECYCLE DATA</h1>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.1" id="hardware-plans-1"><span class="header-section-number">8.1</span> HARDWARE PLANS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Hardware Planning Review</caption>
<colgroup>
<col style="width: 100%" />
</colgroup>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Hardware Planning Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Plan for Hardware Aspects of Certification</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Design Plan</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Validation Plan</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Verification Plan</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Configuration Management Plan</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Process Assurance Plan</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Requirements, Design, HDL Code, Validation &amp; Verification, and Archive Standards</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Tool Qualification Plans</td>
</tr>
<tr class="even">
<td style="text-align: left;">Supplier Management Plan</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.1.1" id="plan-for-hardware-aspects-of-certification"><span class="header-section-number">8.1.1</span> Plan for Hardware Aspects of Certification</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.1.2" id="hardware-design-plan"><span class="header-section-number">8.1.2</span> Hardware Design Plan</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.1.3" id="hardware-validation-plan"><span class="header-section-number">8.1.3</span> Hardware Validation Plan</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.1.4" id="hardware-verification-plan"><span class="header-section-number">8.1.4</span> Hardware Verification Plan</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.1.5" id="hardware-configuration-management-plan"><span class="header-section-number">8.1.5</span> Hardware Configuration Management Plan</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.1.6" id="hardware-process-assurance-plan"><span class="header-section-number">8.1.6</span> Hardware Process Assurance Plan</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.2" id="hardware-design-standards-and-guidance-1"><span class="header-section-number">8.2</span> HARDWARE DESIGN STANDARDS AND GUIDANCE</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.2.1" id="requirements-standards"><span class="header-section-number">8.2.1</span> Requirements Standards</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.2.2" id="hardware-design-standards"><span class="header-section-number">8.2.2</span> Hardware Design Standards</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.2.3" id="validation-and-verification-standards"><span class="header-section-number">8.2.3</span> Validation and Verification Standards</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.2.4" id="hardware-archive-standards"><span class="header-section-number">8.2.4</span> Hardware Archive Standards</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.3" id="hardware-design-data-1"><span class="header-section-number">8.3</span> HARDWARE DESIGN DATA</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Hardware Development Review</caption>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Hardware Development Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Hardware Requirements, Design and HDL Code Standards</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Requirements</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Design Data</td>
</tr>
<tr class="even">
<td style="text-align: left;">HDL or Hardware Design Schematics</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Traceability Data</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Review and Analysis Procedures</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Review and Analysis Results</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Life Cycle Environment Configuration Index</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Problem Reports</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Configuration Management Records</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Tool Qualification Data</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.3.1" id="hardware-requirements"><span class="header-section-number">8.3.1</span> Hardware Requirements</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.3.2" id="hardware-design-representation-data"><span class="header-section-number">8.3.2</span> Hardware Design Representation Data</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="8.3.2.1" id="conceptual-design-data"><span class="header-section-number">8.3.2.1</span> Conceptual Design Data</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h4 data-number="8.3.2.2" id="detailed-design-data"><span class="header-section-number">8.3.2.2</span> Detailed Design Data</h4>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="8.3.2.2.1" id="top-level-drawing"><span class="header-section-number">8.3.2.2.1</span> Top-Level Drawing</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="8.3.2.2.2" id="assembly-drawings"><span class="header-section-number">8.3.2.2.2</span> Assembly Drawings</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="8.3.2.2.3" id="installation-control-drawings"><span class="header-section-number">8.3.2.2.3</span> Installation Control Drawings</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h5 data-number="8.3.2.2.4" id="hardwaresoftware-interface-data"><span class="header-section-number">8.3.2.2.4</span> Hardware/Software Interface Data</h5>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.4" id="validation-and-verification-data-1"><span class="header-section-number">8.4</span> VALIDATION AND VERIFICATION DATA</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Hardware Verification Review</caption>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Hardware Verification Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Hardware Requirements Data</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Design Representation Data</td>
</tr>
<tr class="odd">
<td style="text-align: left;">HDL or Hardware Design Schematics</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Verification Procedures</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Verification Results</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Life Cycle Environment Configuration Index</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Problem Reports</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Configuration Management Records</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Tool Qualification Data</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.4.1" id="traceability-data"><span class="header-section-number">8.4.1</span> Traceability Data</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.4.2" id="review-and-analysis-procedures"><span class="header-section-number">8.4.2</span> Review and Analysis Procedures</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.4.3" id="review-and-analysis-results"><span class="header-section-number">8.4.3</span> Review and Analysis Results</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.4.4" id="test-procedures"><span class="header-section-number">8.4.4</span> Test Procedures</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h3 data-number="8.4.5" id="test-results"><span class="header-section-number">8.4.5</span> Test Results</h3>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.5" id="hardware-acceptance-test-criteria-1"><span class="header-section-number">8.5</span> HARDWARE ACCEPTANCE TEST CRITERIA</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.6" id="problem-reports-1"><span class="header-section-number">8.6</span> PROBLEM REPORTS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.7" id="hardware-configuration-management-records-1"><span class="header-section-number">8.7</span> HARDWARE CONFIGURATION MANAGEMENT RECORDS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.8" id="hardware-process-assurance-records-1"><span class="header-section-number">8.8</span> HARDWARE PROCESS ASSURANCE RECORDS</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<h2 data-number="8.9" id="hardware-accomplishment-summary-1"><span class="header-section-number">8.9</span> HARDWARE ACCOMPLISHMENT SUMMARY</h2>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
<table>
<caption>Data Required for the Final Certification Hardware Review</caption>
<thead>
<tr class="header">
<th style="text-align: left;">Data Required for the Final Certification Hardware Review</th>
</tr>
</thead>
<tbody>
<tr class="odd">
<td style="text-align: left;">Hardware Verification Results</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Life Cycle Environment Configuration Index</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Configuration Index</td>
</tr>
<tr class="even">
<td style="text-align: left;">Problem Reports</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Configuration Management Records</td>
</tr>
<tr class="even">
<td style="text-align: left;">Hardware Process Assurance Records</td>
</tr>
<tr class="odd">
<td style="text-align: left;">Hardware Accomplishment Summary</td>
</tr>
</tbody>
</table>
<p>.. . .. .. . .. ..  . ..  .. .. .. . ..   .  . ..  .. . . .. .. . . .. . .  .. .  ..   . ..  .  . . .. ..  . .  .  .. . . .. .  .  . .. .. . . .. ..  ..  .. .. .. . . .  .. ..  .. .. .. .. . .   .. ..</p>
</body>
</html>
