#Fri Oct 06 00:08:48 MDT 2017
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.text=MCB_DDR2_S0_AXI_BASEADDR
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:Heap-size=1024
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:Heap=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:Stack-size=4096
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.sbss2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.sdata2=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.sdata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.sbss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.data=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.rodata=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:Stack=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
eclipse.preferences.version=1
com.xilinx.sdk.linkgen.prefs.space_invaders_1\:.bss=microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl
