package chipyard.fpga.zcu102

import chisel3._
import chisel3.util._

import freechips.rocketchip.diplomacy.{LazyModule, LazyRawModuleImp, BundleBridgeSource}
import org.chipsalliance.cde.config.{Parameters}
import freechips.rocketchip.tilelink._
import freechips.rocketchip.diplomacy.{IdRange, TransferSizes}
import freechips.rocketchip.subsystem.{SystemBusKey}
import freechips.rocketchip.prci._
import sifive.fpgashells.shell.xilinx._
import sifive.fpgashells.ip.xilinx.{IBUF, PowerOnResetFPGAOnly}
import sifive.fpgashells.shell._
import sifive.fpgashells.clocks._

import sifive.blocks.devices.uart.{PeripheryUARTKey, UARTPortIO}
import sifive.blocks.devices.spi.{PeripherySPIKey, SPIPortIO}

import chipyard._
import chipyard.harness._

class ZCU102FPGATestHarness(override implicit val p: Parameters) extends ZCU102ShellBasicOverlays {

  def dp = designParameters

  val pmod_is_sdio  = p(ZCU102ShellPMOD) == "SDIO"
  val jtag_location = Some(if (pmod_is_sdio) "FMC_J5" else "PMOD_J55")

  // // Order matters; ddr depends on sys_clock
  val uart      = Overlay(UARTOverlayKey, new UARTZCU102ShellPlacer(this, UARTShellInput()))
  val sdio      = if (pmod_is_sdio) Some(Overlay(SPIOverlayKey, new SDIOZCU102ShellPlacer(this, SPIShellInput()))) else None
  val jtag      = Overlay(JTAGDebugOverlayKey, new JTAGDebugZCU102ShellPlacer(this, JTAGDebugShellInput(location = jtag_location)))
  val cjtag     = Overlay(cJTAGDebugOverlayKey, new cJTAGDebugZCU102ShellPlacer(this, cJTAGDebugShellInput()))
  val jtagBScan = Overlay(JTAGDebugBScanOverlayKey, new JTAGDebugBScanZCU102ShellPlacer(this, JTAGDebugBScanShellInput()))
  val fmc       = Overlay(PCIeOverlayKey, new PCIeZCU102FMCShellPlacer(this, PCIeShellInput()))
  //val edge      = Overlay(PCIeOverlayKey, new PCIeZCU102EdgeShellPlacer(this, PCIeShellInput()))
  val sys_clock2 = Overlay(ClockInputOverlayKey, new SysClock2ZCU102ShellPlacer(this, ClockInputShellInput()))
  val ddr2       = Overlay(DDROverlayKey, new DDR2ZCU102ShellPlacer(this, DDRShellInput()))


 // DOC include start: ClockOverlay
  // place all clocks in the shell
  require(dp(ClockInputOverlayKey).size >= 1)
  val sysClkNode = dp(ClockInputOverlayKey)(0).place(ClockInputDesignInput()).overlayOutput.node

  /*** Connect/Generate clocks ***/

  // connect to the PLL that will generate multiple clocks
  val harnessSysPLL = dp(PLLFactoryKey)()
  harnessSysPLL := sysClkNode

  // create and connect to the dutClock
  val dutFreqMHz = (dp(SystemBusKey).dtsFrequency.get / (1000 * 1000)).toInt
  val dutClock = ClockSinkNode(freqMHz = dutFreqMHz)
  println(s"ZCU102 FPGA Base Clock Freq: ${dutFreqMHz} MHz")
  val dutWrangler = LazyModule(new ResetWrangler)
  val dutGroup = ClockGroup()
  dutClock := dutWrangler.node := dutGroup := harnessSysPLL
 // DOC include end: ClockOverlay

  /*** UART ***/

 // DOC include start: UartOverlay
  // 1st UART goes to the ZCU102 dedicated UART

  val io_uart_bb = BundleBridgeSource(() => (new UARTPortIO(dp(PeripheryUARTKey).head)))
  dp(UARTOverlayKey).head.place(UARTDesignInput(io_uart_bb))
 // DOC include end: UartOverlay

  /*** SPI ***/

  // 1st SPI goes to the ZCU102 SDIO port

  val io_spi_bb = BundleBridgeSource(() => (new SPIPortIO(dp(PeripherySPIKey).head)))
  dp(SPIOverlayKey).head.place(SPIDesignInput(dp(PeripherySPIKey).head, io_spi_bb))

  /*** DDR ***/

  val ddrNode = dp(DDROverlayKey).head.place(DDRDesignInput(dp(ExtTLMem).get.master.base, dutWrangler.node, harnessSysPLL)).overlayOutput.ddr

  // connect 1 mem. channel to the FPGA DDR
  val ddrClient = TLClientNode(Seq(TLMasterPortParameters.v1(Seq(TLMasterParameters.v1(
    name = "chip_ddr",
    sourceId = IdRange(0, 1 << dp(ExtTLMem).get.master.idBits)
  )))))
  ddrNode := TLWidthWidget(dp(ExtTLMem).get.master.beatBytes) := ddrClient

  // val ledOverlays = dp(LEDOverlayKey).map(_.place(LEDDesignInput()))
  // val all_leds = ledOverlays.map(_.overlayOutput.led)
  // val status_leds = all_leds.take(3)
  // val reset_led  = all_leds(4)
  // val other_leds = all_leds.drop(4)
  /*** JTAG ***/
  val jtagPlacedOverlay = dp(JTAGDebugOverlayKey).head.place(JTAGDebugDesignInput())
  // module implementation
  override lazy val module = new ZCU102FPGATestHarnessImp(this)
}

class ZCU102FPGATestHarnessImp(_outer: ZCU102FPGATestHarness) extends LazyRawModuleImp(_outer) with HasHarnessInstantiators {
  override def provideImplicitClockToLazyChildren = true
  val zcu102Outer = _outer

  val reset = IO(Input(Bool())).suggestName("reset")
  _outer.xdc.addPackagePin(reset, "AM13")
  _outer.xdc.addIOStandard(reset, "LVCMOS33")

  val resetIBUF = Module(new IBUF)
  resetIBUF.io.I := reset

  val sysclk: Clock = _outer.sysClkNode.out.head._1.clock

  val powerOnReset: Bool = PowerOnResetFPGAOnly(sysclk)
  _outer.sdc.addAsyncPath(Seq(powerOnReset))

  val ereset: Bool = _outer.chiplink.get() match {
    case Some(x: ChipLinkZCU102PlacedOverlay) => !x.ereset_n
    case _ => false.B
  }

  _outer.pllReset := (resetIBUF.io.O || powerOnReset || ereset)

  // reset setup
  val hReset = Wire(Reset())
  hReset := _outer.dutClock.in.head._1.reset



  val sys_clk_mhz = _outer.sysClkNode.out.head._1.clock
  val clk_50mhz = _outer.dutClock.in.head._1.clock
  val clk_300mhz = _outer.sysClkNode.out.head._2.clock //What is this?

  // Blink the status LEDs for sanity
  // withClockAndReset(sys_clk_mhz, _outer.pllReset) {
  //   val period = (BigInt(100) << 20) / _outer.status_leds.size
  //   val counter = RegInit(0.U(log2Ceil(period).W))
  //   val on = RegInit(0.U(log2Ceil(_outer.status_leds.size).W))
  //   _outer.status_leds.zipWithIndex.map { case (o,s) => o := on === s.U }
  //   counter := Mux(counter === (period-1).U, 0.U, counter + 1.U)
  //   when (counter === 0.U) {
  //     on := Mux(on === (_outer.status_leds.size-1).U, 0.U, on + 1.U)
  //   }
  // }

  // withClockAndReset(clk_50mhz, _outer.pllReset) {
  //   val period = (BigInt(100) << 20) / (_outer.other_leds.size - 1)
  //   val counter = RegInit(0.U(log2Ceil(period).W))
  //   val on = RegInit(0.U(log2Ceil(_outer.other_leds.size).W))
  //   _outer.other_leds.zipWithIndex.map { case (o,s) => o := on === s.U }
  //   counter := Mux(counter === (period-1).U, 0.U, counter + 1.U)
  //   when (counter === 0.U) {
  //     on := Mux(on === (_outer.other_leds.size-1).U, 0.U, on + 1.U)
  //   }
  // }

  // _outer.reset_led := _outer.pllReset
  def referenceClockFreqMHz = _outer.dutFreqMHz
  def referenceClock = _outer.dutClock.in.head._1.clock
  def referenceReset = hReset
  def success = { require(false, "Unused"); false.B }

  childClock := referenceClock
  childReset := referenceReset

  instantiateChipTops()
}
