
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003328                       # Number of seconds simulated
sim_ticks                                  3327783432                       # Number of ticks simulated
final_tick                               574858821108                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  62580                       # Simulator instruction rate (inst/s)
host_op_rate                                    82119                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  98871                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897608                       # Number of bytes of host memory used
host_seconds                                 33657.69                       # Real time elapsed on the host
sim_insts                                  2106282224                       # Number of instructions simulated
sim_ops                                    2763928020                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       167552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       177536                       # Number of bytes read from this memory
system.physmem.bytes_read::total               355712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10624                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        82048                       # Number of bytes written to this memory
system.physmem.bytes_written::total             82048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1309                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1387                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2779                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             641                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  641                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1538562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50349430                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1653954                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53349626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               106891571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1538562                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1653954                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3192515                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24655451                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24655451                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24655451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1538562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50349430                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1653954                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53349626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              131547022                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 7980297                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2852380                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2486824                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       188730                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1431793                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1381749                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199671                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5689                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3492928                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15844363                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2852380                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1581420                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3354094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         872521                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        330640                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1717407                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90528                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7860301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.322037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.293682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4506207     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600422      7.64%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293760      3.74%     68.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221960      2.82%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180652      2.30%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159449      2.03%     75.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54613      0.69%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195350      2.49%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1647888     20.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7860301                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357428                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.985435                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3616312                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       307529                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3240379                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16278                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        679802                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312626                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2858                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17700309                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4449                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        679802                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3767039                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128422                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        39597                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3104522                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       140912                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17142364                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70831                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57260                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22708373                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78046767                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78046767                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903412                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7804925                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2144                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1145                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           361974                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2617807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7561                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       199668                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16120100                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2147                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13757443                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17861                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4633799                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12596094                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7860301                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.750244                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.858887                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2805692     35.69%     35.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1672816     21.28%     56.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       850538     10.82%     67.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       999245     12.71%     80.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       742436      9.45%     89.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476039      6.06%     96.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205759      2.62%     98.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60885      0.77%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46891      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7860301                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58879     73.37%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12330     15.36%     88.73% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9043     11.27%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10797750     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109539      0.80%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2355648     17.12%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       493510      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13757443                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.723926                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80252                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35473295                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20756157                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13276702                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13837695                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22532                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       729728                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155194                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        679802                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          70834                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6770                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16122248                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62906                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2617807                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594952                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1133                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3894                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95439                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111361                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206800                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13457091                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2254476                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       300347                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2735151                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2015951                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            480675                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.686289                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13301811                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13276702                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7992477                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19688876                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.663685                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405939                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370183                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4752162                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2037                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       186966                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7180499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.583481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.293006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3345544     46.59%     46.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531580     21.33%     67.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837087     11.66%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       306113      4.26%     83.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261864      3.65%     87.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116382      1.62%     89.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280742      3.91%     93.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77224      1.08%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423963      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7180499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370183                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888072                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928957                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423963                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22878777                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32925370                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 119996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370183                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.798030                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.798030                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.253086                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.253086                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62306450                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17428024                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18268813                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2034                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 7980297                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2931532                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2379703                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200108                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1203562                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1148972                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          311600                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8650                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3066864                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16155636                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2931532                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1460572                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3409065                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1051629                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        526725                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1509113                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        91626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7849627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.328796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4440562     56.57%     56.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          213733      2.72%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242561      3.09%     62.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          442315      5.63%     68.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198584      2.53%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          306431      3.90%     74.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          168123      2.14%     76.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          141419      1.80%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1695899     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7849627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367346                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.024440                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3237173                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       481856                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3252760                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32802                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        845031                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       496959                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2974                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19225207                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4572                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        845031                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3413869                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         123535                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       116094                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3104894                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       246199                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18470829                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3417                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132392                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        72061                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          596                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25873816                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86041672                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86041672                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15897009                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9976788                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3853                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2310                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           632402                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1724339                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       879501                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11998                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       265325                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17349780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3842                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13959576                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27581                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5864532                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17583042                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          700                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7849627                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.778374                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.924385                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2742729     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1668990     21.26%     56.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1127856     14.37%     70.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       788571     10.05%     80.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       661578      8.43%     89.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       356027      4.54%     93.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       353708      4.51%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        80878      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69290      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7849627                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         101130     76.26%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14709     11.09%     87.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16771     12.65%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11639545     83.38%     83.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       197126      1.41%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1538      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1388950      9.95%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       732417      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13959576                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.749255                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             132614                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009500                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35928974                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23218301                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13555265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14092190                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26721                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       675719                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          212                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222473                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        845031                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50427                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7883                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17353622                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        60384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1724339                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       879501                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2275                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          5679                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115183                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233147                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13695049                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1296140                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       264527                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1999055                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1939585                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            702915                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716108                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13565581                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13555265                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8874429                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24911674                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.698592                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356236                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9317711                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11444128                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5909501                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3142                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202607                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7004595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.633803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.163763                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2757398     39.37%     39.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1910768     27.28%     66.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       784566     11.20%     77.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       390644      5.58%     83.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       399096      5.70%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       156391      2.23%     91.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       171769      2.45%     93.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88361      1.26%     95.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       345602      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7004595                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9317711                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11444128                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1705645                       # Number of memory references committed
system.switch_cpus1.commit.loads              1048617                       # Number of loads committed
system.switch_cpus1.commit.membars               1562                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1645479                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10310115                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232850                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       345602                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24012466                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35553119                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 130670                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9317711                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11444128                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9317711                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.856465                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.856465                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.167590                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.167590                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61559779                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18739753                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17790066                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3136                       # number of misc regfile writes
system.l2.replacements                           2779                       # number of replacements
system.l2.tagsinuse                      32765.582434                       # Cycle average of tags in use
system.l2.total_refs                           762260                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35542                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.446739                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1607.095342                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.176992                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    692.841953                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     36.229464                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    682.037424                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          17222.091372                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          12488.109886                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.049045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001135                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.021144                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.020814                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.525577                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.381107                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999926                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4094                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         5546                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9647                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3354                       # number of Writeback hits
system.l2.Writeback_hits::total                  3354                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    81                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4118                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         5603                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9728                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4118                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         5603                       # number of overall hits
system.l2.overall_hits::total                    9728                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1309                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1387                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2779                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1309                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1387                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2779                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1309                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1387                       # number of overall misses
system.l2.overall_misses::total                  2779                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2065716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     80053682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2097832                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     81818520                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       166035750                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2065716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     80053682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2097832                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     81818520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        166035750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2065716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     80053682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2097832                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     81818520                       # number of overall miss cycles
system.l2.overall_miss_latency::total       166035750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5403                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6933                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               12426                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3354                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3354                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                81                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5427                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12507                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5427                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12507                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.242273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.200058                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.223644                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.241201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.198426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.222196                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.241201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.198426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.222196                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 51642.900000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61156.365164                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48786.790698                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 58989.560202                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59746.581504                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 51642.900000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61156.365164                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48786.790698                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 58989.560202                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59746.581504                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 51642.900000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61156.365164                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48786.790698                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 58989.560202                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59746.581504                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  641                       # number of writebacks
system.l2.writebacks::total                       641                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1309                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1387                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2779                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1387                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2779                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1387                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2779                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1836348                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     72474655                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1851373                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     73791625                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    149954001                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1836348                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     72474655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1851373                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     73791625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    149954001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1836348                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     72474655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1851373                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     73791625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    149954001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.242273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.200058                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.223644                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.241201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.198426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222196                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.241201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.198426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222196                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45908.700000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55366.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43055.186047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53202.325162                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 53959.698093                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45908.700000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55366.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43055.186047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 53202.325162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53959.698093                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45908.700000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55366.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43055.186047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 53202.325162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53959.698093                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               555.303156                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001749871                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   561                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1785650.393939                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.060884                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242271                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064200                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.889909                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1717350                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1717350                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1717350                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1717350                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1717350                       # number of overall hits
system.cpu0.icache.overall_hits::total        1717350                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3103872                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3103872                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3103872                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3103872                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3103872                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3103872                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1717407                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1717407                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1717407                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1717407                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1717407                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1717407                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 54453.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 54453.894737                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 54453.894737                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 54453.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 54453.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 54453.894737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2401727                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2401727                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2401727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2401727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2401727                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2401727                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 55854.116279                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 55854.116279                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 55854.116279                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 55854.116279                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 55854.116279                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 55854.116279                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5427                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223248742                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5683                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39283.607602                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.062001                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.937999                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785398                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214602                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2054298                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2054298                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1112                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1017                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1017                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2491882                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2491882                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2491882                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2491882                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16056                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16056                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16128                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16128                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16128                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16128                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    673211994                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    673211994                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2330968                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2330968                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    675542962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    675542962                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    675542962                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    675542962                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2070354                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2070354                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1112                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1017                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2508010                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2508010                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2508010                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2508010                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007755                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007755                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006431                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006431                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006431                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006431                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41928.998132                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41928.998132                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 32374.555556                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 32374.555556                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41886.344370                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41886.344370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41886.344370                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41886.344370                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1280                       # number of writebacks
system.cpu0.dcache.writebacks::total             1280                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10653                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10653                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10701                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10701                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10701                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10701                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5403                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5403                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5427                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5427                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    115045120                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    115045120                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       531406                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       531406                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    115576526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    115576526                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    115576526                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    115576526                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002610                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002164                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002164                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21292.822506                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21292.822506                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22141.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22141.916667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21296.577483                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21296.577483                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21296.577483                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21296.577483                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.907967                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088482400                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097268.593449                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.907967                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063955                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.820365                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1509049                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1509049                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1509049                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1509049                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1509049                       # number of overall hits
system.cpu1.icache.overall_hits::total        1509049                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           64                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           64                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           64                       # number of overall misses
system.cpu1.icache.overall_misses::total           64                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3098561                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3098561                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3098561                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3098561                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3098561                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3098561                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1509113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1509113                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1509113                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1509113                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1509113                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1509113                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 48415.015625                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48415.015625                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 48415.015625                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48415.015625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 48415.015625                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48415.015625                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2453583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2453583                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2453583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2453583                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2453583                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2453583                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52203.893617                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52203.893617                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52203.893617                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52203.893617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52203.893617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52203.893617                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6990                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177677960                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7246                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24520.833563                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.021961                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.978039                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886805                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113195                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1010808                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1010808                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       653605                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        653605                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2214                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2214                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1568                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1568                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1664413                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1664413                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1664413                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1664413                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13462                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13462                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          221                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13683                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13683                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13683                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13683                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    413832007                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    413832007                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      9897852                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      9897852                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    423729859                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    423729859                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    423729859                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    423729859                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1024270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1024270                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       653826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       653826                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2214                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1568                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1678096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1678096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1678096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1678096                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013143                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013143                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000338                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000338                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008154                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008154                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008154                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008154                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 30740.752266                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 30740.752266                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44786.660633                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44786.660633                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 30967.613754                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 30967.613754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 30967.613754                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 30967.613754                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2074                       # number of writebacks
system.cpu1.dcache.writebacks::total             2074                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6529                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6529                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          164                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6693                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6693                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6693                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6693                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6933                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6990                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6990                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    134588275                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    134588275                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1837730                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1837730                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    136426005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    136426005                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    136426005                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    136426005                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004165                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004165                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004165                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004165                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19412.703736                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19412.703736                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 32240.877193                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32240.877193                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19517.311159                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19517.311159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19517.311159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19517.311159                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
