<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="511" />
   <irq preferredWidth="34" />
   <name preferredWidth="648" />
   <description preferredWidth="470" />
   <inputclock preferredWidth="176" />
   <export preferredWidth="322" />
   <baseaddress preferredWidth="233" />
   <endaddress preferredWidth="358" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals,Library/Processors and Peripherals/Peripherals,Project,Library" />
 <window width="3840" height="2060" x="0" y="0" />
 <hdlexample language="VERILOG" />
</preferences>
