[{"DBLP title": "ILP-based modulo scheduling for high-level synthesis.", "DBLP authors": ["Julian Oppermann", "Andreas Koch", "Melanie Reuter-Oppermann", "Oliver Sinnen"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968512", "OA papers": [{"PaperId": "https://openalex.org/W2530146034", "PaperTitle": "ILP-based modulo scheduling for high-level synthesis", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Technical University of Darmstadt": 2.0, "Karlsruhe Institute of Technology": 1.0, "University of Auckland": 1.0}, "Authors": ["Julian Oppermann", "Andreas Koch", "Melanie Reuter-Oppermann", "Oliver Sinnen"]}]}, {"DBLP title": "Enabling OpenVX support in mW-scale parallel accelerators.", "DBLP authors": ["Giuseppe Tagliavini", "Germain Haugou", "Andrea Marongiu", "Luca Benini"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968518", "OA papers": [{"PaperId": "https://openalex.org/W2530752533", "PaperTitle": "Enabling OpenVX support in mW-scale parallel accelerators", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bologna": 2.0, "ETH Zurich": 2.0}, "Authors": ["Giuseppe Tagliavini", "Germain Haugou", "Andrea Marongiu", "Luca Benini"]}]}, {"DBLP title": "Handling large data sets for high-performance embedded applications in heterogeneous systems-on-chip.", "DBLP authors": ["Paolo Mantovani", "Emilio G. Cota", "Christian Pilato", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968509", "OA papers": [{"PaperId": "https://openalex.org/W2530616559", "PaperTitle": "Handling large data sets for high-performance embedded applications in heterogeneous systems-on-chip", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Columbia University": 5.0}, "Authors": ["Paolo Mantovani", "Emilio G. Cota", "Christian Pilato", "Giuseppe Di Guglielmo", "Luca P. Carloni"]}]}, {"DBLP title": "Runtime management of adaptive MPSoCs for graceful degradation.", "DBLP authors": ["Stavros Tzilis", "Ioannis Sourdis", "Vasileios Vasilikos", "Dimitrios Rodopoulos", "Dimitrios Soudris"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968517", "OA papers": [{"PaperId": "https://openalex.org/W2531587761", "PaperTitle": "Runtime management of adaptive MPSoCs for graceful degradation", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chalmers University of Technology": 2.0, "Kenotom P.C., Greece": 1.0, "MicroLab-ECE-NTUA, Greece": 2.0}, "Authors": ["Stavros Tzilis", "Ioannis Sourdis", "Vasileios Vasilikos", "Dimitrios Rodopoulos", "Dimitrios Soudris"]}]}, {"DBLP title": "Towards the design of fault-tolerant mixed-criticality systems on multicores.", "DBLP authors": ["Luyuan Zeng", "Pengcheng Huang", "Lothar Thiele"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968515", "OA papers": [{"PaperId": "https://openalex.org/W2530955710", "PaperTitle": "Towards the design of fault-tolerant mixed-criticality systems on multicores", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"ETH Zurich": 3.0}, "Authors": ["Luyuan Zeng", "Pengcheng Huang", "Lothar Thiele"]}]}, {"DBLP title": "COMET: communication-optimised multi-threaded error-detection technique.", "DBLP authors": ["Konstantina Mitropoulou", "Vasileios Porpodas", "Timothy M. Jones"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968508", "OA papers": [{"PaperId": "https://openalex.org/W2531690092", "PaperTitle": "COMET", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of Cambridge": 2.0, "Intel (United Kingdom)": 1.0}, "Authors": ["Konstantina Mitropoulou", "Vasileios Porpodas", "Timothy W. Jones"]}]}, {"DBLP title": "Neural network transformation under hardware constraints.", "DBLP authors": ["Youhui Zhang", "Yu Ji", "Wenguang Chen", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2981122", "OA papers": [{"PaperId": "https://openalex.org/W2530992305", "PaperTitle": "Neural network transformation under hardware constraints", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Tsinghua University": 3.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Youhui Zhang", "Yu Ji", "Wenguang Chen", "Yuan Xie"]}]}, {"DBLP title": "A real-time digital-microfluidic platform for epigenetics.", "DBLP authors": ["Mohamed Ibrahim", "Craig Boswell", "Krishnendu Chakrabarty", "Kristin Scott", "Miroslav Pajic"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968516", "OA papers": [{"PaperId": "https://openalex.org/W2531523738", "PaperTitle": "A real-time digital-microfluidic platform for epigenetics", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Duke University": 5.0}, "Authors": ["Ikhlas A. Khan", "Craig Boswell", "Krishnendu Chakrabarty", "Kristin Scott", "Miroslav Pajic"]}]}, {"DBLP title": "LOCUS: low-power customizable many-core architecture for wearables.", "DBLP authors": ["Cheng Tan", "Aditi Kulkarni Mohite", "Vanchinathan Venkataramani", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968506", "OA papers": [{"PaperId": "https://openalex.org/W2530279942", "PaperTitle": "LOCUS", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National University of Singapore": 5.0, "Massachusetts Institute of Technology": 1.0}, "Authors": ["Cheng Ling Tan", "Aditi Kulkarni", "Vanchinathan Venkataramani", "Manupa Karunaratne", "Tulika Mitra", "Li-Shiuan Peh"]}]}, {"DBLP title": "D-PUF: an intrinsically reconfigurable DRAM PUF for device authentication in embedded systems.", "DBLP authors": ["Soubhagya Sutar", "Arnab Raha", "Vijay Raghunathan"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968519", "OA papers": [{"PaperId": "https://openalex.org/W2530364902", "PaperTitle": "D-PUF", "Year": 2016, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Purdue University System": 3.0}, "Authors": ["Soubhagya Sutar", "Arnab Raha", "Vijay Raghunathan"]}]}, {"DBLP title": "Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms.", "DBLP authors": ["Wonje Choi", "Karthi Duraisamy", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968510", "OA papers": [{"PaperId": "https://openalex.org/W2531751603", "PaperTitle": "Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Washington State University": 4.0, "Carnegie Mellon University": 3.0}, "Authors": ["Wonje Choi", "Karthi Duraisamy", "Ryan Gary Kim", "Janardhan Rao Doppa", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"]}]}, {"DBLP title": "CaffePresso: an optimized library for deep learning on embedded accelerator-based platforms.", "DBLP authors": ["Gopalakrishna Hegde", "Siddhartha", "Nachiappan Ramasamy", "Nachiket Kapre"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968511", "OA papers": [{"PaperId": "https://openalex.org/W2511309458", "PaperTitle": "CaffePresso", "Year": 2016, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Gopalakrishna Hegde", "Siddhartha", "Nachiappan Ramasamy", "Nachiket Kapre"]}]}, {"DBLP title": "Matrix multiplication beyond auto-tuning: rewrite-based GPU code generation.", "DBLP authors": ["Michel Steuwer", "Toomas Remmelg", "Christophe Dubach"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968521", "OA papers": [{"PaperId": "https://openalex.org/W2484342675", "PaperTitle": "Matrix multiplication beyond auto-tuning", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"University of Edinburgh": 3.0}, "Authors": ["Michel Steuwer", "Toomas Remmelg", "Christophe Dubach"]}]}, {"DBLP title": "Speculative disassembly of binary code.", "DBLP authors": ["M. Ammar Ben Khadra", "Dominik Stoffel", "Wolfgang Kunz"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968505", "OA papers": [{"PaperId": "https://openalex.org/W2531090983", "PaperTitle": "Speculative disassembly of binary code", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Kaiserslautern": 3.0}, "Authors": ["M. Ammar Ben Khadra", "Dominik Stoffel", "Wolfgang G. Kunz"]}]}, {"DBLP title": "A jump-target identification method for multi-architecture static binary translation.", "DBLP authors": ["Alessandro Di Federico", "Giovanni Agosta"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968514", "OA papers": [{"PaperId": "https://openalex.org/W2530629736", "PaperTitle": "A jump-target identification method for multi-architecture static binary translation", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Politecnico di Milano": 2.0}, "Authors": ["Alessandro Federico", "Giovanni Agosta"]}]}, {"DBLP title": "On-the-fly load data value tracing in multicores.", "DBLP authors": ["Mounika Ponugoti", "Amrish K. Tewar", "Aleksandar Milenkovic"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968507", "OA papers": [{"PaperId": "https://openalex.org/W2531892562", "PaperTitle": "On-the-fly load data value tracing in multicores", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Alabama in Huntsville": 3.0}, "Authors": ["Mounika Ponugoti", "Amrish K. Tewar", "Aleksandar Milenkovic"]}]}, {"DBLP title": "Redesigning a tagless access buffer to require minimal ISA changes.", "DBLP authors": ["Carlos Sanchez", "Peter Gavin", "Daniel Moreau", "Magnus Sj\u00e4lander", "David B. Whalley", "Per Larsson-Edefors", "Sally A. McKee"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968504", "OA papers": [{"PaperId": "https://openalex.org/W2518153188", "PaperTitle": "Redesigning a tagless access buffer to require minimal ISA changes", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Florida State University": 3.0, "Chalmers University of Technology": 3.0, "Uppsala University": 1.0}, "Authors": ["Carlos Sanchez", "Peter Gavin", "Daniel Moreau", "Magnus Sj\u00e4lander", "David Whalley", "Per Larsson-Edefors", "Sally A. McKee"]}]}, {"DBLP title": "Thrifty-malloc: A HW/SW codesign for the dynamic management of hardware transactional memory in embedded multicore systems.", "DBLP authors": ["Thomas Carle", "Dimitra Papagiannopoulou", "Tali Moreshet", "Andrea Marongiu", "Maurice Herlihy", "R. Iris Bahar"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968513", "OA papers": [{"PaperId": "https://openalex.org/W2531465744", "PaperTitle": "Thrifty-malloc", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Universit\u00e9 de Toulouse": 1.0, "Brown University": 1.5, "Providence College": 1.5, "Boston University": 1.0, "University of Bologna": 1.0}, "Authors": ["Thomas Carle", "Dimitra Papagiannopoulou", "Tali Moreshet", "Andrea Marongiu", "Maurice Herlihy", "R. Iris Bahar"]}]}, {"DBLP title": "FastCollect: offloading generational garbage collection to integrated GPUs.", "DBLP authors": ["Abhinav", "Rupesh Nasre"], "year": 2016, "doi": "https://doi.org/10.1145/2968455.2968520", "OA papers": [{"PaperId": "https://openalex.org/W2524704602", "PaperTitle": "FastCollect", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology BHU": 1.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Abhinav", "Rupesh Nasre"]}]}]