# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../mini_alu.srcs/sources_1/new/generic_adder.vhd" \
"../../../../mini_alu.srcs/sources_1/new/mini_alu.vhd" \
"../../../../mini_alu.srcs/sim_1/new/mini_alu_testbench.vhd" \

# Do not sort compile order
nosort
