set ::env(PROJECT_NAME) lcd162b_behavior
set ::env(DESIGN_TOP) lcd162b
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/lcd162b_behavior/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/lcd162b_behavior/rtl/lcd162b.vhd
set ::env(CLOCK_COUNT) 0
set ::env(DOMAIN) OpenCores_designs
