
xmas_crossing_freertos.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000705c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a4  080071ec  080071ec  000171ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007390  08007390  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08007390  08007390  00017390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007398  08007398  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007398  08007398  00017398  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800739c  0800739c  0001739c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080073a0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001a914  20000014  080073b4  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001a928  080073b4  0002a928  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018a22  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003378  00000000  00000000  00038a66  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001390  00000000  00000000  0003bde0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011d8  00000000  00000000  0003d170  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000242fd  00000000  00000000  0003e348  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00014a1f  00000000  00000000  00062645  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d64f2  00000000  00000000  00077064  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014d556  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005094  00000000  00000000  0014d5d4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000014 	.word	0x20000014
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080071d4 	.word	0x080071d4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000018 	.word	0x20000018
 80001cc:	080071d4 	.word	0x080071d4

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 80001de:	f100 0618 	add.w	r6, r0, #24
 80001e2:	6930      	ldr	r0, [r6, #16]
 80001e4:	68f7      	ldr	r7, [r6, #12]
 80001e6:	6875      	ldr	r5, [r6, #4]
 80001e8:	4287      	cmp	r7, r0
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
 80001ec:	68b3      	ldr	r3, [r6, #8]
 80001ee:	1bdc      	subs	r4, r3, r7
 80001f0:	1e63      	subs	r3, r4, #1
 80001f2:	4293      	cmp	r3, r2
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
 80001f6:	197d      	adds	r5, r7, r5
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
 8000204:	3a01      	subs	r2, #1
 8000206:	d005      	beq.n	8000214 <_CSDone>
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
 8000210:	3a01      	subs	r2, #1
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
 8000214:	f3bf 8f5f 	dmb	sy
 8000218:	60f0      	str	r0, [r6, #12]
 800021a:	2001      	movs	r0, #1
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
 8000220:	18c0      	adds	r0, r0, r3
 8000222:	4290      	cmp	r0, r2
 8000224:	d319      	bcc.n	800025a <_Case3>
 8000226:	1978      	adds	r0, r7, r5
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
 8000232:	3c01      	subs	r4, #1
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
 8000236:	1c14      	adds	r4, r2, #0
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
 8000246:	f3bf 8f5f 	dmb	sy
 800024a:	60f4      	str	r4, [r6, #12]
 800024c:	2001      	movs	r0, #1
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
 8000252:	1bc0      	subs	r0, r0, r7
 8000254:	3801      	subs	r0, #1
 8000256:	4290      	cmp	r0, r2
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
 800025a:	2000      	movs	r0, #0
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
 800025e:	4770      	bx	lr
 8000260:	2001a880 	.word	0x2001a880

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b972 	b.w	8000560 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9e08      	ldr	r6, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	4688      	mov	r8, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d14b      	bne.n	800033a <__udivmoddi4+0xa6>
 80002a2:	428a      	cmp	r2, r1
 80002a4:	4615      	mov	r5, r2
 80002a6:	d967      	bls.n	8000378 <__udivmoddi4+0xe4>
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0720 	rsb	r7, r2, #32
 80002b2:	fa01 f302 	lsl.w	r3, r1, r2
 80002b6:	fa20 f707 	lsr.w	r7, r0, r7
 80002ba:	4095      	lsls	r5, r2
 80002bc:	ea47 0803 	orr.w	r8, r7, r3
 80002c0:	4094      	lsls	r4, r2
 80002c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fbb8 f7fe 	udiv	r7, r8, lr
 80002cc:	fa1f fc85 	uxth.w	ip, r5
 80002d0:	fb0e 8817 	mls	r8, lr, r7, r8
 80002d4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002d8:	fb07 f10c 	mul.w	r1, r7, ip
 80002dc:	4299      	cmp	r1, r3
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x60>
 80002e0:	18eb      	adds	r3, r5, r3
 80002e2:	f107 30ff 	add.w	r0, r7, #4294967295
 80002e6:	f080 811b 	bcs.w	8000520 <__udivmoddi4+0x28c>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 8118 	bls.w	8000520 <__udivmoddi4+0x28c>
 80002f0:	3f02      	subs	r7, #2
 80002f2:	442b      	add	r3, r5
 80002f4:	1a5b      	subs	r3, r3, r1
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	fbb3 f0fe 	udiv	r0, r3, lr
 80002fc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000300:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000304:	fb00 fc0c 	mul.w	ip, r0, ip
 8000308:	45a4      	cmp	ip, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x8c>
 800030c:	192c      	adds	r4, r5, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	f080 8107 	bcs.w	8000524 <__udivmoddi4+0x290>
 8000316:	45a4      	cmp	ip, r4
 8000318:	f240 8104 	bls.w	8000524 <__udivmoddi4+0x290>
 800031c:	3802      	subs	r0, #2
 800031e:	442c      	add	r4, r5
 8000320:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000324:	eba4 040c 	sub.w	r4, r4, ip
 8000328:	2700      	movs	r7, #0
 800032a:	b11e      	cbz	r6, 8000334 <__udivmoddi4+0xa0>
 800032c:	40d4      	lsrs	r4, r2
 800032e:	2300      	movs	r3, #0
 8000330:	e9c6 4300 	strd	r4, r3, [r6]
 8000334:	4639      	mov	r1, r7
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	428b      	cmp	r3, r1
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0xbe>
 800033e:	2e00      	cmp	r6, #0
 8000340:	f000 80eb 	beq.w	800051a <__udivmoddi4+0x286>
 8000344:	2700      	movs	r7, #0
 8000346:	e9c6 0100 	strd	r0, r1, [r6]
 800034a:	4638      	mov	r0, r7
 800034c:	4639      	mov	r1, r7
 800034e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000352:	fab3 f783 	clz	r7, r3
 8000356:	2f00      	cmp	r7, #0
 8000358:	d147      	bne.n	80003ea <__udivmoddi4+0x156>
 800035a:	428b      	cmp	r3, r1
 800035c:	d302      	bcc.n	8000364 <__udivmoddi4+0xd0>
 800035e:	4282      	cmp	r2, r0
 8000360:	f200 80fa 	bhi.w	8000558 <__udivmoddi4+0x2c4>
 8000364:	1a84      	subs	r4, r0, r2
 8000366:	eb61 0303 	sbc.w	r3, r1, r3
 800036a:	2001      	movs	r0, #1
 800036c:	4698      	mov	r8, r3
 800036e:	2e00      	cmp	r6, #0
 8000370:	d0e0      	beq.n	8000334 <__udivmoddi4+0xa0>
 8000372:	e9c6 4800 	strd	r4, r8, [r6]
 8000376:	e7dd      	b.n	8000334 <__udivmoddi4+0xa0>
 8000378:	b902      	cbnz	r2, 800037c <__udivmoddi4+0xe8>
 800037a:	deff      	udf	#255	; 0xff
 800037c:	fab2 f282 	clz	r2, r2
 8000380:	2a00      	cmp	r2, #0
 8000382:	f040 808f 	bne.w	80004a4 <__udivmoddi4+0x210>
 8000386:	1b49      	subs	r1, r1, r5
 8000388:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800038c:	fa1f f885 	uxth.w	r8, r5
 8000390:	2701      	movs	r7, #1
 8000392:	fbb1 fcfe 	udiv	ip, r1, lr
 8000396:	0c23      	lsrs	r3, r4, #16
 8000398:	fb0e 111c 	mls	r1, lr, ip, r1
 800039c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003a0:	fb08 f10c 	mul.w	r1, r8, ip
 80003a4:	4299      	cmp	r1, r3
 80003a6:	d907      	bls.n	80003b8 <__udivmoddi4+0x124>
 80003a8:	18eb      	adds	r3, r5, r3
 80003aa:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ae:	d202      	bcs.n	80003b6 <__udivmoddi4+0x122>
 80003b0:	4299      	cmp	r1, r3
 80003b2:	f200 80cd 	bhi.w	8000550 <__udivmoddi4+0x2bc>
 80003b6:	4684      	mov	ip, r0
 80003b8:	1a59      	subs	r1, r3, r1
 80003ba:	b2a3      	uxth	r3, r4
 80003bc:	fbb1 f0fe 	udiv	r0, r1, lr
 80003c0:	fb0e 1410 	mls	r4, lr, r0, r1
 80003c4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003c8:	fb08 f800 	mul.w	r8, r8, r0
 80003cc:	45a0      	cmp	r8, r4
 80003ce:	d907      	bls.n	80003e0 <__udivmoddi4+0x14c>
 80003d0:	192c      	adds	r4, r5, r4
 80003d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80003d6:	d202      	bcs.n	80003de <__udivmoddi4+0x14a>
 80003d8:	45a0      	cmp	r8, r4
 80003da:	f200 80b6 	bhi.w	800054a <__udivmoddi4+0x2b6>
 80003de:	4618      	mov	r0, r3
 80003e0:	eba4 0408 	sub.w	r4, r4, r8
 80003e4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003e8:	e79f      	b.n	800032a <__udivmoddi4+0x96>
 80003ea:	f1c7 0c20 	rsb	ip, r7, #32
 80003ee:	40bb      	lsls	r3, r7
 80003f0:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003f4:	ea4e 0e03 	orr.w	lr, lr, r3
 80003f8:	fa01 f407 	lsl.w	r4, r1, r7
 80003fc:	fa20 f50c 	lsr.w	r5, r0, ip
 8000400:	fa21 f30c 	lsr.w	r3, r1, ip
 8000404:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000408:	4325      	orrs	r5, r4
 800040a:	fbb3 f9f8 	udiv	r9, r3, r8
 800040e:	0c2c      	lsrs	r4, r5, #16
 8000410:	fb08 3319 	mls	r3, r8, r9, r3
 8000414:	fa1f fa8e 	uxth.w	sl, lr
 8000418:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 800041c:	fb09 f40a 	mul.w	r4, r9, sl
 8000420:	429c      	cmp	r4, r3
 8000422:	fa02 f207 	lsl.w	r2, r2, r7
 8000426:	fa00 f107 	lsl.w	r1, r0, r7
 800042a:	d90b      	bls.n	8000444 <__udivmoddi4+0x1b0>
 800042c:	eb1e 0303 	adds.w	r3, lr, r3
 8000430:	f109 30ff 	add.w	r0, r9, #4294967295
 8000434:	f080 8087 	bcs.w	8000546 <__udivmoddi4+0x2b2>
 8000438:	429c      	cmp	r4, r3
 800043a:	f240 8084 	bls.w	8000546 <__udivmoddi4+0x2b2>
 800043e:	f1a9 0902 	sub.w	r9, r9, #2
 8000442:	4473      	add	r3, lr
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	b2ad      	uxth	r5, r5
 8000448:	fbb3 f0f8 	udiv	r0, r3, r8
 800044c:	fb08 3310 	mls	r3, r8, r0, r3
 8000450:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000454:	fb00 fa0a 	mul.w	sl, r0, sl
 8000458:	45a2      	cmp	sl, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1da>
 800045c:	eb1e 0404 	adds.w	r4, lr, r4
 8000460:	f100 33ff 	add.w	r3, r0, #4294967295
 8000464:	d26b      	bcs.n	800053e <__udivmoddi4+0x2aa>
 8000466:	45a2      	cmp	sl, r4
 8000468:	d969      	bls.n	800053e <__udivmoddi4+0x2aa>
 800046a:	3802      	subs	r0, #2
 800046c:	4474      	add	r4, lr
 800046e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000472:	fba0 8902 	umull	r8, r9, r0, r2
 8000476:	eba4 040a 	sub.w	r4, r4, sl
 800047a:	454c      	cmp	r4, r9
 800047c:	46c2      	mov	sl, r8
 800047e:	464b      	mov	r3, r9
 8000480:	d354      	bcc.n	800052c <__udivmoddi4+0x298>
 8000482:	d051      	beq.n	8000528 <__udivmoddi4+0x294>
 8000484:	2e00      	cmp	r6, #0
 8000486:	d069      	beq.n	800055c <__udivmoddi4+0x2c8>
 8000488:	ebb1 050a 	subs.w	r5, r1, sl
 800048c:	eb64 0403 	sbc.w	r4, r4, r3
 8000490:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000494:	40fd      	lsrs	r5, r7
 8000496:	40fc      	lsrs	r4, r7
 8000498:	ea4c 0505 	orr.w	r5, ip, r5
 800049c:	e9c6 5400 	strd	r5, r4, [r6]
 80004a0:	2700      	movs	r7, #0
 80004a2:	e747      	b.n	8000334 <__udivmoddi4+0xa0>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f703 	lsr.w	r7, r0, r3
 80004ac:	4095      	lsls	r5, r2
 80004ae:	fa01 f002 	lsl.w	r0, r1, r2
 80004b2:	fa21 f303 	lsr.w	r3, r1, r3
 80004b6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004ba:	4338      	orrs	r0, r7
 80004bc:	0c01      	lsrs	r1, r0, #16
 80004be:	fbb3 f7fe 	udiv	r7, r3, lr
 80004c2:	fa1f f885 	uxth.w	r8, r5
 80004c6:	fb0e 3317 	mls	r3, lr, r7, r3
 80004ca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ce:	fb07 f308 	mul.w	r3, r7, r8
 80004d2:	428b      	cmp	r3, r1
 80004d4:	fa04 f402 	lsl.w	r4, r4, r2
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x256>
 80004da:	1869      	adds	r1, r5, r1
 80004dc:	f107 3cff 	add.w	ip, r7, #4294967295
 80004e0:	d22f      	bcs.n	8000542 <__udivmoddi4+0x2ae>
 80004e2:	428b      	cmp	r3, r1
 80004e4:	d92d      	bls.n	8000542 <__udivmoddi4+0x2ae>
 80004e6:	3f02      	subs	r7, #2
 80004e8:	4429      	add	r1, r5
 80004ea:	1acb      	subs	r3, r1, r3
 80004ec:	b281      	uxth	r1, r0
 80004ee:	fbb3 f0fe 	udiv	r0, r3, lr
 80004f2:	fb0e 3310 	mls	r3, lr, r0, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb00 f308 	mul.w	r3, r0, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	d907      	bls.n	8000512 <__udivmoddi4+0x27e>
 8000502:	1869      	adds	r1, r5, r1
 8000504:	f100 3cff 	add.w	ip, r0, #4294967295
 8000508:	d217      	bcs.n	800053a <__udivmoddi4+0x2a6>
 800050a:	428b      	cmp	r3, r1
 800050c:	d915      	bls.n	800053a <__udivmoddi4+0x2a6>
 800050e:	3802      	subs	r0, #2
 8000510:	4429      	add	r1, r5
 8000512:	1ac9      	subs	r1, r1, r3
 8000514:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000518:	e73b      	b.n	8000392 <__udivmoddi4+0xfe>
 800051a:	4637      	mov	r7, r6
 800051c:	4630      	mov	r0, r6
 800051e:	e709      	b.n	8000334 <__udivmoddi4+0xa0>
 8000520:	4607      	mov	r7, r0
 8000522:	e6e7      	b.n	80002f4 <__udivmoddi4+0x60>
 8000524:	4618      	mov	r0, r3
 8000526:	e6fb      	b.n	8000320 <__udivmoddi4+0x8c>
 8000528:	4541      	cmp	r1, r8
 800052a:	d2ab      	bcs.n	8000484 <__udivmoddi4+0x1f0>
 800052c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000530:	eb69 020e 	sbc.w	r2, r9, lr
 8000534:	3801      	subs	r0, #1
 8000536:	4613      	mov	r3, r2
 8000538:	e7a4      	b.n	8000484 <__udivmoddi4+0x1f0>
 800053a:	4660      	mov	r0, ip
 800053c:	e7e9      	b.n	8000512 <__udivmoddi4+0x27e>
 800053e:	4618      	mov	r0, r3
 8000540:	e795      	b.n	800046e <__udivmoddi4+0x1da>
 8000542:	4667      	mov	r7, ip
 8000544:	e7d1      	b.n	80004ea <__udivmoddi4+0x256>
 8000546:	4681      	mov	r9, r0
 8000548:	e77c      	b.n	8000444 <__udivmoddi4+0x1b0>
 800054a:	3802      	subs	r0, #2
 800054c:	442c      	add	r4, r5
 800054e:	e747      	b.n	80003e0 <__udivmoddi4+0x14c>
 8000550:	f1ac 0c02 	sub.w	ip, ip, #2
 8000554:	442b      	add	r3, r5
 8000556:	e72f      	b.n	80003b8 <__udivmoddi4+0x124>
 8000558:	4638      	mov	r0, r7
 800055a:	e708      	b.n	800036e <__udivmoddi4+0xda>
 800055c:	4637      	mov	r7, r6
 800055e:	e6e9      	b.n	8000334 <__udivmoddi4+0xa0>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <software_timers_init>:

/* User Created Timer Handles
 * Must have a matching prototype!
 */
void software_timers_init(void)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b084      	sub	sp, #16
 8000568:	af02      	add	r7, sp, #8
	xTimers[0] = xTimerCreate(
 800056a:	4b20      	ldr	r3, [pc, #128]	; (80005ec <software_timers_init+0x88>)
 800056c:	9300      	str	r3, [sp, #0]
 800056e:	2300      	movs	r3, #0
 8000570:	2200      	movs	r2, #0
 8000572:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000576:	481e      	ldr	r0, [pc, #120]	; (80005f0 <software_timers_init+0x8c>)
 8000578:	f004 f91a 	bl	80047b0 <xTimerCreate>
 800057c:	4602      	mov	r2, r0
 800057e:	4b1d      	ldr	r3, [pc, #116]	; (80005f4 <software_timers_init+0x90>)
 8000580:	601a      	str	r2, [r3, #0]
			pdMS_TO_TICKS(sensor_minimum_trigger_time_ms),
			pdFALSE,
			( void * ) 0,
			sensor1_cond_tim_callback );

	xTimers[1] = xTimerCreate(
 8000582:	4b1d      	ldr	r3, [pc, #116]	; (80005f8 <software_timers_init+0x94>)
 8000584:	9300      	str	r3, [sp, #0]
 8000586:	2300      	movs	r3, #0
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800058e:	481b      	ldr	r0, [pc, #108]	; (80005fc <software_timers_init+0x98>)
 8000590:	f004 f90e 	bl	80047b0 <xTimerCreate>
 8000594:	4602      	mov	r2, r0
 8000596:	4b17      	ldr	r3, [pc, #92]	; (80005f4 <software_timers_init+0x90>)
 8000598:	605a      	str	r2, [r3, #4]
			pdMS_TO_TICKS(sensor_minimum_trigger_time_ms),
			pdFALSE,
			( void * ) 0,
			sensor2_cond_tim_callback );

	xTimers[2] = xTimerCreate(
 800059a:	4b19      	ldr	r3, [pc, #100]	; (8000600 <software_timers_init+0x9c>)
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2300      	movs	r3, #0
 80005a0:	2200      	movs	r2, #0
 80005a2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80005a6:	4817      	ldr	r0, [pc, #92]	; (8000604 <software_timers_init+0xa0>)
 80005a8:	f004 f902 	bl	80047b0 <xTimerCreate>
 80005ac:	4602      	mov	r2, r0
 80005ae:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <software_timers_init+0x90>)
 80005b0:	609a      	str	r2, [r3, #8]
			pdFALSE,
			( void * ) 0,
			CLC_train_exit_timeout_ballback );

	/* Make sure each timer created successfully */
	for ( uint8_t i=0 ; i<NUM_TIMERS ; ++i )
 80005b2:	2300      	movs	r3, #0
 80005b4:	71fb      	strb	r3, [r7, #7]
 80005b6:	e012      	b.n	80005de <software_timers_init+0x7a>
	{
		configASSERT( xTimers[i] != NULL )
 80005b8:	79fb      	ldrb	r3, [r7, #7]
 80005ba:	4a0e      	ldr	r2, [pc, #56]	; (80005f4 <software_timers_init+0x90>)
 80005bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d109      	bne.n	80005d8 <software_timers_init+0x74>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005c8:	f383 8811 	msr	BASEPRI, r3
 80005cc:	f3bf 8f6f 	isb	sy
 80005d0:	f3bf 8f4f 	dsb	sy
 80005d4:	603b      	str	r3, [r7, #0]
 80005d6:	e7fe      	b.n	80005d6 <software_timers_init+0x72>
	for ( uint8_t i=0 ; i<NUM_TIMERS ; ++i )
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9e9      	bls.n	80005b8 <software_timers_init+0x54>
	}

}
 80005e4:	bf00      	nop
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	08000609 	.word	0x08000609
 80005f0:	080071ec 	.word	0x080071ec
 80005f4:	2001a770 	.word	0x2001a770
 80005f8:	0800061f 	.word	0x0800061f
 80005fc:	08007208 	.word	0x08007208
 8000600:	08000635 	.word	0x08000635
 8000604:	08007224 	.word	0x08007224

08000608 <sensor1_cond_tim_callback>:

void sensor1_cond_tim_callback( TimerHandle_t sensor1_cond_tim_handle )
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
	sensor_read_set_sensor1_cond_timer_state( timer_expired );
 8000610:	2003      	movs	r0, #3
 8000612:	f000 f881 	bl	8000718 <sensor_read_set_sensor1_cond_timer_state>
}
 8000616:	bf00      	nop
 8000618:	3708      	adds	r7, #8
 800061a:	46bd      	mov	sp, r7
 800061c:	bd80      	pop	{r7, pc}

0800061e <sensor2_cond_tim_callback>:

void sensor2_cond_tim_callback( TimerHandle_t sensor2_cond_tim_handle )
{
 800061e:	b580      	push	{r7, lr}
 8000620:	b082      	sub	sp, #8
 8000622:	af00      	add	r7, sp, #0
 8000624:	6078      	str	r0, [r7, #4]
	sensor_read_set_sensor2_cond_timer_state( timer_expired );
 8000626:	2003      	movs	r0, #3
 8000628:	f000 f886 	bl	8000738 <sensor_read_set_sensor2_cond_timer_state>
}
 800062c:	bf00      	nop
 800062e:	3708      	adds	r7, #8
 8000630:	46bd      	mov	sp, r7
 8000632:	bd80      	pop	{r7, pc}

08000634 <CLC_train_exit_timeout_ballback>:

void CLC_train_exit_timeout_ballback( TimerHandle_t train_exit_timeout_handle )
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	6078      	str	r0, [r7, #4]
	CLC_train_set_exit_timeout( timer_expired );
 800063c:	2003      	movs	r0, #3
 800063e:	f000 f8b3 	bl	80007a8 <CLC_train_set_exit_timeout>
}
 8000642:	bf00      	nop
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
	...

0800064c <vTask_IntersectionCtrl>:
#include "intersection_ctrl.h"

extern TIM_HandleTypeDef htim3;

void vTask_IntersectionCtrl(void* params)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// Wait for the next cycle
//		vTaskDelayUntil(&xLastWakeTime, xFrequency);

		if ( state_machine_get_state() == CLC_train_crossing )
 8000654:	f000 f89c 	bl	8000790 <state_machine_get_state>
 8000658:	4603      	mov	r3, r0
 800065a:	2b01      	cmp	r3, #1
 800065c:	d110      	bne.n	8000680 <vTask_IntersectionCtrl+0x34>
		{
			HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, 1);	/* Red Led On*/
 800065e:	2201      	movs	r2, #1
 8000660:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000664:	480f      	ldr	r0, [pc, #60]	; (80006a4 <vTask_IntersectionCtrl+0x58>)
 8000666:	f000 fb85 	bl	8000d74 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, 0);
 800066a:	2200      	movs	r2, #0
 800066c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000670:	480c      	ldr	r0, [pc, #48]	; (80006a4 <vTask_IntersectionCtrl+0x58>)
 8000672:	f000 fb7f 	bl	8000d74 <HAL_GPIO_WritePin>

			/* Rotate 135 degrees? */
			htim3.Instance->CCR1 = 18;
 8000676:	4b0c      	ldr	r3, [pc, #48]	; (80006a8 <vTask_IntersectionCtrl+0x5c>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2212      	movs	r2, #18
 800067c:	635a      	str	r2, [r3, #52]	; 0x34
 800067e:	e7e9      	b.n	8000654 <vTask_IntersectionCtrl+0x8>
//			HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
		}
		else
		{
			HAL_GPIO_WritePin(LD5_GPIO_Port, LD5_Pin, 0);	/* Green Led On*/
 8000680:	2200      	movs	r2, #0
 8000682:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000686:	4807      	ldr	r0, [pc, #28]	; (80006a4 <vTask_IntersectionCtrl+0x58>)
 8000688:	f000 fb74 	bl	8000d74 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LD4_GPIO_Port, LD4_Pin, 1);
 800068c:	2201      	movs	r2, #1
 800068e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000692:	4804      	ldr	r0, [pc, #16]	; (80006a4 <vTask_IntersectionCtrl+0x58>)
 8000694:	f000 fb6e 	bl	8000d74 <HAL_GPIO_WritePin>

			/* Rotate 45 degrees? */
			htim3.Instance->CCR1 = 13;
 8000698:	4b03      	ldr	r3, [pc, #12]	; (80006a8 <vTask_IntersectionCtrl+0x5c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	220d      	movs	r2, #13
 800069e:	635a      	str	r2, [r3, #52]	; 0x34
		if ( state_machine_get_state() == CLC_train_crossing )
 80006a0:	e7d8      	b.n	8000654 <vTask_IntersectionCtrl+0x8>
 80006a2:	bf00      	nop
 80006a4:	40020c00 	.word	0x40020c00
 80006a8:	2001a780 	.word	0x2001a780

080006ac <vTask_SensorRead>:

static timer_state sensor1_cond_timer_state = timer_not_started;
static timer_state sensor2_cond_timer_state = timer_not_started;

void vTask_SensorRead(void* params)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b082      	sub	sp, #8
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	6078      	str	r0, [r7, #4]
		 * LOW = train detected
		 *
		 * Applies signal conditioning
		*/
//		sensor1_reading = sensor_read_sensor1_conditioned();
		sensor1_reading = HAL_GPIO_ReadPin(Sensor1_GPIO_Port, Sensor1_Pin);
 80006b4:	2101      	movs	r1, #1
 80006b6:	4808      	ldr	r0, [pc, #32]	; (80006d8 <vTask_SensorRead+0x2c>)
 80006b8:	f000 fb44 	bl	8000d44 <HAL_GPIO_ReadPin>
 80006bc:	4603      	mov	r3, r0
 80006be:	461a      	mov	r2, r3
 80006c0:	4b06      	ldr	r3, [pc, #24]	; (80006dc <vTask_SensorRead+0x30>)
 80006c2:	701a      	strb	r2, [r3, #0]
//		sensor2_reading = sensor_read_sensor2_conditioned();
		sensor2_reading = HAL_GPIO_ReadPin(Sensor2_GPIO_Port, Sensor2_Pin);
 80006c4:	2180      	movs	r1, #128	; 0x80
 80006c6:	4806      	ldr	r0, [pc, #24]	; (80006e0 <vTask_SensorRead+0x34>)
 80006c8:	f000 fb3c 	bl	8000d44 <HAL_GPIO_ReadPin>
 80006cc:	4603      	mov	r3, r0
 80006ce:	461a      	mov	r2, r3
 80006d0:	4b04      	ldr	r3, [pc, #16]	; (80006e4 <vTask_SensorRead+0x38>)
 80006d2:	701a      	strb	r2, [r3, #0]
		sensor1_reading = HAL_GPIO_ReadPin(Sensor1_GPIO_Port, Sensor1_Pin);
 80006d4:	e7ee      	b.n	80006b4 <vTask_SensorRead+0x8>
 80006d6:	bf00      	nop
 80006d8:	40020c00 	.word	0x40020c00
 80006dc:	20000030 	.word	0x20000030
 80006e0:	40021000 	.word	0x40021000
 80006e4:	20000031 	.word	0x20000031

080006e8 <sensor_read_get_sensor1_reading>:

	}
}

uint8_t sensor_read_get_sensor1_reading(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
	return sensor1_reading;
 80006ec:	4b03      	ldr	r3, [pc, #12]	; (80006fc <sensor_read_get_sensor1_reading+0x14>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	46bd      	mov	sp, r7
 80006f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f8:	4770      	bx	lr
 80006fa:	bf00      	nop
 80006fc:	20000030 	.word	0x20000030

08000700 <sensor_read_get_sensor2_reading>:

uint8_t sensor_read_get_sensor2_reading(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
	return sensor2_reading;
 8000704:	4b03      	ldr	r3, [pc, #12]	; (8000714 <sensor_read_get_sensor2_reading+0x14>)
 8000706:	781b      	ldrb	r3, [r3, #0]
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	20000031 	.word	0x20000031

08000718 <sensor_read_set_sensor1_cond_timer_state>:
{
	return exit_sensor;
}

void sensor_read_set_sensor1_cond_timer_state(timer_state state)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
	sensor1_cond_timer_state = state;
 8000722:	4a04      	ldr	r2, [pc, #16]	; (8000734 <sensor_read_set_sensor1_cond_timer_state+0x1c>)
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	7013      	strb	r3, [r2, #0]
}
 8000728:	bf00      	nop
 800072a:	370c      	adds	r7, #12
 800072c:	46bd      	mov	sp, r7
 800072e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000732:	4770      	bx	lr
 8000734:	20000032 	.word	0x20000032

08000738 <sensor_read_set_sensor2_cond_timer_state>:

void sensor_read_set_sensor2_cond_timer_state(timer_state state)
{
 8000738:	b480      	push	{r7}
 800073a:	b083      	sub	sp, #12
 800073c:	af00      	add	r7, sp, #0
 800073e:	4603      	mov	r3, r0
 8000740:	71fb      	strb	r3, [r7, #7]
	sensor2_cond_timer_state = state;
 8000742:	4a04      	ldr	r2, [pc, #16]	; (8000754 <sensor_read_set_sensor2_cond_timer_state+0x1c>)
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	7013      	strb	r3, [r2, #0]
}
 8000748:	bf00      	nop
 800074a:	370c      	adds	r7, #12
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	20000033 	.word	0x20000033

08000758 <vTask_StateMachine>:

static uint8_t CLC_current_state = CLC_train_not_present;
static uint8_t CLC_train_exit_timeout_timer_state = timer_not_started;

void vTask_StateMachine(void* params)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b084      	sub	sp, #16
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
	for(;;)
	{
		// Wait for the next cycle
//		vTaskDelayUntil(&xLastWakeTime, xFrequency);

		uint8_t sens1 = sensor_read_get_sensor1_reading();
 8000760:	f7ff ffc2 	bl	80006e8 <sensor_read_get_sensor1_reading>
 8000764:	4603      	mov	r3, r0
 8000766:	73fb      	strb	r3, [r7, #15]
		uint8_t sens2 = sensor_read_get_sensor2_reading();
 8000768:	f7ff ffca 	bl	8000700 <sensor_read_get_sensor2_reading>
 800076c:	4603      	mov	r3, r0
 800076e:	73bb      	strb	r3, [r7, #14]

		if ( sens1 == LOW )
 8000770:	7bfb      	ldrb	r3, [r7, #15]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d102      	bne.n	800077c <vTask_StateMachine+0x24>
		{
			CLC_current_state = CLC_train_crossing;
 8000776:	4b05      	ldr	r3, [pc, #20]	; (800078c <vTask_StateMachine+0x34>)
 8000778:	2201      	movs	r2, #1
 800077a:	701a      	strb	r2, [r3, #0]
		}
		if ( sens2 == LOW )
 800077c:	7bbb      	ldrb	r3, [r7, #14]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d1ee      	bne.n	8000760 <vTask_StateMachine+0x8>
		{
			CLC_current_state = CLC_train_exit;
 8000782:	4b02      	ldr	r3, [pc, #8]	; (800078c <vTask_StateMachine+0x34>)
 8000784:	2202      	movs	r2, #2
 8000786:	701a      	strb	r2, [r3, #0]
	{
 8000788:	e7ea      	b.n	8000760 <vTask_StateMachine+0x8>
 800078a:	bf00      	nop
 800078c:	20000034 	.word	0x20000034

08000790 <state_machine_get_state>:
//		}
	}
}

uint8_t state_machine_get_state(void)
{
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
	return CLC_current_state;
 8000794:	4b03      	ldr	r3, [pc, #12]	; (80007a4 <state_machine_get_state+0x14>)
 8000796:	781b      	ldrb	r3, [r3, #0]
}
 8000798:	4618      	mov	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a0:	4770      	bx	lr
 80007a2:	bf00      	nop
 80007a4:	20000034 	.word	0x20000034

080007a8 <CLC_train_set_exit_timeout>:

void CLC_train_set_exit_timeout( uint8_t exit_timeout )
{
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	71fb      	strb	r3, [r7, #7]
	CLC_train_exit_timeout_timer_state = timer_expired;
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <CLC_train_set_exit_timeout+0x1c>)
 80007b4:	2203      	movs	r2, #3
 80007b6:	701a      	strb	r2, [r3, #0]
}
 80007b8:	bf00      	nop
 80007ba:	370c      	adds	r7, #12
 80007bc:	46bd      	mov	sp, r7
 80007be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c2:	4770      	bx	lr
 80007c4:	20000035 	.word	0x20000035

080007c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80007cc:	4b0e      	ldr	r3, [pc, #56]	; (8000808 <HAL_Init+0x40>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	4a0d      	ldr	r2, [pc, #52]	; (8000808 <HAL_Init+0x40>)
 80007d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80007d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80007d8:	4b0b      	ldr	r3, [pc, #44]	; (8000808 <HAL_Init+0x40>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a0a      	ldr	r2, [pc, #40]	; (8000808 <HAL_Init+0x40>)
 80007de:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80007e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e4:	4b08      	ldr	r3, [pc, #32]	; (8000808 <HAL_Init+0x40>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	4a07      	ldr	r2, [pc, #28]	; (8000808 <HAL_Init+0x40>)
 80007ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80007ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007f0:	2003      	movs	r0, #3
 80007f2:	f000 f8d8 	bl	80009a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007f6:	2000      	movs	r0, #0
 80007f8:	f002 fa2c 	bl	8002c54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007fc:	f002 f990 	bl	8002b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000800:	2300      	movs	r3, #0
}
 8000802:	4618      	mov	r0, r3
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40023c00 	.word	0x40023c00

0800080c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000810:	4b06      	ldr	r3, [pc, #24]	; (800082c <HAL_IncTick+0x20>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	461a      	mov	r2, r3
 8000816:	4b06      	ldr	r3, [pc, #24]	; (8000830 <HAL_IncTick+0x24>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	4413      	add	r3, r2
 800081c:	4a04      	ldr	r2, [pc, #16]	; (8000830 <HAL_IncTick+0x24>)
 800081e:	6013      	str	r3, [r2, #0]
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	20000004 	.word	0x20000004
 8000830:	2001a77c 	.word	0x2001a77c

08000834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  return uwTick;
 8000838:	4b03      	ldr	r3, [pc, #12]	; (8000848 <HAL_GetTick+0x14>)
 800083a:	681b      	ldr	r3, [r3, #0]
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	2001a77c 	.word	0x2001a77c

0800084c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800085c:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000862:	68ba      	ldr	r2, [r7, #8]
 8000864:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000868:	4013      	ands	r3, r2
 800086a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800087c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087e:	4a04      	ldr	r2, [pc, #16]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	60d3      	str	r3, [r2, #12]
}
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <__NVIC_GetPriorityGrouping+0x18>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	f003 0307 	and.w	r3, r3, #7
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	db0b      	blt.n	80008da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	f003 021f 	and.w	r2, r3, #31
 80008c8:	4907      	ldr	r1, [pc, #28]	; (80008e8 <__NVIC_EnableIRQ+0x38>)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	095b      	lsrs	r3, r3, #5
 80008d0:	2001      	movs	r0, #1
 80008d2:	fa00 f202 	lsl.w	r2, r0, r2
 80008d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80008da:	bf00      	nop
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	e000e100 	.word	0xe000e100

080008ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	6039      	str	r1, [r7, #0]
 80008f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	db0a      	blt.n	8000916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	b2da      	uxtb	r2, r3
 8000904:	490c      	ldr	r1, [pc, #48]	; (8000938 <__NVIC_SetPriority+0x4c>)
 8000906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090a:	0112      	lsls	r2, r2, #4
 800090c:	b2d2      	uxtb	r2, r2
 800090e:	440b      	add	r3, r1
 8000910:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000914:	e00a      	b.n	800092c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4908      	ldr	r1, [pc, #32]	; (800093c <__NVIC_SetPriority+0x50>)
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f003 030f 	and.w	r3, r3, #15
 8000922:	3b04      	subs	r3, #4
 8000924:	0112      	lsls	r2, r2, #4
 8000926:	b2d2      	uxtb	r2, r2
 8000928:	440b      	add	r3, r1
 800092a:	761a      	strb	r2, [r3, #24]
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	e000e100 	.word	0xe000e100
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000940:	b480      	push	{r7}
 8000942:	b089      	sub	sp, #36	; 0x24
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f003 0307 	and.w	r3, r3, #7
 8000952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000954:	69fb      	ldr	r3, [r7, #28]
 8000956:	f1c3 0307 	rsb	r3, r3, #7
 800095a:	2b04      	cmp	r3, #4
 800095c:	bf28      	it	cs
 800095e:	2304      	movcs	r3, #4
 8000960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	3304      	adds	r3, #4
 8000966:	2b06      	cmp	r3, #6
 8000968:	d902      	bls.n	8000970 <NVIC_EncodePriority+0x30>
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	3b03      	subs	r3, #3
 800096e:	e000      	b.n	8000972 <NVIC_EncodePriority+0x32>
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	f04f 32ff 	mov.w	r2, #4294967295
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	fa02 f303 	lsl.w	r3, r2, r3
 800097e:	43da      	mvns	r2, r3
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	401a      	ands	r2, r3
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000988:	f04f 31ff 	mov.w	r1, #4294967295
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	fa01 f303 	lsl.w	r3, r1, r3
 8000992:	43d9      	mvns	r1, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000998:	4313      	orrs	r3, r2
         );
}
 800099a:	4618      	mov	r0, r3
 800099c:	3724      	adds	r7, #36	; 0x24
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	b082      	sub	sp, #8
 80009aa:	af00      	add	r7, sp, #0
 80009ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009ae:	6878      	ldr	r0, [r7, #4]
 80009b0:	f7ff ff4c 	bl	800084c <__NVIC_SetPriorityGrouping>
}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009bc:	b580      	push	{r7, lr}
 80009be:	b086      	sub	sp, #24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	4603      	mov	r3, r0
 80009c4:	60b9      	str	r1, [r7, #8]
 80009c6:	607a      	str	r2, [r7, #4]
 80009c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80009ca:	2300      	movs	r3, #0
 80009cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80009ce:	f7ff ff61 	bl	8000894 <__NVIC_GetPriorityGrouping>
 80009d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80009d4:	687a      	ldr	r2, [r7, #4]
 80009d6:	68b9      	ldr	r1, [r7, #8]
 80009d8:	6978      	ldr	r0, [r7, #20]
 80009da:	f7ff ffb1 	bl	8000940 <NVIC_EncodePriority>
 80009de:	4602      	mov	r2, r0
 80009e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e4:	4611      	mov	r1, r2
 80009e6:	4618      	mov	r0, r3
 80009e8:	f7ff ff80 	bl	80008ec <__NVIC_SetPriority>
}
 80009ec:	bf00      	nop
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b082      	sub	sp, #8
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a02:	4618      	mov	r0, r3
 8000a04:	f7ff ff54 	bl	80008b0 <__NVIC_EnableIRQ>
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b089      	sub	sp, #36	; 0x24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000a22:	2300      	movs	r3, #0
 8000a24:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	61fb      	str	r3, [r7, #28]
 8000a2a:	e16b      	b.n	8000d04 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	fa02 f303 	lsl.w	r3, r2, r3
 8000a34:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	697a      	ldr	r2, [r7, #20]
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000a40:	693a      	ldr	r2, [r7, #16]
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	f040 815a 	bne.w	8000cfe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a4a:	683b      	ldr	r3, [r7, #0]
 8000a4c:	685b      	ldr	r3, [r3, #4]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d00b      	beq.n	8000a6a <HAL_GPIO_Init+0x5a>
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	685b      	ldr	r3, [r3, #4]
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	d007      	beq.n	8000a6a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a5e:	2b11      	cmp	r3, #17
 8000a60:	d003      	beq.n	8000a6a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	685b      	ldr	r3, [r3, #4]
 8000a66:	2b12      	cmp	r3, #18
 8000a68:	d130      	bne.n	8000acc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	689b      	ldr	r3, [r3, #8]
 8000a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000a70:	69fb      	ldr	r3, [r7, #28]
 8000a72:	005b      	lsls	r3, r3, #1
 8000a74:	2203      	movs	r2, #3
 8000a76:	fa02 f303 	lsl.w	r3, r2, r3
 8000a7a:	43db      	mvns	r3, r3
 8000a7c:	69ba      	ldr	r2, [r7, #24]
 8000a7e:	4013      	ands	r3, r2
 8000a80:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	68da      	ldr	r2, [r3, #12]
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	005b      	lsls	r3, r3, #1
 8000a8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a8e:	69ba      	ldr	r2, [r7, #24]
 8000a90:	4313      	orrs	r3, r2
 8000a92:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	69ba      	ldr	r2, [r7, #24]
 8000a98:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	685b      	ldr	r3, [r3, #4]
 8000a9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	69fb      	ldr	r3, [r7, #28]
 8000aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa8:	43db      	mvns	r3, r3
 8000aaa:	69ba      	ldr	r2, [r7, #24]
 8000aac:	4013      	ands	r3, r2
 8000aae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	091b      	lsrs	r3, r3, #4
 8000ab6:	f003 0201 	and.w	r2, r3, #1
 8000aba:	69fb      	ldr	r3, [r7, #28]
 8000abc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4313      	orrs	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	69ba      	ldr	r2, [r7, #24]
 8000aca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000ad2:	69fb      	ldr	r3, [r7, #28]
 8000ad4:	005b      	lsls	r3, r3, #1
 8000ad6:	2203      	movs	r2, #3
 8000ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8000adc:	43db      	mvns	r3, r3
 8000ade:	69ba      	ldr	r2, [r7, #24]
 8000ae0:	4013      	ands	r3, r2
 8000ae2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	689a      	ldr	r2, [r3, #8]
 8000ae8:	69fb      	ldr	r3, [r7, #28]
 8000aea:	005b      	lsls	r3, r3, #1
 8000aec:	fa02 f303 	lsl.w	r3, r2, r3
 8000af0:	69ba      	ldr	r2, [r7, #24]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	2b02      	cmp	r3, #2
 8000b02:	d003      	beq.n	8000b0c <HAL_GPIO_Init+0xfc>
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	2b12      	cmp	r3, #18
 8000b0a:	d123      	bne.n	8000b54 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b0c:	69fb      	ldr	r3, [r7, #28]
 8000b0e:	08da      	lsrs	r2, r3, #3
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	3208      	adds	r2, #8
 8000b14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000b18:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	f003 0307 	and.w	r3, r3, #7
 8000b20:	009b      	lsls	r3, r3, #2
 8000b22:	220f      	movs	r2, #15
 8000b24:	fa02 f303 	lsl.w	r3, r2, r3
 8000b28:	43db      	mvns	r3, r3
 8000b2a:	69ba      	ldr	r2, [r7, #24]
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	691a      	ldr	r2, [r3, #16]
 8000b34:	69fb      	ldr	r3, [r7, #28]
 8000b36:	f003 0307 	and.w	r3, r3, #7
 8000b3a:	009b      	lsls	r3, r3, #2
 8000b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b40:	69ba      	ldr	r2, [r7, #24]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000b46:	69fb      	ldr	r3, [r7, #28]
 8000b48:	08da      	lsrs	r2, r3, #3
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	3208      	adds	r2, #8
 8000b4e:	69b9      	ldr	r1, [r7, #24]
 8000b50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000b5a:	69fb      	ldr	r3, [r7, #28]
 8000b5c:	005b      	lsls	r3, r3, #1
 8000b5e:	2203      	movs	r2, #3
 8000b60:	fa02 f303 	lsl.w	r3, r2, r3
 8000b64:	43db      	mvns	r3, r3
 8000b66:	69ba      	ldr	r2, [r7, #24]
 8000b68:	4013      	ands	r3, r2
 8000b6a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000b6c:	683b      	ldr	r3, [r7, #0]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	f003 0203 	and.w	r2, r3, #3
 8000b74:	69fb      	ldr	r3, [r7, #28]
 8000b76:	005b      	lsls	r3, r3, #1
 8000b78:	fa02 f303 	lsl.w	r3, r2, r3
 8000b7c:	69ba      	ldr	r2, [r7, #24]
 8000b7e:	4313      	orrs	r3, r2
 8000b80:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	69ba      	ldr	r2, [r7, #24]
 8000b86:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	f000 80b4 	beq.w	8000cfe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	60fb      	str	r3, [r7, #12]
 8000b9a:	4b5f      	ldr	r3, [pc, #380]	; (8000d18 <HAL_GPIO_Init+0x308>)
 8000b9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b9e:	4a5e      	ldr	r2, [pc, #376]	; (8000d18 <HAL_GPIO_Init+0x308>)
 8000ba0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ba4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ba6:	4b5c      	ldr	r3, [pc, #368]	; (8000d18 <HAL_GPIO_Init+0x308>)
 8000ba8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000baa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000bae:	60fb      	str	r3, [r7, #12]
 8000bb0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000bb2:	4a5a      	ldr	r2, [pc, #360]	; (8000d1c <HAL_GPIO_Init+0x30c>)
 8000bb4:	69fb      	ldr	r3, [r7, #28]
 8000bb6:	089b      	lsrs	r3, r3, #2
 8000bb8:	3302      	adds	r3, #2
 8000bba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000bc0:	69fb      	ldr	r3, [r7, #28]
 8000bc2:	f003 0303 	and.w	r3, r3, #3
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	220f      	movs	r2, #15
 8000bca:	fa02 f303 	lsl.w	r3, r2, r3
 8000bce:	43db      	mvns	r3, r3
 8000bd0:	69ba      	ldr	r2, [r7, #24]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	4a51      	ldr	r2, [pc, #324]	; (8000d20 <HAL_GPIO_Init+0x310>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d02b      	beq.n	8000c36 <HAL_GPIO_Init+0x226>
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	4a50      	ldr	r2, [pc, #320]	; (8000d24 <HAL_GPIO_Init+0x314>)
 8000be2:	4293      	cmp	r3, r2
 8000be4:	d025      	beq.n	8000c32 <HAL_GPIO_Init+0x222>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4a4f      	ldr	r2, [pc, #316]	; (8000d28 <HAL_GPIO_Init+0x318>)
 8000bea:	4293      	cmp	r3, r2
 8000bec:	d01f      	beq.n	8000c2e <HAL_GPIO_Init+0x21e>
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4a4e      	ldr	r2, [pc, #312]	; (8000d2c <HAL_GPIO_Init+0x31c>)
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d019      	beq.n	8000c2a <HAL_GPIO_Init+0x21a>
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	4a4d      	ldr	r2, [pc, #308]	; (8000d30 <HAL_GPIO_Init+0x320>)
 8000bfa:	4293      	cmp	r3, r2
 8000bfc:	d013      	beq.n	8000c26 <HAL_GPIO_Init+0x216>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	4a4c      	ldr	r2, [pc, #304]	; (8000d34 <HAL_GPIO_Init+0x324>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d00d      	beq.n	8000c22 <HAL_GPIO_Init+0x212>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	4a4b      	ldr	r2, [pc, #300]	; (8000d38 <HAL_GPIO_Init+0x328>)
 8000c0a:	4293      	cmp	r3, r2
 8000c0c:	d007      	beq.n	8000c1e <HAL_GPIO_Init+0x20e>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	4a4a      	ldr	r2, [pc, #296]	; (8000d3c <HAL_GPIO_Init+0x32c>)
 8000c12:	4293      	cmp	r3, r2
 8000c14:	d101      	bne.n	8000c1a <HAL_GPIO_Init+0x20a>
 8000c16:	2307      	movs	r3, #7
 8000c18:	e00e      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c1a:	2308      	movs	r3, #8
 8000c1c:	e00c      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c1e:	2306      	movs	r3, #6
 8000c20:	e00a      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c22:	2305      	movs	r3, #5
 8000c24:	e008      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c26:	2304      	movs	r3, #4
 8000c28:	e006      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	e004      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c2e:	2302      	movs	r3, #2
 8000c30:	e002      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c32:	2301      	movs	r3, #1
 8000c34:	e000      	b.n	8000c38 <HAL_GPIO_Init+0x228>
 8000c36:	2300      	movs	r3, #0
 8000c38:	69fa      	ldr	r2, [r7, #28]
 8000c3a:	f002 0203 	and.w	r2, r2, #3
 8000c3e:	0092      	lsls	r2, r2, #2
 8000c40:	4093      	lsls	r3, r2
 8000c42:	69ba      	ldr	r2, [r7, #24]
 8000c44:	4313      	orrs	r3, r2
 8000c46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000c48:	4934      	ldr	r1, [pc, #208]	; (8000d1c <HAL_GPIO_Init+0x30c>)
 8000c4a:	69fb      	ldr	r3, [r7, #28]
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	3302      	adds	r3, #2
 8000c50:	69ba      	ldr	r2, [r7, #24]
 8000c52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c56:	4b3a      	ldr	r3, [pc, #232]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	43db      	mvns	r3, r3
 8000c60:	69ba      	ldr	r2, [r7, #24]
 8000c62:	4013      	ands	r3, r2
 8000c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000c72:	69ba      	ldr	r2, [r7, #24]
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000c7a:	4a31      	ldr	r2, [pc, #196]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c80:	4b2f      	ldr	r3, [pc, #188]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	69ba      	ldr	r2, [r7, #24]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d003      	beq.n	8000ca4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000c9c:	69ba      	ldr	r2, [r7, #24]
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000ca4:	4a26      	ldr	r2, [pc, #152]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000caa:	4b25      	ldr	r3, [pc, #148]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000cac:	689b      	ldr	r3, [r3, #8]
 8000cae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	43db      	mvns	r3, r3
 8000cb4:	69ba      	ldr	r2, [r7, #24]
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d003      	beq.n	8000cce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8000cc6:	69ba      	ldr	r2, [r7, #24]
 8000cc8:	693b      	ldr	r3, [r7, #16]
 8000cca:	4313      	orrs	r3, r2
 8000ccc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000cce:	4a1c      	ldr	r2, [pc, #112]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000cd0:	69bb      	ldr	r3, [r7, #24]
 8000cd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000cd4:	4b1a      	ldr	r3, [pc, #104]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000cd6:	68db      	ldr	r3, [r3, #12]
 8000cd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	43db      	mvns	r3, r3
 8000cde:	69ba      	ldr	r2, [r7, #24]
 8000ce0:	4013      	ands	r3, r2
 8000ce2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d003      	beq.n	8000cf8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8000cf0:	69ba      	ldr	r2, [r7, #24]
 8000cf2:	693b      	ldr	r3, [r7, #16]
 8000cf4:	4313      	orrs	r3, r2
 8000cf6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000cf8:	4a11      	ldr	r2, [pc, #68]	; (8000d40 <HAL_GPIO_Init+0x330>)
 8000cfa:	69bb      	ldr	r3, [r7, #24]
 8000cfc:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000cfe:	69fb      	ldr	r3, [r7, #28]
 8000d00:	3301      	adds	r3, #1
 8000d02:	61fb      	str	r3, [r7, #28]
 8000d04:	69fb      	ldr	r3, [r7, #28]
 8000d06:	2b0f      	cmp	r3, #15
 8000d08:	f67f ae90 	bls.w	8000a2c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000d0c:	bf00      	nop
 8000d0e:	3724      	adds	r7, #36	; 0x24
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	40023800 	.word	0x40023800
 8000d1c:	40013800 	.word	0x40013800
 8000d20:	40020000 	.word	0x40020000
 8000d24:	40020400 	.word	0x40020400
 8000d28:	40020800 	.word	0x40020800
 8000d2c:	40020c00 	.word	0x40020c00
 8000d30:	40021000 	.word	0x40021000
 8000d34:	40021400 	.word	0x40021400
 8000d38:	40021800 	.word	0x40021800
 8000d3c:	40021c00 	.word	0x40021c00
 8000d40:	40013c00 	.word	0x40013c00

08000d44 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	460b      	mov	r3, r1
 8000d4e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	691a      	ldr	r2, [r3, #16]
 8000d54:	887b      	ldrh	r3, [r7, #2]
 8000d56:	4013      	ands	r3, r2
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d002      	beq.n	8000d62 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	73fb      	strb	r3, [r7, #15]
 8000d60:	e001      	b.n	8000d66 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000d62:	2300      	movs	r3, #0
 8000d64:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000d66:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d68:	4618      	mov	r0, r3
 8000d6a:	3714      	adds	r7, #20
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d72:	4770      	bx	lr

08000d74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
 8000d7c:	460b      	mov	r3, r1
 8000d7e:	807b      	strh	r3, [r7, #2]
 8000d80:	4613      	mov	r3, r2
 8000d82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000d84:	787b      	ldrb	r3, [r7, #1]
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d003      	beq.n	8000d92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d8a:	887a      	ldrh	r2, [r7, #2]
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d90:	e003      	b.n	8000d9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d92:	887b      	ldrh	r3, [r7, #2]
 8000d94:	041a      	lsls	r2, r3, #16
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	619a      	str	r2, [r3, #24]
}
 8000d9a:	bf00      	nop
 8000d9c:	370c      	adds	r7, #12
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da4:	4770      	bx	lr
	...

08000da8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b086      	sub	sp, #24
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d101      	bne.n	8000dba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e25b      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f003 0301 	and.w	r3, r3, #1
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d075      	beq.n	8000eb2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dc6:	4ba3      	ldr	r3, [pc, #652]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000dc8:	689b      	ldr	r3, [r3, #8]
 8000dca:	f003 030c 	and.w	r3, r3, #12
 8000dce:	2b04      	cmp	r3, #4
 8000dd0:	d00c      	beq.n	8000dec <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000dd2:	4ba0      	ldr	r3, [pc, #640]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000dd4:	689b      	ldr	r3, [r3, #8]
 8000dd6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000dda:	2b08      	cmp	r3, #8
 8000ddc:	d112      	bne.n	8000e04 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000dde:	4b9d      	ldr	r3, [pc, #628]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000de6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000dea:	d10b      	bne.n	8000e04 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000dec:	4b99      	ldr	r3, [pc, #612]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d05b      	beq.n	8000eb0 <HAL_RCC_OscConfig+0x108>
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d157      	bne.n	8000eb0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000e00:	2301      	movs	r3, #1
 8000e02:	e236      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	685b      	ldr	r3, [r3, #4]
 8000e08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000e0c:	d106      	bne.n	8000e1c <HAL_RCC_OscConfig+0x74>
 8000e0e:	4b91      	ldr	r3, [pc, #580]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a90      	ldr	r2, [pc, #576]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e18:	6013      	str	r3, [r2, #0]
 8000e1a:	e01d      	b.n	8000e58 <HAL_RCC_OscConfig+0xb0>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000e24:	d10c      	bne.n	8000e40 <HAL_RCC_OscConfig+0x98>
 8000e26:	4b8b      	ldr	r3, [pc, #556]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	4a8a      	ldr	r2, [pc, #552]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e30:	6013      	str	r3, [r2, #0]
 8000e32:	4b88      	ldr	r3, [pc, #544]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a87      	ldr	r2, [pc, #540]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000e3c:	6013      	str	r3, [r2, #0]
 8000e3e:	e00b      	b.n	8000e58 <HAL_RCC_OscConfig+0xb0>
 8000e40:	4b84      	ldr	r3, [pc, #528]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a83      	ldr	r2, [pc, #524]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	4b81      	ldr	r3, [pc, #516]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a80      	ldr	r2, [pc, #512]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d013      	beq.n	8000e88 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e60:	f7ff fce8 	bl	8000834 <HAL_GetTick>
 8000e64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e66:	e008      	b.n	8000e7a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e68:	f7ff fce4 	bl	8000834 <HAL_GetTick>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	693b      	ldr	r3, [r7, #16]
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b64      	cmp	r3, #100	; 0x64
 8000e74:	d901      	bls.n	8000e7a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000e76:	2303      	movs	r3, #3
 8000e78:	e1fb      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e7a:	4b76      	ldr	r3, [pc, #472]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d0f0      	beq.n	8000e68 <HAL_RCC_OscConfig+0xc0>
 8000e86:	e014      	b.n	8000eb2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e88:	f7ff fcd4 	bl	8000834 <HAL_GetTick>
 8000e8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e8e:	e008      	b.n	8000ea2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e90:	f7ff fcd0 	bl	8000834 <HAL_GetTick>
 8000e94:	4602      	mov	r2, r0
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	1ad3      	subs	r3, r2, r3
 8000e9a:	2b64      	cmp	r3, #100	; 0x64
 8000e9c:	d901      	bls.n	8000ea2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000e9e:	2303      	movs	r3, #3
 8000ea0:	e1e7      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ea2:	4b6c      	ldr	r3, [pc, #432]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d1f0      	bne.n	8000e90 <HAL_RCC_OscConfig+0xe8>
 8000eae:	e000      	b.n	8000eb2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000eb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	f003 0302 	and.w	r3, r3, #2
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d063      	beq.n	8000f86 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ebe:	4b65      	ldr	r3, [pc, #404]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f003 030c 	and.w	r3, r3, #12
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d00b      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000eca:	4b62      	ldr	r3, [pc, #392]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000ed2:	2b08      	cmp	r3, #8
 8000ed4:	d11c      	bne.n	8000f10 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000ed6:	4b5f      	ldr	r3, [pc, #380]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d116      	bne.n	8000f10 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ee2:	4b5c      	ldr	r3, [pc, #368]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	f003 0302 	and.w	r3, r3, #2
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d005      	beq.n	8000efa <HAL_RCC_OscConfig+0x152>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d001      	beq.n	8000efa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	e1bb      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000efa:	4b56      	ldr	r3, [pc, #344]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	691b      	ldr	r3, [r3, #16]
 8000f06:	00db      	lsls	r3, r3, #3
 8000f08:	4952      	ldr	r1, [pc, #328]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000f0a:	4313      	orrs	r3, r2
 8000f0c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f0e:	e03a      	b.n	8000f86 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d020      	beq.n	8000f5a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f18:	4b4f      	ldr	r3, [pc, #316]	; (8001058 <HAL_RCC_OscConfig+0x2b0>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f1e:	f7ff fc89 	bl	8000834 <HAL_GetTick>
 8000f22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f24:	e008      	b.n	8000f38 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f26:	f7ff fc85 	bl	8000834 <HAL_GetTick>
 8000f2a:	4602      	mov	r2, r0
 8000f2c:	693b      	ldr	r3, [r7, #16]
 8000f2e:	1ad3      	subs	r3, r2, r3
 8000f30:	2b02      	cmp	r3, #2
 8000f32:	d901      	bls.n	8000f38 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000f34:	2303      	movs	r3, #3
 8000f36:	e19c      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f38:	4b46      	ldr	r3, [pc, #280]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	d0f0      	beq.n	8000f26 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f44:	4b43      	ldr	r3, [pc, #268]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	691b      	ldr	r3, [r3, #16]
 8000f50:	00db      	lsls	r3, r3, #3
 8000f52:	4940      	ldr	r1, [pc, #256]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000f54:	4313      	orrs	r3, r2
 8000f56:	600b      	str	r3, [r1, #0]
 8000f58:	e015      	b.n	8000f86 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000f5a:	4b3f      	ldr	r3, [pc, #252]	; (8001058 <HAL_RCC_OscConfig+0x2b0>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f60:	f7ff fc68 	bl	8000834 <HAL_GetTick>
 8000f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f66:	e008      	b.n	8000f7a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f68:	f7ff fc64 	bl	8000834 <HAL_GetTick>
 8000f6c:	4602      	mov	r2, r0
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	1ad3      	subs	r3, r2, r3
 8000f72:	2b02      	cmp	r3, #2
 8000f74:	d901      	bls.n	8000f7a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000f76:	2303      	movs	r3, #3
 8000f78:	e17b      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f7a:	4b36      	ldr	r3, [pc, #216]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	f003 0302 	and.w	r3, r3, #2
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1f0      	bne.n	8000f68 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	f003 0308 	and.w	r3, r3, #8
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d030      	beq.n	8000ff4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d016      	beq.n	8000fc8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f9a:	4b30      	ldr	r3, [pc, #192]	; (800105c <HAL_RCC_OscConfig+0x2b4>)
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fa0:	f7ff fc48 	bl	8000834 <HAL_GetTick>
 8000fa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fa6:	e008      	b.n	8000fba <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fa8:	f7ff fc44 	bl	8000834 <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	693b      	ldr	r3, [r7, #16]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d901      	bls.n	8000fba <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e15b      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000fba:	4b26      	ldr	r3, [pc, #152]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000fbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d0f0      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x200>
 8000fc6:	e015      	b.n	8000ff4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fc8:	4b24      	ldr	r3, [pc, #144]	; (800105c <HAL_RCC_OscConfig+0x2b4>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fce:	f7ff fc31 	bl	8000834 <HAL_GetTick>
 8000fd2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fd4:	e008      	b.n	8000fe8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000fd6:	f7ff fc2d 	bl	8000834 <HAL_GetTick>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b02      	cmp	r3, #2
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e144      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000fe8:	4b1a      	ldr	r3, [pc, #104]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8000fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000fec:	f003 0302 	and.w	r3, r3, #2
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d1f0      	bne.n	8000fd6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	f000 80a0 	beq.w	8001142 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001002:	2300      	movs	r3, #0
 8001004:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001006:	4b13      	ldr	r3, [pc, #76]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8001008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800100a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10f      	bne.n	8001032 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001012:	2300      	movs	r3, #0
 8001014:	60bb      	str	r3, [r7, #8]
 8001016:	4b0f      	ldr	r3, [pc, #60]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8001018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800101a:	4a0e      	ldr	r2, [pc, #56]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 800101c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001020:	6413      	str	r3, [r2, #64]	; 0x40
 8001022:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <HAL_RCC_OscConfig+0x2ac>)
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800102a:	60bb      	str	r3, [r7, #8]
 800102c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800102e:	2301      	movs	r3, #1
 8001030:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001032:	4b0b      	ldr	r3, [pc, #44]	; (8001060 <HAL_RCC_OscConfig+0x2b8>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800103a:	2b00      	cmp	r3, #0
 800103c:	d121      	bne.n	8001082 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800103e:	4b08      	ldr	r3, [pc, #32]	; (8001060 <HAL_RCC_OscConfig+0x2b8>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	4a07      	ldr	r2, [pc, #28]	; (8001060 <HAL_RCC_OscConfig+0x2b8>)
 8001044:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001048:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800104a:	f7ff fbf3 	bl	8000834 <HAL_GetTick>
 800104e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001050:	e011      	b.n	8001076 <HAL_RCC_OscConfig+0x2ce>
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800
 8001058:	42470000 	.word	0x42470000
 800105c:	42470e80 	.word	0x42470e80
 8001060:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001064:	f7ff fbe6 	bl	8000834 <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	2b02      	cmp	r3, #2
 8001070:	d901      	bls.n	8001076 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001072:	2303      	movs	r3, #3
 8001074:	e0fd      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001076:	4b81      	ldr	r3, [pc, #516]	; (800127c <HAL_RCC_OscConfig+0x4d4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800107e:	2b00      	cmp	r3, #0
 8001080:	d0f0      	beq.n	8001064 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	2b01      	cmp	r3, #1
 8001088:	d106      	bne.n	8001098 <HAL_RCC_OscConfig+0x2f0>
 800108a:	4b7d      	ldr	r3, [pc, #500]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 800108c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800108e:	4a7c      	ldr	r2, [pc, #496]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 8001090:	f043 0301 	orr.w	r3, r3, #1
 8001094:	6713      	str	r3, [r2, #112]	; 0x70
 8001096:	e01c      	b.n	80010d2 <HAL_RCC_OscConfig+0x32a>
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	2b05      	cmp	r3, #5
 800109e:	d10c      	bne.n	80010ba <HAL_RCC_OscConfig+0x312>
 80010a0:	4b77      	ldr	r3, [pc, #476]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010a4:	4a76      	ldr	r2, [pc, #472]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010a6:	f043 0304 	orr.w	r3, r3, #4
 80010aa:	6713      	str	r3, [r2, #112]	; 0x70
 80010ac:	4b74      	ldr	r3, [pc, #464]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010b0:	4a73      	ldr	r2, [pc, #460]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	6713      	str	r3, [r2, #112]	; 0x70
 80010b8:	e00b      	b.n	80010d2 <HAL_RCC_OscConfig+0x32a>
 80010ba:	4b71      	ldr	r3, [pc, #452]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010be:	4a70      	ldr	r2, [pc, #448]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010c0:	f023 0301 	bic.w	r3, r3, #1
 80010c4:	6713      	str	r3, [r2, #112]	; 0x70
 80010c6:	4b6e      	ldr	r3, [pc, #440]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010ca:	4a6d      	ldr	r2, [pc, #436]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010cc:	f023 0304 	bic.w	r3, r3, #4
 80010d0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d015      	beq.n	8001106 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010da:	f7ff fbab 	bl	8000834 <HAL_GetTick>
 80010de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010e0:	e00a      	b.n	80010f8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010e2:	f7ff fba7 	bl	8000834 <HAL_GetTick>
 80010e6:	4602      	mov	r2, r0
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	1ad3      	subs	r3, r2, r3
 80010ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80010f0:	4293      	cmp	r3, r2
 80010f2:	d901      	bls.n	80010f8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80010f4:	2303      	movs	r3, #3
 80010f6:	e0bc      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010f8:	4b61      	ldr	r3, [pc, #388]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80010fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80010fc:	f003 0302 	and.w	r3, r3, #2
 8001100:	2b00      	cmp	r3, #0
 8001102:	d0ee      	beq.n	80010e2 <HAL_RCC_OscConfig+0x33a>
 8001104:	e014      	b.n	8001130 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001106:	f7ff fb95 	bl	8000834 <HAL_GetTick>
 800110a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800110c:	e00a      	b.n	8001124 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800110e:	f7ff fb91 	bl	8000834 <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	f241 3288 	movw	r2, #5000	; 0x1388
 800111c:	4293      	cmp	r3, r2
 800111e:	d901      	bls.n	8001124 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001120:	2303      	movs	r3, #3
 8001122:	e0a6      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001124:	4b56      	ldr	r3, [pc, #344]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 8001126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d1ee      	bne.n	800110e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001130:	7dfb      	ldrb	r3, [r7, #23]
 8001132:	2b01      	cmp	r3, #1
 8001134:	d105      	bne.n	8001142 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001136:	4b52      	ldr	r3, [pc, #328]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113a:	4a51      	ldr	r2, [pc, #324]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 800113c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001140:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	699b      	ldr	r3, [r3, #24]
 8001146:	2b00      	cmp	r3, #0
 8001148:	f000 8092 	beq.w	8001270 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800114c:	4b4c      	ldr	r3, [pc, #304]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 800114e:	689b      	ldr	r3, [r3, #8]
 8001150:	f003 030c 	and.w	r3, r3, #12
 8001154:	2b08      	cmp	r3, #8
 8001156:	d05c      	beq.n	8001212 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	2b02      	cmp	r3, #2
 800115e:	d141      	bne.n	80011e4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001160:	4b48      	ldr	r3, [pc, #288]	; (8001284 <HAL_RCC_OscConfig+0x4dc>)
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001166:	f7ff fb65 	bl	8000834 <HAL_GetTick>
 800116a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800116c:	e008      	b.n	8001180 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800116e:	f7ff fb61 	bl	8000834 <HAL_GetTick>
 8001172:	4602      	mov	r2, r0
 8001174:	693b      	ldr	r3, [r7, #16]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b02      	cmp	r3, #2
 800117a:	d901      	bls.n	8001180 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800117c:	2303      	movs	r3, #3
 800117e:	e078      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001180:	4b3f      	ldr	r3, [pc, #252]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001188:	2b00      	cmp	r3, #0
 800118a:	d1f0      	bne.n	800116e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	69da      	ldr	r2, [r3, #28]
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	6a1b      	ldr	r3, [r3, #32]
 8001194:	431a      	orrs	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800119a:	019b      	lsls	r3, r3, #6
 800119c:	431a      	orrs	r2, r3
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80011a2:	085b      	lsrs	r3, r3, #1
 80011a4:	3b01      	subs	r3, #1
 80011a6:	041b      	lsls	r3, r3, #16
 80011a8:	431a      	orrs	r2, r3
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011ae:	061b      	lsls	r3, r3, #24
 80011b0:	4933      	ldr	r1, [pc, #204]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80011b2:	4313      	orrs	r3, r2
 80011b4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80011b6:	4b33      	ldr	r3, [pc, #204]	; (8001284 <HAL_RCC_OscConfig+0x4dc>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011bc:	f7ff fb3a 	bl	8000834 <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011c2:	e008      	b.n	80011d6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011c4:	f7ff fb36 	bl	8000834 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e04d      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011d6:	4b2a      	ldr	r3, [pc, #168]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f0      	beq.n	80011c4 <HAL_RCC_OscConfig+0x41c>
 80011e2:	e045      	b.n	8001270 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011e4:	4b27      	ldr	r3, [pc, #156]	; (8001284 <HAL_RCC_OscConfig+0x4dc>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ea:	f7ff fb23 	bl	8000834 <HAL_GetTick>
 80011ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80011f2:	f7ff fb1f 	bl	8000834 <HAL_GetTick>
 80011f6:	4602      	mov	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b02      	cmp	r3, #2
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e036      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001204:	4b1e      	ldr	r3, [pc, #120]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800120c:	2b00      	cmp	r3, #0
 800120e:	d1f0      	bne.n	80011f2 <HAL_RCC_OscConfig+0x44a>
 8001210:	e02e      	b.n	8001270 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	699b      	ldr	r3, [r3, #24]
 8001216:	2b01      	cmp	r3, #1
 8001218:	d101      	bne.n	800121e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e029      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <HAL_RCC_OscConfig+0x4d8>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69db      	ldr	r3, [r3, #28]
 800122e:	429a      	cmp	r2, r3
 8001230:	d11c      	bne.n	800126c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800123c:	429a      	cmp	r2, r3
 800123e:	d115      	bne.n	800126c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001240:	68fa      	ldr	r2, [r7, #12]
 8001242:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001246:	4013      	ands	r3, r2
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800124c:	4293      	cmp	r3, r2
 800124e:	d10d      	bne.n	800126c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800125a:	429a      	cmp	r2, r3
 800125c:	d106      	bne.n	800126c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001268:	429a      	cmp	r2, r3
 800126a:	d001      	beq.n	8001270 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800126c:	2301      	movs	r3, #1
 800126e:	e000      	b.n	8001272 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001270:	2300      	movs	r3, #0
}
 8001272:	4618      	mov	r0, r3
 8001274:	3718      	adds	r7, #24
 8001276:	46bd      	mov	sp, r7
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	40007000 	.word	0x40007000
 8001280:	40023800 	.word	0x40023800
 8001284:	42470060 	.word	0x42470060

08001288 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001298:	2301      	movs	r3, #1
 800129a:	e0cc      	b.n	8001436 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800129c:	4b68      	ldr	r3, [pc, #416]	; (8001440 <HAL_RCC_ClockConfig+0x1b8>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 030f 	and.w	r3, r3, #15
 80012a4:	683a      	ldr	r2, [r7, #0]
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d90c      	bls.n	80012c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80012aa:	4b65      	ldr	r3, [pc, #404]	; (8001440 <HAL_RCC_ClockConfig+0x1b8>)
 80012ac:	683a      	ldr	r2, [r7, #0]
 80012ae:	b2d2      	uxtb	r2, r2
 80012b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80012b2:	4b63      	ldr	r3, [pc, #396]	; (8001440 <HAL_RCC_ClockConfig+0x1b8>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 030f 	and.w	r3, r3, #15
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	429a      	cmp	r2, r3
 80012be:	d001      	beq.n	80012c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
 80012c2:	e0b8      	b.n	8001436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f003 0302 	and.w	r3, r3, #2
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d020      	beq.n	8001312 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f003 0304 	and.w	r3, r3, #4
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d005      	beq.n	80012e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80012dc:	4b59      	ldr	r3, [pc, #356]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	4a58      	ldr	r2, [pc, #352]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 80012e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80012e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0308 	and.w	r3, r3, #8
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d005      	beq.n	8001300 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80012f4:	4b53      	ldr	r3, [pc, #332]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 80012f6:	689b      	ldr	r3, [r3, #8]
 80012f8:	4a52      	ldr	r2, [pc, #328]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 80012fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80012fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001300:	4b50      	ldr	r3, [pc, #320]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	494d      	ldr	r1, [pc, #308]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 800130e:	4313      	orrs	r3, r2
 8001310:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	2b00      	cmp	r3, #0
 800131c:	d044      	beq.n	80013a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	2b01      	cmp	r3, #1
 8001324:	d107      	bne.n	8001336 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001326:	4b47      	ldr	r3, [pc, #284]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800132e:	2b00      	cmp	r3, #0
 8001330:	d119      	bne.n	8001366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001332:	2301      	movs	r3, #1
 8001334:	e07f      	b.n	8001436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	685b      	ldr	r3, [r3, #4]
 800133a:	2b02      	cmp	r3, #2
 800133c:	d003      	beq.n	8001346 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001342:	2b03      	cmp	r3, #3
 8001344:	d107      	bne.n	8001356 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001346:	4b3f      	ldr	r3, [pc, #252]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d109      	bne.n	8001366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e06f      	b.n	8001436 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001356:	4b3b      	ldr	r3, [pc, #236]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0302 	and.w	r3, r3, #2
 800135e:	2b00      	cmp	r3, #0
 8001360:	d101      	bne.n	8001366 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e067      	b.n	8001436 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001366:	4b37      	ldr	r3, [pc, #220]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	f023 0203 	bic.w	r2, r3, #3
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	4934      	ldr	r1, [pc, #208]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001374:	4313      	orrs	r3, r2
 8001376:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001378:	f7ff fa5c 	bl	8000834 <HAL_GetTick>
 800137c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800137e:	e00a      	b.n	8001396 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001380:	f7ff fa58 	bl	8000834 <HAL_GetTick>
 8001384:	4602      	mov	r2, r0
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	1ad3      	subs	r3, r2, r3
 800138a:	f241 3288 	movw	r2, #5000	; 0x1388
 800138e:	4293      	cmp	r3, r2
 8001390:	d901      	bls.n	8001396 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001392:	2303      	movs	r3, #3
 8001394:	e04f      	b.n	8001436 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001396:	4b2b      	ldr	r3, [pc, #172]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	f003 020c 	and.w	r2, r3, #12
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	009b      	lsls	r3, r3, #2
 80013a4:	429a      	cmp	r2, r3
 80013a6:	d1eb      	bne.n	8001380 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013a8:	4b25      	ldr	r3, [pc, #148]	; (8001440 <HAL_RCC_ClockConfig+0x1b8>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	f003 030f 	and.w	r3, r3, #15
 80013b0:	683a      	ldr	r2, [r7, #0]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d20c      	bcs.n	80013d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80013b6:	4b22      	ldr	r3, [pc, #136]	; (8001440 <HAL_RCC_ClockConfig+0x1b8>)
 80013b8:	683a      	ldr	r2, [r7, #0]
 80013ba:	b2d2      	uxtb	r2, r2
 80013bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80013be:	4b20      	ldr	r3, [pc, #128]	; (8001440 <HAL_RCC_ClockConfig+0x1b8>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 030f 	and.w	r3, r3, #15
 80013c6:	683a      	ldr	r2, [r7, #0]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d001      	beq.n	80013d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80013cc:	2301      	movs	r3, #1
 80013ce:	e032      	b.n	8001436 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f003 0304 	and.w	r3, r3, #4
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d008      	beq.n	80013ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80013dc:	4b19      	ldr	r3, [pc, #100]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	4916      	ldr	r1, [pc, #88]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 80013ea:	4313      	orrs	r3, r2
 80013ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0308 	and.w	r3, r3, #8
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d009      	beq.n	800140e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80013fa:	4b12      	ldr	r3, [pc, #72]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	00db      	lsls	r3, r3, #3
 8001408:	490e      	ldr	r1, [pc, #56]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 800140a:	4313      	orrs	r3, r2
 800140c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800140e:	f000 f821 	bl	8001454 <HAL_RCC_GetSysClockFreq>
 8001412:	4601      	mov	r1, r0
 8001414:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <HAL_RCC_ClockConfig+0x1bc>)
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	091b      	lsrs	r3, r3, #4
 800141a:	f003 030f 	and.w	r3, r3, #15
 800141e:	4a0a      	ldr	r2, [pc, #40]	; (8001448 <HAL_RCC_ClockConfig+0x1c0>)
 8001420:	5cd3      	ldrb	r3, [r2, r3]
 8001422:	fa21 f303 	lsr.w	r3, r1, r3
 8001426:	4a09      	ldr	r2, [pc, #36]	; (800144c <HAL_RCC_ClockConfig+0x1c4>)
 8001428:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800142a:	4b09      	ldr	r3, [pc, #36]	; (8001450 <HAL_RCC_ClockConfig+0x1c8>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4618      	mov	r0, r3
 8001430:	f001 fc10 	bl	8002c54 <HAL_InitTick>

  return HAL_OK;
 8001434:	2300      	movs	r3, #0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	40023c00 	.word	0x40023c00
 8001444:	40023800 	.word	0x40023800
 8001448:	08007364 	.word	0x08007364
 800144c:	20000008 	.word	0x20000008
 8001450:	20000000 	.word	0x20000000

08001454 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001454:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001456:	b085      	sub	sp, #20
 8001458:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800145a:	2300      	movs	r3, #0
 800145c:	607b      	str	r3, [r7, #4]
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
 8001462:	2300      	movs	r3, #0
 8001464:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001466:	2300      	movs	r3, #0
 8001468:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800146a:	4b63      	ldr	r3, [pc, #396]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	f003 030c 	and.w	r3, r3, #12
 8001472:	2b04      	cmp	r3, #4
 8001474:	d007      	beq.n	8001486 <HAL_RCC_GetSysClockFreq+0x32>
 8001476:	2b08      	cmp	r3, #8
 8001478:	d008      	beq.n	800148c <HAL_RCC_GetSysClockFreq+0x38>
 800147a:	2b00      	cmp	r3, #0
 800147c:	f040 80b4 	bne.w	80015e8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001480:	4b5e      	ldr	r3, [pc, #376]	; (80015fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001482:	60bb      	str	r3, [r7, #8]
       break;
 8001484:	e0b3      	b.n	80015ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001486:	4b5e      	ldr	r3, [pc, #376]	; (8001600 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001488:	60bb      	str	r3, [r7, #8]
      break;
 800148a:	e0b0      	b.n	80015ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800148c:	4b5a      	ldr	r3, [pc, #360]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800148e:	685b      	ldr	r3, [r3, #4]
 8001490:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001494:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001496:	4b58      	ldr	r3, [pc, #352]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d04a      	beq.n	8001538 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014a2:	4b55      	ldr	r3, [pc, #340]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	099b      	lsrs	r3, r3, #6
 80014a8:	f04f 0400 	mov.w	r4, #0
 80014ac:	f240 11ff 	movw	r1, #511	; 0x1ff
 80014b0:	f04f 0200 	mov.w	r2, #0
 80014b4:	ea03 0501 	and.w	r5, r3, r1
 80014b8:	ea04 0602 	and.w	r6, r4, r2
 80014bc:	4629      	mov	r1, r5
 80014be:	4632      	mov	r2, r6
 80014c0:	f04f 0300 	mov.w	r3, #0
 80014c4:	f04f 0400 	mov.w	r4, #0
 80014c8:	0154      	lsls	r4, r2, #5
 80014ca:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80014ce:	014b      	lsls	r3, r1, #5
 80014d0:	4619      	mov	r1, r3
 80014d2:	4622      	mov	r2, r4
 80014d4:	1b49      	subs	r1, r1, r5
 80014d6:	eb62 0206 	sbc.w	r2, r2, r6
 80014da:	f04f 0300 	mov.w	r3, #0
 80014de:	f04f 0400 	mov.w	r4, #0
 80014e2:	0194      	lsls	r4, r2, #6
 80014e4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80014e8:	018b      	lsls	r3, r1, #6
 80014ea:	1a5b      	subs	r3, r3, r1
 80014ec:	eb64 0402 	sbc.w	r4, r4, r2
 80014f0:	f04f 0100 	mov.w	r1, #0
 80014f4:	f04f 0200 	mov.w	r2, #0
 80014f8:	00e2      	lsls	r2, r4, #3
 80014fa:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80014fe:	00d9      	lsls	r1, r3, #3
 8001500:	460b      	mov	r3, r1
 8001502:	4614      	mov	r4, r2
 8001504:	195b      	adds	r3, r3, r5
 8001506:	eb44 0406 	adc.w	r4, r4, r6
 800150a:	f04f 0100 	mov.w	r1, #0
 800150e:	f04f 0200 	mov.w	r2, #0
 8001512:	0262      	lsls	r2, r4, #9
 8001514:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001518:	0259      	lsls	r1, r3, #9
 800151a:	460b      	mov	r3, r1
 800151c:	4614      	mov	r4, r2
 800151e:	4618      	mov	r0, r3
 8001520:	4621      	mov	r1, r4
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	f04f 0400 	mov.w	r4, #0
 8001528:	461a      	mov	r2, r3
 800152a:	4623      	mov	r3, r4
 800152c:	f7fe fe9a 	bl	8000264 <__aeabi_uldivmod>
 8001530:	4603      	mov	r3, r0
 8001532:	460c      	mov	r4, r1
 8001534:	60fb      	str	r3, [r7, #12]
 8001536:	e049      	b.n	80015cc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001538:	4b2f      	ldr	r3, [pc, #188]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	099b      	lsrs	r3, r3, #6
 800153e:	f04f 0400 	mov.w	r4, #0
 8001542:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001546:	f04f 0200 	mov.w	r2, #0
 800154a:	ea03 0501 	and.w	r5, r3, r1
 800154e:	ea04 0602 	and.w	r6, r4, r2
 8001552:	4629      	mov	r1, r5
 8001554:	4632      	mov	r2, r6
 8001556:	f04f 0300 	mov.w	r3, #0
 800155a:	f04f 0400 	mov.w	r4, #0
 800155e:	0154      	lsls	r4, r2, #5
 8001560:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001564:	014b      	lsls	r3, r1, #5
 8001566:	4619      	mov	r1, r3
 8001568:	4622      	mov	r2, r4
 800156a:	1b49      	subs	r1, r1, r5
 800156c:	eb62 0206 	sbc.w	r2, r2, r6
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	f04f 0400 	mov.w	r4, #0
 8001578:	0194      	lsls	r4, r2, #6
 800157a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800157e:	018b      	lsls	r3, r1, #6
 8001580:	1a5b      	subs	r3, r3, r1
 8001582:	eb64 0402 	sbc.w	r4, r4, r2
 8001586:	f04f 0100 	mov.w	r1, #0
 800158a:	f04f 0200 	mov.w	r2, #0
 800158e:	00e2      	lsls	r2, r4, #3
 8001590:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001594:	00d9      	lsls	r1, r3, #3
 8001596:	460b      	mov	r3, r1
 8001598:	4614      	mov	r4, r2
 800159a:	195b      	adds	r3, r3, r5
 800159c:	eb44 0406 	adc.w	r4, r4, r6
 80015a0:	f04f 0100 	mov.w	r1, #0
 80015a4:	f04f 0200 	mov.w	r2, #0
 80015a8:	02a2      	lsls	r2, r4, #10
 80015aa:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80015ae:	0299      	lsls	r1, r3, #10
 80015b0:	460b      	mov	r3, r1
 80015b2:	4614      	mov	r4, r2
 80015b4:	4618      	mov	r0, r3
 80015b6:	4621      	mov	r1, r4
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f04f 0400 	mov.w	r4, #0
 80015be:	461a      	mov	r2, r3
 80015c0:	4623      	mov	r3, r4
 80015c2:	f7fe fe4f 	bl	8000264 <__aeabi_uldivmod>
 80015c6:	4603      	mov	r3, r0
 80015c8:	460c      	mov	r4, r1
 80015ca:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80015cc:	4b0a      	ldr	r3, [pc, #40]	; (80015f8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	0c1b      	lsrs	r3, r3, #16
 80015d2:	f003 0303 	and.w	r3, r3, #3
 80015d6:	3301      	adds	r3, #1
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015e4:	60bb      	str	r3, [r7, #8]
      break;
 80015e6:	e002      	b.n	80015ee <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80015e8:	4b04      	ldr	r3, [pc, #16]	; (80015fc <HAL_RCC_GetSysClockFreq+0x1a8>)
 80015ea:	60bb      	str	r3, [r7, #8]
      break;
 80015ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80015ee:	68bb      	ldr	r3, [r7, #8]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f8:	40023800 	.word	0x40023800
 80015fc:	00f42400 	.word	0x00f42400
 8001600:	007a1200 	.word	0x007a1200

08001604 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001608:	4b03      	ldr	r3, [pc, #12]	; (8001618 <HAL_RCC_GetHCLKFreq+0x14>)
 800160a:	681b      	ldr	r3, [r3, #0]
}
 800160c:	4618      	mov	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
 8001616:	bf00      	nop
 8001618:	20000008 	.word	0x20000008

0800161c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001620:	f7ff fff0 	bl	8001604 <HAL_RCC_GetHCLKFreq>
 8001624:	4601      	mov	r1, r0
 8001626:	4b05      	ldr	r3, [pc, #20]	; (800163c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	0a9b      	lsrs	r3, r3, #10
 800162c:	f003 0307 	and.w	r3, r3, #7
 8001630:	4a03      	ldr	r2, [pc, #12]	; (8001640 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001632:	5cd3      	ldrb	r3, [r2, r3]
 8001634:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001638:	4618      	mov	r0, r3
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40023800 	.word	0x40023800
 8001640:	08007374 	.word	0x08007374

08001644 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001644:	b480      	push	{r7}
 8001646:	b083      	sub	sp, #12
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
 800164c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	220f      	movs	r2, #15
 8001652:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001654:	4b12      	ldr	r3, [pc, #72]	; (80016a0 <HAL_RCC_GetClockConfig+0x5c>)
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	f003 0203 	and.w	r2, r3, #3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001660:	4b0f      	ldr	r3, [pc, #60]	; (80016a0 <HAL_RCC_GetClockConfig+0x5c>)
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800166c:	4b0c      	ldr	r3, [pc, #48]	; (80016a0 <HAL_RCC_GetClockConfig+0x5c>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001678:	4b09      	ldr	r3, [pc, #36]	; (80016a0 <HAL_RCC_GetClockConfig+0x5c>)
 800167a:	689b      	ldr	r3, [r3, #8]
 800167c:	08db      	lsrs	r3, r3, #3
 800167e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001686:	4b07      	ldr	r3, [pc, #28]	; (80016a4 <HAL_RCC_GetClockConfig+0x60>)
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f003 020f 	and.w	r2, r3, #15
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	601a      	str	r2, [r3, #0]
}
 8001692:	bf00      	nop
 8001694:	370c      	adds	r7, #12
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	40023800 	.word	0x40023800
 80016a4:	40023c00 	.word	0x40023c00

080016a8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e01d      	b.n	80016f6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d106      	bne.n	80016d4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80016ce:	6878      	ldr	r0, [r7, #4]
 80016d0:	f001 fa4e 	bl	8002b70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	2202      	movs	r2, #2
 80016d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3304      	adds	r3, #4
 80016e4:	4619      	mov	r1, r3
 80016e6:	4610      	mov	r0, r2
 80016e8:	f000 fb4e 	bl	8001d88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	2201      	movs	r2, #1
 80016f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80016f4:	2300      	movs	r3, #0
}
 80016f6:	4618      	mov	r0, r3
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80016fe:	b480      	push	{r7}
 8001700:	b085      	sub	sp, #20
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	68da      	ldr	r2, [r3, #12]
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	f042 0201 	orr.w	r2, r2, #1
 8001714:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 0307 	and.w	r3, r3, #7
 8001720:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	2b06      	cmp	r3, #6
 8001726:	d007      	beq.n	8001738 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f042 0201 	orr.w	r2, r2, #1
 8001736:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	4618      	mov	r0, r3
 800173c:	3714      	adds	r7, #20
 800173e:	46bd      	mov	sp, r7
 8001740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001744:	4770      	bx	lr

08001746 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2b00      	cmp	r3, #0
 8001752:	d101      	bne.n	8001758 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001754:	2301      	movs	r3, #1
 8001756:	e01d      	b.n	8001794 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800175e:	b2db      	uxtb	r3, r3
 8001760:	2b00      	cmp	r3, #0
 8001762:	d106      	bne.n	8001772 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	f000 f815 	bl	800179c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2202      	movs	r2, #2
 8001776:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681a      	ldr	r2, [r3, #0]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	3304      	adds	r3, #4
 8001782:	4619      	mov	r1, r3
 8001784:	4610      	mov	r0, r2
 8001786:	f000 faff 	bl	8001d88 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	2201      	movs	r2, #1
 800178e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	3708      	adds	r7, #8
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}

0800179c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80017a4:	bf00      	nop
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr

080017b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b084      	sub	sp, #16
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2201      	movs	r2, #1
 80017c0:	6839      	ldr	r1, [r7, #0]
 80017c2:	4618      	mov	r0, r3
 80017c4:	f000 fdca 	bl	800235c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a15      	ldr	r2, [pc, #84]	; (8001824 <HAL_TIM_PWM_Start+0x74>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d004      	beq.n	80017dc <HAL_TIM_PWM_Start+0x2c>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a14      	ldr	r2, [pc, #80]	; (8001828 <HAL_TIM_PWM_Start+0x78>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d101      	bne.n	80017e0 <HAL_TIM_PWM_Start+0x30>
 80017dc:	2301      	movs	r3, #1
 80017de:	e000      	b.n	80017e2 <HAL_TIM_PWM_Start+0x32>
 80017e0:	2300      	movs	r3, #0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d007      	beq.n	80017f6 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80017f4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	f003 0307 	and.w	r3, r3, #7
 8001800:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	2b06      	cmp	r3, #6
 8001806:	d007      	beq.n	8001818 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f042 0201 	orr.w	r2, r2, #1
 8001816:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40010000 	.word	0x40010000
 8001828:	40010400 	.word	0x40010400

0800182c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	691b      	ldr	r3, [r3, #16]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b02      	cmp	r3, #2
 8001840:	d122      	bne.n	8001888 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	68db      	ldr	r3, [r3, #12]
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	2b02      	cmp	r3, #2
 800184e:	d11b      	bne.n	8001888 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	f06f 0202 	mvn.w	r2, #2
 8001858:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	2201      	movs	r2, #1
 800185e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	699b      	ldr	r3, [r3, #24]
 8001866:	f003 0303 	and.w	r3, r3, #3
 800186a:	2b00      	cmp	r3, #0
 800186c:	d003      	beq.n	8001876 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f000 fa6b 	bl	8001d4a <HAL_TIM_IC_CaptureCallback>
 8001874:	e005      	b.n	8001882 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001876:	6878      	ldr	r0, [r7, #4]
 8001878:	f000 fa5d 	bl	8001d36 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f000 fa6e 	bl	8001d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	f003 0304 	and.w	r3, r3, #4
 8001892:	2b04      	cmp	r3, #4
 8001894:	d122      	bne.n	80018dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	f003 0304 	and.w	r3, r3, #4
 80018a0:	2b04      	cmp	r3, #4
 80018a2:	d11b      	bne.n	80018dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f06f 0204 	mvn.w	r2, #4
 80018ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	2202      	movs	r2, #2
 80018b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d003      	beq.n	80018ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f000 fa41 	bl	8001d4a <HAL_TIM_IC_CaptureCallback>
 80018c8:	e005      	b.n	80018d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f000 fa33 	bl	8001d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 fa44 	bl	8001d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	2200      	movs	r2, #0
 80018da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	691b      	ldr	r3, [r3, #16]
 80018e2:	f003 0308 	and.w	r3, r3, #8
 80018e6:	2b08      	cmp	r3, #8
 80018e8:	d122      	bne.n	8001930 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	68db      	ldr	r3, [r3, #12]
 80018f0:	f003 0308 	and.w	r3, r3, #8
 80018f4:	2b08      	cmp	r3, #8
 80018f6:	d11b      	bne.n	8001930 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f06f 0208 	mvn.w	r2, #8
 8001900:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2204      	movs	r2, #4
 8001906:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	f003 0303 	and.w	r3, r3, #3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f000 fa17 	bl	8001d4a <HAL_TIM_IC_CaptureCallback>
 800191c:	e005      	b.n	800192a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 fa09 	bl	8001d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001924:	6878      	ldr	r0, [r7, #4]
 8001926:	f000 fa1a 	bl	8001d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2200      	movs	r2, #0
 800192e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	f003 0310 	and.w	r3, r3, #16
 800193a:	2b10      	cmp	r3, #16
 800193c:	d122      	bne.n	8001984 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	f003 0310 	and.w	r3, r3, #16
 8001948:	2b10      	cmp	r3, #16
 800194a:	d11b      	bne.n	8001984 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f06f 0210 	mvn.w	r2, #16
 8001954:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2208      	movs	r2, #8
 800195a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	69db      	ldr	r3, [r3, #28]
 8001962:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001966:	2b00      	cmp	r3, #0
 8001968:	d003      	beq.n	8001972 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800196a:	6878      	ldr	r0, [r7, #4]
 800196c:	f000 f9ed 	bl	8001d4a <HAL_TIM_IC_CaptureCallback>
 8001970:	e005      	b.n	800197e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f000 f9df 	bl	8001d36 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001978:	6878      	ldr	r0, [r7, #4]
 800197a:	f000 f9f0 	bl	8001d5e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	691b      	ldr	r3, [r3, #16]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	2b01      	cmp	r3, #1
 8001990:	d10e      	bne.n	80019b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	68db      	ldr	r3, [r3, #12]
 8001998:	f003 0301 	and.w	r3, r3, #1
 800199c:	2b01      	cmp	r3, #1
 800199e:	d107      	bne.n	80019b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f06f 0201 	mvn.w	r2, #1
 80019a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80019aa:	6878      	ldr	r0, [r7, #4]
 80019ac:	f001 f89e 	bl	8002aec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	691b      	ldr	r3, [r3, #16]
 80019b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019ba:	2b80      	cmp	r3, #128	; 0x80
 80019bc:	d10e      	bne.n	80019dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	68db      	ldr	r3, [r3, #12]
 80019c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80019c8:	2b80      	cmp	r3, #128	; 0x80
 80019ca:	d107      	bne.n	80019dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80019d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80019d6:	6878      	ldr	r0, [r7, #4]
 80019d8:	f000 fd6c 	bl	80024b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	691b      	ldr	r3, [r3, #16]
 80019e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019e6:	2b40      	cmp	r3, #64	; 0x40
 80019e8:	d10e      	bne.n	8001a08 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	68db      	ldr	r3, [r3, #12]
 80019f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019f4:	2b40      	cmp	r3, #64	; 0x40
 80019f6:	d107      	bne.n	8001a08 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001a00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 f9b5 	bl	8001d72 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	f003 0320 	and.w	r3, r3, #32
 8001a12:	2b20      	cmp	r3, #32
 8001a14:	d10e      	bne.n	8001a34 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	f003 0320 	and.w	r3, r3, #32
 8001a20:	2b20      	cmp	r3, #32
 8001a22:	d107      	bne.n	8001a34 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	f06f 0220 	mvn.w	r2, #32
 8001a2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001a2e:	6878      	ldr	r0, [r7, #4]
 8001a30:	f000 fd36 	bl	80024a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001a34:	bf00      	nop
 8001a36:	3708      	adds	r7, #8
 8001a38:	46bd      	mov	sp, r7
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b084      	sub	sp, #16
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	60f8      	str	r0, [r7, #12]
 8001a44:	60b9      	str	r1, [r7, #8]
 8001a46:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	d101      	bne.n	8001a56 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8001a52:	2302      	movs	r3, #2
 8001a54:	e0b4      	b.n	8001bc0 <HAL_TIM_PWM_ConfigChannel+0x184>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	2202      	movs	r2, #2
 8001a62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2b0c      	cmp	r3, #12
 8001a6a:	f200 809f 	bhi.w	8001bac <HAL_TIM_PWM_ConfigChannel+0x170>
 8001a6e:	a201      	add	r2, pc, #4	; (adr r2, 8001a74 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8001a70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a74:	08001aa9 	.word	0x08001aa9
 8001a78:	08001bad 	.word	0x08001bad
 8001a7c:	08001bad 	.word	0x08001bad
 8001a80:	08001bad 	.word	0x08001bad
 8001a84:	08001ae9 	.word	0x08001ae9
 8001a88:	08001bad 	.word	0x08001bad
 8001a8c:	08001bad 	.word	0x08001bad
 8001a90:	08001bad 	.word	0x08001bad
 8001a94:	08001b2b 	.word	0x08001b2b
 8001a98:	08001bad 	.word	0x08001bad
 8001a9c:	08001bad 	.word	0x08001bad
 8001aa0:	08001bad 	.word	0x08001bad
 8001aa4:	08001b6b 	.word	0x08001b6b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68b9      	ldr	r1, [r7, #8]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f000 fa0a 	bl	8001ec8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	699a      	ldr	r2, [r3, #24]
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f042 0208 	orr.w	r2, r2, #8
 8001ac2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	699a      	ldr	r2, [r3, #24]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f022 0204 	bic.w	r2, r2, #4
 8001ad2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	6999      	ldr	r1, [r3, #24]
 8001ada:	68bb      	ldr	r3, [r7, #8]
 8001adc:	691a      	ldr	r2, [r3, #16]
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	430a      	orrs	r2, r1
 8001ae4:	619a      	str	r2, [r3, #24]
      break;
 8001ae6:	e062      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	68b9      	ldr	r1, [r7, #8]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f000 fa5a 	bl	8001fa8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	699a      	ldr	r2, [r3, #24]
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	699a      	ldr	r2, [r3, #24]
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	6999      	ldr	r1, [r3, #24]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	691b      	ldr	r3, [r3, #16]
 8001b1e:	021a      	lsls	r2, r3, #8
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	430a      	orrs	r2, r1
 8001b26:	619a      	str	r2, [r3, #24]
      break;
 8001b28:	e041      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	68b9      	ldr	r1, [r7, #8]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f000 faaf 	bl	8002094 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	69da      	ldr	r2, [r3, #28]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	f042 0208 	orr.w	r2, r2, #8
 8001b44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	69da      	ldr	r2, [r3, #28]
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f022 0204 	bic.w	r2, r2, #4
 8001b54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	69d9      	ldr	r1, [r3, #28]
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	691a      	ldr	r2, [r3, #16]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	430a      	orrs	r2, r1
 8001b66:	61da      	str	r2, [r3, #28]
      break;
 8001b68:	e021      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	68b9      	ldr	r1, [r7, #8]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f000 fb03 	bl	800217c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	69da      	ldr	r2, [r3, #28]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001b84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	69da      	ldr	r2, [r3, #28]
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001b94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	69d9      	ldr	r1, [r3, #28]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
 8001b9e:	691b      	ldr	r3, [r3, #16]
 8001ba0:	021a      	lsls	r2, r3, #8
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	61da      	str	r2, [r3, #28]
      break;
 8001baa:	e000      	b.n	8001bae <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8001bac:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2201      	movs	r2, #1
 8001bb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	3710      	adds	r7, #16
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bd80      	pop	{r7, pc}

08001bc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	d101      	bne.n	8001be0 <HAL_TIM_ConfigClockSource+0x18>
 8001bdc:	2302      	movs	r3, #2
 8001bde:	e0a6      	b.n	8001d2e <HAL_TIM_ConfigClockSource+0x166>
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2202      	movs	r2, #2
 8001bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	689b      	ldr	r3, [r3, #8]
 8001bf6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001bfe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001c06:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	68fa      	ldr	r2, [r7, #12]
 8001c0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2b40      	cmp	r3, #64	; 0x40
 8001c16:	d067      	beq.n	8001ce8 <HAL_TIM_ConfigClockSource+0x120>
 8001c18:	2b40      	cmp	r3, #64	; 0x40
 8001c1a:	d80b      	bhi.n	8001c34 <HAL_TIM_ConfigClockSource+0x6c>
 8001c1c:	2b10      	cmp	r3, #16
 8001c1e:	d073      	beq.n	8001d08 <HAL_TIM_ConfigClockSource+0x140>
 8001c20:	2b10      	cmp	r3, #16
 8001c22:	d802      	bhi.n	8001c2a <HAL_TIM_ConfigClockSource+0x62>
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d06f      	beq.n	8001d08 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001c28:	e078      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001c2a:	2b20      	cmp	r3, #32
 8001c2c:	d06c      	beq.n	8001d08 <HAL_TIM_ConfigClockSource+0x140>
 8001c2e:	2b30      	cmp	r3, #48	; 0x30
 8001c30:	d06a      	beq.n	8001d08 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001c32:	e073      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001c34:	2b70      	cmp	r3, #112	; 0x70
 8001c36:	d00d      	beq.n	8001c54 <HAL_TIM_ConfigClockSource+0x8c>
 8001c38:	2b70      	cmp	r3, #112	; 0x70
 8001c3a:	d804      	bhi.n	8001c46 <HAL_TIM_ConfigClockSource+0x7e>
 8001c3c:	2b50      	cmp	r3, #80	; 0x50
 8001c3e:	d033      	beq.n	8001ca8 <HAL_TIM_ConfigClockSource+0xe0>
 8001c40:	2b60      	cmp	r3, #96	; 0x60
 8001c42:	d041      	beq.n	8001cc8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001c44:	e06a      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001c46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c4a:	d066      	beq.n	8001d1a <HAL_TIM_ConfigClockSource+0x152>
 8001c4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c50:	d017      	beq.n	8001c82 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001c52:	e063      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6818      	ldr	r0, [r3, #0]
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	6899      	ldr	r1, [r3, #8]
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685a      	ldr	r2, [r3, #4]
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	f000 fb5a 	bl	800231c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001c76:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	68fa      	ldr	r2, [r7, #12]
 8001c7e:	609a      	str	r2, [r3, #8]
      break;
 8001c80:	e04c      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6818      	ldr	r0, [r3, #0]
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	6899      	ldr	r1, [r3, #8]
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685a      	ldr	r2, [r3, #4]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	f000 fb43 	bl	800231c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ca4:	609a      	str	r2, [r3, #8]
      break;
 8001ca6:	e039      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	6818      	ldr	r0, [r3, #0]
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	6859      	ldr	r1, [r3, #4]
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	68db      	ldr	r3, [r3, #12]
 8001cb4:	461a      	mov	r2, r3
 8001cb6:	f000 fab7 	bl	8002228 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2150      	movs	r1, #80	; 0x50
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f000 fb10 	bl	80022e6 <TIM_ITRx_SetConfig>
      break;
 8001cc6:	e029      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6818      	ldr	r0, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	6859      	ldr	r1, [r3, #4]
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	f000 fad6 	bl	8002286 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2160      	movs	r1, #96	; 0x60
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f000 fb00 	bl	80022e6 <TIM_ITRx_SetConfig>
      break;
 8001ce6:	e019      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	6859      	ldr	r1, [r3, #4]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	f000 fa97 	bl	8002228 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2140      	movs	r1, #64	; 0x40
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 faf0 	bl	80022e6 <TIM_ITRx_SetConfig>
      break;
 8001d06:	e009      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4619      	mov	r1, r3
 8001d12:	4610      	mov	r0, r2
 8001d14:	f000 fae7 	bl	80022e6 <TIM_ITRx_SetConfig>
      break;
 8001d18:	e000      	b.n	8001d1c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001d1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3710      	adds	r7, #16
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d36:	b480      	push	{r7}
 8001d38:	b083      	sub	sp, #12
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d3e:	bf00      	nop
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr

08001d5e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d5e:	b480      	push	{r7}
 8001d60:	b083      	sub	sp, #12
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d70:	4770      	bx	lr

08001d72 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d72:	b480      	push	{r7}
 8001d74:	b083      	sub	sp, #12
 8001d76:	af00      	add	r7, sp, #0
 8001d78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d7a:	bf00      	nop
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr
	...

08001d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b085      	sub	sp, #20
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
 8001d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a40      	ldr	r2, [pc, #256]	; (8001e9c <TIM_Base_SetConfig+0x114>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d013      	beq.n	8001dc8 <TIM_Base_SetConfig+0x40>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001da6:	d00f      	beq.n	8001dc8 <TIM_Base_SetConfig+0x40>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a3d      	ldr	r2, [pc, #244]	; (8001ea0 <TIM_Base_SetConfig+0x118>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d00b      	beq.n	8001dc8 <TIM_Base_SetConfig+0x40>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a3c      	ldr	r2, [pc, #240]	; (8001ea4 <TIM_Base_SetConfig+0x11c>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d007      	beq.n	8001dc8 <TIM_Base_SetConfig+0x40>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4a3b      	ldr	r2, [pc, #236]	; (8001ea8 <TIM_Base_SetConfig+0x120>)
 8001dbc:	4293      	cmp	r3, r2
 8001dbe:	d003      	beq.n	8001dc8 <TIM_Base_SetConfig+0x40>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4a3a      	ldr	r2, [pc, #232]	; (8001eac <TIM_Base_SetConfig+0x124>)
 8001dc4:	4293      	cmp	r3, r2
 8001dc6:	d108      	bne.n	8001dda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	68fa      	ldr	r2, [r7, #12]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a2f      	ldr	r2, [pc, #188]	; (8001e9c <TIM_Base_SetConfig+0x114>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d02b      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001de8:	d027      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a2c      	ldr	r2, [pc, #176]	; (8001ea0 <TIM_Base_SetConfig+0x118>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d023      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a2b      	ldr	r2, [pc, #172]	; (8001ea4 <TIM_Base_SetConfig+0x11c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d01f      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a2a      	ldr	r2, [pc, #168]	; (8001ea8 <TIM_Base_SetConfig+0x120>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d01b      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a29      	ldr	r2, [pc, #164]	; (8001eac <TIM_Base_SetConfig+0x124>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d017      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a28      	ldr	r2, [pc, #160]	; (8001eb0 <TIM_Base_SetConfig+0x128>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d013      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a27      	ldr	r2, [pc, #156]	; (8001eb4 <TIM_Base_SetConfig+0x12c>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d00f      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a26      	ldr	r2, [pc, #152]	; (8001eb8 <TIM_Base_SetConfig+0x130>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d00b      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a25      	ldr	r2, [pc, #148]	; (8001ebc <TIM_Base_SetConfig+0x134>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d007      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a24      	ldr	r2, [pc, #144]	; (8001ec0 <TIM_Base_SetConfig+0x138>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d003      	beq.n	8001e3a <TIM_Base_SetConfig+0xb2>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a23      	ldr	r2, [pc, #140]	; (8001ec4 <TIM_Base_SetConfig+0x13c>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d108      	bne.n	8001e4c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	68db      	ldr	r3, [r3, #12]
 8001e46:	68fa      	ldr	r2, [r7, #12]
 8001e48:	4313      	orrs	r3, r2
 8001e4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e52:	683b      	ldr	r3, [r7, #0]
 8001e54:	695b      	ldr	r3, [r3, #20]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	68fa      	ldr	r2, [r7, #12]
 8001e5e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e60:	683b      	ldr	r3, [r7, #0]
 8001e62:	689a      	ldr	r2, [r3, #8]
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	4a0a      	ldr	r2, [pc, #40]	; (8001e9c <TIM_Base_SetConfig+0x114>)
 8001e74:	4293      	cmp	r3, r2
 8001e76:	d003      	beq.n	8001e80 <TIM_Base_SetConfig+0xf8>
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	4a0c      	ldr	r2, [pc, #48]	; (8001eac <TIM_Base_SetConfig+0x124>)
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d103      	bne.n	8001e88 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	691a      	ldr	r2, [r3, #16]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	615a      	str	r2, [r3, #20]
}
 8001e8e:	bf00      	nop
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	40010000 	.word	0x40010000
 8001ea0:	40000400 	.word	0x40000400
 8001ea4:	40000800 	.word	0x40000800
 8001ea8:	40000c00 	.word	0x40000c00
 8001eac:	40010400 	.word	0x40010400
 8001eb0:	40014000 	.word	0x40014000
 8001eb4:	40014400 	.word	0x40014400
 8001eb8:	40014800 	.word	0x40014800
 8001ebc:	40001800 	.word	0x40001800
 8001ec0:	40001c00 	.word	0x40001c00
 8001ec4:	40002000 	.word	0x40002000

08001ec8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b087      	sub	sp, #28
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
 8001ed6:	f023 0201 	bic.w	r2, r3, #1
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6a1b      	ldr	r3, [r3, #32]
 8001ee2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	699b      	ldr	r3, [r3, #24]
 8001eee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ef6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f023 0303 	bic.w	r3, r3, #3
 8001efe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	68fa      	ldr	r2, [r7, #12]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	f023 0302 	bic.w	r3, r3, #2
 8001f10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	697a      	ldr	r2, [r7, #20]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a20      	ldr	r2, [pc, #128]	; (8001fa0 <TIM_OC1_SetConfig+0xd8>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d003      	beq.n	8001f2c <TIM_OC1_SetConfig+0x64>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a1f      	ldr	r2, [pc, #124]	; (8001fa4 <TIM_OC1_SetConfig+0xdc>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d10c      	bne.n	8001f46 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f023 0308 	bic.w	r3, r3, #8
 8001f32:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	f023 0304 	bic.w	r3, r3, #4
 8001f44:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a15      	ldr	r2, [pc, #84]	; (8001fa0 <TIM_OC1_SetConfig+0xd8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d003      	beq.n	8001f56 <TIM_OC1_SetConfig+0x8e>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a14      	ldr	r2, [pc, #80]	; (8001fa4 <TIM_OC1_SetConfig+0xdc>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d111      	bne.n	8001f7a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001f5c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001f64:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	695b      	ldr	r3, [r3, #20]
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	699b      	ldr	r3, [r3, #24]
 8001f74:	693a      	ldr	r2, [r7, #16]
 8001f76:	4313      	orrs	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	68fa      	ldr	r2, [r7, #12]
 8001f84:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	697a      	ldr	r2, [r7, #20]
 8001f92:	621a      	str	r2, [r3, #32]
}
 8001f94:	bf00      	nop
 8001f96:	371c      	adds	r7, #28
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr
 8001fa0:	40010000 	.word	0x40010000
 8001fa4:	40010400 	.word	0x40010400

08001fa8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	b087      	sub	sp, #28
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6a1b      	ldr	r3, [r3, #32]
 8001fb6:	f023 0210 	bic.w	r2, r3, #16
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a1b      	ldr	r3, [r3, #32]
 8001fc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	699b      	ldr	r3, [r3, #24]
 8001fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001fde:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	021b      	lsls	r3, r3, #8
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	f023 0320 	bic.w	r3, r3, #32
 8001ff2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	689b      	ldr	r3, [r3, #8]
 8001ff8:	011b      	lsls	r3, r3, #4
 8001ffa:	697a      	ldr	r2, [r7, #20]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a22      	ldr	r2, [pc, #136]	; (800208c <TIM_OC2_SetConfig+0xe4>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d003      	beq.n	8002010 <TIM_OC2_SetConfig+0x68>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	4a21      	ldr	r2, [pc, #132]	; (8002090 <TIM_OC2_SetConfig+0xe8>)
 800200c:	4293      	cmp	r3, r2
 800200e:	d10d      	bne.n	800202c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002016:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	011b      	lsls	r3, r3, #4
 800201e:	697a      	ldr	r2, [r7, #20]
 8002020:	4313      	orrs	r3, r2
 8002022:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800202a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a17      	ldr	r2, [pc, #92]	; (800208c <TIM_OC2_SetConfig+0xe4>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d003      	beq.n	800203c <TIM_OC2_SetConfig+0x94>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a16      	ldr	r2, [pc, #88]	; (8002090 <TIM_OC2_SetConfig+0xe8>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d113      	bne.n	8002064 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002042:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002044:	693b      	ldr	r3, [r7, #16]
 8002046:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800204a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	695b      	ldr	r3, [r3, #20]
 8002050:	009b      	lsls	r3, r3, #2
 8002052:	693a      	ldr	r2, [r7, #16]
 8002054:	4313      	orrs	r3, r2
 8002056:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002058:	683b      	ldr	r3, [r7, #0]
 800205a:	699b      	ldr	r3, [r3, #24]
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	693a      	ldr	r2, [r7, #16]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	685a      	ldr	r2, [r3, #4]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	697a      	ldr	r2, [r7, #20]
 800207c:	621a      	str	r2, [r3, #32]
}
 800207e:	bf00      	nop
 8002080:	371c      	adds	r7, #28
 8002082:	46bd      	mov	sp, r7
 8002084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40010000 	.word	0x40010000
 8002090:	40010400 	.word	0x40010400

08002094 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002094:	b480      	push	{r7}
 8002096:	b087      	sub	sp, #28
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
 800209c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6a1b      	ldr	r3, [r3, #32]
 80020a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	6a1b      	ldr	r3, [r3, #32]
 80020ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	f023 0303 	bic.w	r3, r3, #3
 80020ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	4313      	orrs	r3, r2
 80020d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80020dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	021b      	lsls	r3, r3, #8
 80020e4:	697a      	ldr	r2, [r7, #20]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a21      	ldr	r2, [pc, #132]	; (8002174 <TIM_OC3_SetConfig+0xe0>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d003      	beq.n	80020fa <TIM_OC3_SetConfig+0x66>
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a20      	ldr	r2, [pc, #128]	; (8002178 <TIM_OC3_SetConfig+0xe4>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d10d      	bne.n	8002116 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80020fa:	697b      	ldr	r3, [r7, #20]
 80020fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002100:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002102:	683b      	ldr	r3, [r7, #0]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	021b      	lsls	r3, r3, #8
 8002108:	697a      	ldr	r2, [r7, #20]
 800210a:	4313      	orrs	r3, r2
 800210c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002114:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a16      	ldr	r2, [pc, #88]	; (8002174 <TIM_OC3_SetConfig+0xe0>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d003      	beq.n	8002126 <TIM_OC3_SetConfig+0x92>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4a15      	ldr	r2, [pc, #84]	; (8002178 <TIM_OC3_SetConfig+0xe4>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d113      	bne.n	800214e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800212c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800212e:	693b      	ldr	r3, [r7, #16]
 8002130:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002134:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	011b      	lsls	r3, r3, #4
 800213c:	693a      	ldr	r2, [r7, #16]
 800213e:	4313      	orrs	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	699b      	ldr	r3, [r3, #24]
 8002146:	011b      	lsls	r3, r3, #4
 8002148:	693a      	ldr	r2, [r7, #16]
 800214a:	4313      	orrs	r3, r2
 800214c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	693a      	ldr	r2, [r7, #16]
 8002152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	68fa      	ldr	r2, [r7, #12]
 8002158:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	685a      	ldr	r2, [r3, #4]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	697a      	ldr	r2, [r7, #20]
 8002166:	621a      	str	r2, [r3, #32]
}
 8002168:	bf00      	nop
 800216a:	371c      	adds	r7, #28
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	40010000 	.word	0x40010000
 8002178:	40010400 	.word	0x40010400

0800217c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800217c:	b480      	push	{r7}
 800217e:	b087      	sub	sp, #28
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a1b      	ldr	r3, [r3, #32]
 800218a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	6a1b      	ldr	r3, [r3, #32]
 8002196:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80021aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	021b      	lsls	r3, r3, #8
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	4313      	orrs	r3, r2
 80021be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80021c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	689b      	ldr	r3, [r3, #8]
 80021cc:	031b      	lsls	r3, r3, #12
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	4a12      	ldr	r2, [pc, #72]	; (8002220 <TIM_OC4_SetConfig+0xa4>)
 80021d8:	4293      	cmp	r3, r2
 80021da:	d003      	beq.n	80021e4 <TIM_OC4_SetConfig+0x68>
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	4a11      	ldr	r2, [pc, #68]	; (8002224 <TIM_OC4_SetConfig+0xa8>)
 80021e0:	4293      	cmp	r3, r2
 80021e2:	d109      	bne.n	80021f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80021ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	695b      	ldr	r3, [r3, #20]
 80021f0:	019b      	lsls	r3, r3, #6
 80021f2:	697a      	ldr	r2, [r7, #20]
 80021f4:	4313      	orrs	r3, r2
 80021f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	685a      	ldr	r2, [r3, #4]
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	693a      	ldr	r2, [r7, #16]
 8002210:	621a      	str	r2, [r3, #32]
}
 8002212:	bf00      	nop
 8002214:	371c      	adds	r7, #28
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	40010000 	.word	0x40010000
 8002224:	40010400 	.word	0x40010400

08002228 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002228:	b480      	push	{r7}
 800222a:	b087      	sub	sp, #28
 800222c:	af00      	add	r7, sp, #0
 800222e:	60f8      	str	r0, [r7, #12]
 8002230:	60b9      	str	r1, [r7, #8]
 8002232:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6a1b      	ldr	r3, [r3, #32]
 8002238:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	6a1b      	ldr	r3, [r3, #32]
 800223e:	f023 0201 	bic.w	r2, r3, #1
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002252:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	011b      	lsls	r3, r3, #4
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	f023 030a 	bic.w	r3, r3, #10
 8002264:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002266:	697a      	ldr	r2, [r7, #20]
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	4313      	orrs	r3, r2
 800226c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	693a      	ldr	r2, [r7, #16]
 8002272:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	697a      	ldr	r2, [r7, #20]
 8002278:	621a      	str	r2, [r3, #32]
}
 800227a:	bf00      	nop
 800227c:	371c      	adds	r7, #28
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr

08002286 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002286:	b480      	push	{r7}
 8002288:	b087      	sub	sp, #28
 800228a:	af00      	add	r7, sp, #0
 800228c:	60f8      	str	r0, [r7, #12]
 800228e:	60b9      	str	r1, [r7, #8]
 8002290:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	6a1b      	ldr	r3, [r3, #32]
 8002296:	f023 0210 	bic.w	r2, r3, #16
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	699b      	ldr	r3, [r3, #24]
 80022a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	6a1b      	ldr	r3, [r3, #32]
 80022a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022aa:	697b      	ldr	r3, [r7, #20]
 80022ac:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80022b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	031b      	lsls	r3, r3, #12
 80022b6:	697a      	ldr	r2, [r7, #20]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80022c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	011b      	lsls	r3, r3, #4
 80022c8:	693a      	ldr	r2, [r7, #16]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	693a      	ldr	r2, [r7, #16]
 80022d8:	621a      	str	r2, [r3, #32]
}
 80022da:	bf00      	nop
 80022dc:	371c      	adds	r7, #28
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b085      	sub	sp, #20
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
 80022ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80022fe:	683a      	ldr	r2, [r7, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4313      	orrs	r3, r2
 8002304:	f043 0307 	orr.w	r3, r3, #7
 8002308:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	68fa      	ldr	r2, [r7, #12]
 800230e:	609a      	str	r2, [r3, #8]
}
 8002310:	bf00      	nop
 8002312:	3714      	adds	r7, #20
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800231c:	b480      	push	{r7}
 800231e:	b087      	sub	sp, #28
 8002320:	af00      	add	r7, sp, #0
 8002322:	60f8      	str	r0, [r7, #12]
 8002324:	60b9      	str	r1, [r7, #8]
 8002326:	607a      	str	r2, [r7, #4]
 8002328:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002336:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	021a      	lsls	r2, r3, #8
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	431a      	orrs	r2, r3
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	4313      	orrs	r3, r2
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	4313      	orrs	r3, r2
 8002348:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	697a      	ldr	r2, [r7, #20]
 800234e:	609a      	str	r2, [r3, #8]
}
 8002350:	bf00      	nop
 8002352:	371c      	adds	r7, #28
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800235c:	b480      	push	{r7}
 800235e:	b087      	sub	sp, #28
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	f003 031f 	and.w	r3, r3, #31
 800236e:	2201      	movs	r2, #1
 8002370:	fa02 f303 	lsl.w	r3, r2, r3
 8002374:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6a1a      	ldr	r2, [r3, #32]
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	43db      	mvns	r3, r3
 800237e:	401a      	ands	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	6a1a      	ldr	r2, [r3, #32]
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f003 031f 	and.w	r3, r3, #31
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	fa01 f303 	lsl.w	r3, r1, r3
 8002394:	431a      	orrs	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	621a      	str	r2, [r3, #32]
}
 800239a:	bf00      	nop
 800239c:	371c      	adds	r7, #28
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr
	...

080023a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d101      	bne.n	80023c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80023bc:	2302      	movs	r3, #2
 80023be:	e05a      	b.n	8002476 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2201      	movs	r2, #1
 80023c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2202      	movs	r2, #2
 80023cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	68fa      	ldr	r2, [r7, #12]
 80023f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a21      	ldr	r2, [pc, #132]	; (8002484 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d022      	beq.n	800244a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800240c:	d01d      	beq.n	800244a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a1d      	ldr	r2, [pc, #116]	; (8002488 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d018      	beq.n	800244a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a1b      	ldr	r2, [pc, #108]	; (800248c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800241e:	4293      	cmp	r3, r2
 8002420:	d013      	beq.n	800244a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a1a      	ldr	r2, [pc, #104]	; (8002490 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d00e      	beq.n	800244a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a18      	ldr	r2, [pc, #96]	; (8002494 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d009      	beq.n	800244a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	4a17      	ldr	r2, [pc, #92]	; (8002498 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d004      	beq.n	800244a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a15      	ldr	r2, [pc, #84]	; (800249c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d10c      	bne.n	8002464 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800244a:	68bb      	ldr	r3, [r7, #8]
 800244c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002450:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	68ba      	ldr	r2, [r7, #8]
 8002458:	4313      	orrs	r3, r2
 800245a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68ba      	ldr	r2, [r7, #8]
 8002462:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2201      	movs	r2, #1
 8002468:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2200      	movs	r2, #0
 8002470:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	40010000 	.word	0x40010000
 8002488:	40000400 	.word	0x40000400
 800248c:	40000800 	.word	0x40000800
 8002490:	40000c00 	.word	0x40000c00
 8002494:	40010400 	.word	0x40010400
 8002498:	40014000 	.word	0x40014000
 800249c:	40001800 	.word	0x40001800

080024a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b083      	sub	sp, #12
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80024bc:	bf00      	nop
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b086      	sub	sp, #24
 80024cc:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80024ce:	f7fe f97b 	bl	80007c8 <HAL_Init>

  /* USER CODE BEGIN Init */

  // Enable the cycle counter
  DWT_CTRL |= (1<<0);
 80024d2:	4b32      	ldr	r3, [pc, #200]	; (800259c <main+0xd4>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a31      	ldr	r2, [pc, #196]	; (800259c <main+0xd4>)
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	6013      	str	r3, [r2, #0]
  // start segger sys view
  SEGGER_SYSVIEW_Conf();
 80024de:	f003 f967 	bl	80057b0 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 80024e2:	f004 f867 	bl	80065b4 <SEGGER_SYSVIEW_Start>

  software_timers_init();
 80024e6:	f7fe f83d 	bl	8000564 <software_timers_init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80024ea:	f000 f867 	bl	80025bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024ee:	f000 f995 	bl	800281c <MX_GPIO_Init>
  MX_TIM1_Init();
 80024f2:	f000 f8cd 	bl	8002690 <MX_TIM1_Init>
  MX_TIM3_Init();
 80024f6:	f000 f91b 	bl	8002730 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // start servo
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80024fa:	2100      	movs	r1, #0
 80024fc:	4828      	ldr	r0, [pc, #160]	; (80025a0 <main+0xd8>)
 80024fe:	f7ff f957 	bl	80017b0 <HAL_TIM_PWM_Start>

  /* Create tasks - dynamically allocate memory to heap */
  status = xTaskCreate(vTask_IntersectionCtrl,"Task_IntersectionCtrl",100,NULL,2,NULL);
 8002502:	2300      	movs	r3, #0
 8002504:	9301      	str	r3, [sp, #4]
 8002506:	2302      	movs	r3, #2
 8002508:	9300      	str	r3, [sp, #0]
 800250a:	2300      	movs	r3, #0
 800250c:	2264      	movs	r2, #100	; 0x64
 800250e:	4925      	ldr	r1, [pc, #148]	; (80025a4 <main+0xdc>)
 8002510:	4825      	ldr	r0, [pc, #148]	; (80025a8 <main+0xe0>)
 8002512:	f001 fa63 	bl	80039dc <xTaskCreate>
 8002516:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b01      	cmp	r3, #1
 800251c:	d009      	beq.n	8002532 <main+0x6a>
 800251e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002522:	f383 8811 	msr	BASEPRI, r3
 8002526:	f3bf 8f6f 	isb	sy
 800252a:	f3bf 8f4f 	dsb	sy
 800252e:	60bb      	str	r3, [r7, #8]
 8002530:	e7fe      	b.n	8002530 <main+0x68>
  status = xTaskCreate(vTask_SensorRead,"Task_SensorRead",300,NULL,2,NULL);
 8002532:	2300      	movs	r3, #0
 8002534:	9301      	str	r3, [sp, #4]
 8002536:	2302      	movs	r3, #2
 8002538:	9300      	str	r3, [sp, #0]
 800253a:	2300      	movs	r3, #0
 800253c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002540:	491a      	ldr	r1, [pc, #104]	; (80025ac <main+0xe4>)
 8002542:	481b      	ldr	r0, [pc, #108]	; (80025b0 <main+0xe8>)
 8002544:	f001 fa4a 	bl	80039dc <xTaskCreate>
 8002548:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2b01      	cmp	r3, #1
 800254e:	d009      	beq.n	8002564 <main+0x9c>
 8002550:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002554:	f383 8811 	msr	BASEPRI, r3
 8002558:	f3bf 8f6f 	isb	sy
 800255c:	f3bf 8f4f 	dsb	sy
 8002560:	607b      	str	r3, [r7, #4]
 8002562:	e7fe      	b.n	8002562 <main+0x9a>
  status = xTaskCreate(vTask_StateMachine,"Task_StateMachine",200,NULL,2,NULL);
 8002564:	2300      	movs	r3, #0
 8002566:	9301      	str	r3, [sp, #4]
 8002568:	2302      	movs	r3, #2
 800256a:	9300      	str	r3, [sp, #0]
 800256c:	2300      	movs	r3, #0
 800256e:	22c8      	movs	r2, #200	; 0xc8
 8002570:	4910      	ldr	r1, [pc, #64]	; (80025b4 <main+0xec>)
 8002572:	4811      	ldr	r0, [pc, #68]	; (80025b8 <main+0xf0>)
 8002574:	f001 fa32 	bl	80039dc <xTaskCreate>
 8002578:	60f8      	str	r0, [r7, #12]
  configASSERT(status == pdPASS);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2b01      	cmp	r3, #1
 800257e:	d009      	beq.n	8002594 <main+0xcc>
 8002580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002584:	f383 8811 	msr	BASEPRI, r3
 8002588:	f3bf 8f6f 	isb	sy
 800258c:	f3bf 8f4f 	dsb	sy
 8002590:	603b      	str	r3, [r7, #0]
 8002592:	e7fe      	b.n	8002592 <main+0xca>

  vTaskStartScheduler();
 8002594:	f001 fb84 	bl	8003ca0 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002598:	e7fe      	b.n	8002598 <main+0xd0>
 800259a:	bf00      	nop
 800259c:	e0001000 	.word	0xe0001000
 80025a0:	2001a780 	.word	0x2001a780
 80025a4:	08007244 	.word	0x08007244
 80025a8:	0800064d 	.word	0x0800064d
 80025ac:	0800725c 	.word	0x0800725c
 80025b0:	080006ad 	.word	0x080006ad
 80025b4:	0800726c 	.word	0x0800726c
 80025b8:	08000759 	.word	0x08000759

080025bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b094      	sub	sp, #80	; 0x50
 80025c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80025c2:	f107 0320 	add.w	r3, r7, #32
 80025c6:	2230      	movs	r2, #48	; 0x30
 80025c8:	2100      	movs	r1, #0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f004 fdfa 	bl	80071c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80025d0:	f107 030c 	add.w	r3, r7, #12
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	4b28      	ldr	r3, [pc, #160]	; (8002688 <SystemClock_Config+0xcc>)
 80025e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e8:	4a27      	ldr	r2, [pc, #156]	; (8002688 <SystemClock_Config+0xcc>)
 80025ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025ee:	6413      	str	r3, [r2, #64]	; 0x40
 80025f0:	4b25      	ldr	r3, [pc, #148]	; (8002688 <SystemClock_Config+0xcc>)
 80025f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80025fc:	2300      	movs	r3, #0
 80025fe:	607b      	str	r3, [r7, #4]
 8002600:	4b22      	ldr	r3, [pc, #136]	; (800268c <SystemClock_Config+0xd0>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a21      	ldr	r2, [pc, #132]	; (800268c <SystemClock_Config+0xd0>)
 8002606:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800260a:	6013      	str	r3, [r2, #0]
 800260c:	4b1f      	ldr	r3, [pc, #124]	; (800268c <SystemClock_Config+0xd0>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002614:	607b      	str	r3, [r7, #4]
 8002616:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002618:	2302      	movs	r3, #2
 800261a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800261c:	2301      	movs	r3, #1
 800261e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002620:	2310      	movs	r3, #16
 8002622:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002624:	2302      	movs	r3, #2
 8002626:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002628:	2300      	movs	r3, #0
 800262a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800262c:	2308      	movs	r3, #8
 800262e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 8002630:	2332      	movs	r3, #50	; 0x32
 8002632:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002634:	2304      	movs	r3, #4
 8002636:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002638:	2307      	movs	r3, #7
 800263a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800263c:	f107 0320 	add.w	r3, r7, #32
 8002640:	4618      	mov	r0, r3
 8002642:	f7fe fbb1 	bl	8000da8 <HAL_RCC_OscConfig>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800264c:	f000 fa60 	bl	8002b10 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002650:	230f      	movs	r3, #15
 8002652:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002654:	2302      	movs	r3, #2
 8002656:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 800265c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002660:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002662:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002666:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002668:	f107 030c 	add.w	r3, r7, #12
 800266c:	2100      	movs	r1, #0
 800266e:	4618      	mov	r0, r3
 8002670:	f7fe fe0a 	bl	8001288 <HAL_RCC_ClockConfig>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d001      	beq.n	800267e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800267a:	f000 fa49 	bl	8002b10 <Error_Handler>
  }
}
 800267e:	bf00      	nop
 8002680:	3750      	adds	r7, #80	; 0x50
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40023800 	.word	0x40023800
 800268c:	40007000 	.word	0x40007000

08002690 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b086      	sub	sp, #24
 8002694:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002696:	f107 0308 	add.w	r3, r7, #8
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]
 800269e:	605a      	str	r2, [r3, #4]
 80026a0:	609a      	str	r2, [r3, #8]
 80026a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a4:	463b      	mov	r3, r7
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80026ac:	4b1e      	ldr	r3, [pc, #120]	; (8002728 <MX_TIM1_Init+0x98>)
 80026ae:	4a1f      	ldr	r2, [pc, #124]	; (800272c <MX_TIM1_Init+0x9c>)
 80026b0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 62500-1;
 80026b2:	4b1d      	ldr	r3, [pc, #116]	; (8002728 <MX_TIM1_Init+0x98>)
 80026b4:	f24f 4223 	movw	r2, #62499	; 0xf423
 80026b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026ba:	4b1b      	ldr	r3, [pc, #108]	; (8002728 <MX_TIM1_Init+0x98>)
 80026bc:	2200      	movs	r2, #0
 80026be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 80026c0:	4b19      	ldr	r3, [pc, #100]	; (8002728 <MX_TIM1_Init+0x98>)
 80026c2:	2231      	movs	r2, #49	; 0x31
 80026c4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026c6:	4b18      	ldr	r3, [pc, #96]	; (8002728 <MX_TIM1_Init+0x98>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80026cc:	4b16      	ldr	r3, [pc, #88]	; (8002728 <MX_TIM1_Init+0x98>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d2:	4b15      	ldr	r3, [pc, #84]	; (8002728 <MX_TIM1_Init+0x98>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80026d8:	4813      	ldr	r0, [pc, #76]	; (8002728 <MX_TIM1_Init+0x98>)
 80026da:	f7fe ffe5 	bl	80016a8 <HAL_TIM_Base_Init>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80026e4:	f000 fa14 	bl	8002b10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80026e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026ec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80026ee:	f107 0308 	add.w	r3, r7, #8
 80026f2:	4619      	mov	r1, r3
 80026f4:	480c      	ldr	r0, [pc, #48]	; (8002728 <MX_TIM1_Init+0x98>)
 80026f6:	f7ff fa67 	bl	8001bc8 <HAL_TIM_ConfigClockSource>
 80026fa:	4603      	mov	r3, r0
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d001      	beq.n	8002704 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002700:	f000 fa06 	bl	8002b10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002704:	2300      	movs	r3, #0
 8002706:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002708:	2300      	movs	r3, #0
 800270a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800270c:	463b      	mov	r3, r7
 800270e:	4619      	mov	r1, r3
 8002710:	4805      	ldr	r0, [pc, #20]	; (8002728 <MX_TIM1_Init+0x98>)
 8002712:	f7ff fe49 	bl	80023a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800271c:	f000 f9f8 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002720:	bf00      	nop
 8002722:	3718      	adds	r7, #24
 8002724:	46bd      	mov	sp, r7
 8002726:	bd80      	pop	{r7, pc}
 8002728:	2001a7c0 	.word	0x2001a7c0
 800272c:	40010000 	.word	0x40010000

08002730 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08e      	sub	sp, #56	; 0x38
 8002734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002736:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800273a:	2200      	movs	r2, #0
 800273c:	601a      	str	r2, [r3, #0]
 800273e:	605a      	str	r2, [r3, #4]
 8002740:	609a      	str	r2, [r3, #8]
 8002742:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002744:	f107 0320 	add.w	r3, r7, #32
 8002748:	2200      	movs	r2, #0
 800274a:	601a      	str	r2, [r3, #0]
 800274c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800274e:	1d3b      	adds	r3, r7, #4
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]
 800275a:	611a      	str	r2, [r3, #16]
 800275c:	615a      	str	r2, [r3, #20]
 800275e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002760:	4b2c      	ldr	r3, [pc, #176]	; (8002814 <MX_TIM3_Init+0xe4>)
 8002762:	4a2d      	ldr	r2, [pc, #180]	; (8002818 <MX_TIM3_Init+0xe8>)
 8002764:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 625.0-1;
 8002766:	4b2b      	ldr	r3, [pc, #172]	; (8002814 <MX_TIM3_Init+0xe4>)
 8002768:	f44f 721c 	mov.w	r2, #624	; 0x270
 800276c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800276e:	4b29      	ldr	r3, [pc, #164]	; (8002814 <MX_TIM3_Init+0xe4>)
 8002770:	2200      	movs	r2, #0
 8002772:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 200;
 8002774:	4b27      	ldr	r3, [pc, #156]	; (8002814 <MX_TIM3_Init+0xe4>)
 8002776:	22c8      	movs	r2, #200	; 0xc8
 8002778:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800277a:	4b26      	ldr	r3, [pc, #152]	; (8002814 <MX_TIM3_Init+0xe4>)
 800277c:	2200      	movs	r2, #0
 800277e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002780:	4b24      	ldr	r3, [pc, #144]	; (8002814 <MX_TIM3_Init+0xe4>)
 8002782:	2280      	movs	r2, #128	; 0x80
 8002784:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002786:	4823      	ldr	r0, [pc, #140]	; (8002814 <MX_TIM3_Init+0xe4>)
 8002788:	f7fe ff8e 	bl	80016a8 <HAL_TIM_Base_Init>
 800278c:	4603      	mov	r3, r0
 800278e:	2b00      	cmp	r3, #0
 8002790:	d001      	beq.n	8002796 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002792:	f000 f9bd 	bl	8002b10 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002796:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800279a:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800279c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80027a0:	4619      	mov	r1, r3
 80027a2:	481c      	ldr	r0, [pc, #112]	; (8002814 <MX_TIM3_Init+0xe4>)
 80027a4:	f7ff fa10 	bl	8001bc8 <HAL_TIM_ConfigClockSource>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80027ae:	f000 f9af 	bl	8002b10 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80027b2:	4818      	ldr	r0, [pc, #96]	; (8002814 <MX_TIM3_Init+0xe4>)
 80027b4:	f7fe ffc7 	bl	8001746 <HAL_TIM_PWM_Init>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80027be:	f000 f9a7 	bl	8002b10 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027c2:	2300      	movs	r3, #0
 80027c4:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027c6:	2300      	movs	r3, #0
 80027c8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80027ca:	f107 0320 	add.w	r3, r7, #32
 80027ce:	4619      	mov	r1, r3
 80027d0:	4810      	ldr	r0, [pc, #64]	; (8002814 <MX_TIM3_Init+0xe4>)
 80027d2:	f7ff fde9 	bl	80023a8 <HAL_TIMEx_MasterConfigSynchronization>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80027dc:	f000 f998 	bl	8002b10 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027e0:	2360      	movs	r3, #96	; 0x60
 80027e2:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 15;
 80027e4:	230f      	movs	r3, #15
 80027e6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027ec:	2300      	movs	r3, #0
 80027ee:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027f0:	1d3b      	adds	r3, r7, #4
 80027f2:	2200      	movs	r2, #0
 80027f4:	4619      	mov	r1, r3
 80027f6:	4807      	ldr	r0, [pc, #28]	; (8002814 <MX_TIM3_Init+0xe4>)
 80027f8:	f7ff f920 	bl	8001a3c <HAL_TIM_PWM_ConfigChannel>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002802:	f000 f985 	bl	8002b10 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002806:	4803      	ldr	r0, [pc, #12]	; (8002814 <MX_TIM3_Init+0xe4>)
 8002808:	f000 f9ea 	bl	8002be0 <HAL_TIM_MspPostInit>

}
 800280c:	bf00      	nop
 800280e:	3738      	adds	r7, #56	; 0x38
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}
 8002814:	2001a780 	.word	0x2001a780
 8002818:	40000400 	.word	0x40000400

0800281c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b08c      	sub	sp, #48	; 0x30
 8002820:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002822:	f107 031c 	add.w	r3, r7, #28
 8002826:	2200      	movs	r2, #0
 8002828:	601a      	str	r2, [r3, #0]
 800282a:	605a      	str	r2, [r3, #4]
 800282c:	609a      	str	r2, [r3, #8]
 800282e:	60da      	str	r2, [r3, #12]
 8002830:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	61bb      	str	r3, [r7, #24]
 8002836:	4ba6      	ldr	r3, [pc, #664]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	4aa5      	ldr	r2, [pc, #660]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 800283c:	f043 0310 	orr.w	r3, r3, #16
 8002840:	6313      	str	r3, [r2, #48]	; 0x30
 8002842:	4ba3      	ldr	r3, [pc, #652]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	f003 0310 	and.w	r3, r3, #16
 800284a:	61bb      	str	r3, [r7, #24]
 800284c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800284e:	2300      	movs	r3, #0
 8002850:	617b      	str	r3, [r7, #20]
 8002852:	4b9f      	ldr	r3, [pc, #636]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	4a9e      	ldr	r2, [pc, #632]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002858:	f043 0304 	orr.w	r3, r3, #4
 800285c:	6313      	str	r3, [r2, #48]	; 0x30
 800285e:	4b9c      	ldr	r3, [pc, #624]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	f003 0304 	and.w	r3, r3, #4
 8002866:	617b      	str	r3, [r7, #20]
 8002868:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800286a:	2300      	movs	r3, #0
 800286c:	613b      	str	r3, [r7, #16]
 800286e:	4b98      	ldr	r3, [pc, #608]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002872:	4a97      	ldr	r2, [pc, #604]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002874:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002878:	6313      	str	r3, [r2, #48]	; 0x30
 800287a:	4b95      	ldr	r3, [pc, #596]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002882:	613b      	str	r3, [r7, #16]
 8002884:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	4b91      	ldr	r3, [pc, #580]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	4a90      	ldr	r2, [pc, #576]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002890:	f043 0301 	orr.w	r3, r3, #1
 8002894:	6313      	str	r3, [r2, #48]	; 0x30
 8002896:	4b8e      	ldr	r3, [pc, #568]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 8002898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800289a:	f003 0301 	and.w	r3, r3, #1
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a2:	2300      	movs	r3, #0
 80028a4:	60bb      	str	r3, [r7, #8]
 80028a6:	4b8a      	ldr	r3, [pc, #552]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 80028a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028aa:	4a89      	ldr	r2, [pc, #548]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 80028ac:	f043 0302 	orr.w	r3, r3, #2
 80028b0:	6313      	str	r3, [r2, #48]	; 0x30
 80028b2:	4b87      	ldr	r3, [pc, #540]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 80028b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b6:	f003 0302 	and.w	r3, r3, #2
 80028ba:	60bb      	str	r3, [r7, #8]
 80028bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028be:	2300      	movs	r3, #0
 80028c0:	607b      	str	r3, [r7, #4]
 80028c2:	4b83      	ldr	r3, [pc, #524]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	4a82      	ldr	r2, [pc, #520]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 80028c8:	f043 0308 	orr.w	r3, r3, #8
 80028cc:	6313      	str	r3, [r2, #48]	; 0x30
 80028ce:	4b80      	ldr	r3, [pc, #512]	; (8002ad0 <MX_GPIO_Init+0x2b4>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d2:	f003 0308 	and.w	r3, r3, #8
 80028d6:	607b      	str	r3, [r7, #4]
 80028d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80028da:	2200      	movs	r2, #0
 80028dc:	2108      	movs	r1, #8
 80028de:	487d      	ldr	r0, [pc, #500]	; (8002ad4 <MX_GPIO_Init+0x2b8>)
 80028e0:	f7fe fa48 	bl	8000d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80028e4:	2201      	movs	r2, #1
 80028e6:	2101      	movs	r1, #1
 80028e8:	487b      	ldr	r0, [pc, #492]	; (8002ad8 <MX_GPIO_Init+0x2bc>)
 80028ea:	f7fe fa43 	bl	8000d74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80028ee:	2200      	movs	r2, #0
 80028f0:	f24f 0110 	movw	r1, #61456	; 0xf010
 80028f4:	4879      	ldr	r0, [pc, #484]	; (8002adc <MX_GPIO_Init+0x2c0>)
 80028f6:	f7fe fa3d 	bl	8000d74 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80028fa:	2308      	movs	r3, #8
 80028fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028fe:	2301      	movs	r3, #1
 8002900:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002902:	2300      	movs	r3, #0
 8002904:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002906:	2300      	movs	r3, #0
 8002908:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800290a:	f107 031c 	add.w	r3, r7, #28
 800290e:	4619      	mov	r1, r3
 8002910:	4870      	ldr	r0, [pc, #448]	; (8002ad4 <MX_GPIO_Init+0x2b8>)
 8002912:	f7fe f87d 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002916:	2301      	movs	r3, #1
 8002918:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800291a:	2301      	movs	r3, #1
 800291c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291e:	2300      	movs	r3, #0
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002922:	2300      	movs	r3, #0
 8002924:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002926:	f107 031c 	add.w	r3, r7, #28
 800292a:	4619      	mov	r1, r3
 800292c:	486a      	ldr	r0, [pc, #424]	; (8002ad8 <MX_GPIO_Init+0x2bc>)
 800292e:	f7fe f86f 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002932:	2308      	movs	r3, #8
 8002934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002936:	2302      	movs	r3, #2
 8002938:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293e:	2300      	movs	r3, #0
 8002940:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002942:	2305      	movs	r3, #5
 8002944:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002946:	f107 031c 	add.w	r3, r7, #28
 800294a:	4619      	mov	r1, r3
 800294c:	4862      	ldr	r0, [pc, #392]	; (8002ad8 <MX_GPIO_Init+0x2bc>)
 800294e:	f7fe f85f 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002952:	2301      	movs	r3, #1
 8002954:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002956:	4b62      	ldr	r3, [pc, #392]	; (8002ae0 <MX_GPIO_Init+0x2c4>)
 8002958:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295a:	2300      	movs	r3, #0
 800295c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800295e:	f107 031c 	add.w	r3, r7, #28
 8002962:	4619      	mov	r1, r3
 8002964:	485f      	ldr	r0, [pc, #380]	; (8002ae4 <MX_GPIO_Init+0x2c8>)
 8002966:	f7fe f853 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800296a:	2310      	movs	r3, #16
 800296c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800296e:	2302      	movs	r3, #2
 8002970:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002972:	2300      	movs	r3, #0
 8002974:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002976:	2300      	movs	r3, #0
 8002978:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800297a:	2306      	movs	r3, #6
 800297c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800297e:	f107 031c 	add.w	r3, r7, #28
 8002982:	4619      	mov	r1, r3
 8002984:	4857      	ldr	r0, [pc, #348]	; (8002ae4 <MX_GPIO_Init+0x2c8>)
 8002986:	f7fe f843 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800298a:	23e0      	movs	r3, #224	; 0xe0
 800298c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298e:	2302      	movs	r3, #2
 8002990:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002992:	2300      	movs	r3, #0
 8002994:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002996:	2300      	movs	r3, #0
 8002998:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800299a:	2305      	movs	r3, #5
 800299c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800299e:	f107 031c 	add.w	r3, r7, #28
 80029a2:	4619      	mov	r1, r3
 80029a4:	484f      	ldr	r0, [pc, #316]	; (8002ae4 <MX_GPIO_Init+0x2c8>)
 80029a6:	f7fe f833 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029aa:	2304      	movs	r3, #4
 80029ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029ae:	2300      	movs	r3, #0
 80029b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b2:	2300      	movs	r3, #0
 80029b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80029b6:	f107 031c 	add.w	r3, r7, #28
 80029ba:	4619      	mov	r1, r3
 80029bc:	484a      	ldr	r0, [pc, #296]	; (8002ae8 <MX_GPIO_Init+0x2cc>)
 80029be:	f7fe f827 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor2_Pin */
  GPIO_InitStruct.Pin = Sensor2_Pin;
 80029c2:	2380      	movs	r3, #128	; 0x80
 80029c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029c6:	2300      	movs	r3, #0
 80029c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029ca:	2301      	movs	r3, #1
 80029cc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Sensor2_GPIO_Port, &GPIO_InitStruct);
 80029ce:	f107 031c 	add.w	r3, r7, #28
 80029d2:	4619      	mov	r1, r3
 80029d4:	483f      	ldr	r0, [pc, #252]	; (8002ad4 <MX_GPIO_Init+0x2b8>)
 80029d6:	f7fe f81b 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80029da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e0:	2302      	movs	r3, #2
 80029e2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e4:	2300      	movs	r3, #0
 80029e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029e8:	2300      	movs	r3, #0
 80029ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029ec:	2305      	movs	r3, #5
 80029ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80029f0:	f107 031c 	add.w	r3, r7, #28
 80029f4:	4619      	mov	r1, r3
 80029f6:	483c      	ldr	r0, [pc, #240]	; (8002ae8 <MX_GPIO_Init+0x2cc>)
 80029f8:	f7fe f80a 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80029fc:	f24f 0310 	movw	r3, #61456	; 0xf010
 8002a00:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a02:	2301      	movs	r3, #1
 8002a04:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a06:	2300      	movs	r3, #0
 8002a08:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a0e:	f107 031c 	add.w	r3, r7, #28
 8002a12:	4619      	mov	r1, r3
 8002a14:	4831      	ldr	r0, [pc, #196]	; (8002adc <MX_GPIO_Init+0x2c0>)
 8002a16:	f7fd fffb 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002a1a:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8002a1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a20:	2302      	movs	r3, #2
 8002a22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a24:	2300      	movs	r3, #0
 8002a26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a2c:	2306      	movs	r3, #6
 8002a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a30:	f107 031c 	add.w	r3, r7, #28
 8002a34:	4619      	mov	r1, r3
 8002a36:	4828      	ldr	r0, [pc, #160]	; (8002ad8 <MX_GPIO_Init+0x2bc>)
 8002a38:	f7fd ffea 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002a3c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002a40:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a42:	2302      	movs	r3, #2
 8002a44:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a46:	2300      	movs	r3, #0
 8002a48:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002a4e:	230a      	movs	r3, #10
 8002a50:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a52:	f107 031c 	add.w	r3, r7, #28
 8002a56:	4619      	mov	r1, r3
 8002a58:	4822      	ldr	r0, [pc, #136]	; (8002ae4 <MX_GPIO_Init+0x2c8>)
 8002a5a:	f7fd ffd9 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : Sensor1_Pin */
  GPIO_InitStruct.Pin = Sensor1_Pin;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a62:	2300      	movs	r3, #0
 8002a64:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a66:	2301      	movs	r3, #1
 8002a68:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Sensor1_GPIO_Port, &GPIO_InitStruct);
 8002a6a:	f107 031c 	add.w	r3, r7, #28
 8002a6e:	4619      	mov	r1, r3
 8002a70:	481a      	ldr	r0, [pc, #104]	; (8002adc <MX_GPIO_Init+0x2c0>)
 8002a72:	f7fd ffcd 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002a76:	2320      	movs	r3, #32
 8002a78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002a82:	f107 031c 	add.w	r3, r7, #28
 8002a86:	4619      	mov	r1, r3
 8002a88:	4814      	ldr	r0, [pc, #80]	; (8002adc <MX_GPIO_Init+0x2c0>)
 8002a8a:	f7fd ffc1 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002a8e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8002a92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a94:	2312      	movs	r3, #18
 8002a96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002aa0:	2304      	movs	r3, #4
 8002aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aa4:	f107 031c 	add.w	r3, r7, #28
 8002aa8:	4619      	mov	r1, r3
 8002aaa:	480f      	ldr	r0, [pc, #60]	; (8002ae8 <MX_GPIO_Init+0x2cc>)
 8002aac:	f7fd ffb0 	bl	8000a10 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002ab4:	4b0a      	ldr	r3, [pc, #40]	; (8002ae0 <MX_GPIO_Init+0x2c4>)
 8002ab6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002abc:	f107 031c 	add.w	r3, r7, #28
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4804      	ldr	r0, [pc, #16]	; (8002ad4 <MX_GPIO_Init+0x2b8>)
 8002ac4:	f7fd ffa4 	bl	8000a10 <HAL_GPIO_Init>

}
 8002ac8:	bf00      	nop
 8002aca:	3730      	adds	r7, #48	; 0x30
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	40023800 	.word	0x40023800
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	40020800 	.word	0x40020800
 8002adc:	40020c00 	.word	0x40020c00
 8002ae0:	10120000 	.word	0x10120000
 8002ae4:	40020000 	.word	0x40020000
 8002ae8:	40020400 	.word	0x40020400

08002aec <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a04      	ldr	r2, [pc, #16]	; (8002b0c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d101      	bne.n	8002b02 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002afe:	f7fd fe85 	bl	800080c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002b02:	bf00      	nop
 8002b04:	3708      	adds	r7, #8
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bd80      	pop	{r7, pc}
 8002b0a:	bf00      	nop
 8002b0c:	40000c00 	.word	0x40000c00

08002b10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b10:	b480      	push	{r7}
 8002b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b14:	bf00      	nop
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr
	...

08002b20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b082      	sub	sp, #8
 8002b24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b26:	2300      	movs	r3, #0
 8002b28:	607b      	str	r3, [r7, #4]
 8002b2a:	4b10      	ldr	r3, [pc, #64]	; (8002b6c <HAL_MspInit+0x4c>)
 8002b2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b2e:	4a0f      	ldr	r2, [pc, #60]	; (8002b6c <HAL_MspInit+0x4c>)
 8002b30:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b34:	6453      	str	r3, [r2, #68]	; 0x44
 8002b36:	4b0d      	ldr	r3, [pc, #52]	; (8002b6c <HAL_MspInit+0x4c>)
 8002b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b3a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b3e:	607b      	str	r3, [r7, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	603b      	str	r3, [r7, #0]
 8002b46:	4b09      	ldr	r3, [pc, #36]	; (8002b6c <HAL_MspInit+0x4c>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <HAL_MspInit+0x4c>)
 8002b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b50:	6413      	str	r3, [r2, #64]	; 0x40
 8002b52:	4b06      	ldr	r3, [pc, #24]	; (8002b6c <HAL_MspInit+0x4c>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b5a:	603b      	str	r3, [r7, #0]
 8002b5c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8002b5e:	f002 fa87 	bl	8005070 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8002b62:	bf00      	nop
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40023800 	.word	0x40023800

08002b70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b70:	b480      	push	{r7}
 8002b72:	b085      	sub	sp, #20
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a15      	ldr	r2, [pc, #84]	; (8002bd4 <HAL_TIM_Base_MspInit+0x64>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d10e      	bne.n	8002ba0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <HAL_TIM_Base_MspInit+0x68>)
 8002b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b8a:	4a13      	ldr	r2, [pc, #76]	; (8002bd8 <HAL_TIM_Base_MspInit+0x68>)
 8002b8c:	f043 0301 	orr.w	r3, r3, #1
 8002b90:	6453      	str	r3, [r2, #68]	; 0x44
 8002b92:	4b11      	ldr	r3, [pc, #68]	; (8002bd8 <HAL_TIM_Base_MspInit+0x68>)
 8002b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b96:	f003 0301 	and.w	r3, r3, #1
 8002b9a:	60fb      	str	r3, [r7, #12]
 8002b9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002b9e:	e012      	b.n	8002bc6 <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM3)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a0d      	ldr	r2, [pc, #52]	; (8002bdc <HAL_TIM_Base_MspInit+0x6c>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d10d      	bne.n	8002bc6 <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002baa:	2300      	movs	r3, #0
 8002bac:	60bb      	str	r3, [r7, #8]
 8002bae:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <HAL_TIM_Base_MspInit+0x68>)
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb2:	4a09      	ldr	r2, [pc, #36]	; (8002bd8 <HAL_TIM_Base_MspInit+0x68>)
 8002bb4:	f043 0302 	orr.w	r3, r3, #2
 8002bb8:	6413      	str	r3, [r2, #64]	; 0x40
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <HAL_TIM_Base_MspInit+0x68>)
 8002bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bbe:	f003 0302 	and.w	r3, r3, #2
 8002bc2:	60bb      	str	r3, [r7, #8]
 8002bc4:	68bb      	ldr	r3, [r7, #8]
}
 8002bc6:	bf00      	nop
 8002bc8:	3714      	adds	r7, #20
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	40010000 	.word	0x40010000
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40000400 	.word	0x40000400

08002be0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b088      	sub	sp, #32
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be8:	f107 030c 	add.w	r3, r7, #12
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	605a      	str	r2, [r3, #4]
 8002bf2:	609a      	str	r2, [r3, #8]
 8002bf4:	60da      	str	r2, [r3, #12]
 8002bf6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a12      	ldr	r2, [pc, #72]	; (8002c48 <HAL_TIM_MspPostInit+0x68>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d11d      	bne.n	8002c3e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c02:	2300      	movs	r3, #0
 8002c04:	60bb      	str	r3, [r7, #8]
 8002c06:	4b11      	ldr	r3, [pc, #68]	; (8002c4c <HAL_TIM_MspPostInit+0x6c>)
 8002c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0a:	4a10      	ldr	r2, [pc, #64]	; (8002c4c <HAL_TIM_MspPostInit+0x6c>)
 8002c0c:	f043 0304 	orr.w	r3, r3, #4
 8002c10:	6313      	str	r3, [r2, #48]	; 0x30
 8002c12:	4b0e      	ldr	r3, [pc, #56]	; (8002c4c <HAL_TIM_MspPostInit+0x6c>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c16:	f003 0304 	and.w	r3, r3, #4
 8002c1a:	60bb      	str	r3, [r7, #8]
 8002c1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration    
    PC6     ------> TIM3_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c1e:	2340      	movs	r3, #64	; 0x40
 8002c20:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c22:	2302      	movs	r3, #2
 8002c24:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002c2e:	2302      	movs	r3, #2
 8002c30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c32:	f107 030c 	add.w	r3, r7, #12
 8002c36:	4619      	mov	r1, r3
 8002c38:	4805      	ldr	r0, [pc, #20]	; (8002c50 <HAL_TIM_MspPostInit+0x70>)
 8002c3a:	f7fd fee9 	bl	8000a10 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002c3e:	bf00      	nop
 8002c40:	3720      	adds	r7, #32
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40000400 	.word	0x40000400
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	40020800 	.word	0x40020800

08002c54 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b08c      	sub	sp, #48	; 0x30
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002c60:	2300      	movs	r3, #0
 8002c62:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0); 
 8002c64:	2200      	movs	r2, #0
 8002c66:	6879      	ldr	r1, [r7, #4]
 8002c68:	2032      	movs	r0, #50	; 0x32
 8002c6a:	f7fd fea7 	bl	80009bc <HAL_NVIC_SetPriority>
  
  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn); 
 8002c6e:	2032      	movs	r0, #50	; 0x32
 8002c70:	f7fd fec0 	bl	80009f4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002c74:	2300      	movs	r3, #0
 8002c76:	60fb      	str	r3, [r7, #12]
 8002c78:	4b1f      	ldr	r3, [pc, #124]	; (8002cf8 <HAL_InitTick+0xa4>)
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	4a1e      	ldr	r2, [pc, #120]	; (8002cf8 <HAL_InitTick+0xa4>)
 8002c7e:	f043 0308 	orr.w	r3, r3, #8
 8002c82:	6413      	str	r3, [r2, #64]	; 0x40
 8002c84:	4b1c      	ldr	r3, [pc, #112]	; (8002cf8 <HAL_InitTick+0xa4>)
 8002c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c88:	f003 0308 	and.w	r3, r3, #8
 8002c8c:	60fb      	str	r3, [r7, #12]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002c90:	f107 0210 	add.w	r2, r7, #16
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	4611      	mov	r1, r2
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7fe fcd2 	bl	8001644 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM5 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002ca0:	f7fe fcbc 	bl	800161c <HAL_RCC_GetPCLK1Freq>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	005b      	lsls	r3, r3, #1
 8002ca8:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cac:	4a13      	ldr	r2, [pc, #76]	; (8002cfc <HAL_InitTick+0xa8>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	0c9b      	lsrs	r3, r3, #18
 8002cb4:	3b01      	subs	r3, #1
 8002cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8002cb8:	4b11      	ldr	r3, [pc, #68]	; (8002d00 <HAL_InitTick+0xac>)
 8002cba:	4a12      	ldr	r2, [pc, #72]	; (8002d04 <HAL_InitTick+0xb0>)
 8002cbc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 8002cbe:	4b10      	ldr	r3, [pc, #64]	; (8002d00 <HAL_InitTick+0xac>)
 8002cc0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002cc4:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8002cc6:	4a0e      	ldr	r2, [pc, #56]	; (8002d00 <HAL_InitTick+0xac>)
 8002cc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cca:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8002ccc:	4b0c      	ldr	r3, [pc, #48]	; (8002d00 <HAL_InitTick+0xac>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002cd2:	4b0b      	ldr	r3, [pc, #44]	; (8002d00 <HAL_InitTick+0xac>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8002cd8:	4809      	ldr	r0, [pc, #36]	; (8002d00 <HAL_InitTick+0xac>)
 8002cda:	f7fe fce5 	bl	80016a8 <HAL_TIM_Base_Init>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	d104      	bne.n	8002cee <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8002ce4:	4806      	ldr	r0, [pc, #24]	; (8002d00 <HAL_InitTick+0xac>)
 8002ce6:	f7fe fd0a 	bl	80016fe <HAL_TIM_Base_Start_IT>
 8002cea:	4603      	mov	r3, r0
 8002cec:	e000      	b.n	8002cf0 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3730      	adds	r7, #48	; 0x30
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40023800 	.word	0x40023800
 8002cfc:	431bde83 	.word	0x431bde83
 8002d00:	2001a800 	.word	0x2001a800
 8002d04:	40000c00 	.word	0x40000c00

08002d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d0c:	bf00      	nop
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d14:	4770      	bx	lr

08002d16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d16:	b480      	push	{r7}
 8002d18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d1a:	e7fe      	b.n	8002d1a <HardFault_Handler+0x4>

08002d1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d20:	e7fe      	b.n	8002d20 <MemManage_Handler+0x4>

08002d22 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d22:	b480      	push	{r7}
 8002d24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d26:	e7fe      	b.n	8002d26 <BusFault_Handler+0x4>

08002d28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d2c:	e7fe      	b.n	8002d2c <UsageFault_Handler+0x4>

08002d2e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d32:	bf00      	nop
 8002d34:	46bd      	mov	sp, r7
 8002d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d3a:	4770      	bx	lr

08002d3c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002d40:	4802      	ldr	r0, [pc, #8]	; (8002d4c <TIM5_IRQHandler+0x10>)
 8002d42:	f7fe fd73 	bl	800182c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	2001a800 	.word	0x2001a800

08002d50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <SystemInit+0x28>)
 8002d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d5a:	4a07      	ldr	r2, [pc, #28]	; (8002d78 <SystemInit+0x28>)
 8002d5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002d64:	4b04      	ldr	r3, [pc, #16]	; (8002d78 <SystemInit+0x28>)
 8002d66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002d6a:	609a      	str	r2, [r3, #8]
#endif
}
 8002d6c:	bf00      	nop
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d74:	4770      	bx	lr
 8002d76:	bf00      	nop
 8002d78:	e000ed00 	.word	0xe000ed00

08002d7c <Reset_Handler>:
 8002d7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002db4 <LoopFillZerobss+0x14>
 8002d80:	2100      	movs	r1, #0
 8002d82:	e003      	b.n	8002d8c <LoopCopyDataInit>

08002d84 <CopyDataInit>:
 8002d84:	4b0c      	ldr	r3, [pc, #48]	; (8002db8 <LoopFillZerobss+0x18>)
 8002d86:	585b      	ldr	r3, [r3, r1]
 8002d88:	5043      	str	r3, [r0, r1]
 8002d8a:	3104      	adds	r1, #4

08002d8c <LoopCopyDataInit>:
 8002d8c:	480b      	ldr	r0, [pc, #44]	; (8002dbc <LoopFillZerobss+0x1c>)
 8002d8e:	4b0c      	ldr	r3, [pc, #48]	; (8002dc0 <LoopFillZerobss+0x20>)
 8002d90:	1842      	adds	r2, r0, r1
 8002d92:	429a      	cmp	r2, r3
 8002d94:	d3f6      	bcc.n	8002d84 <CopyDataInit>
 8002d96:	4a0b      	ldr	r2, [pc, #44]	; (8002dc4 <LoopFillZerobss+0x24>)
 8002d98:	e002      	b.n	8002da0 <LoopFillZerobss>

08002d9a <FillZerobss>:
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	f842 3b04 	str.w	r3, [r2], #4

08002da0 <LoopFillZerobss>:
 8002da0:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <LoopFillZerobss+0x28>)
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d3f9      	bcc.n	8002d9a <FillZerobss>
 8002da6:	f7ff ffd3 	bl	8002d50 <SystemInit>
 8002daa:	f004 f9cd 	bl	8007148 <__libc_init_array>
 8002dae:	f7ff fb8b 	bl	80024c8 <main>
 8002db2:	4770      	bx	lr
 8002db4:	20020000 	.word	0x20020000
 8002db8:	080073a0 	.word	0x080073a0
 8002dbc:	20000000 	.word	0x20000000
 8002dc0:	20000014 	.word	0x20000014
 8002dc4:	20000014 	.word	0x20000014
 8002dc8:	2001a928 	.word	0x2001a928

08002dcc <ADC_IRQHandler>:
 8002dcc:	e7fe      	b.n	8002dcc <ADC_IRQHandler>

08002dce <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b083      	sub	sp, #12
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f103 0208 	add.w	r2, r3, #8
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	f04f 32ff 	mov.w	r2, #4294967295
 8002de6:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f103 0208 	add.w	r2, r3, #8
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	f103 0208 	add.w	r2, r3, #8
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002e1c:	bf00      	nop
 8002e1e:	370c      	adds	r7, #12
 8002e20:	46bd      	mov	sp, r7
 8002e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e26:	4770      	bx	lr

08002e28 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002e28:	b480      	push	{r7}
 8002e2a:	b085      	sub	sp, #20
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	689a      	ldr	r2, [r3, #8]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	683a      	ldr	r2, [r7, #0]
 8002e4c:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	683a      	ldr	r2, [r7, #0]
 8002e52:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	687a      	ldr	r2, [r7, #4]
 8002e58:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	601a      	str	r2, [r3, #0]
}
 8002e64:	bf00      	nop
 8002e66:	3714      	adds	r7, #20
 8002e68:	46bd      	mov	sp, r7
 8002e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6e:	4770      	bx	lr

08002e70 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8002e70:	b480      	push	{r7}
 8002e72:	b085      	sub	sp, #20
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
 8002e78:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e86:	d103      	bne.n	8002e90 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	e00c      	b.n	8002eaa <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	3308      	adds	r3, #8
 8002e94:	60fb      	str	r3, [r7, #12]
 8002e96:	e002      	b.n	8002e9e <vListInsert+0x2e>
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	60fb      	str	r3, [r7, #12]
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68ba      	ldr	r2, [r7, #8]
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d2f6      	bcs.n	8002e98 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	685a      	ldr	r2, [r3, #4]
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	685b      	ldr	r3, [r3, #4]
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	68fa      	ldr	r2, [r7, #12]
 8002ebe:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	683a      	ldr	r2, [r7, #0]
 8002ec4:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	1c5a      	adds	r2, r3, #1
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	601a      	str	r2, [r3, #0]
}
 8002ed6:	bf00      	nop
 8002ed8:	3714      	adds	r7, #20
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b085      	sub	sp, #20
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	691b      	ldr	r3, [r3, #16]
 8002eee:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	687a      	ldr	r2, [r7, #4]
 8002ef6:	6892      	ldr	r2, [r2, #8]
 8002ef8:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	6852      	ldr	r2, [r2, #4]
 8002f02:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d103      	bne.n	8002f16 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	689a      	ldr	r2, [r3, #8]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	1e5a      	subs	r2, r3, #1
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3714      	adds	r7, #20
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f34:	4770      	bx	lr
	...

08002f38 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d109      	bne.n	8002f60 <xQueueGenericReset+0x28>
 8002f4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f50:	f383 8811 	msr	BASEPRI, r3
 8002f54:	f3bf 8f6f 	isb	sy
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	e7fe      	b.n	8002f5e <xQueueGenericReset+0x26>

    taskENTER_CRITICAL();
 8002f60:	f002 f900 	bl	8005164 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681a      	ldr	r2, [r3, #0]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f6c:	68f9      	ldr	r1, [r7, #12]
 8002f6e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f70:	fb01 f303 	mul.w	r3, r1, r3
 8002f74:	441a      	add	r2, r3
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f90:	3b01      	subs	r3, #1
 8002f92:	68f9      	ldr	r1, [r7, #12]
 8002f94:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f96:	fb01 f303 	mul.w	r3, r1, r3
 8002f9a:	441a      	add	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	22ff      	movs	r2, #255	; 0xff
 8002fa4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	22ff      	movs	r2, #255	; 0xff
 8002fac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d114      	bne.n	8002fe0 <xQueueGenericReset+0xa8>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d01a      	beq.n	8002ff4 <xQueueGenericReset+0xbc>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	3310      	adds	r3, #16
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	f001 f912 	bl	80041ec <xTaskRemoveFromEventList>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d012      	beq.n	8002ff4 <xQueueGenericReset+0xbc>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8002fce:	4b0d      	ldr	r3, [pc, #52]	; (8003004 <xQueueGenericReset+0xcc>)
 8002fd0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fd4:	601a      	str	r2, [r3, #0]
 8002fd6:	f3bf 8f4f 	dsb	sy
 8002fda:	f3bf 8f6f 	isb	sy
 8002fde:	e009      	b.n	8002ff4 <xQueueGenericReset+0xbc>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	3310      	adds	r3, #16
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7ff fef2 	bl	8002dce <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	3324      	adds	r3, #36	; 0x24
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f7ff feed 	bl	8002dce <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8002ff4:	f002 f8e4 	bl	80051c0 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 8002ff8:	2301      	movs	r3, #1
}
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	3710      	adds	r7, #16
 8002ffe:	46bd      	mov	sp, r7
 8003000:	bd80      	pop	{r7, pc}
 8003002:	bf00      	nop
 8003004:	e000ed04 	.word	0xe000ed04

08003008 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003008:	b580      	push	{r7, lr}
 800300a:	b08c      	sub	sp, #48	; 0x30
 800300c:	af02      	add	r7, sp, #8
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	4613      	mov	r3, r2
 8003014:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d109      	bne.n	8003030 <xQueueGenericCreate+0x28>
 800301c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003020:	f383 8811 	msr	BASEPRI, r3
 8003024:	f3bf 8f6f 	isb	sy
 8003028:	f3bf 8f4f 	dsb	sy
 800302c:	61bb      	str	r3, [r7, #24]
 800302e:	e7fe      	b.n	800302e <xQueueGenericCreate+0x26>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	68ba      	ldr	r2, [r7, #8]
 8003034:	fb02 f303 	mul.w	r3, r2, r3
 8003038:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 800303a:	68bb      	ldr	r3, [r7, #8]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d006      	beq.n	800304e <xQueueGenericCreate+0x46>
 8003040:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	fbb2 f3f3 	udiv	r3, r2, r3
 8003048:	68fa      	ldr	r2, [r7, #12]
 800304a:	429a      	cmp	r2, r3
 800304c:	d101      	bne.n	8003052 <xQueueGenericCreate+0x4a>
 800304e:	2301      	movs	r3, #1
 8003050:	e000      	b.n	8003054 <xQueueGenericCreate+0x4c>
 8003052:	2300      	movs	r3, #0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d109      	bne.n	800306c <xQueueGenericCreate+0x64>
 8003058:	f04f 0350 	mov.w	r3, #80	; 0x50
 800305c:	f383 8811 	msr	BASEPRI, r3
 8003060:	f3bf 8f6f 	isb	sy
 8003064:	f3bf 8f4f 	dsb	sy
 8003068:	617b      	str	r3, [r7, #20]
 800306a:	e7fe      	b.n	800306a <xQueueGenericCreate+0x62>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 800306c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800306e:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8003072:	d909      	bls.n	8003088 <xQueueGenericCreate+0x80>
 8003074:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003078:	f383 8811 	msr	BASEPRI, r3
 800307c:	f3bf 8f6f 	isb	sy
 8003080:	f3bf 8f4f 	dsb	sy
 8003084:	613b      	str	r3, [r7, #16]
 8003086:	e7fe      	b.n	8003086 <xQueueGenericCreate+0x7e>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	3350      	adds	r3, #80	; 0x50
 800308c:	4618      	mov	r0, r3
 800308e:	f002 f989 	bl	80053a4 <pvPortMalloc>
 8003092:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d00d      	beq.n	80030b6 <xQueueGenericCreate+0xae>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800309a:	6a3b      	ldr	r3, [r7, #32]
 800309c:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800309e:	69fb      	ldr	r3, [r7, #28]
 80030a0:	3350      	adds	r3, #80	; 0x50
 80030a2:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80030a4:	79fa      	ldrb	r2, [r7, #7]
 80030a6:	6a3b      	ldr	r3, [r7, #32]
 80030a8:	9300      	str	r3, [sp, #0]
 80030aa:	4613      	mov	r3, r2
 80030ac:	69fa      	ldr	r2, [r7, #28]
 80030ae:	68b9      	ldr	r1, [r7, #8]
 80030b0:	68f8      	ldr	r0, [r7, #12]
 80030b2:	f000 f805 	bl	80030c0 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 80030b6:	6a3b      	ldr	r3, [r7, #32]
    }
 80030b8:	4618      	mov	r0, r3
 80030ba:	3728      	adds	r7, #40	; 0x28
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}

080030c0 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
 80030cc:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d103      	bne.n	80030dc <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80030d4:	69bb      	ldr	r3, [r7, #24]
 80030d6:	69ba      	ldr	r2, [r7, #24]
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	e002      	b.n	80030e2 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80030dc:	69bb      	ldr	r3, [r7, #24]
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 80030e2:	69bb      	ldr	r3, [r7, #24]
 80030e4:	68fa      	ldr	r2, [r7, #12]
 80030e6:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 80030e8:	69bb      	ldr	r3, [r7, #24]
 80030ea:	68ba      	ldr	r2, [r7, #8]
 80030ec:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80030ee:	2101      	movs	r1, #1
 80030f0:	69b8      	ldr	r0, [r7, #24]
 80030f2:	f7ff ff21 	bl	8002f38 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	78fa      	ldrb	r2, [r7, #3]
 80030fa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        {
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
 80030fe:	78fb      	ldrb	r3, [r7, #3]
 8003100:	68ba      	ldr	r2, [r7, #8]
 8003102:	68f9      	ldr	r1, [r7, #12]
 8003104:	2073      	movs	r0, #115	; 0x73
 8003106:	f003 f94d 	bl	80063a4 <SEGGER_SYSVIEW_RecordU32x3>
}
 800310a:	bf00      	nop
 800310c:	3710      	adds	r7, #16
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
	...

08003114 <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b090      	sub	sp, #64	; 0x40
 8003118:	af02      	add	r7, sp, #8
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
 8003120:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003122:	2300      	movs	r3, #0
 8003124:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 800312a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800312c:	2b00      	cmp	r3, #0
 800312e:	d109      	bne.n	8003144 <xQueueGenericSend+0x30>
 8003130:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003134:	f383 8811 	msr	BASEPRI, r3
 8003138:	f3bf 8f6f 	isb	sy
 800313c:	f3bf 8f4f 	dsb	sy
 8003140:	62bb      	str	r3, [r7, #40]	; 0x28
 8003142:	e7fe      	b.n	8003142 <xQueueGenericSend+0x2e>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003144:	68bb      	ldr	r3, [r7, #8]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d103      	bne.n	8003152 <xQueueGenericSend+0x3e>
 800314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <xQueueGenericSend+0x42>
 8003152:	2301      	movs	r3, #1
 8003154:	e000      	b.n	8003158 <xQueueGenericSend+0x44>
 8003156:	2300      	movs	r3, #0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d109      	bne.n	8003170 <xQueueGenericSend+0x5c>
 800315c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003160:	f383 8811 	msr	BASEPRI, r3
 8003164:	f3bf 8f6f 	isb	sy
 8003168:	f3bf 8f4f 	dsb	sy
 800316c:	627b      	str	r3, [r7, #36]	; 0x24
 800316e:	e7fe      	b.n	800316e <xQueueGenericSend+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	2b02      	cmp	r3, #2
 8003174:	d103      	bne.n	800317e <xQueueGenericSend+0x6a>
 8003176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003178:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800317a:	2b01      	cmp	r3, #1
 800317c:	d101      	bne.n	8003182 <xQueueGenericSend+0x6e>
 800317e:	2301      	movs	r3, #1
 8003180:	e000      	b.n	8003184 <xQueueGenericSend+0x70>
 8003182:	2300      	movs	r3, #0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d109      	bne.n	800319c <xQueueGenericSend+0x88>
 8003188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800318c:	f383 8811 	msr	BASEPRI, r3
 8003190:	f3bf 8f6f 	isb	sy
 8003194:	f3bf 8f4f 	dsb	sy
 8003198:	623b      	str	r3, [r7, #32]
 800319a:	e7fe      	b.n	800319a <xQueueGenericSend+0x86>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800319c:	f001 f9c2 	bl	8004524 <xTaskGetSchedulerState>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d102      	bne.n	80031ac <xQueueGenericSend+0x98>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d101      	bne.n	80031b0 <xQueueGenericSend+0x9c>
 80031ac:	2301      	movs	r3, #1
 80031ae:	e000      	b.n	80031b2 <xQueueGenericSend+0x9e>
 80031b0:	2300      	movs	r3, #0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d109      	bne.n	80031ca <xQueueGenericSend+0xb6>
 80031b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031ba:	f383 8811 	msr	BASEPRI, r3
 80031be:	f3bf 8f6f 	isb	sy
 80031c2:	f3bf 8f4f 	dsb	sy
 80031c6:	61fb      	str	r3, [r7, #28]
 80031c8:	e7fe      	b.n	80031c8 <xQueueGenericSend+0xb4>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80031ca:	f001 ffcb 	bl	8005164 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80031ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d302      	bcc.n	80031e0 <xQueueGenericSend+0xcc>
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d136      	bne.n	800324e <xQueueGenericSend+0x13a>
            {
                traceQUEUE_SEND( pxQueue );
 80031e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031e2:	4618      	mov	r0, r3
 80031e4:	f003 fe68 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	6879      	ldr	r1, [r7, #4]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	460b      	mov	r3, r1
 80031f2:	4601      	mov	r1, r0
 80031f4:	205a      	movs	r0, #90	; 0x5a
 80031f6:	f003 f94b 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	68b9      	ldr	r1, [r7, #8]
 80031fe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003200:	f000 fa78 	bl	80036f4 <prvCopyDataToQueue>
 8003204:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	2b00      	cmp	r3, #0
 800320c:	d010      	beq.n	8003230 <xQueueGenericSend+0x11c>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800320e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003210:	3324      	adds	r3, #36	; 0x24
 8003212:	4618      	mov	r0, r3
 8003214:	f000 ffea 	bl	80041ec <xTaskRemoveFromEventList>
 8003218:	4603      	mov	r3, r0
 800321a:	2b00      	cmp	r3, #0
 800321c:	d013      	beq.n	8003246 <xQueueGenericSend+0x132>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 800321e:	4b4d      	ldr	r3, [pc, #308]	; (8003354 <xQueueGenericSend+0x240>)
 8003220:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003224:	601a      	str	r2, [r3, #0]
 8003226:	f3bf 8f4f 	dsb	sy
 800322a:	f3bf 8f6f 	isb	sy
 800322e:	e00a      	b.n	8003246 <xQueueGenericSend+0x132>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8003230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003232:	2b00      	cmp	r3, #0
 8003234:	d007      	beq.n	8003246 <xQueueGenericSend+0x132>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 8003236:	4b47      	ldr	r3, [pc, #284]	; (8003354 <xQueueGenericSend+0x240>)
 8003238:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800323c:	601a      	str	r2, [r3, #0]
 800323e:	f3bf 8f4f 	dsb	sy
 8003242:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8003246:	f001 ffbb 	bl	80051c0 <vPortExitCritical>
                return pdPASS;
 800324a:	2301      	movs	r3, #1
 800324c:	e07d      	b.n	800334a <xQueueGenericSend+0x236>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2b00      	cmp	r3, #0
 8003252:	d110      	bne.n	8003276 <xQueueGenericSend+0x162>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003254:	f001 ffb4 	bl	80051c0 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
 8003258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325a:	4618      	mov	r0, r3
 800325c:	f003 fe2c 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 8003260:	68ba      	ldr	r2, [r7, #8]
 8003262:	6879      	ldr	r1, [r7, #4]
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	9300      	str	r3, [sp, #0]
 8003268:	460b      	mov	r3, r1
 800326a:	4601      	mov	r1, r0
 800326c:	205a      	movs	r0, #90	; 0x5a
 800326e:	f003 f90f 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_FULL;
 8003272:	2300      	movs	r3, #0
 8003274:	e069      	b.n	800334a <xQueueGenericSend+0x236>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003276:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003278:	2b00      	cmp	r3, #0
 800327a:	d106      	bne.n	800328a <xQueueGenericSend+0x176>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800327c:	f107 0314 	add.w	r3, r7, #20
 8003280:	4618      	mov	r0, r3
 8003282:	f001 f819 	bl	80042b8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003286:	2301      	movs	r3, #1
 8003288:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800328a:	f001 ff99 	bl	80051c0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800328e:	f000 fd67 	bl	8003d60 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003292:	f001 ff67 	bl	8005164 <vPortEnterCritical>
 8003296:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003298:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800329c:	b25b      	sxtb	r3, r3
 800329e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a2:	d103      	bne.n	80032ac <xQueueGenericSend+0x198>
 80032a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032ae:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032b2:	b25b      	sxtb	r3, r3
 80032b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032b8:	d103      	bne.n	80032c2 <xQueueGenericSend+0x1ae>
 80032ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032bc:	2200      	movs	r2, #0
 80032be:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032c2:	f001 ff7d 	bl	80051c0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032c6:	1d3a      	adds	r2, r7, #4
 80032c8:	f107 0314 	add.w	r3, r7, #20
 80032cc:	4611      	mov	r1, r2
 80032ce:	4618      	mov	r0, r3
 80032d0:	f001 f808 	bl	80042e4 <xTaskCheckForTimeOut>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d124      	bne.n	8003324 <xQueueGenericSend+0x210>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80032da:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032dc:	f000 fb02 	bl	80038e4 <prvIsQueueFull>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d018      	beq.n	8003318 <xQueueGenericSend+0x204>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80032e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80032e8:	3310      	adds	r3, #16
 80032ea:	687a      	ldr	r2, [r7, #4]
 80032ec:	4611      	mov	r1, r2
 80032ee:	4618      	mov	r0, r3
 80032f0:	f000 ff2a 	bl	8004148 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 80032f4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032f6:	f000 fa8d 	bl	8003814 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 80032fa:	f000 fd3f 	bl	8003d7c <xTaskResumeAll>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	f47f af62 	bne.w	80031ca <xQueueGenericSend+0xb6>
                {
                    portYIELD_WITHIN_API();
 8003306:	4b13      	ldr	r3, [pc, #76]	; (8003354 <xQueueGenericSend+0x240>)
 8003308:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800330c:	601a      	str	r2, [r3, #0]
 800330e:	f3bf 8f4f 	dsb	sy
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	e758      	b.n	80031ca <xQueueGenericSend+0xb6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003318:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800331a:	f000 fa7b 	bl	8003814 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800331e:	f000 fd2d 	bl	8003d7c <xTaskResumeAll>
 8003322:	e752      	b.n	80031ca <xQueueGenericSend+0xb6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003324:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003326:	f000 fa75 	bl	8003814 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800332a:	f000 fd27 	bl	8003d7c <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
 800332e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003330:	4618      	mov	r0, r3
 8003332:	f003 fdc1 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	460b      	mov	r3, r1
 8003340:	4601      	mov	r1, r0
 8003342:	205a      	movs	r0, #90	; 0x5a
 8003344:	f003 f8a4 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
            return errQUEUE_FULL;
 8003348:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800334a:	4618      	mov	r0, r3
 800334c:	3738      	adds	r7, #56	; 0x38
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	e000ed04 	.word	0xe000ed04

08003358 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b090      	sub	sp, #64	; 0x40
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
 8003364:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800336a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800336c:	2b00      	cmp	r3, #0
 800336e:	d109      	bne.n	8003384 <xQueueGenericSendFromISR+0x2c>
 8003370:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003374:	f383 8811 	msr	BASEPRI, r3
 8003378:	f3bf 8f6f 	isb	sy
 800337c:	f3bf 8f4f 	dsb	sy
 8003380:	62bb      	str	r3, [r7, #40]	; 0x28
 8003382:	e7fe      	b.n	8003382 <xQueueGenericSendFromISR+0x2a>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d103      	bne.n	8003392 <xQueueGenericSendFromISR+0x3a>
 800338a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800338c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800338e:	2b00      	cmp	r3, #0
 8003390:	d101      	bne.n	8003396 <xQueueGenericSendFromISR+0x3e>
 8003392:	2301      	movs	r3, #1
 8003394:	e000      	b.n	8003398 <xQueueGenericSendFromISR+0x40>
 8003396:	2300      	movs	r3, #0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d109      	bne.n	80033b0 <xQueueGenericSendFromISR+0x58>
 800339c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033a0:	f383 8811 	msr	BASEPRI, r3
 80033a4:	f3bf 8f6f 	isb	sy
 80033a8:	f3bf 8f4f 	dsb	sy
 80033ac:	627b      	str	r3, [r7, #36]	; 0x24
 80033ae:	e7fe      	b.n	80033ae <xQueueGenericSendFromISR+0x56>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	2b02      	cmp	r3, #2
 80033b4:	d103      	bne.n	80033be <xQueueGenericSendFromISR+0x66>
 80033b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	d101      	bne.n	80033c2 <xQueueGenericSendFromISR+0x6a>
 80033be:	2301      	movs	r3, #1
 80033c0:	e000      	b.n	80033c4 <xQueueGenericSendFromISR+0x6c>
 80033c2:	2300      	movs	r3, #0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d109      	bne.n	80033dc <xQueueGenericSendFromISR+0x84>
 80033c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033cc:	f383 8811 	msr	BASEPRI, r3
 80033d0:	f3bf 8f6f 	isb	sy
 80033d4:	f3bf 8f4f 	dsb	sy
 80033d8:	623b      	str	r3, [r7, #32]
 80033da:	e7fe      	b.n	80033da <xQueueGenericSendFromISR+0x82>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80033dc:	f001 ffa4 	bl	8005328 <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 80033e0:	f3ef 8211 	mrs	r2, BASEPRI
 80033e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033e8:	f383 8811 	msr	BASEPRI, r3
 80033ec:	f3bf 8f6f 	isb	sy
 80033f0:	f3bf 8f4f 	dsb	sy
 80033f4:	61fa      	str	r2, [r7, #28]
 80033f6:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 80033f8:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80033fa:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80033fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003402:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003404:	429a      	cmp	r2, r3
 8003406:	d302      	bcc.n	800340e <xQueueGenericSendFromISR+0xb6>
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	2b02      	cmp	r3, #2
 800340c:	d147      	bne.n	800349e <xQueueGenericSendFromISR+0x146>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800340e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003410:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003414:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003418:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800341a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341c:	62fb      	str	r3, [r7, #44]	; 0x2c

            traceQUEUE_SEND_FROM_ISR( pxQueue );
 800341e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003420:	4618      	mov	r0, r3
 8003422:	f003 fd49 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 8003426:	4601      	mov	r1, r0
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	461a      	mov	r2, r3
 800342c:	2060      	movs	r0, #96	; 0x60
 800342e:	f002 ff5f 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	68b9      	ldr	r1, [r7, #8]
 8003436:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003438:	f000 f95c 	bl	80036f4 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800343c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003440:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003444:	d112      	bne.n	800346c <xQueueGenericSendFromISR+0x114>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344a:	2b00      	cmp	r3, #0
 800344c:	d024      	beq.n	8003498 <xQueueGenericSendFromISR+0x140>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800344e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003450:	3324      	adds	r3, #36	; 0x24
 8003452:	4618      	mov	r0, r3
 8003454:	f000 feca 	bl	80041ec <xTaskRemoveFromEventList>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d01c      	beq.n	8003498 <xQueueGenericSendFromISR+0x140>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d019      	beq.n	8003498 <xQueueGenericSendFromISR+0x140>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	2201      	movs	r2, #1
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	e015      	b.n	8003498 <xQueueGenericSendFromISR+0x140>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800346c:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003470:	2b7f      	cmp	r3, #127	; 0x7f
 8003472:	d109      	bne.n	8003488 <xQueueGenericSendFromISR+0x130>
        __asm volatile
 8003474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003478:	f383 8811 	msr	BASEPRI, r3
 800347c:	f3bf 8f6f 	isb	sy
 8003480:	f3bf 8f4f 	dsb	sy
 8003484:	617b      	str	r3, [r7, #20]
 8003486:	e7fe      	b.n	8003486 <xQueueGenericSendFromISR+0x12e>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003488:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800348c:	3301      	adds	r3, #1
 800348e:	b2db      	uxtb	r3, r3
 8003490:	b25a      	sxtb	r2, r3
 8003492:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 8003498:	2301      	movs	r3, #1
 800349a:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 800349c:	e00b      	b.n	80034b6 <xQueueGenericSendFromISR+0x15e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 800349e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034a0:	4618      	mov	r0, r3
 80034a2:	f003 fd09 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 80034a6:	4601      	mov	r1, r0
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	461a      	mov	r2, r3
 80034ac:	2060      	movs	r0, #96	; 0x60
 80034ae:	f002 ff1f 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
            xReturn = errQUEUE_FULL;
 80034b2:	2300      	movs	r3, #0
 80034b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80034b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034b8:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80034c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3740      	adds	r7, #64	; 0x40
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
	...

080034cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80034cc:	b590      	push	{r4, r7, lr}
 80034ce:	b08f      	sub	sp, #60	; 0x3c
 80034d0:	af02      	add	r7, sp, #8
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80034d8:	2300      	movs	r3, #0
 80034da:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80034e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d109      	bne.n	80034fa <xQueueReceive+0x2e>
        __asm volatile
 80034e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ea:	f383 8811 	msr	BASEPRI, r3
 80034ee:	f3bf 8f6f 	isb	sy
 80034f2:	f3bf 8f4f 	dsb	sy
 80034f6:	623b      	str	r3, [r7, #32]
 80034f8:	e7fe      	b.n	80034f8 <xQueueReceive+0x2c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034fa:	68bb      	ldr	r3, [r7, #8]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d103      	bne.n	8003508 <xQueueReceive+0x3c>
 8003500:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003504:	2b00      	cmp	r3, #0
 8003506:	d101      	bne.n	800350c <xQueueReceive+0x40>
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <xQueueReceive+0x42>
 800350c:	2300      	movs	r3, #0
 800350e:	2b00      	cmp	r3, #0
 8003510:	d109      	bne.n	8003526 <xQueueReceive+0x5a>
 8003512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003516:	f383 8811 	msr	BASEPRI, r3
 800351a:	f3bf 8f6f 	isb	sy
 800351e:	f3bf 8f4f 	dsb	sy
 8003522:	61fb      	str	r3, [r7, #28]
 8003524:	e7fe      	b.n	8003524 <xQueueReceive+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003526:	f000 fffd 	bl	8004524 <xTaskGetSchedulerState>
 800352a:	4603      	mov	r3, r0
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <xQueueReceive+0x6a>
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2b00      	cmp	r3, #0
 8003534:	d101      	bne.n	800353a <xQueueReceive+0x6e>
 8003536:	2301      	movs	r3, #1
 8003538:	e000      	b.n	800353c <xQueueReceive+0x70>
 800353a:	2300      	movs	r3, #0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d109      	bne.n	8003554 <xQueueReceive+0x88>
 8003540:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003544:	f383 8811 	msr	BASEPRI, r3
 8003548:	f3bf 8f6f 	isb	sy
 800354c:	f3bf 8f4f 	dsb	sy
 8003550:	61bb      	str	r3, [r7, #24]
 8003552:	e7fe      	b.n	8003552 <xQueueReceive+0x86>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8003554:	f001 fe06 	bl	8005164 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800355a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800355c:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800355e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003560:	2b00      	cmp	r3, #0
 8003562:	d031      	beq.n	80035c8 <xQueueReceive+0xfc>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003564:	68b9      	ldr	r1, [r7, #8]
 8003566:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003568:	f000 f92e 	bl	80037c8 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
 800356c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800356e:	4618      	mov	r0, r3
 8003570:	f003 fca2 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 8003574:	4604      	mov	r4, r0
 8003576:	2000      	movs	r0, #0
 8003578:	f003 fc9e 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 800357c:	4601      	mov	r1, r0
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	2301      	movs	r3, #1
 8003582:	9300      	str	r3, [sp, #0]
 8003584:	4613      	mov	r3, r2
 8003586:	460a      	mov	r2, r1
 8003588:	4621      	mov	r1, r4
 800358a:	205c      	movs	r0, #92	; 0x5c
 800358c:	f002 ff80 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003592:	1e5a      	subs	r2, r3, #1
 8003594:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003596:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359a:	691b      	ldr	r3, [r3, #16]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00f      	beq.n	80035c0 <xQueueReceive+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80035a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035a2:	3310      	adds	r3, #16
 80035a4:	4618      	mov	r0, r3
 80035a6:	f000 fe21 	bl	80041ec <xTaskRemoveFromEventList>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d007      	beq.n	80035c0 <xQueueReceive+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80035b0:	4b4f      	ldr	r3, [pc, #316]	; (80036f0 <xQueueReceive+0x224>)
 80035b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80035b6:	601a      	str	r2, [r3, #0]
 80035b8:	f3bf 8f4f 	dsb	sy
 80035bc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80035c0:	f001 fdfe 	bl	80051c0 <vPortExitCritical>
                return pdPASS;
 80035c4:	2301      	movs	r3, #1
 80035c6:	e08e      	b.n	80036e6 <xQueueReceive+0x21a>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d115      	bne.n	80035fa <xQueueReceive+0x12e>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80035ce:	f001 fdf7 	bl	80051c0 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
 80035d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035d4:	4618      	mov	r0, r3
 80035d6:	f003 fc6f 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 80035da:	4604      	mov	r4, r0
 80035dc:	2000      	movs	r0, #0
 80035de:	f003 fc6b 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 80035e2:	4601      	mov	r1, r0
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	2301      	movs	r3, #1
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	4613      	mov	r3, r2
 80035ec:	460a      	mov	r2, r1
 80035ee:	4621      	mov	r1, r4
 80035f0:	205c      	movs	r0, #92	; 0x5c
 80035f2:	f002 ff4d 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
                    return errQUEUE_EMPTY;
 80035f6:	2300      	movs	r3, #0
 80035f8:	e075      	b.n	80036e6 <xQueueReceive+0x21a>
                }
                else if( xEntryTimeSet == pdFALSE )
 80035fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d106      	bne.n	800360e <xQueueReceive+0x142>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003600:	f107 0310 	add.w	r3, r7, #16
 8003604:	4618      	mov	r0, r3
 8003606:	f000 fe57 	bl	80042b8 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 800360a:	2301      	movs	r3, #1
 800360c:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800360e:	f001 fdd7 	bl	80051c0 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003612:	f000 fba5 	bl	8003d60 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8003616:	f001 fda5 	bl	8005164 <vPortEnterCritical>
 800361a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800361c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003620:	b25b      	sxtb	r3, r3
 8003622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003626:	d103      	bne.n	8003630 <xQueueReceive+0x164>
 8003628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800362a:	2200      	movs	r2, #0
 800362c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003630:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003632:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003636:	b25b      	sxtb	r3, r3
 8003638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363c:	d103      	bne.n	8003646 <xQueueReceive+0x17a>
 800363e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003640:	2200      	movs	r2, #0
 8003642:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003646:	f001 fdbb 	bl	80051c0 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800364a:	1d3a      	adds	r2, r7, #4
 800364c:	f107 0310 	add.w	r3, r7, #16
 8003650:	4611      	mov	r1, r2
 8003652:	4618      	mov	r0, r3
 8003654:	f000 fe46 	bl	80042e4 <xTaskCheckForTimeOut>
 8003658:	4603      	mov	r3, r0
 800365a:	2b00      	cmp	r3, #0
 800365c:	d124      	bne.n	80036a8 <xQueueReceive+0x1dc>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800365e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003660:	f000 f92a 	bl	80038b8 <prvIsQueueEmpty>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d018      	beq.n	800369c <xQueueReceive+0x1d0>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800366a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800366c:	3324      	adds	r3, #36	; 0x24
 800366e:	687a      	ldr	r2, [r7, #4]
 8003670:	4611      	mov	r1, r2
 8003672:	4618      	mov	r0, r3
 8003674:	f000 fd68 	bl	8004148 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003678:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800367a:	f000 f8cb 	bl	8003814 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800367e:	f000 fb7d 	bl	8003d7c <xTaskResumeAll>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	f47f af65 	bne.w	8003554 <xQueueReceive+0x88>
                {
                    portYIELD_WITHIN_API();
 800368a:	4b19      	ldr	r3, [pc, #100]	; (80036f0 <xQueueReceive+0x224>)
 800368c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003690:	601a      	str	r2, [r3, #0]
 8003692:	f3bf 8f4f 	dsb	sy
 8003696:	f3bf 8f6f 	isb	sy
 800369a:	e75b      	b.n	8003554 <xQueueReceive+0x88>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800369c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800369e:	f000 f8b9 	bl	8003814 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80036a2:	f000 fb6b 	bl	8003d7c <xTaskResumeAll>
 80036a6:	e755      	b.n	8003554 <xQueueReceive+0x88>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80036a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036aa:	f000 f8b3 	bl	8003814 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80036ae:	f000 fb65 	bl	8003d7c <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80036b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80036b4:	f000 f900 	bl	80038b8 <prvIsQueueEmpty>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	f43f af4a 	beq.w	8003554 <xQueueReceive+0x88>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
 80036c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036c2:	4618      	mov	r0, r3
 80036c4:	f003 fbf8 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 80036c8:	4604      	mov	r4, r0
 80036ca:	2000      	movs	r0, #0
 80036cc:	f003 fbf4 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 80036d0:	4601      	mov	r1, r0
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	2301      	movs	r3, #1
 80036d6:	9300      	str	r3, [sp, #0]
 80036d8:	4613      	mov	r3, r2
 80036da:	460a      	mov	r2, r1
 80036dc:	4621      	mov	r1, r4
 80036de:	205c      	movs	r0, #92	; 0x5c
 80036e0:	f002 fed6 	bl	8006490 <SEGGER_SYSVIEW_RecordU32x4>
                return errQUEUE_EMPTY;
 80036e4:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	3734      	adds	r7, #52	; 0x34
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd90      	pop	{r4, r7, pc}
 80036ee:	bf00      	nop
 80036f0:	e000ed04 	.word	0xe000ed04

080036f4 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8003700:	2300      	movs	r3, #0
 8003702:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003708:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10d      	bne.n	800372e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d14d      	bne.n	80037b6 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	689b      	ldr	r3, [r3, #8]
 800371e:	4618      	mov	r0, r3
 8003720:	f000 ff1e 	bl	8004560 <xTaskPriorityDisinherit>
 8003724:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	2200      	movs	r2, #0
 800372a:	609a      	str	r2, [r3, #8]
 800372c:	e043      	b.n	80037b6 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d119      	bne.n	8003768 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6858      	ldr	r0, [r3, #4]
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800373c:	461a      	mov	r2, r3
 800373e:	68b9      	ldr	r1, [r7, #8]
 8003740:	f003 fd35 	bl	80071ae <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	685a      	ldr	r2, [r3, #4]
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800374c:	441a      	add	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	685a      	ldr	r2, [r3, #4]
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	429a      	cmp	r2, r3
 800375c:	d32b      	bcc.n	80037b6 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	605a      	str	r2, [r3, #4]
 8003766:	e026      	b.n	80037b6 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	68d8      	ldr	r0, [r3, #12]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003770:	461a      	mov	r2, r3
 8003772:	68b9      	ldr	r1, [r7, #8]
 8003774:	f003 fd1b 	bl	80071ae <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	68da      	ldr	r2, [r3, #12]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003780:	425b      	negs	r3, r3
 8003782:	441a      	add	r2, r3
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	68da      	ldr	r2, [r3, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	429a      	cmp	r2, r3
 8003792:	d207      	bcs.n	80037a4 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	689a      	ldr	r2, [r3, #8]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379c:	425b      	negs	r3, r3
 800379e:	441a      	add	r2, r3
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d105      	bne.n	80037b6 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	3b01      	subs	r3, #1
 80037b4:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80037b6:	693b      	ldr	r3, [r7, #16]
 80037b8:	1c5a      	adds	r2, r3, #1
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 80037be:	697b      	ldr	r3, [r7, #20]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3718      	adds	r7, #24
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b082      	sub	sp, #8
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d018      	beq.n	800380c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	68da      	ldr	r2, [r3, #12]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037e2:	441a      	add	r2, r3
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68da      	ldr	r2, [r3, #12]
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	689b      	ldr	r3, [r3, #8]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d303      	bcc.n	80037fc <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681a      	ldr	r2, [r3, #0]
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68d9      	ldr	r1, [r3, #12]
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003804:	461a      	mov	r2, r3
 8003806:	6838      	ldr	r0, [r7, #0]
 8003808:	f003 fcd1 	bl	80071ae <memcpy>
    }
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 800381c:	f001 fca2 	bl	8005164 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003826:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003828:	e011      	b.n	800384e <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800382e:	2b00      	cmp	r3, #0
 8003830:	d012      	beq.n	8003858 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	3324      	adds	r3, #36	; 0x24
 8003836:	4618      	mov	r0, r3
 8003838:	f000 fcd8 	bl	80041ec <xTaskRemoveFromEventList>
 800383c:	4603      	mov	r3, r0
 800383e:	2b00      	cmp	r3, #0
 8003840:	d001      	beq.n	8003846 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8003842:	f000 fdb3 	bl	80043ac <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003846:	7bfb      	ldrb	r3, [r7, #15]
 8003848:	3b01      	subs	r3, #1
 800384a:	b2db      	uxtb	r3, r3
 800384c:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800384e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003852:	2b00      	cmp	r3, #0
 8003854:	dce9      	bgt.n	800382a <prvUnlockQueue+0x16>
 8003856:	e000      	b.n	800385a <prvUnlockQueue+0x46>
                        break;
 8003858:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	22ff      	movs	r2, #255	; 0xff
 800385e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8003862:	f001 fcad 	bl	80051c0 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003866:	f001 fc7d 	bl	8005164 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003870:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003872:	e011      	b.n	8003898 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	691b      	ldr	r3, [r3, #16]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d012      	beq.n	80038a2 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	3310      	adds	r3, #16
 8003880:	4618      	mov	r0, r3
 8003882:	f000 fcb3 	bl	80041ec <xTaskRemoveFromEventList>
 8003886:	4603      	mov	r3, r0
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 800388c:	f000 fd8e 	bl	80043ac <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003890:	7bbb      	ldrb	r3, [r7, #14]
 8003892:	3b01      	subs	r3, #1
 8003894:	b2db      	uxtb	r3, r3
 8003896:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003898:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800389c:	2b00      	cmp	r3, #0
 800389e:	dce9      	bgt.n	8003874 <prvUnlockQueue+0x60>
 80038a0:	e000      	b.n	80038a4 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 80038a2:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	22ff      	movs	r2, #255	; 0xff
 80038a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 80038ac:	f001 fc88 	bl	80051c0 <vPortExitCritical>
}
 80038b0:	bf00      	nop
 80038b2:	3710      	adds	r7, #16
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b084      	sub	sp, #16
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80038c0:	f001 fc50 	bl	8005164 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d102      	bne.n	80038d2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80038cc:	2301      	movs	r3, #1
 80038ce:	60fb      	str	r3, [r7, #12]
 80038d0:	e001      	b.n	80038d6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80038d2:	2300      	movs	r3, #0
 80038d4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80038d6:	f001 fc73 	bl	80051c0 <vPortExitCritical>

    return xReturn;
 80038da:	68fb      	ldr	r3, [r7, #12]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80038ec:	f001 fc3a 	bl	8005164 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d102      	bne.n	8003902 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80038fc:	2301      	movs	r3, #1
 80038fe:	60fb      	str	r3, [r7, #12]
 8003900:	e001      	b.n	8003906 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003902:	2300      	movs	r3, #0
 8003904:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003906:	f001 fc5b 	bl	80051c0 <vPortExitCritical>

    return xReturn;
 800390a:	68fb      	ldr	r3, [r7, #12]
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800391e:	2300      	movs	r3, #0
 8003920:	60fb      	str	r3, [r7, #12]
 8003922:	e01e      	b.n	8003962 <vQueueAddToRegistry+0x4e>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003924:	4a12      	ldr	r2, [pc, #72]	; (8003970 <vQueueAddToRegistry+0x5c>)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d115      	bne.n	800395c <vQueueAddToRegistry+0x48>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003930:	490f      	ldr	r1, [pc, #60]	; (8003970 <vQueueAddToRegistry+0x5c>)
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 800393a:	4a0d      	ldr	r2, [pc, #52]	; (8003970 <vQueueAddToRegistry+0x5c>)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	4413      	add	r3, r2
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4618      	mov	r0, r3
 800394a:	f003 fab5 	bl	8006eb8 <SEGGER_SYSVIEW_ShrinkId>
 800394e:	4601      	mov	r1, r0
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	461a      	mov	r2, r3
 8003954:	2071      	movs	r0, #113	; 0x71
 8003956:	f002 fccb 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
                break;
 800395a:	e005      	b.n	8003968 <vQueueAddToRegistry+0x54>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	3301      	adds	r3, #1
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2b07      	cmp	r3, #7
 8003966:	d9dd      	bls.n	8003924 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8003968:	bf00      	nop
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	2001a840 	.word	0x2001a840

08003974 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003974:	b580      	push	{r7, lr}
 8003976:	b086      	sub	sp, #24
 8003978:	af00      	add	r7, sp, #0
 800397a:	60f8      	str	r0, [r7, #12]
 800397c:	60b9      	str	r1, [r7, #8]
 800397e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003984:	f001 fbee 	bl	8005164 <vPortEnterCritical>
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800398e:	b25b      	sxtb	r3, r3
 8003990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003994:	d103      	bne.n	800399e <vQueueWaitForMessageRestricted+0x2a>
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	2200      	movs	r2, #0
 800399a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80039a4:	b25b      	sxtb	r3, r3
 80039a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039aa:	d103      	bne.n	80039b4 <vQueueWaitForMessageRestricted+0x40>
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80039b4:	f001 fc04 	bl	80051c0 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d106      	bne.n	80039ce <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	3324      	adds	r3, #36	; 0x24
 80039c4:	687a      	ldr	r2, [r7, #4]
 80039c6:	68b9      	ldr	r1, [r7, #8]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f000 fbe1 	bl	8004190 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80039ce:	6978      	ldr	r0, [r7, #20]
 80039d0:	f7ff ff20 	bl	8003814 <prvUnlockQueue>
    }
 80039d4:	bf00      	nop
 80039d6:	3718      	adds	r7, #24
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}

080039dc <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08c      	sub	sp, #48	; 0x30
 80039e0:	af04      	add	r7, sp, #16
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	603b      	str	r3, [r7, #0]
 80039e8:	4613      	mov	r3, r2
 80039ea:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80039ec:	88fb      	ldrh	r3, [r7, #6]
 80039ee:	009b      	lsls	r3, r3, #2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f001 fcd7 	bl	80053a4 <pvPortMalloc>
 80039f6:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00e      	beq.n	8003a1c <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80039fe:	2058      	movs	r0, #88	; 0x58
 8003a00:	f001 fcd0 	bl	80053a4 <pvPortMalloc>
 8003a04:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	631a      	str	r2, [r3, #48]	; 0x30
 8003a12:	e005      	b.n	8003a20 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8003a14:	6978      	ldr	r0, [r7, #20]
 8003a16:	f001 fda1 	bl	800555c <vPortFree>
 8003a1a:	e001      	b.n	8003a20 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d013      	beq.n	8003a4e <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003a26:	88fa      	ldrh	r2, [r7, #6]
 8003a28:	2300      	movs	r3, #0
 8003a2a:	9303      	str	r3, [sp, #12]
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	9302      	str	r3, [sp, #8]
 8003a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a32:	9301      	str	r3, [sp, #4]
 8003a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a36:	9300      	str	r3, [sp, #0]
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	68b9      	ldr	r1, [r7, #8]
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 f80e 	bl	8003a5e <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003a42:	69f8      	ldr	r0, [r7, #28]
 8003a44:	f000 f8a0 	bl	8003b88 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	61bb      	str	r3, [r7, #24]
 8003a4c:	e002      	b.n	8003a54 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a52:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003a54:	69bb      	ldr	r3, [r7, #24]
    }
 8003a56:	4618      	mov	r0, r3
 8003a58:	3720      	adds	r7, #32
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	b088      	sub	sp, #32
 8003a62:	af00      	add	r7, sp, #0
 8003a64:	60f8      	str	r0, [r7, #12]
 8003a66:	60b9      	str	r1, [r7, #8]
 8003a68:	607a      	str	r2, [r7, #4]
 8003a6a:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003a6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a6e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	461a      	mov	r2, r3
 8003a76:	21a5      	movs	r1, #165	; 0xa5
 8003a78:	f003 fba4 	bl	80071c4 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a86:	3b01      	subs	r3, #1
 8003a88:	009b      	lsls	r3, r3, #2
 8003a8a:	4413      	add	r3, r2
 8003a8c:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	f023 0307 	bic.w	r3, r3, #7
 8003a94:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	f003 0307 	and.w	r3, r3, #7
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d009      	beq.n	8003ab4 <prvInitialiseNewTask+0x56>
 8003aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa4:	f383 8811 	msr	BASEPRI, r3
 8003aa8:	f3bf 8f6f 	isb	sy
 8003aac:	f3bf 8f4f 	dsb	sy
 8003ab0:	617b      	str	r3, [r7, #20]
 8003ab2:	e7fe      	b.n	8003ab2 <prvInitialiseNewTask+0x54>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d01f      	beq.n	8003afa <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003aba:	2300      	movs	r3, #0
 8003abc:	61fb      	str	r3, [r7, #28]
 8003abe:	e012      	b.n	8003ae6 <prvInitialiseNewTask+0x88>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	69fb      	ldr	r3, [r7, #28]
 8003ac4:	4413      	add	r3, r2
 8003ac6:	7819      	ldrb	r1, [r3, #0]
 8003ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	4413      	add	r3, r2
 8003ace:	3334      	adds	r3, #52	; 0x34
 8003ad0:	460a      	mov	r2, r1
 8003ad2:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003ad4:	68ba      	ldr	r2, [r7, #8]
 8003ad6:	69fb      	ldr	r3, [r7, #28]
 8003ad8:	4413      	add	r3, r2
 8003ada:	781b      	ldrb	r3, [r3, #0]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d006      	beq.n	8003aee <prvInitialiseNewTask+0x90>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	61fb      	str	r3, [r7, #28]
 8003ae6:	69fb      	ldr	r3, [r7, #28]
 8003ae8:	2b09      	cmp	r3, #9
 8003aea:	d9e9      	bls.n	8003ac0 <prvInitialiseNewTask+0x62>
 8003aec:	e000      	b.n	8003af0 <prvInitialiseNewTask+0x92>
            {
                break;
 8003aee:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003af2:	2200      	movs	r2, #0
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003af8:	e003      	b.n	8003b02 <prvInitialiseNewTask+0xa4>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003afc:	2200      	movs	r2, #0
 8003afe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003b02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b04:	2b04      	cmp	r3, #4
 8003b06:	d901      	bls.n	8003b0c <prvInitialiseNewTask+0xae>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003b08:	2304      	movs	r3, #4
 8003b0a:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b10:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003b12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003b16:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8003b18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b20:	3304      	adds	r3, #4
 8003b22:	4618      	mov	r0, r3
 8003b24:	f7ff f973 	bl	8002e0e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b2a:	3318      	adds	r3, #24
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff f96e 	bl	8002e0e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003b32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b36:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003b38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b3a:	f1c3 0205 	rsb	r2, r3, #5
 8003b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b40:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003b42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b44:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b46:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b4a:	3350      	adds	r3, #80	; 0x50
 8003b4c:	2204      	movs	r2, #4
 8003b4e:	2100      	movs	r1, #0
 8003b50:	4618      	mov	r0, r3
 8003b52:	f003 fb37 	bl	80071c4 <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b58:	3354      	adds	r3, #84	; 0x54
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	2100      	movs	r1, #0
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f003 fb30 	bl	80071c4 <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003b64:	683a      	ldr	r2, [r7, #0]
 8003b66:	68f9      	ldr	r1, [r7, #12]
 8003b68:	69b8      	ldr	r0, [r7, #24]
 8003b6a:	f001 f959 	bl	8004e20 <pxPortInitialiseStack>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b72:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d002      	beq.n	8003b80 <prvInitialiseNewTask+0x122>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b7e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003b80:	bf00      	nop
 8003b82:	3720      	adds	r7, #32
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003b88:	b5b0      	push	{r4, r5, r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af02      	add	r7, sp, #8
 8003b8e:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003b90:	f001 fae8 	bl	8005164 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003b94:	4b3b      	ldr	r3, [pc, #236]	; (8003c84 <prvAddNewTaskToReadyList+0xfc>)
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	4a3a      	ldr	r2, [pc, #232]	; (8003c84 <prvAddNewTaskToReadyList+0xfc>)
 8003b9c:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003b9e:	4b3a      	ldr	r3, [pc, #232]	; (8003c88 <prvAddNewTaskToReadyList+0x100>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d109      	bne.n	8003bba <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003ba6:	4a38      	ldr	r2, [pc, #224]	; (8003c88 <prvAddNewTaskToReadyList+0x100>)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003bac:	4b35      	ldr	r3, [pc, #212]	; (8003c84 <prvAddNewTaskToReadyList+0xfc>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d110      	bne.n	8003bd6 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003bb4:	f000 fc1e 	bl	80043f4 <prvInitialiseTaskLists>
 8003bb8:	e00d      	b.n	8003bd6 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003bba:	4b34      	ldr	r3, [pc, #208]	; (8003c8c <prvAddNewTaskToReadyList+0x104>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d109      	bne.n	8003bd6 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003bc2:	4b31      	ldr	r3, [pc, #196]	; (8003c88 <prvAddNewTaskToReadyList+0x100>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d802      	bhi.n	8003bd6 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003bd0:	4a2d      	ldr	r2, [pc, #180]	; (8003c88 <prvAddNewTaskToReadyList+0x100>)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003bd6:	4b2e      	ldr	r3, [pc, #184]	; (8003c90 <prvAddNewTaskToReadyList+0x108>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	3301      	adds	r3, #1
 8003bdc:	4a2c      	ldr	r2, [pc, #176]	; (8003c90 <prvAddNewTaskToReadyList+0x108>)
 8003bde:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003be0:	4b2b      	ldr	r3, [pc, #172]	; (8003c90 <prvAddNewTaskToReadyList+0x108>)
 8003be2:	681a      	ldr	r2, [r3, #0]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d016      	beq.n	8003c1c <prvAddNewTaskToReadyList+0x94>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	f003 f83b 	bl	8006c6c <SEGGER_SYSVIEW_OnTaskCreate>
 8003bf6:	6878      	ldr	r0, [r7, #4]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c06:	461d      	mov	r5, r3
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	461c      	mov	r4, r3
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c12:	1ae3      	subs	r3, r4, r3
 8003c14:	9300      	str	r3, [sp, #0]
 8003c16:	462b      	mov	r3, r5
 8003c18:	f001 fe64 	bl	80058e4 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f003 f8a8 	bl	8006d74 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c28:	2201      	movs	r2, #1
 8003c2a:	409a      	lsls	r2, r3
 8003c2c:	4b19      	ldr	r3, [pc, #100]	; (8003c94 <prvAddNewTaskToReadyList+0x10c>)
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4313      	orrs	r3, r2
 8003c32:	4a18      	ldr	r2, [pc, #96]	; (8003c94 <prvAddNewTaskToReadyList+0x10c>)
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	009b      	lsls	r3, r3, #2
 8003c3e:	4413      	add	r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	4a15      	ldr	r2, [pc, #84]	; (8003c98 <prvAddNewTaskToReadyList+0x110>)
 8003c44:	441a      	add	r2, r3
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	3304      	adds	r3, #4
 8003c4a:	4619      	mov	r1, r3
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	f7ff f8eb 	bl	8002e28 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003c52:	f001 fab5 	bl	80051c0 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003c56:	4b0d      	ldr	r3, [pc, #52]	; (8003c8c <prvAddNewTaskToReadyList+0x104>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d00e      	beq.n	8003c7c <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003c5e:	4b0a      	ldr	r3, [pc, #40]	; (8003c88 <prvAddNewTaskToReadyList+0x100>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d207      	bcs.n	8003c7c <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003c6c:	4b0b      	ldr	r3, [pc, #44]	; (8003c9c <prvAddNewTaskToReadyList+0x114>)
 8003c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c72:	601a      	str	r2, [r3, #0]
 8003c74:	f3bf 8f4f 	dsb	sy
 8003c78:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003c7c:	bf00      	nop
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bdb0      	pop	{r4, r5, r7, pc}
 8003c84:	20000110 	.word	0x20000110
 8003c88:	20000038 	.word	0x20000038
 8003c8c:	2000011c 	.word	0x2000011c
 8003c90:	2000012c 	.word	0x2000012c
 8003c94:	20000118 	.word	0x20000118
 8003c98:	2000003c 	.word	0x2000003c
 8003c9c:	e000ed04 	.word	0xe000ed04

08003ca0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b086      	sub	sp, #24
 8003ca4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003ca6:	4b26      	ldr	r3, [pc, #152]	; (8003d40 <vTaskStartScheduler+0xa0>)
 8003ca8:	9301      	str	r3, [sp, #4]
 8003caa:	2300      	movs	r3, #0
 8003cac:	9300      	str	r3, [sp, #0]
 8003cae:	2300      	movs	r3, #0
 8003cb0:	2282      	movs	r2, #130	; 0x82
 8003cb2:	4924      	ldr	r1, [pc, #144]	; (8003d44 <vTaskStartScheduler+0xa4>)
 8003cb4:	4824      	ldr	r0, [pc, #144]	; (8003d48 <vTaskStartScheduler+0xa8>)
 8003cb6:	f7ff fe91 	bl	80039dc <xTaskCreate>
 8003cba:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2b01      	cmp	r3, #1
 8003cc0:	d102      	bne.n	8003cc8 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003cc2:	f000 fd43 	bl	800474c <xTimerCreateTimerTask>
 8003cc6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	2b01      	cmp	r3, #1
 8003ccc:	d123      	bne.n	8003d16 <vTaskStartScheduler+0x76>
 8003cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cd2:	f383 8811 	msr	BASEPRI, r3
 8003cd6:	f3bf 8f6f 	isb	sy
 8003cda:	f3bf 8f4f 	dsb	sy
 8003cde:	60bb      	str	r3, [r7, #8]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003ce0:	4b1a      	ldr	r3, [pc, #104]	; (8003d4c <vTaskStartScheduler+0xac>)
 8003ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8003ce6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003ce8:	4b19      	ldr	r3, [pc, #100]	; (8003d50 <vTaskStartScheduler+0xb0>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003cee:	4b19      	ldr	r3, [pc, #100]	; (8003d54 <vTaskStartScheduler+0xb4>)
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8003cf4:	4b18      	ldr	r3, [pc, #96]	; (8003d58 <vTaskStartScheduler+0xb8>)
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	4b11      	ldr	r3, [pc, #68]	; (8003d40 <vTaskStartScheduler+0xa0>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d102      	bne.n	8003d06 <vTaskStartScheduler+0x66>
 8003d00:	f002 ff98 	bl	8006c34 <SEGGER_SYSVIEW_OnIdle>
 8003d04:	e004      	b.n	8003d10 <vTaskStartScheduler+0x70>
 8003d06:	4b14      	ldr	r3, [pc, #80]	; (8003d58 <vTaskStartScheduler+0xb8>)
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f002 fff0 	bl	8006cf0 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003d10:	f001 f910 	bl	8004f34 <xPortStartScheduler>
 8003d14:	e00d      	b.n	8003d32 <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d1c:	d109      	bne.n	8003d32 <vTaskStartScheduler+0x92>
 8003d1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d22:	f383 8811 	msr	BASEPRI, r3
 8003d26:	f3bf 8f6f 	isb	sy
 8003d2a:	f3bf 8f4f 	dsb	sy
 8003d2e:	607b      	str	r3, [r7, #4]
 8003d30:	e7fe      	b.n	8003d30 <vTaskStartScheduler+0x90>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003d32:	4b0a      	ldr	r3, [pc, #40]	; (8003d5c <vTaskStartScheduler+0xbc>)
 8003d34:	681b      	ldr	r3, [r3, #0]
}
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	20000134 	.word	0x20000134
 8003d44:	08007280 	.word	0x08007280
 8003d48:	080043c5 	.word	0x080043c5
 8003d4c:	20000130 	.word	0x20000130
 8003d50:	2000011c 	.word	0x2000011c
 8003d54:	20000114 	.word	0x20000114
 8003d58:	20000038 	.word	0x20000038
 8003d5c:	2000000c 	.word	0x2000000c

08003d60 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d60:	b480      	push	{r7}
 8003d62:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003d64:	4b04      	ldr	r3, [pc, #16]	; (8003d78 <vTaskSuspendAll+0x18>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	4a03      	ldr	r2, [pc, #12]	; (8003d78 <vTaskSuspendAll+0x18>)
 8003d6c:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003d6e:	bf00      	nop
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	20000138 	.word	0x20000138

08003d7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003d82:	2300      	movs	r3, #0
 8003d84:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003d86:	2300      	movs	r3, #0
 8003d88:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003d8a:	4b43      	ldr	r3, [pc, #268]	; (8003e98 <xTaskResumeAll+0x11c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d109      	bne.n	8003da6 <xTaskResumeAll+0x2a>
 8003d92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d96:	f383 8811 	msr	BASEPRI, r3
 8003d9a:	f3bf 8f6f 	isb	sy
 8003d9e:	f3bf 8f4f 	dsb	sy
 8003da2:	603b      	str	r3, [r7, #0]
 8003da4:	e7fe      	b.n	8003da4 <xTaskResumeAll+0x28>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003da6:	f001 f9dd 	bl	8005164 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003daa:	4b3b      	ldr	r3, [pc, #236]	; (8003e98 <xTaskResumeAll+0x11c>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	3b01      	subs	r3, #1
 8003db0:	4a39      	ldr	r2, [pc, #228]	; (8003e98 <xTaskResumeAll+0x11c>)
 8003db2:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003db4:	4b38      	ldr	r3, [pc, #224]	; (8003e98 <xTaskResumeAll+0x11c>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d165      	bne.n	8003e88 <xTaskResumeAll+0x10c>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003dbc:	4b37      	ldr	r3, [pc, #220]	; (8003e9c <xTaskResumeAll+0x120>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d061      	beq.n	8003e88 <xTaskResumeAll+0x10c>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003dc4:	e032      	b.n	8003e2c <xTaskResumeAll+0xb0>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003dc6:	4b36      	ldr	r3, [pc, #216]	; (8003ea0 <xTaskResumeAll+0x124>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	3318      	adds	r3, #24
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7ff f885 	bl	8002ee2 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3304      	adds	r3, #4
 8003ddc:	4618      	mov	r0, r3
 8003dde:	f7ff f880 	bl	8002ee2 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	4618      	mov	r0, r3
 8003de6:	f002 ffc5 	bl	8006d74 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dee:	2201      	movs	r2, #1
 8003df0:	409a      	lsls	r2, r3
 8003df2:	4b2c      	ldr	r3, [pc, #176]	; (8003ea4 <xTaskResumeAll+0x128>)
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4313      	orrs	r3, r2
 8003df8:	4a2a      	ldr	r2, [pc, #168]	; (8003ea4 <xTaskResumeAll+0x128>)
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e00:	4613      	mov	r3, r2
 8003e02:	009b      	lsls	r3, r3, #2
 8003e04:	4413      	add	r3, r2
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	4a27      	ldr	r2, [pc, #156]	; (8003ea8 <xTaskResumeAll+0x12c>)
 8003e0a:	441a      	add	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	3304      	adds	r3, #4
 8003e10:	4619      	mov	r1, r3
 8003e12:	4610      	mov	r0, r2
 8003e14:	f7ff f808 	bl	8002e28 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e1c:	4b23      	ldr	r3, [pc, #140]	; (8003eac <xTaskResumeAll+0x130>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d302      	bcc.n	8003e2c <xTaskResumeAll+0xb0>
                    {
                        xYieldPending = pdTRUE;
 8003e26:	4b22      	ldr	r3, [pc, #136]	; (8003eb0 <xTaskResumeAll+0x134>)
 8003e28:	2201      	movs	r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003e2c:	4b1c      	ldr	r3, [pc, #112]	; (8003ea0 <xTaskResumeAll+0x124>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1c8      	bne.n	8003dc6 <xTaskResumeAll+0x4a>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <xTaskResumeAll+0xc2>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003e3a:	f000 fb57 	bl	80044ec <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e3e:	4b1d      	ldr	r3, [pc, #116]	; (8003eb4 <xTaskResumeAll+0x138>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d010      	beq.n	8003e6c <xTaskResumeAll+0xf0>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003e4a:	f000 f859 	bl	8003f00 <xTaskIncrementTick>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d002      	beq.n	8003e5a <xTaskResumeAll+0xde>
                            {
                                xYieldPending = pdTRUE;
 8003e54:	4b16      	ldr	r3, [pc, #88]	; (8003eb0 <xTaskResumeAll+0x134>)
 8003e56:	2201      	movs	r2, #1
 8003e58:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	3b01      	subs	r3, #1
 8003e5e:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d1f1      	bne.n	8003e4a <xTaskResumeAll+0xce>

                        xPendedTicks = 0;
 8003e66:	4b13      	ldr	r3, [pc, #76]	; (8003eb4 <xTaskResumeAll+0x138>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003e6c:	4b10      	ldr	r3, [pc, #64]	; (8003eb0 <xTaskResumeAll+0x134>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d009      	beq.n	8003e88 <xTaskResumeAll+0x10c>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8003e74:	2301      	movs	r3, #1
 8003e76:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003e78:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <xTaskResumeAll+0x13c>)
 8003e7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e7e:	601a      	str	r2, [r3, #0]
 8003e80:	f3bf 8f4f 	dsb	sy
 8003e84:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003e88:	f001 f99a 	bl	80051c0 <vPortExitCritical>

    return xAlreadyYielded;
 8003e8c:	68bb      	ldr	r3, [r7, #8]
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}
 8003e96:	bf00      	nop
 8003e98:	20000138 	.word	0x20000138
 8003e9c:	20000110 	.word	0x20000110
 8003ea0:	200000d0 	.word	0x200000d0
 8003ea4:	20000118 	.word	0x20000118
 8003ea8:	2000003c 	.word	0x2000003c
 8003eac:	20000038 	.word	0x20000038
 8003eb0:	20000124 	.word	0x20000124
 8003eb4:	20000120 	.word	0x20000120
 8003eb8:	e000ed04 	.word	0xe000ed04

08003ebc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003ebc:	b480      	push	{r7}
 8003ebe:	b083      	sub	sp, #12
 8003ec0:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003ec2:	4b05      	ldr	r3, [pc, #20]	; (8003ed8 <xTaskGetTickCount+0x1c>)
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003ec8:	687b      	ldr	r3, [r7, #4]
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	370c      	adds	r7, #12
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	20000114 	.word	0x20000114

08003edc <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ee2:	f001 fa21 	bl	8005328 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8003eea:	4b04      	ldr	r3, [pc, #16]	; (8003efc <xTaskGetTickCountFromISR+0x20>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8003ef0:	683b      	ldr	r3, [r7, #0]
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	20000114 	.word	0x20000114

08003f00 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003f06:	2300      	movs	r3, #0
 8003f08:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f0a:	4b50      	ldr	r3, [pc, #320]	; (800404c <xTaskIncrementTick+0x14c>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	f040 8091 	bne.w	8004036 <xTaskIncrementTick+0x136>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003f14:	4b4e      	ldr	r3, [pc, #312]	; (8004050 <xTaskIncrementTick+0x150>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003f1c:	4a4c      	ldr	r2, [pc, #304]	; (8004050 <xTaskIncrementTick+0x150>)
 8003f1e:	693b      	ldr	r3, [r7, #16]
 8003f20:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d11f      	bne.n	8003f68 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8003f28:	4b4a      	ldr	r3, [pc, #296]	; (8004054 <xTaskIncrementTick+0x154>)
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d009      	beq.n	8003f46 <xTaskIncrementTick+0x46>
 8003f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f36:	f383 8811 	msr	BASEPRI, r3
 8003f3a:	f3bf 8f6f 	isb	sy
 8003f3e:	f3bf 8f4f 	dsb	sy
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	e7fe      	b.n	8003f44 <xTaskIncrementTick+0x44>
 8003f46:	4b43      	ldr	r3, [pc, #268]	; (8004054 <xTaskIncrementTick+0x154>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	60fb      	str	r3, [r7, #12]
 8003f4c:	4b42      	ldr	r3, [pc, #264]	; (8004058 <xTaskIncrementTick+0x158>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a40      	ldr	r2, [pc, #256]	; (8004054 <xTaskIncrementTick+0x154>)
 8003f52:	6013      	str	r3, [r2, #0]
 8003f54:	4a40      	ldr	r2, [pc, #256]	; (8004058 <xTaskIncrementTick+0x158>)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	6013      	str	r3, [r2, #0]
 8003f5a:	4b40      	ldr	r3, [pc, #256]	; (800405c <xTaskIncrementTick+0x15c>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	4a3e      	ldr	r2, [pc, #248]	; (800405c <xTaskIncrementTick+0x15c>)
 8003f62:	6013      	str	r3, [r2, #0]
 8003f64:	f000 fac2 	bl	80044ec <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003f68:	4b3d      	ldr	r3, [pc, #244]	; (8004060 <xTaskIncrementTick+0x160>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	429a      	cmp	r2, r3
 8003f70:	d34c      	bcc.n	800400c <xTaskIncrementTick+0x10c>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f72:	4b38      	ldr	r3, [pc, #224]	; (8004054 <xTaskIncrementTick+0x154>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d104      	bne.n	8003f86 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f7c:	4b38      	ldr	r3, [pc, #224]	; (8004060 <xTaskIncrementTick+0x160>)
 8003f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8003f82:	601a      	str	r2, [r3, #0]
                    break;
 8003f84:	e042      	b.n	800400c <xTaskIncrementTick+0x10c>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f86:	4b33      	ldr	r3, [pc, #204]	; (8004054 <xTaskIncrementTick+0x154>)
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	68db      	ldr	r3, [r3, #12]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8003f96:	693a      	ldr	r2, [r7, #16]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d203      	bcs.n	8003fa6 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003f9e:	4a30      	ldr	r2, [pc, #192]	; (8004060 <xTaskIncrementTick+0x160>)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003fa4:	e032      	b.n	800400c <xTaskIncrementTick+0x10c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	3304      	adds	r3, #4
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fe ff99 	bl	8002ee2 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d004      	beq.n	8003fc2 <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	3318      	adds	r3, #24
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	f7fe ff90 	bl	8002ee2 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f002 fed5 	bl	8006d74 <SEGGER_SYSVIEW_OnTaskStartReady>
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fce:	2201      	movs	r2, #1
 8003fd0:	409a      	lsls	r2, r3
 8003fd2:	4b24      	ldr	r3, [pc, #144]	; (8004064 <xTaskIncrementTick+0x164>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	4a22      	ldr	r2, [pc, #136]	; (8004064 <xTaskIncrementTick+0x164>)
 8003fda:	6013      	str	r3, [r2, #0]
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	009b      	lsls	r3, r3, #2
 8003fe4:	4413      	add	r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	4a1f      	ldr	r2, [pc, #124]	; (8004068 <xTaskIncrementTick+0x168>)
 8003fea:	441a      	add	r2, r3
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	3304      	adds	r3, #4
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4610      	mov	r0, r2
 8003ff4:	f7fe ff18 	bl	8002e28 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ffc:	4b1b      	ldr	r3, [pc, #108]	; (800406c <xTaskIncrementTick+0x16c>)
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004002:	429a      	cmp	r2, r3
 8004004:	d3b5      	bcc.n	8003f72 <xTaskIncrementTick+0x72>
                            {
                                xSwitchRequired = pdTRUE;
 8004006:	2301      	movs	r3, #1
 8004008:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800400a:	e7b2      	b.n	8003f72 <xTaskIncrementTick+0x72>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800400c:	4b17      	ldr	r3, [pc, #92]	; (800406c <xTaskIncrementTick+0x16c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004012:	4915      	ldr	r1, [pc, #84]	; (8004068 <xTaskIncrementTick+0x168>)
 8004014:	4613      	mov	r3, r2
 8004016:	009b      	lsls	r3, r3, #2
 8004018:	4413      	add	r3, r2
 800401a:	009b      	lsls	r3, r3, #2
 800401c:	440b      	add	r3, r1
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b01      	cmp	r3, #1
 8004022:	d901      	bls.n	8004028 <xTaskIncrementTick+0x128>
                {
                    xSwitchRequired = pdTRUE;
 8004024:	2301      	movs	r3, #1
 8004026:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8004028:	4b11      	ldr	r3, [pc, #68]	; (8004070 <xTaskIncrementTick+0x170>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d007      	beq.n	8004040 <xTaskIncrementTick+0x140>
                {
                    xSwitchRequired = pdTRUE;
 8004030:	2301      	movs	r3, #1
 8004032:	617b      	str	r3, [r7, #20]
 8004034:	e004      	b.n	8004040 <xTaskIncrementTick+0x140>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004036:	4b0f      	ldr	r3, [pc, #60]	; (8004074 <xTaskIncrementTick+0x174>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	3301      	adds	r3, #1
 800403c:	4a0d      	ldr	r2, [pc, #52]	; (8004074 <xTaskIncrementTick+0x174>)
 800403e:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8004040:	697b      	ldr	r3, [r7, #20]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	20000138 	.word	0x20000138
 8004050:	20000114 	.word	0x20000114
 8004054:	200000c8 	.word	0x200000c8
 8004058:	200000cc 	.word	0x200000cc
 800405c:	20000128 	.word	0x20000128
 8004060:	20000130 	.word	0x20000130
 8004064:	20000118 	.word	0x20000118
 8004068:	2000003c 	.word	0x2000003c
 800406c:	20000038 	.word	0x20000038
 8004070:	20000124 	.word	0x20000124
 8004074:	20000120 	.word	0x20000120

08004078 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800407e:	4b2c      	ldr	r3, [pc, #176]	; (8004130 <vTaskSwitchContext+0xb8>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d003      	beq.n	800408e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8004086:	4b2b      	ldr	r3, [pc, #172]	; (8004134 <vTaskSwitchContext+0xbc>)
 8004088:	2201      	movs	r2, #1
 800408a:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 800408c:	e04c      	b.n	8004128 <vTaskSwitchContext+0xb0>
        xYieldPending = pdFALSE;
 800408e:	4b29      	ldr	r3, [pc, #164]	; (8004134 <vTaskSwitchContext+0xbc>)
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004094:	4b28      	ldr	r3, [pc, #160]	; (8004138 <vTaskSwitchContext+0xc0>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	fab3 f383 	clz	r3, r3
 80040a0:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80040a2:	7afb      	ldrb	r3, [r7, #11]
 80040a4:	f1c3 031f 	rsb	r3, r3, #31
 80040a8:	617b      	str	r3, [r7, #20]
 80040aa:	4924      	ldr	r1, [pc, #144]	; (800413c <vTaskSwitchContext+0xc4>)
 80040ac:	697a      	ldr	r2, [r7, #20]
 80040ae:	4613      	mov	r3, r2
 80040b0:	009b      	lsls	r3, r3, #2
 80040b2:	4413      	add	r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d109      	bne.n	80040d2 <vTaskSwitchContext+0x5a>
        __asm volatile
 80040be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040c2:	f383 8811 	msr	BASEPRI, r3
 80040c6:	f3bf 8f6f 	isb	sy
 80040ca:	f3bf 8f4f 	dsb	sy
 80040ce:	607b      	str	r3, [r7, #4]
 80040d0:	e7fe      	b.n	80040d0 <vTaskSwitchContext+0x58>
 80040d2:	697a      	ldr	r2, [r7, #20]
 80040d4:	4613      	mov	r3, r2
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	4413      	add	r3, r2
 80040da:	009b      	lsls	r3, r3, #2
 80040dc:	4a17      	ldr	r2, [pc, #92]	; (800413c <vTaskSwitchContext+0xc4>)
 80040de:	4413      	add	r3, r2
 80040e0:	613b      	str	r3, [r7, #16]
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	605a      	str	r2, [r3, #4]
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	685a      	ldr	r2, [r3, #4]
 80040f0:	693b      	ldr	r3, [r7, #16]
 80040f2:	3308      	adds	r3, #8
 80040f4:	429a      	cmp	r2, r3
 80040f6:	d104      	bne.n	8004102 <vTaskSwitchContext+0x8a>
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	685a      	ldr	r2, [r3, #4]
 80040fe:	693b      	ldr	r3, [r7, #16]
 8004100:	605a      	str	r2, [r3, #4]
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	685b      	ldr	r3, [r3, #4]
 8004106:	68db      	ldr	r3, [r3, #12]
 8004108:	4a0d      	ldr	r2, [pc, #52]	; (8004140 <vTaskSwitchContext+0xc8>)
 800410a:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 800410c:	4b0c      	ldr	r3, [pc, #48]	; (8004140 <vTaskSwitchContext+0xc8>)
 800410e:	681a      	ldr	r2, [r3, #0]
 8004110:	4b0c      	ldr	r3, [pc, #48]	; (8004144 <vTaskSwitchContext+0xcc>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	429a      	cmp	r2, r3
 8004116:	d102      	bne.n	800411e <vTaskSwitchContext+0xa6>
 8004118:	f002 fd8c 	bl	8006c34 <SEGGER_SYSVIEW_OnIdle>
}
 800411c:	e004      	b.n	8004128 <vTaskSwitchContext+0xb0>
        traceTASK_SWITCHED_IN();
 800411e:	4b08      	ldr	r3, [pc, #32]	; (8004140 <vTaskSwitchContext+0xc8>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4618      	mov	r0, r3
 8004124:	f002 fde4 	bl	8006cf0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8004128:	bf00      	nop
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}
 8004130:	20000138 	.word	0x20000138
 8004134:	20000124 	.word	0x20000124
 8004138:	20000118 	.word	0x20000118
 800413c:	2000003c 	.word	0x2000003c
 8004140:	20000038 	.word	0x20000038
 8004144:	20000134 	.word	0x20000134

08004148 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d109      	bne.n	800416c <vTaskPlaceOnEventList+0x24>
 8004158:	f04f 0350 	mov.w	r3, #80	; 0x50
 800415c:	f383 8811 	msr	BASEPRI, r3
 8004160:	f3bf 8f6f 	isb	sy
 8004164:	f3bf 8f4f 	dsb	sy
 8004168:	60fb      	str	r3, [r7, #12]
 800416a:	e7fe      	b.n	800416a <vTaskPlaceOnEventList+0x22>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800416c:	4b07      	ldr	r3, [pc, #28]	; (800418c <vTaskPlaceOnEventList+0x44>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	3318      	adds	r3, #24
 8004172:	4619      	mov	r1, r3
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7fe fe7b 	bl	8002e70 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800417a:	2101      	movs	r1, #1
 800417c:	6838      	ldr	r0, [r7, #0]
 800417e:	f000 fa6d 	bl	800465c <prvAddCurrentTaskToDelayedList>
}
 8004182:	bf00      	nop
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20000038 	.word	0x20000038

08004190 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004190:	b580      	push	{r7, lr}
 8004192:	b086      	sub	sp, #24
 8004194:	af00      	add	r7, sp, #0
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	60b9      	str	r1, [r7, #8]
 800419a:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d109      	bne.n	80041b6 <vTaskPlaceOnEventListRestricted+0x26>
 80041a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041a6:	f383 8811 	msr	BASEPRI, r3
 80041aa:	f3bf 8f6f 	isb	sy
 80041ae:	f3bf 8f4f 	dsb	sy
 80041b2:	617b      	str	r3, [r7, #20]
 80041b4:	e7fe      	b.n	80041b4 <vTaskPlaceOnEventListRestricted+0x24>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80041b6:	4b0c      	ldr	r3, [pc, #48]	; (80041e8 <vTaskPlaceOnEventListRestricted+0x58>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	3318      	adds	r3, #24
 80041bc:	4619      	mov	r1, r3
 80041be:	68f8      	ldr	r0, [r7, #12]
 80041c0:	f7fe fe32 	bl	8002e28 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <vTaskPlaceOnEventListRestricted+0x40>
        {
            xTicksToWait = portMAX_DELAY;
 80041ca:	f04f 33ff 	mov.w	r3, #4294967295
 80041ce:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 80041d0:	2024      	movs	r0, #36	; 0x24
 80041d2:	f002 f833 	bl	800623c <SEGGER_SYSVIEW_RecordVoid>
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80041d6:	6879      	ldr	r1, [r7, #4]
 80041d8:	68b8      	ldr	r0, [r7, #8]
 80041da:	f000 fa3f 	bl	800465c <prvAddCurrentTaskToDelayedList>
    }
 80041de:	bf00      	nop
 80041e0:	3718      	adds	r7, #24
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}
 80041e6:	bf00      	nop
 80041e8:	20000038 	.word	0x20000038

080041ec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b086      	sub	sp, #24
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	68db      	ldr	r3, [r3, #12]
 80041f8:	68db      	ldr	r3, [r3, #12]
 80041fa:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d109      	bne.n	8004216 <xTaskRemoveFromEventList+0x2a>
 8004202:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004206:	f383 8811 	msr	BASEPRI, r3
 800420a:	f3bf 8f6f 	isb	sy
 800420e:	f3bf 8f4f 	dsb	sy
 8004212:	60fb      	str	r3, [r7, #12]
 8004214:	e7fe      	b.n	8004214 <xTaskRemoveFromEventList+0x28>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	3318      	adds	r3, #24
 800421a:	4618      	mov	r0, r3
 800421c:	f7fe fe61 	bl	8002ee2 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004220:	4b1f      	ldr	r3, [pc, #124]	; (80042a0 <xTaskRemoveFromEventList+0xb4>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d120      	bne.n	800426a <xTaskRemoveFromEventList+0x7e>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	3304      	adds	r3, #4
 800422c:	4618      	mov	r0, r3
 800422e:	f7fe fe58 	bl	8002ee2 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	4618      	mov	r0, r3
 8004236:	f002 fd9d 	bl	8006d74 <SEGGER_SYSVIEW_OnTaskStartReady>
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800423e:	2201      	movs	r2, #1
 8004240:	409a      	lsls	r2, r3
 8004242:	4b18      	ldr	r3, [pc, #96]	; (80042a4 <xTaskRemoveFromEventList+0xb8>)
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4313      	orrs	r3, r2
 8004248:	4a16      	ldr	r2, [pc, #88]	; (80042a4 <xTaskRemoveFromEventList+0xb8>)
 800424a:	6013      	str	r3, [r2, #0]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004250:	4613      	mov	r3, r2
 8004252:	009b      	lsls	r3, r3, #2
 8004254:	4413      	add	r3, r2
 8004256:	009b      	lsls	r3, r3, #2
 8004258:	4a13      	ldr	r2, [pc, #76]	; (80042a8 <xTaskRemoveFromEventList+0xbc>)
 800425a:	441a      	add	r2, r3
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	3304      	adds	r3, #4
 8004260:	4619      	mov	r1, r3
 8004262:	4610      	mov	r0, r2
 8004264:	f7fe fde0 	bl	8002e28 <vListInsertEnd>
 8004268:	e005      	b.n	8004276 <xTaskRemoveFromEventList+0x8a>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800426a:	693b      	ldr	r3, [r7, #16]
 800426c:	3318      	adds	r3, #24
 800426e:	4619      	mov	r1, r3
 8004270:	480e      	ldr	r0, [pc, #56]	; (80042ac <xTaskRemoveFromEventList+0xc0>)
 8004272:	f7fe fdd9 	bl	8002e28 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800427a:	4b0d      	ldr	r3, [pc, #52]	; (80042b0 <xTaskRemoveFromEventList+0xc4>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004280:	429a      	cmp	r2, r3
 8004282:	d905      	bls.n	8004290 <xTaskRemoveFromEventList+0xa4>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004284:	2301      	movs	r3, #1
 8004286:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 8004288:	4b0a      	ldr	r3, [pc, #40]	; (80042b4 <xTaskRemoveFromEventList+0xc8>)
 800428a:	2201      	movs	r2, #1
 800428c:	601a      	str	r2, [r3, #0]
 800428e:	e001      	b.n	8004294 <xTaskRemoveFromEventList+0xa8>
    }
    else
    {
        xReturn = pdFALSE;
 8004290:	2300      	movs	r3, #0
 8004292:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 8004294:	697b      	ldr	r3, [r7, #20]
}
 8004296:	4618      	mov	r0, r3
 8004298:	3718      	adds	r7, #24
 800429a:	46bd      	mov	sp, r7
 800429c:	bd80      	pop	{r7, pc}
 800429e:	bf00      	nop
 80042a0:	20000138 	.word	0x20000138
 80042a4:	20000118 	.word	0x20000118
 80042a8:	2000003c 	.word	0x2000003c
 80042ac:	200000d0 	.word	0x200000d0
 80042b0:	20000038 	.word	0x20000038
 80042b4:	20000124 	.word	0x20000124

080042b8 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80042c0:	4b06      	ldr	r3, [pc, #24]	; (80042dc <vTaskInternalSetTimeOutState+0x24>)
 80042c2:	681a      	ldr	r2, [r3, #0]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80042c8:	4b05      	ldr	r3, [pc, #20]	; (80042e0 <vTaskInternalSetTimeOutState+0x28>)
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	605a      	str	r2, [r3, #4]
}
 80042d0:	bf00      	nop
 80042d2:	370c      	adds	r7, #12
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	20000128 	.word	0x20000128
 80042e0:	20000114 	.word	0x20000114

080042e4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80042e4:	b580      	push	{r7, lr}
 80042e6:	b088      	sub	sp, #32
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
 80042ec:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d109      	bne.n	8004308 <xTaskCheckForTimeOut+0x24>
 80042f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042f8:	f383 8811 	msr	BASEPRI, r3
 80042fc:	f3bf 8f6f 	isb	sy
 8004300:	f3bf 8f4f 	dsb	sy
 8004304:	613b      	str	r3, [r7, #16]
 8004306:	e7fe      	b.n	8004306 <xTaskCheckForTimeOut+0x22>
    configASSERT( pxTicksToWait );
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	2b00      	cmp	r3, #0
 800430c:	d109      	bne.n	8004322 <xTaskCheckForTimeOut+0x3e>
 800430e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004312:	f383 8811 	msr	BASEPRI, r3
 8004316:	f3bf 8f6f 	isb	sy
 800431a:	f3bf 8f4f 	dsb	sy
 800431e:	60fb      	str	r3, [r7, #12]
 8004320:	e7fe      	b.n	8004320 <xTaskCheckForTimeOut+0x3c>

    taskENTER_CRITICAL();
 8004322:	f000 ff1f 	bl	8005164 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004326:	4b1f      	ldr	r3, [pc, #124]	; (80043a4 <xTaskCheckForTimeOut+0xc0>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	69ba      	ldr	r2, [r7, #24]
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800433e:	d102      	bne.n	8004346 <xTaskCheckForTimeOut+0x62>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 8004340:	2300      	movs	r3, #0
 8004342:	61fb      	str	r3, [r7, #28]
 8004344:	e026      	b.n	8004394 <xTaskCheckForTimeOut+0xb0>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681a      	ldr	r2, [r3, #0]
 800434a:	4b17      	ldr	r3, [pc, #92]	; (80043a8 <xTaskCheckForTimeOut+0xc4>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	429a      	cmp	r2, r3
 8004350:	d00a      	beq.n	8004368 <xTaskCheckForTimeOut+0x84>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	69ba      	ldr	r2, [r7, #24]
 8004358:	429a      	cmp	r2, r3
 800435a:	d305      	bcc.n	8004368 <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800435c:	2301      	movs	r3, #1
 800435e:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	e015      	b.n	8004394 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	429a      	cmp	r2, r3
 8004370:	d20b      	bcs.n	800438a <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	681a      	ldr	r2, [r3, #0]
 8004376:	697b      	ldr	r3, [r7, #20]
 8004378:	1ad2      	subs	r2, r2, r3
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7ff ff9a 	bl	80042b8 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004384:	2300      	movs	r3, #0
 8004386:	61fb      	str	r3, [r7, #28]
 8004388:	e004      	b.n	8004394 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8004390:	2301      	movs	r3, #1
 8004392:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004394:	f000 ff14 	bl	80051c0 <vPortExitCritical>

    return xReturn;
 8004398:	69fb      	ldr	r3, [r7, #28]
}
 800439a:	4618      	mov	r0, r3
 800439c:	3720      	adds	r7, #32
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}
 80043a2:	bf00      	nop
 80043a4:	20000114 	.word	0x20000114
 80043a8:	20000128 	.word	0x20000128

080043ac <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80043ac:	b480      	push	{r7}
 80043ae:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80043b0:	4b03      	ldr	r3, [pc, #12]	; (80043c0 <vTaskMissedYield+0x14>)
 80043b2:	2201      	movs	r2, #1
 80043b4:	601a      	str	r2, [r3, #0]
}
 80043b6:	bf00      	nop
 80043b8:	46bd      	mov	sp, r7
 80043ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043be:	4770      	bx	lr
 80043c0:	20000124 	.word	0x20000124

080043c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80043cc:	f000 f852 	bl	8004474 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80043d0:	4b06      	ldr	r3, [pc, #24]	; (80043ec <prvIdleTask+0x28>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	2b01      	cmp	r3, #1
 80043d6:	d9f9      	bls.n	80043cc <prvIdleTask+0x8>
                {
                    taskYIELD();
 80043d8:	4b05      	ldr	r3, [pc, #20]	; (80043f0 <prvIdleTask+0x2c>)
 80043da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80043de:	601a      	str	r2, [r3, #0]
 80043e0:	f3bf 8f4f 	dsb	sy
 80043e4:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80043e8:	e7f0      	b.n	80043cc <prvIdleTask+0x8>
 80043ea:	bf00      	nop
 80043ec:	2000003c 	.word	0x2000003c
 80043f0:	e000ed04 	.word	0xe000ed04

080043f4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80043fa:	2300      	movs	r3, #0
 80043fc:	607b      	str	r3, [r7, #4]
 80043fe:	e00c      	b.n	800441a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	4613      	mov	r3, r2
 8004404:	009b      	lsls	r3, r3, #2
 8004406:	4413      	add	r3, r2
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	4a12      	ldr	r2, [pc, #72]	; (8004454 <prvInitialiseTaskLists+0x60>)
 800440c:	4413      	add	r3, r2
 800440e:	4618      	mov	r0, r3
 8004410:	f7fe fcdd 	bl	8002dce <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3301      	adds	r3, #1
 8004418:	607b      	str	r3, [r7, #4]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2b04      	cmp	r3, #4
 800441e:	d9ef      	bls.n	8004400 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004420:	480d      	ldr	r0, [pc, #52]	; (8004458 <prvInitialiseTaskLists+0x64>)
 8004422:	f7fe fcd4 	bl	8002dce <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004426:	480d      	ldr	r0, [pc, #52]	; (800445c <prvInitialiseTaskLists+0x68>)
 8004428:	f7fe fcd1 	bl	8002dce <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800442c:	480c      	ldr	r0, [pc, #48]	; (8004460 <prvInitialiseTaskLists+0x6c>)
 800442e:	f7fe fcce 	bl	8002dce <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8004432:	480c      	ldr	r0, [pc, #48]	; (8004464 <prvInitialiseTaskLists+0x70>)
 8004434:	f7fe fccb 	bl	8002dce <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8004438:	480b      	ldr	r0, [pc, #44]	; (8004468 <prvInitialiseTaskLists+0x74>)
 800443a:	f7fe fcc8 	bl	8002dce <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800443e:	4b0b      	ldr	r3, [pc, #44]	; (800446c <prvInitialiseTaskLists+0x78>)
 8004440:	4a05      	ldr	r2, [pc, #20]	; (8004458 <prvInitialiseTaskLists+0x64>)
 8004442:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004444:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <prvInitialiseTaskLists+0x7c>)
 8004446:	4a05      	ldr	r2, [pc, #20]	; (800445c <prvInitialiseTaskLists+0x68>)
 8004448:	601a      	str	r2, [r3, #0]
}
 800444a:	bf00      	nop
 800444c:	3708      	adds	r7, #8
 800444e:	46bd      	mov	sp, r7
 8004450:	bd80      	pop	{r7, pc}
 8004452:	bf00      	nop
 8004454:	2000003c 	.word	0x2000003c
 8004458:	200000a0 	.word	0x200000a0
 800445c:	200000b4 	.word	0x200000b4
 8004460:	200000d0 	.word	0x200000d0
 8004464:	200000e4 	.word	0x200000e4
 8004468:	200000fc 	.word	0x200000fc
 800446c:	200000c8 	.word	0x200000c8
 8004470:	200000cc 	.word	0x200000cc

08004474 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004474:	b580      	push	{r7, lr}
 8004476:	b082      	sub	sp, #8
 8004478:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800447a:	e019      	b.n	80044b0 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 800447c:	f000 fe72 	bl	8005164 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004480:	4b0f      	ldr	r3, [pc, #60]	; (80044c0 <prvCheckTasksWaitingTermination+0x4c>)
 8004482:	68db      	ldr	r3, [r3, #12]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3304      	adds	r3, #4
 800448c:	4618      	mov	r0, r3
 800448e:	f7fe fd28 	bl	8002ee2 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8004492:	4b0c      	ldr	r3, [pc, #48]	; (80044c4 <prvCheckTasksWaitingTermination+0x50>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	3b01      	subs	r3, #1
 8004498:	4a0a      	ldr	r2, [pc, #40]	; (80044c4 <prvCheckTasksWaitingTermination+0x50>)
 800449a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 800449c:	4b0a      	ldr	r3, [pc, #40]	; (80044c8 <prvCheckTasksWaitingTermination+0x54>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	3b01      	subs	r3, #1
 80044a2:	4a09      	ldr	r2, [pc, #36]	; (80044c8 <prvCheckTasksWaitingTermination+0x54>)
 80044a4:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80044a6:	f000 fe8b 	bl	80051c0 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f80e 	bl	80044cc <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80044b0:	4b05      	ldr	r3, [pc, #20]	; (80044c8 <prvCheckTasksWaitingTermination+0x54>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1e1      	bne.n	800447c <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80044b8:	bf00      	nop
 80044ba:	3708      	adds	r7, #8
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	200000e4 	.word	0x200000e4
 80044c4:	20000110 	.word	0x20000110
 80044c8:	200000f8 	.word	0x200000f8

080044cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d8:	4618      	mov	r0, r3
 80044da:	f001 f83f 	bl	800555c <vPortFree>
                vPortFree( pxTCB );
 80044de:	6878      	ldr	r0, [r7, #4]
 80044e0:	f001 f83c 	bl	800555c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80044e4:	bf00      	nop
 80044e6:	3708      	adds	r7, #8
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bd80      	pop	{r7, pc}

080044ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044f0:	4b0a      	ldr	r3, [pc, #40]	; (800451c <prvResetNextTaskUnblockTime+0x30>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d104      	bne.n	8004504 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80044fa:	4b09      	ldr	r3, [pc, #36]	; (8004520 <prvResetNextTaskUnblockTime+0x34>)
 80044fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004500:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004502:	e005      	b.n	8004510 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004504:	4b05      	ldr	r3, [pc, #20]	; (800451c <prvResetNextTaskUnblockTime+0x30>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	4a04      	ldr	r2, [pc, #16]	; (8004520 <prvResetNextTaskUnblockTime+0x34>)
 800450e:	6013      	str	r3, [r2, #0]
}
 8004510:	bf00      	nop
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	200000c8 	.word	0x200000c8
 8004520:	20000130 	.word	0x20000130

08004524 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800452a:	4b0b      	ldr	r3, [pc, #44]	; (8004558 <xTaskGetSchedulerState+0x34>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d102      	bne.n	8004538 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004532:	2301      	movs	r3, #1
 8004534:	607b      	str	r3, [r7, #4]
 8004536:	e008      	b.n	800454a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004538:	4b08      	ldr	r3, [pc, #32]	; (800455c <xTaskGetSchedulerState+0x38>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d102      	bne.n	8004546 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004540:	2302      	movs	r3, #2
 8004542:	607b      	str	r3, [r7, #4]
 8004544:	e001      	b.n	800454a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8004546:	2300      	movs	r3, #0
 8004548:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800454a:	687b      	ldr	r3, [r7, #4]
    }
 800454c:	4618      	mov	r0, r3
 800454e:	370c      	adds	r7, #12
 8004550:	46bd      	mov	sp, r7
 8004552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004556:	4770      	bx	lr
 8004558:	2000011c 	.word	0x2000011c
 800455c:	20000138 	.word	0x20000138

08004560 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004560:	b580      	push	{r7, lr}
 8004562:	b086      	sub	sp, #24
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800456c:	2300      	movs	r3, #0
 800456e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d066      	beq.n	8004644 <xTaskPriorityDisinherit+0xe4>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8004576:	4b36      	ldr	r3, [pc, #216]	; (8004650 <xTaskPriorityDisinherit+0xf0>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	693a      	ldr	r2, [r7, #16]
 800457c:	429a      	cmp	r2, r3
 800457e:	d009      	beq.n	8004594 <xTaskPriorityDisinherit+0x34>
 8004580:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	60fb      	str	r3, [r7, #12]
 8004592:	e7fe      	b.n	8004592 <xTaskPriorityDisinherit+0x32>
            configASSERT( pxTCB->uxMutexesHeld );
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004598:	2b00      	cmp	r3, #0
 800459a:	d109      	bne.n	80045b0 <xTaskPriorityDisinherit+0x50>
 800459c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045a0:	f383 8811 	msr	BASEPRI, r3
 80045a4:	f3bf 8f6f 	isb	sy
 80045a8:	f3bf 8f4f 	dsb	sy
 80045ac:	60bb      	str	r3, [r7, #8]
 80045ae:	e7fe      	b.n	80045ae <xTaskPriorityDisinherit+0x4e>
            ( pxTCB->uxMutexesHeld )--;
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045b4:	1e5a      	subs	r2, r3, #1
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d03e      	beq.n	8004644 <xTaskPriorityDisinherit+0xe4>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d13a      	bne.n	8004644 <xTaskPriorityDisinherit+0xe4>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80045ce:	693b      	ldr	r3, [r7, #16]
 80045d0:	3304      	adds	r3, #4
 80045d2:	4618      	mov	r0, r3
 80045d4:	f7fe fc85 	bl	8002ee2 <uxListRemove>
 80045d8:	4603      	mov	r3, r0
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d10a      	bne.n	80045f4 <xTaskPriorityDisinherit+0x94>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e2:	2201      	movs	r2, #1
 80045e4:	fa02 f303 	lsl.w	r3, r2, r3
 80045e8:	43da      	mvns	r2, r3
 80045ea:	4b1a      	ldr	r3, [pc, #104]	; (8004654 <xTaskPriorityDisinherit+0xf4>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4013      	ands	r3, r2
 80045f0:	4a18      	ldr	r2, [pc, #96]	; (8004654 <xTaskPriorityDisinherit+0xf4>)
 80045f2:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4619      	mov	r1, r3
 80045f8:	204a      	movs	r0, #74	; 0x4a
 80045fa:	f001 fe3d 	bl	8006278 <SEGGER_SYSVIEW_RecordU32>
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800460a:	f1c3 0205 	rsb	r2, r3, #5
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004616:	2201      	movs	r2, #1
 8004618:	409a      	lsls	r2, r3
 800461a:	4b0e      	ldr	r3, [pc, #56]	; (8004654 <xTaskPriorityDisinherit+0xf4>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4313      	orrs	r3, r2
 8004620:	4a0c      	ldr	r2, [pc, #48]	; (8004654 <xTaskPriorityDisinherit+0xf4>)
 8004622:	6013      	str	r3, [r2, #0]
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004628:	4613      	mov	r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	4413      	add	r3, r2
 800462e:	009b      	lsls	r3, r3, #2
 8004630:	4a09      	ldr	r2, [pc, #36]	; (8004658 <xTaskPriorityDisinherit+0xf8>)
 8004632:	441a      	add	r2, r3
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	3304      	adds	r3, #4
 8004638:	4619      	mov	r1, r3
 800463a:	4610      	mov	r0, r2
 800463c:	f7fe fbf4 	bl	8002e28 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8004640:	2301      	movs	r3, #1
 8004642:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004644:	697b      	ldr	r3, [r7, #20]
    }
 8004646:	4618      	mov	r0, r3
 8004648:	3718      	adds	r7, #24
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}
 800464e:	bf00      	nop
 8004650:	20000038 	.word	0x20000038
 8004654:	20000118 	.word	0x20000118
 8004658:	2000003c 	.word	0x2000003c

0800465c <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8004666:	4b32      	ldr	r3, [pc, #200]	; (8004730 <prvAddCurrentTaskToDelayedList+0xd4>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800466c:	4b31      	ldr	r3, [pc, #196]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	3304      	adds	r3, #4
 8004672:	4618      	mov	r0, r3
 8004674:	f7fe fc35 	bl	8002ee2 <uxListRemove>
 8004678:	4603      	mov	r3, r0
 800467a:	2b00      	cmp	r3, #0
 800467c:	d10b      	bne.n	8004696 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800467e:	4b2d      	ldr	r3, [pc, #180]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004684:	2201      	movs	r2, #1
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	43da      	mvns	r2, r3
 800468c:	4b2a      	ldr	r3, [pc, #168]	; (8004738 <prvAddCurrentTaskToDelayedList+0xdc>)
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4013      	ands	r3, r2
 8004692:	4a29      	ldr	r2, [pc, #164]	; (8004738 <prvAddCurrentTaskToDelayedList+0xdc>)
 8004694:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800469c:	d110      	bne.n	80046c0 <prvAddCurrentTaskToDelayedList+0x64>
 800469e:	683b      	ldr	r3, [r7, #0]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d00d      	beq.n	80046c0 <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 80046a4:	4b23      	ldr	r3, [pc, #140]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	211b      	movs	r1, #27
 80046aa:	4618      	mov	r0, r3
 80046ac:	f002 fba4 	bl	8006df8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046b0:	4b20      	ldr	r3, [pc, #128]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	3304      	adds	r3, #4
 80046b6:	4619      	mov	r1, r3
 80046b8:	4820      	ldr	r0, [pc, #128]	; (800473c <prvAddCurrentTaskToDelayedList+0xe0>)
 80046ba:	f7fe fbb5 	bl	8002e28 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80046be:	e032      	b.n	8004726 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80046c0:	68fa      	ldr	r2, [r7, #12]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4413      	add	r3, r2
 80046c6:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80046c8:	4b1a      	ldr	r3, [pc, #104]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	68ba      	ldr	r2, [r7, #8]
 80046ce:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	429a      	cmp	r2, r3
 80046d6:	d20f      	bcs.n	80046f8 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 80046d8:	4b16      	ldr	r3, [pc, #88]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2104      	movs	r1, #4
 80046de:	4618      	mov	r0, r3
 80046e0:	f002 fb8a 	bl	8006df8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80046e4:	4b16      	ldr	r3, [pc, #88]	; (8004740 <prvAddCurrentTaskToDelayedList+0xe4>)
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	4b12      	ldr	r3, [pc, #72]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	3304      	adds	r3, #4
 80046ee:	4619      	mov	r1, r3
 80046f0:	4610      	mov	r0, r2
 80046f2:	f7fe fbbd 	bl	8002e70 <vListInsert>
}
 80046f6:	e016      	b.n	8004726 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 80046f8:	4b0e      	ldr	r3, [pc, #56]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2104      	movs	r1, #4
 80046fe:	4618      	mov	r0, r3
 8004700:	f002 fb7a 	bl	8006df8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004704:	4b0f      	ldr	r3, [pc, #60]	; (8004744 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	4b0a      	ldr	r3, [pc, #40]	; (8004734 <prvAddCurrentTaskToDelayedList+0xd8>)
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	3304      	adds	r3, #4
 800470e:	4619      	mov	r1, r3
 8004710:	4610      	mov	r0, r2
 8004712:	f7fe fbad 	bl	8002e70 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8004716:	4b0c      	ldr	r3, [pc, #48]	; (8004748 <prvAddCurrentTaskToDelayedList+0xec>)
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	429a      	cmp	r2, r3
 800471e:	d202      	bcs.n	8004726 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8004720:	4a09      	ldr	r2, [pc, #36]	; (8004748 <prvAddCurrentTaskToDelayedList+0xec>)
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	6013      	str	r3, [r2, #0]
}
 8004726:	bf00      	nop
 8004728:	3710      	adds	r7, #16
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	20000114 	.word	0x20000114
 8004734:	20000038 	.word	0x20000038
 8004738:	20000118 	.word	0x20000118
 800473c:	200000fc 	.word	0x200000fc
 8004740:	200000cc 	.word	0x200000cc
 8004744:	200000c8 	.word	0x200000c8
 8004748:	20000130 	.word	0x20000130

0800474c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800474c:	b580      	push	{r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004752:	2300      	movs	r3, #0
 8004754:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004756:	f000 fb2d 	bl	8004db4 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800475a:	4b11      	ldr	r3, [pc, #68]	; (80047a0 <xTimerCreateTimerTask+0x54>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d00b      	beq.n	800477a <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8004762:	4b10      	ldr	r3, [pc, #64]	; (80047a4 <xTimerCreateTimerTask+0x58>)
 8004764:	9301      	str	r3, [sp, #4]
 8004766:	2302      	movs	r3, #2
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	2300      	movs	r3, #0
 800476c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004770:	490d      	ldr	r1, [pc, #52]	; (80047a8 <xTimerCreateTimerTask+0x5c>)
 8004772:	480e      	ldr	r0, [pc, #56]	; (80047ac <xTimerCreateTimerTask+0x60>)
 8004774:	f7ff f932 	bl	80039dc <xTaskCreate>
 8004778:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d109      	bne.n	8004794 <xTimerCreateTimerTask+0x48>
 8004780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004784:	f383 8811 	msr	BASEPRI, r3
 8004788:	f3bf 8f6f 	isb	sy
 800478c:	f3bf 8f4f 	dsb	sy
 8004790:	603b      	str	r3, [r7, #0]
 8004792:	e7fe      	b.n	8004792 <xTimerCreateTimerTask+0x46>
        return xReturn;
 8004794:	687b      	ldr	r3, [r7, #4]
    }
 8004796:	4618      	mov	r0, r3
 8004798:	3708      	adds	r7, #8
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	2000016c 	.word	0x2000016c
 80047a4:	20000170 	.word	0x20000170
 80047a8:	08007288 	.word	0x08007288
 80047ac:	08004999 	.word	0x08004999

080047b0 <xTimerCreate>:
        TimerHandle_t xTimerCreate( const char * const pcTimerName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                                    const TickType_t xTimerPeriodInTicks,
                                    const UBaseType_t uxAutoReload,
                                    void * const pvTimerID,
                                    TimerCallbackFunction_t pxCallbackFunction )
        {
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b088      	sub	sp, #32
 80047b4:	af02      	add	r7, sp, #8
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
            Timer_t * pxNewTimer;

            pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 80047be:	202c      	movs	r0, #44	; 0x2c
 80047c0:	f000 fdf0 	bl	80053a4 <pvPortMalloc>
 80047c4:	6178      	str	r0, [r7, #20]

            if( pxNewTimer != NULL )
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00d      	beq.n	80047e8 <xTimerCreate+0x38>
            {
                /* Status is thus far zero as the timer is not created statically
                 * and has not been started.  The auto-reload bit may get set in
                 * prvInitialiseNewTimer. */
                pxNewTimer->ucStatus = 0x00;
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 80047d4:	697b      	ldr	r3, [r7, #20]
 80047d6:	9301      	str	r3, [sp, #4]
 80047d8:	6a3b      	ldr	r3, [r7, #32]
 80047da:	9300      	str	r3, [sp, #0]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	68b9      	ldr	r1, [r7, #8]
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 f805 	bl	80047f2 <prvInitialiseNewTimer>
            }

            return pxNewTimer;
 80047e8:	697b      	ldr	r3, [r7, #20]
        }
 80047ea:	4618      	mov	r0, r3
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}

080047f2 <prvInitialiseNewTimer>:
                                       const TickType_t xTimerPeriodInTicks,
                                       const UBaseType_t uxAutoReload,
                                       void * const pvTimerID,
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer )
    {
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b086      	sub	sp, #24
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	60f8      	str	r0, [r7, #12]
 80047fa:	60b9      	str	r1, [r7, #8]
 80047fc:	607a      	str	r2, [r7, #4]
 80047fe:	603b      	str	r3, [r7, #0]
        /* 0 is not a valid value for xTimerPeriodInTicks. */
        configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	2b00      	cmp	r3, #0
 8004804:	d109      	bne.n	800481a <prvInitialiseNewTimer+0x28>
 8004806:	f04f 0350 	mov.w	r3, #80	; 0x50
 800480a:	f383 8811 	msr	BASEPRI, r3
 800480e:	f3bf 8f6f 	isb	sy
 8004812:	f3bf 8f4f 	dsb	sy
 8004816:	617b      	str	r3, [r7, #20]
 8004818:	e7fe      	b.n	8004818 <prvInitialiseNewTimer+0x26>

        if( pxNewTimer != NULL )
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	2b00      	cmp	r3, #0
 800481e:	d01e      	beq.n	800485e <prvInitialiseNewTimer+0x6c>
        {
            /* Ensure the infrastructure used by the timer service task has been
             * created/initialised. */
            prvCheckForValidListAndQueue();
 8004820:	f000 fac8 	bl	8004db4 <prvCheckForValidListAndQueue>

            /* Initialise the timer structure members using the function
             * parameters. */
            pxNewTimer->pcTimerName = pcTimerName;
 8004824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004826:	68fa      	ldr	r2, [r7, #12]
 8004828:	601a      	str	r2, [r3, #0]
            pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	68ba      	ldr	r2, [r7, #8]
 800482e:	619a      	str	r2, [r3, #24]
            pxNewTimer->pvTimerID = pvTimerID;
 8004830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004832:	683a      	ldr	r2, [r7, #0]
 8004834:	61da      	str	r2, [r3, #28]
            pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8004836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004838:	6a3a      	ldr	r2, [r7, #32]
 800483a:	621a      	str	r2, [r3, #32]
            vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800483c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800483e:	3304      	adds	r3, #4
 8004840:	4618      	mov	r0, r3
 8004842:	f7fe fae4 	bl	8002e0e <vListInitialiseItem>

            if( uxAutoReload != pdFALSE )
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d008      	beq.n	800485e <prvInitialiseNewTimer+0x6c>
            {
                pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800484c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004852:	f043 0304 	orr.w	r3, r3, #4
 8004856:	b2da      	uxtb	r2, r3
 8004858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800485a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            }

            traceTIMER_CREATE( pxNewTimer );
        }
    }
 800485e:	bf00      	nop
 8004860:	3718      	adds	r7, #24
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
	...

08004868 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 8004868:	b580      	push	{r7, lr}
 800486a:	b08a      	sub	sp, #40	; 0x28
 800486c:	af00      	add	r7, sp, #0
 800486e:	60f8      	str	r0, [r7, #12]
 8004870:	60b9      	str	r1, [r7, #8]
 8004872:	607a      	str	r2, [r7, #4]
 8004874:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 8004876:	2300      	movs	r3, #0
 8004878:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d109      	bne.n	8004894 <xTimerGenericCommand+0x2c>
 8004880:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004884:	f383 8811 	msr	BASEPRI, r3
 8004888:	f3bf 8f6f 	isb	sy
 800488c:	f3bf 8f4f 	dsb	sy
 8004890:	623b      	str	r3, [r7, #32]
 8004892:	e7fe      	b.n	8004892 <xTimerGenericCommand+0x2a>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 8004894:	4b19      	ldr	r3, [pc, #100]	; (80048fc <xTimerGenericCommand+0x94>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d02a      	beq.n	80048f2 <xTimerGenericCommand+0x8a>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80048a8:	68bb      	ldr	r3, [r7, #8]
 80048aa:	2b05      	cmp	r3, #5
 80048ac:	dc18      	bgt.n	80048e0 <xTimerGenericCommand+0x78>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80048ae:	f7ff fe39 	bl	8004524 <xTaskGetSchedulerState>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d109      	bne.n	80048cc <xTimerGenericCommand+0x64>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80048b8:	4b10      	ldr	r3, [pc, #64]	; (80048fc <xTimerGenericCommand+0x94>)
 80048ba:	6818      	ldr	r0, [r3, #0]
 80048bc:	f107 0114 	add.w	r1, r7, #20
 80048c0:	2300      	movs	r3, #0
 80048c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048c4:	f7fe fc26 	bl	8003114 <xQueueGenericSend>
 80048c8:	6278      	str	r0, [r7, #36]	; 0x24
 80048ca:	e012      	b.n	80048f2 <xTimerGenericCommand+0x8a>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80048cc:	4b0b      	ldr	r3, [pc, #44]	; (80048fc <xTimerGenericCommand+0x94>)
 80048ce:	6818      	ldr	r0, [r3, #0]
 80048d0:	f107 0114 	add.w	r1, r7, #20
 80048d4:	2300      	movs	r3, #0
 80048d6:	2200      	movs	r2, #0
 80048d8:	f7fe fc1c 	bl	8003114 <xQueueGenericSend>
 80048dc:	6278      	str	r0, [r7, #36]	; 0x24
 80048de:	e008      	b.n	80048f2 <xTimerGenericCommand+0x8a>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80048e0:	4b06      	ldr	r3, [pc, #24]	; (80048fc <xTimerGenericCommand+0x94>)
 80048e2:	6818      	ldr	r0, [r3, #0]
 80048e4:	f107 0114 	add.w	r1, r7, #20
 80048e8:	2300      	movs	r3, #0
 80048ea:	683a      	ldr	r2, [r7, #0]
 80048ec:	f7fe fd34 	bl	8003358 <xQueueGenericSendFromISR>
 80048f0:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 80048f4:	4618      	mov	r0, r3
 80048f6:	3728      	adds	r7, #40	; 0x28
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	2000016c 	.word	0x2000016c

08004900 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004900:	b580      	push	{r7, lr}
 8004902:	b088      	sub	sp, #32
 8004904:	af02      	add	r7, sp, #8
 8004906:	6078      	str	r0, [r7, #4]
 8004908:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800490a:	4b22      	ldr	r3, [pc, #136]	; (8004994 <prvProcessExpiredTimer+0x94>)
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	68db      	ldr	r3, [r3, #12]
 8004910:	68db      	ldr	r3, [r3, #12]
 8004912:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004914:	697b      	ldr	r3, [r7, #20]
 8004916:	3304      	adds	r3, #4
 8004918:	4618      	mov	r0, r3
 800491a:	f7fe fae2 	bl	8002ee2 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004924:	f003 0304 	and.w	r3, r3, #4
 8004928:	2b00      	cmp	r3, #0
 800492a:	d021      	beq.n	8004970 <prvProcessExpiredTimer+0x70>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	699a      	ldr	r2, [r3, #24]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	18d1      	adds	r1, r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	6978      	ldr	r0, [r7, #20]
 800493a:	f000 f8d1 	bl	8004ae0 <prvInsertTimerInActiveList>
 800493e:	4603      	mov	r3, r0
 8004940:	2b00      	cmp	r3, #0
 8004942:	d01e      	beq.n	8004982 <prvProcessExpiredTimer+0x82>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004944:	2300      	movs	r3, #0
 8004946:	9300      	str	r3, [sp, #0]
 8004948:	2300      	movs	r3, #0
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	2100      	movs	r1, #0
 800494e:	6978      	ldr	r0, [r7, #20]
 8004950:	f7ff ff8a 	bl	8004868 <xTimerGenericCommand>
 8004954:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8004956:	693b      	ldr	r3, [r7, #16]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d112      	bne.n	8004982 <prvProcessExpiredTimer+0x82>
 800495c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004960:	f383 8811 	msr	BASEPRI, r3
 8004964:	f3bf 8f6f 	isb	sy
 8004968:	f3bf 8f4f 	dsb	sy
 800496c:	60fb      	str	r3, [r7, #12]
 800496e:	e7fe      	b.n	800496e <prvProcessExpiredTimer+0x6e>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004976:	f023 0301 	bic.w	r3, r3, #1
 800497a:	b2da      	uxtb	r2, r3
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	6a1b      	ldr	r3, [r3, #32]
 8004986:	6978      	ldr	r0, [r7, #20]
 8004988:	4798      	blx	r3
    }
 800498a:	bf00      	nop
 800498c:	3718      	adds	r7, #24
 800498e:	46bd      	mov	sp, r7
 8004990:	bd80      	pop	{r7, pc}
 8004992:	bf00      	nop
 8004994:	20000164 	.word	0x20000164

08004998 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80049a0:	f107 0308 	add.w	r3, r7, #8
 80049a4:	4618      	mov	r0, r3
 80049a6:	f000 f857 	bl	8004a58 <prvGetNextExpireTime>
 80049aa:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	4619      	mov	r1, r3
 80049b0:	68f8      	ldr	r0, [r7, #12]
 80049b2:	f000 f803 	bl	80049bc <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80049b6:	f000 f8d5 	bl	8004b64 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80049ba:	e7f1      	b.n	80049a0 <prvTimerTask+0x8>

080049bc <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80049bc:	b580      	push	{r7, lr}
 80049be:	b084      	sub	sp, #16
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80049c6:	f7ff f9cb 	bl	8003d60 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80049ca:	f107 0308 	add.w	r3, r7, #8
 80049ce:	4618      	mov	r0, r3
 80049d0:	f000 f866 	bl	8004aa0 <prvSampleTimeNow>
 80049d4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d130      	bne.n	8004a3e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d10a      	bne.n	80049f8 <prvProcessTimerOrBlockTask+0x3c>
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	429a      	cmp	r2, r3
 80049e8:	d806      	bhi.n	80049f8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80049ea:	f7ff f9c7 	bl	8003d7c <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80049ee:	68f9      	ldr	r1, [r7, #12]
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	f7ff ff85 	bl	8004900 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80049f6:	e024      	b.n	8004a42 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d008      	beq.n	8004a10 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80049fe:	4b13      	ldr	r3, [pc, #76]	; (8004a4c <prvProcessTimerOrBlockTask+0x90>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d101      	bne.n	8004a0c <prvProcessTimerOrBlockTask+0x50>
 8004a08:	2301      	movs	r3, #1
 8004a0a:	e000      	b.n	8004a0e <prvProcessTimerOrBlockTask+0x52>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004a10:	4b0f      	ldr	r3, [pc, #60]	; (8004a50 <prvProcessTimerOrBlockTask+0x94>)
 8004a12:	6818      	ldr	r0, [r3, #0]
 8004a14:	687a      	ldr	r2, [r7, #4]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	683a      	ldr	r2, [r7, #0]
 8004a1c:	4619      	mov	r1, r3
 8004a1e:	f7fe ffa9 	bl	8003974 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004a22:	f7ff f9ab 	bl	8003d7c <xTaskResumeAll>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d10a      	bne.n	8004a42 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8004a2c:	4b09      	ldr	r3, [pc, #36]	; (8004a54 <prvProcessTimerOrBlockTask+0x98>)
 8004a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a32:	601a      	str	r2, [r3, #0]
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	f3bf 8f6f 	isb	sy
    }
 8004a3c:	e001      	b.n	8004a42 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8004a3e:	f7ff f99d 	bl	8003d7c <xTaskResumeAll>
    }
 8004a42:	bf00      	nop
 8004a44:	3710      	adds	r7, #16
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	20000168 	.word	0x20000168
 8004a50:	2000016c 	.word	0x2000016c
 8004a54:	e000ed04 	.word	0xe000ed04

08004a58 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004a60:	4b0e      	ldr	r3, [pc, #56]	; (8004a9c <prvGetNextExpireTime+0x44>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d101      	bne.n	8004a6e <prvGetNextExpireTime+0x16>
 8004a6a:	2201      	movs	r2, #1
 8004a6c:	e000      	b.n	8004a70 <prvGetNextExpireTime+0x18>
 8004a6e:	2200      	movs	r2, #0
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d105      	bne.n	8004a88 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004a7c:	4b07      	ldr	r3, [pc, #28]	; (8004a9c <prvGetNextExpireTime+0x44>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	68db      	ldr	r3, [r3, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	60fb      	str	r3, [r7, #12]
 8004a86:	e001      	b.n	8004a8c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
    }
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3714      	adds	r7, #20
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr
 8004a9a:	bf00      	nop
 8004a9c:	20000164 	.word	0x20000164

08004aa0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004aa8:	f7ff fa08 	bl	8003ebc <xTaskGetTickCount>
 8004aac:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004aae:	4b0b      	ldr	r3, [pc, #44]	; (8004adc <prvSampleTimeNow+0x3c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d205      	bcs.n	8004ac4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004ab8:	f000 f918 	bl	8004cec <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2201      	movs	r2, #1
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	e002      	b.n	8004aca <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2200      	movs	r2, #0
 8004ac8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004aca:	4a04      	ldr	r2, [pc, #16]	; (8004adc <prvSampleTimeNow+0x3c>)
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
    }
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	3710      	adds	r7, #16
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	bd80      	pop	{r7, pc}
 8004ada:	bf00      	nop
 8004adc:	20000174 	.word	0x20000174

08004ae0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004ae0:	b580      	push	{r7, lr}
 8004ae2:	b086      	sub	sp, #24
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	60f8      	str	r0, [r7, #12]
 8004ae8:	60b9      	str	r1, [r7, #8]
 8004aea:	607a      	str	r2, [r7, #4]
 8004aec:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004aee:	2300      	movs	r3, #0
 8004af0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	429a      	cmp	r2, r3
 8004b04:	d812      	bhi.n	8004b2c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	1ad2      	subs	r2, r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	699b      	ldr	r3, [r3, #24]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d302      	bcc.n	8004b1a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004b14:	2301      	movs	r3, #1
 8004b16:	617b      	str	r3, [r7, #20]
 8004b18:	e01b      	b.n	8004b52 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004b1a:	4b10      	ldr	r3, [pc, #64]	; (8004b5c <prvInsertTimerInActiveList+0x7c>)
 8004b1c:	681a      	ldr	r2, [r3, #0]
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	3304      	adds	r3, #4
 8004b22:	4619      	mov	r1, r3
 8004b24:	4610      	mov	r0, r2
 8004b26:	f7fe f9a3 	bl	8002e70 <vListInsert>
 8004b2a:	e012      	b.n	8004b52 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004b2c:	687a      	ldr	r2, [r7, #4]
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	429a      	cmp	r2, r3
 8004b32:	d206      	bcs.n	8004b42 <prvInsertTimerInActiveList+0x62>
 8004b34:	68ba      	ldr	r2, [r7, #8]
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d302      	bcc.n	8004b42 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	617b      	str	r3, [r7, #20]
 8004b40:	e007      	b.n	8004b52 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004b42:	4b07      	ldr	r3, [pc, #28]	; (8004b60 <prvInsertTimerInActiveList+0x80>)
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	3304      	adds	r3, #4
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4610      	mov	r0, r2
 8004b4e:	f7fe f98f 	bl	8002e70 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004b52:	697b      	ldr	r3, [r7, #20]
    }
 8004b54:	4618      	mov	r0, r3
 8004b56:	3718      	adds	r7, #24
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	20000168 	.word	0x20000168
 8004b60:	20000164 	.word	0x20000164

08004b64 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b08c      	sub	sp, #48	; 0x30
 8004b68:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004b6a:	e0ac      	b.n	8004cc6 <prvProcessReceivedCommands+0x162>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	f2c0 80a8 	blt.w	8004cc4 <prvProcessReceivedCommands+0x160>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b7a:	695b      	ldr	r3, [r3, #20]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d004      	beq.n	8004b8a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b82:	3304      	adds	r3, #4
 8004b84:	4618      	mov	r0, r3
 8004b86:	f7fe f9ac 	bl	8002ee2 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b8a:	1d3b      	adds	r3, r7, #4
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	f7ff ff87 	bl	8004aa0 <prvSampleTimeNow>
 8004b92:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8004b94:	68bb      	ldr	r3, [r7, #8]
 8004b96:	2b09      	cmp	r3, #9
 8004b98:	f200 8095 	bhi.w	8004cc6 <prvProcessReceivedCommands+0x162>
 8004b9c:	a201      	add	r2, pc, #4	; (adr r2, 8004ba4 <prvProcessReceivedCommands+0x40>)
 8004b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba2:	bf00      	nop
 8004ba4:	08004bcd 	.word	0x08004bcd
 8004ba8:	08004bcd 	.word	0x08004bcd
 8004bac:	08004bcd 	.word	0x08004bcd
 8004bb0:	08004c3f 	.word	0x08004c3f
 8004bb4:	08004c53 	.word	0x08004c53
 8004bb8:	08004c9b 	.word	0x08004c9b
 8004bbc:	08004bcd 	.word	0x08004bcd
 8004bc0:	08004bcd 	.word	0x08004bcd
 8004bc4:	08004c3f 	.word	0x08004c3f
 8004bc8:	08004c53 	.word	0x08004c53
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bce:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bd2:	f043 0301 	orr.w	r3, r3, #1
 8004bd6:	b2da      	uxtb	r2, r3
 8004bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bda:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be2:	699b      	ldr	r3, [r3, #24]
 8004be4:	18d1      	adds	r1, r2, r3
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6a3a      	ldr	r2, [r7, #32]
 8004bea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bec:	f7ff ff78 	bl	8004ae0 <prvInsertTimerInActiveList>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d067      	beq.n	8004cc6 <prvProcessReceivedCommands+0x162>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf8:	6a1b      	ldr	r3, [r3, #32]
 8004bfa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004bfc:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c04:	f003 0304 	and.w	r3, r3, #4
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d05c      	beq.n	8004cc6 <prvProcessReceivedCommands+0x162>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004c0c:	68fa      	ldr	r2, [r7, #12]
 8004c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	441a      	add	r2, r3
 8004c14:	2300      	movs	r3, #0
 8004c16:	9300      	str	r3, [sp, #0]
 8004c18:	2300      	movs	r3, #0
 8004c1a:	2100      	movs	r1, #0
 8004c1c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c1e:	f7ff fe23 	bl	8004868 <xTimerGenericCommand>
 8004c22:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8004c24:	69fb      	ldr	r3, [r7, #28]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d14d      	bne.n	8004cc6 <prvProcessReceivedCommands+0x162>
 8004c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c2e:	f383 8811 	msr	BASEPRI, r3
 8004c32:	f3bf 8f6f 	isb	sy
 8004c36:	f3bf 8f4f 	dsb	sy
 8004c3a:	61bb      	str	r3, [r7, #24]
 8004c3c:	e7fe      	b.n	8004c3c <prvProcessReceivedCommands+0xd8>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c40:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c44:	f023 0301 	bic.w	r3, r3, #1
 8004c48:	b2da      	uxtb	r2, r3
 8004c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8004c50:	e039      	b.n	8004cc6 <prvProcessReceivedCommands+0x162>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c58:	f043 0301 	orr.w	r3, r3, #1
 8004c5c:	b2da      	uxtb	r2, r3
 8004c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c60:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c68:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c6c:	699b      	ldr	r3, [r3, #24]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d109      	bne.n	8004c86 <prvProcessReceivedCommands+0x122>
 8004c72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c76:	f383 8811 	msr	BASEPRI, r3
 8004c7a:	f3bf 8f6f 	isb	sy
 8004c7e:	f3bf 8f4f 	dsb	sy
 8004c82:	617b      	str	r3, [r7, #20]
 8004c84:	e7fe      	b.n	8004c84 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	6a3b      	ldr	r3, [r7, #32]
 8004c8c:	18d1      	adds	r1, r2, r3
 8004c8e:	6a3b      	ldr	r3, [r7, #32]
 8004c90:	6a3a      	ldr	r2, [r7, #32]
 8004c92:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004c94:	f7ff ff24 	bl	8004ae0 <prvInsertTimerInActiveList>
                        break;
 8004c98:	e015      	b.n	8004cc6 <prvProcessReceivedCommands+0x162>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ca0:	f003 0302 	and.w	r3, r3, #2
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d103      	bne.n	8004cb0 <prvProcessReceivedCommands+0x14c>
                                {
                                    vPortFree( pxTimer );
 8004ca8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004caa:	f000 fc57 	bl	800555c <vPortFree>
 8004cae:	e00a      	b.n	8004cc6 <prvProcessReceivedCommands+0x162>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004cb6:	f023 0301 	bic.w	r3, r3, #1
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cbe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004cc2:	e000      	b.n	8004cc6 <prvProcessReceivedCommands+0x162>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004cc4:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004cc6:	4b08      	ldr	r3, [pc, #32]	; (8004ce8 <prvProcessReceivedCommands+0x184>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f107 0108 	add.w	r1, r7, #8
 8004cce:	2200      	movs	r2, #0
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7fe fbfb 	bl	80034cc <xQueueReceive>
 8004cd6:	4603      	mov	r3, r0
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f47f af47 	bne.w	8004b6c <prvProcessReceivedCommands+0x8>
        }
    }
 8004cde:	bf00      	nop
 8004ce0:	3728      	adds	r7, #40	; 0x28
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}
 8004ce6:	bf00      	nop
 8004ce8:	2000016c 	.word	0x2000016c

08004cec <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b088      	sub	sp, #32
 8004cf0:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004cf2:	e047      	b.n	8004d84 <prvSwitchTimerLists+0x98>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004cf4:	4b2d      	ldr	r3, [pc, #180]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cfe:	4b2b      	ldr	r3, [pc, #172]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	68db      	ldr	r3, [r3, #12]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fe f8e8 	bl	8002ee2 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	68f8      	ldr	r0, [r7, #12]
 8004d18:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d20:	f003 0304 	and.w	r3, r3, #4
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d02d      	beq.n	8004d84 <prvSwitchTimerLists+0x98>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	699b      	ldr	r3, [r3, #24]
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	4413      	add	r3, r2
 8004d30:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8004d32:	68ba      	ldr	r2, [r7, #8]
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d90e      	bls.n	8004d58 <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	68ba      	ldr	r2, [r7, #8]
 8004d3e:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68fa      	ldr	r2, [r7, #12]
 8004d44:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004d46:	4b19      	ldr	r3, [pc, #100]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d48:	681a      	ldr	r2, [r3, #0]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	3304      	adds	r3, #4
 8004d4e:	4619      	mov	r1, r3
 8004d50:	4610      	mov	r0, r2
 8004d52:	f7fe f88d 	bl	8002e70 <vListInsert>
 8004d56:	e015      	b.n	8004d84 <prvSwitchTimerLists+0x98>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004d58:	2300      	movs	r3, #0
 8004d5a:	9300      	str	r3, [sp, #0]
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	2100      	movs	r1, #0
 8004d62:	68f8      	ldr	r0, [r7, #12]
 8004d64:	f7ff fd80 	bl	8004868 <xTimerGenericCommand>
 8004d68:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d109      	bne.n	8004d84 <prvSwitchTimerLists+0x98>
 8004d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d74:	f383 8811 	msr	BASEPRI, r3
 8004d78:	f3bf 8f6f 	isb	sy
 8004d7c:	f3bf 8f4f 	dsb	sy
 8004d80:	603b      	str	r3, [r7, #0]
 8004d82:	e7fe      	b.n	8004d82 <prvSwitchTimerLists+0x96>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004d84:	4b09      	ldr	r3, [pc, #36]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1b2      	bne.n	8004cf4 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8004d8e:	4b07      	ldr	r3, [pc, #28]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8004d94:	4b06      	ldr	r3, [pc, #24]	; (8004db0 <prvSwitchTimerLists+0xc4>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a04      	ldr	r2, [pc, #16]	; (8004dac <prvSwitchTimerLists+0xc0>)
 8004d9a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004d9c:	4a04      	ldr	r2, [pc, #16]	; (8004db0 <prvSwitchTimerLists+0xc4>)
 8004d9e:	697b      	ldr	r3, [r7, #20]
 8004da0:	6013      	str	r3, [r2, #0]
    }
 8004da2:	bf00      	nop
 8004da4:	3718      	adds	r7, #24
 8004da6:	46bd      	mov	sp, r7
 8004da8:	bd80      	pop	{r7, pc}
 8004daa:	bf00      	nop
 8004dac:	20000164 	.word	0x20000164
 8004db0:	20000168 	.word	0x20000168

08004db4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004db4:	b580      	push	{r7, lr}
 8004db6:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004db8:	f000 f9d4 	bl	8005164 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004dbc:	4b12      	ldr	r3, [pc, #72]	; (8004e08 <prvCheckForValidListAndQueue+0x54>)
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d11d      	bne.n	8004e00 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004dc4:	4811      	ldr	r0, [pc, #68]	; (8004e0c <prvCheckForValidListAndQueue+0x58>)
 8004dc6:	f7fe f802 	bl	8002dce <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004dca:	4811      	ldr	r0, [pc, #68]	; (8004e10 <prvCheckForValidListAndQueue+0x5c>)
 8004dcc:	f7fd ffff 	bl	8002dce <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004dd0:	4b10      	ldr	r3, [pc, #64]	; (8004e14 <prvCheckForValidListAndQueue+0x60>)
 8004dd2:	4a0e      	ldr	r2, [pc, #56]	; (8004e0c <prvCheckForValidListAndQueue+0x58>)
 8004dd4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004dd6:	4b10      	ldr	r3, [pc, #64]	; (8004e18 <prvCheckForValidListAndQueue+0x64>)
 8004dd8:	4a0d      	ldr	r2, [pc, #52]	; (8004e10 <prvCheckForValidListAndQueue+0x5c>)
 8004dda:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004ddc:	2200      	movs	r2, #0
 8004dde:	210c      	movs	r1, #12
 8004de0:	200a      	movs	r0, #10
 8004de2:	f7fe f911 	bl	8003008 <xQueueGenericCreate>
 8004de6:	4602      	mov	r2, r0
 8004de8:	4b07      	ldr	r3, [pc, #28]	; (8004e08 <prvCheckForValidListAndQueue+0x54>)
 8004dea:	601a      	str	r2, [r3, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004dec:	4b06      	ldr	r3, [pc, #24]	; (8004e08 <prvCheckForValidListAndQueue+0x54>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d005      	beq.n	8004e00 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004df4:	4b04      	ldr	r3, [pc, #16]	; (8004e08 <prvCheckForValidListAndQueue+0x54>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4908      	ldr	r1, [pc, #32]	; (8004e1c <prvCheckForValidListAndQueue+0x68>)
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fe fd8a 	bl	8003914 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004e00:	f000 f9de 	bl	80051c0 <vPortExitCritical>
    }
 8004e04:	bf00      	nop
 8004e06:	bd80      	pop	{r7, pc}
 8004e08:	2000016c 	.word	0x2000016c
 8004e0c:	2000013c 	.word	0x2000013c
 8004e10:	20000150 	.word	0x20000150
 8004e14:	20000164 	.word	0x20000164
 8004e18:	20000168 	.word	0x20000168
 8004e1c:	08007290 	.word	0x08007290

08004e20 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	60b9      	str	r1, [r7, #8]
 8004e2a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	3b04      	subs	r3, #4
 8004e30:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004e38:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	3b04      	subs	r3, #4
 8004e3e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004e40:	68bb      	ldr	r3, [r7, #8]
 8004e42:	f023 0201 	bic.w	r2, r3, #1
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	3b04      	subs	r3, #4
 8004e4e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004e50:	4a0c      	ldr	r2, [pc, #48]	; (8004e84 <pxPortInitialiseStack+0x64>)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	3b14      	subs	r3, #20
 8004e5a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	3b04      	subs	r3, #4
 8004e66:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	f06f 0202 	mvn.w	r2, #2
 8004e6e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	3b20      	subs	r3, #32
 8004e74:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004e76:	68fb      	ldr	r3, [r7, #12]
}
 8004e78:	4618      	mov	r0, r3
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr
 8004e84:	08004e89 	.word	0x08004e89

08004e88 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004e92:	4b11      	ldr	r3, [pc, #68]	; (8004ed8 <prvTaskExitError+0x50>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e9a:	d009      	beq.n	8004eb0 <prvTaskExitError+0x28>
 8004e9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	60fb      	str	r3, [r7, #12]
 8004eae:	e7fe      	b.n	8004eae <prvTaskExitError+0x26>
 8004eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eb4:	f383 8811 	msr	BASEPRI, r3
 8004eb8:	f3bf 8f6f 	isb	sy
 8004ebc:	f3bf 8f4f 	dsb	sy
 8004ec0:	60bb      	str	r3, [r7, #8]
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8004ec2:	bf00      	nop
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d0fc      	beq.n	8004ec4 <prvTaskExitError+0x3c>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004eca:	bf00      	nop
 8004ecc:	3714      	adds	r7, #20
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	20000010 	.word	0x20000010
 8004edc:	00000000 	.word	0x00000000

08004ee0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8004ee0:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <pxCurrentTCBConst2>)
 8004ee2:	6819      	ldr	r1, [r3, #0]
 8004ee4:	6808      	ldr	r0, [r1, #0]
 8004ee6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004eea:	f380 8809 	msr	PSP, r0
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f04f 0000 	mov.w	r0, #0
 8004ef6:	f380 8811 	msr	BASEPRI, r0
 8004efa:	4770      	bx	lr
 8004efc:	f3af 8000 	nop.w

08004f00 <pxCurrentTCBConst2>:
 8004f00:	20000038 	.word	0x20000038
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8004f04:	bf00      	nop
 8004f06:	bf00      	nop

08004f08 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8004f08:	4808      	ldr	r0, [pc, #32]	; (8004f2c <prvPortStartFirstTask+0x24>)
 8004f0a:	6800      	ldr	r0, [r0, #0]
 8004f0c:	6800      	ldr	r0, [r0, #0]
 8004f0e:	f380 8808 	msr	MSP, r0
 8004f12:	f04f 0000 	mov.w	r0, #0
 8004f16:	f380 8814 	msr	CONTROL, r0
 8004f1a:	b662      	cpsie	i
 8004f1c:	b661      	cpsie	f
 8004f1e:	f3bf 8f4f 	dsb	sy
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	df00      	svc	0
 8004f28:	bf00      	nop
 8004f2a:	0000      	.short	0x0000
 8004f2c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8004f30:	bf00      	nop
 8004f32:	bf00      	nop

08004f34 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004f3a:	4b44      	ldr	r3, [pc, #272]	; (800504c <xPortStartScheduler+0x118>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a44      	ldr	r2, [pc, #272]	; (8005050 <xPortStartScheduler+0x11c>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d109      	bne.n	8004f58 <xPortStartScheduler+0x24>
 8004f44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f48:	f383 8811 	msr	BASEPRI, r3
 8004f4c:	f3bf 8f6f 	isb	sy
 8004f50:	f3bf 8f4f 	dsb	sy
 8004f54:	613b      	str	r3, [r7, #16]
 8004f56:	e7fe      	b.n	8004f56 <xPortStartScheduler+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004f58:	4b3c      	ldr	r3, [pc, #240]	; (800504c <xPortStartScheduler+0x118>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a3d      	ldr	r2, [pc, #244]	; (8005054 <xPortStartScheduler+0x120>)
 8004f5e:	4293      	cmp	r3, r2
 8004f60:	d109      	bne.n	8004f76 <xPortStartScheduler+0x42>
 8004f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f66:	f383 8811 	msr	BASEPRI, r3
 8004f6a:	f3bf 8f6f 	isb	sy
 8004f6e:	f3bf 8f4f 	dsb	sy
 8004f72:	60fb      	str	r3, [r7, #12]
 8004f74:	e7fe      	b.n	8004f74 <xPortStartScheduler+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004f76:	4b38      	ldr	r3, [pc, #224]	; (8005058 <xPortStartScheduler+0x124>)
 8004f78:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	22ff      	movs	r2, #255	; 0xff
 8004f86:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004f88:	697b      	ldr	r3, [r7, #20]
 8004f8a:	781b      	ldrb	r3, [r3, #0]
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004f90:	78fb      	ldrb	r3, [r7, #3]
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004f98:	b2da      	uxtb	r2, r3
 8004f9a:	4b30      	ldr	r3, [pc, #192]	; (800505c <xPortStartScheduler+0x128>)
 8004f9c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004f9e:	4b30      	ldr	r3, [pc, #192]	; (8005060 <xPortStartScheduler+0x12c>)
 8004fa0:	2207      	movs	r2, #7
 8004fa2:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fa4:	e009      	b.n	8004fba <xPortStartScheduler+0x86>
            {
                ulMaxPRIGROUPValue--;
 8004fa6:	4b2e      	ldr	r3, [pc, #184]	; (8005060 <xPortStartScheduler+0x12c>)
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	3b01      	subs	r3, #1
 8004fac:	4a2c      	ldr	r2, [pc, #176]	; (8005060 <xPortStartScheduler+0x12c>)
 8004fae:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004fb0:	78fb      	ldrb	r3, [r7, #3]
 8004fb2:	b2db      	uxtb	r3, r3
 8004fb4:	005b      	lsls	r3, r3, #1
 8004fb6:	b2db      	uxtb	r3, r3
 8004fb8:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004fba:	78fb      	ldrb	r3, [r7, #3]
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc2:	2b80      	cmp	r3, #128	; 0x80
 8004fc4:	d0ef      	beq.n	8004fa6 <xPortStartScheduler+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004fc6:	4b26      	ldr	r3, [pc, #152]	; (8005060 <xPortStartScheduler+0x12c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f1c3 0307 	rsb	r3, r3, #7
 8004fce:	2b04      	cmp	r3, #4
 8004fd0:	d009      	beq.n	8004fe6 <xPortStartScheduler+0xb2>
 8004fd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fd6:	f383 8811 	msr	BASEPRI, r3
 8004fda:	f3bf 8f6f 	isb	sy
 8004fde:	f3bf 8f4f 	dsb	sy
 8004fe2:	60bb      	str	r3, [r7, #8]
 8004fe4:	e7fe      	b.n	8004fe4 <xPortStartScheduler+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004fe6:	4b1e      	ldr	r3, [pc, #120]	; (8005060 <xPortStartScheduler+0x12c>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	021b      	lsls	r3, r3, #8
 8004fec:	4a1c      	ldr	r2, [pc, #112]	; (8005060 <xPortStartScheduler+0x12c>)
 8004fee:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004ff0:	4b1b      	ldr	r3, [pc, #108]	; (8005060 <xPortStartScheduler+0x12c>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004ff8:	4a19      	ldr	r2, [pc, #100]	; (8005060 <xPortStartScheduler+0x12c>)
 8004ffa:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	b2da      	uxtb	r2, r3
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8005004:	4b17      	ldr	r3, [pc, #92]	; (8005064 <xPortStartScheduler+0x130>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a16      	ldr	r2, [pc, #88]	; (8005064 <xPortStartScheduler+0x130>)
 800500a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800500e:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005010:	4b14      	ldr	r3, [pc, #80]	; (8005064 <xPortStartScheduler+0x130>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	4a13      	ldr	r2, [pc, #76]	; (8005064 <xPortStartScheduler+0x130>)
 8005016:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800501a:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800501c:	f000 f954 	bl	80052c8 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005020:	4b11      	ldr	r3, [pc, #68]	; (8005068 <xPortStartScheduler+0x134>)
 8005022:	2200      	movs	r2, #0
 8005024:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8005026:	f000 f973 	bl	8005310 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800502a:	4b10      	ldr	r3, [pc, #64]	; (800506c <xPortStartScheduler+0x138>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	4a0f      	ldr	r2, [pc, #60]	; (800506c <xPortStartScheduler+0x138>)
 8005030:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005034:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8005036:	f7ff ff67 	bl	8004f08 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800503a:	f7ff f81d 	bl	8004078 <vTaskSwitchContext>
    prvTaskExitError();
 800503e:	f7ff ff23 	bl	8004e88 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	e000ed00 	.word	0xe000ed00
 8005050:	410fc271 	.word	0x410fc271
 8005054:	410fc270 	.word	0x410fc270
 8005058:	e000e400 	.word	0xe000e400
 800505c:	20000178 	.word	0x20000178
 8005060:	2000017c 	.word	0x2000017c
 8005064:	e000ed20 	.word	0xe000ed20
 8005068:	20000010 	.word	0x20000010
 800506c:	e000ef34 	.word	0xe000ef34

08005070 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8005070:	b480      	push	{r7}
 8005072:	b087      	sub	sp, #28
 8005074:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005076:	4b35      	ldr	r3, [pc, #212]	; (800514c <vInitPrioGroupValue+0xdc>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4a35      	ldr	r2, [pc, #212]	; (8005150 <vInitPrioGroupValue+0xe0>)
 800507c:	4293      	cmp	r3, r2
 800507e:	d109      	bne.n	8005094 <vInitPrioGroupValue+0x24>
 8005080:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005084:	f383 8811 	msr	BASEPRI, r3
 8005088:	f3bf 8f6f 	isb	sy
 800508c:	f3bf 8f4f 	dsb	sy
 8005090:	613b      	str	r3, [r7, #16]
 8005092:	e7fe      	b.n	8005092 <vInitPrioGroupValue+0x22>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005094:	4b2d      	ldr	r3, [pc, #180]	; (800514c <vInitPrioGroupValue+0xdc>)
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	4a2e      	ldr	r2, [pc, #184]	; (8005154 <vInitPrioGroupValue+0xe4>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d109      	bne.n	80050b2 <vInitPrioGroupValue+0x42>
 800509e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a2:	f383 8811 	msr	BASEPRI, r3
 80050a6:	f3bf 8f6f 	isb	sy
 80050aa:	f3bf 8f4f 	dsb	sy
 80050ae:	60fb      	str	r3, [r7, #12]
 80050b0:	e7fe      	b.n	80050b0 <vInitPrioGroupValue+0x40>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050b2:	4b29      	ldr	r3, [pc, #164]	; (8005158 <vInitPrioGroupValue+0xe8>)
 80050b4:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	22ff      	movs	r2, #255	; 0xff
 80050c2:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	781b      	ldrb	r3, [r3, #0]
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050cc:	78fb      	ldrb	r3, [r7, #3]
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	4b21      	ldr	r3, [pc, #132]	; (800515c <vInitPrioGroupValue+0xec>)
 80050d8:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050da:	4b21      	ldr	r3, [pc, #132]	; (8005160 <vInitPrioGroupValue+0xf0>)
 80050dc:	2207      	movs	r2, #7
 80050de:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050e0:	e009      	b.n	80050f6 <vInitPrioGroupValue+0x86>
            {
                ulMaxPRIGROUPValue--;
 80050e2:	4b1f      	ldr	r3, [pc, #124]	; (8005160 <vInitPrioGroupValue+0xf0>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	3b01      	subs	r3, #1
 80050e8:	4a1d      	ldr	r2, [pc, #116]	; (8005160 <vInitPrioGroupValue+0xf0>)
 80050ea:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	b2db      	uxtb	r3, r3
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80050f6:	78fb      	ldrb	r3, [r7, #3]
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050fe:	2b80      	cmp	r3, #128	; 0x80
 8005100:	d0ef      	beq.n	80050e2 <vInitPrioGroupValue+0x72>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005102:	4b17      	ldr	r3, [pc, #92]	; (8005160 <vInitPrioGroupValue+0xf0>)
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f1c3 0307 	rsb	r3, r3, #7
 800510a:	2b04      	cmp	r3, #4
 800510c:	d009      	beq.n	8005122 <vInitPrioGroupValue+0xb2>
 800510e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005112:	f383 8811 	msr	BASEPRI, r3
 8005116:	f3bf 8f6f 	isb	sy
 800511a:	f3bf 8f4f 	dsb	sy
 800511e:	60bb      	str	r3, [r7, #8]
 8005120:	e7fe      	b.n	8005120 <vInitPrioGroupValue+0xb0>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005122:	4b0f      	ldr	r3, [pc, #60]	; (8005160 <vInitPrioGroupValue+0xf0>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	021b      	lsls	r3, r3, #8
 8005128:	4a0d      	ldr	r2, [pc, #52]	; (8005160 <vInitPrioGroupValue+0xf0>)
 800512a:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800512c:	4b0c      	ldr	r3, [pc, #48]	; (8005160 <vInitPrioGroupValue+0xf0>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005134:	4a0a      	ldr	r2, [pc, #40]	; (8005160 <vInitPrioGroupValue+0xf0>)
 8005136:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	b2da      	uxtb	r2, r3
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8005140:	bf00      	nop
 8005142:	371c      	adds	r7, #28
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr
 800514c:	e000ed00 	.word	0xe000ed00
 8005150:	410fc271 	.word	0x410fc271
 8005154:	410fc270 	.word	0x410fc270
 8005158:	e000e400 	.word	0xe000e400
 800515c:	20000178 	.word	0x20000178
 8005160:	2000017c 	.word	0x2000017c

08005164 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516e:	f383 8811 	msr	BASEPRI, r3
 8005172:	f3bf 8f6f 	isb	sy
 8005176:	f3bf 8f4f 	dsb	sy
 800517a:	607b      	str	r3, [r7, #4]
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800517c:	4b0e      	ldr	r3, [pc, #56]	; (80051b8 <vPortEnterCritical+0x54>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	3301      	adds	r3, #1
 8005182:	4a0d      	ldr	r2, [pc, #52]	; (80051b8 <vPortEnterCritical+0x54>)
 8005184:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8005186:	4b0c      	ldr	r3, [pc, #48]	; (80051b8 <vPortEnterCritical+0x54>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d10e      	bne.n	80051ac <vPortEnterCritical+0x48>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800518e:	4b0b      	ldr	r3, [pc, #44]	; (80051bc <vPortEnterCritical+0x58>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	b2db      	uxtb	r3, r3
 8005194:	2b00      	cmp	r3, #0
 8005196:	d009      	beq.n	80051ac <vPortEnterCritical+0x48>
 8005198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800519c:	f383 8811 	msr	BASEPRI, r3
 80051a0:	f3bf 8f6f 	isb	sy
 80051a4:	f3bf 8f4f 	dsb	sy
 80051a8:	603b      	str	r3, [r7, #0]
 80051aa:	e7fe      	b.n	80051aa <vPortEnterCritical+0x46>
    }
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr
 80051b8:	20000010 	.word	0x20000010
 80051bc:	e000ed04 	.word	0xe000ed04

080051c0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80051c0:	b480      	push	{r7}
 80051c2:	b083      	sub	sp, #12
 80051c4:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80051c6:	4b11      	ldr	r3, [pc, #68]	; (800520c <vPortExitCritical+0x4c>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d109      	bne.n	80051e2 <vPortExitCritical+0x22>
 80051ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051d2:	f383 8811 	msr	BASEPRI, r3
 80051d6:	f3bf 8f6f 	isb	sy
 80051da:	f3bf 8f4f 	dsb	sy
 80051de:	607b      	str	r3, [r7, #4]
 80051e0:	e7fe      	b.n	80051e0 <vPortExitCritical+0x20>
    uxCriticalNesting--;
 80051e2:	4b0a      	ldr	r3, [pc, #40]	; (800520c <vPortExitCritical+0x4c>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	3b01      	subs	r3, #1
 80051e8:	4a08      	ldr	r2, [pc, #32]	; (800520c <vPortExitCritical+0x4c>)
 80051ea:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80051ec:	4b07      	ldr	r3, [pc, #28]	; (800520c <vPortExitCritical+0x4c>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d104      	bne.n	80051fe <vPortExitCritical+0x3e>
 80051f4:	2300      	movs	r3, #0
 80051f6:	603b      	str	r3, [r7, #0]
        __asm volatile
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	f383 8811 	msr	BASEPRI, r3
    {
        portENABLE_INTERRUPTS();
    }
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	20000010 	.word	0x20000010

08005210 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005210:	f3ef 8009 	mrs	r0, PSP
 8005214:	f3bf 8f6f 	isb	sy
 8005218:	4b15      	ldr	r3, [pc, #84]	; (8005270 <pxCurrentTCBConst>)
 800521a:	681a      	ldr	r2, [r3, #0]
 800521c:	f01e 0f10 	tst.w	lr, #16
 8005220:	bf08      	it	eq
 8005222:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005226:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522a:	6010      	str	r0, [r2, #0]
 800522c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005230:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005234:	f380 8811 	msr	BASEPRI, r0
 8005238:	f3bf 8f4f 	dsb	sy
 800523c:	f3bf 8f6f 	isb	sy
 8005240:	f7fe ff1a 	bl	8004078 <vTaskSwitchContext>
 8005244:	f04f 0000 	mov.w	r0, #0
 8005248:	f380 8811 	msr	BASEPRI, r0
 800524c:	bc09      	pop	{r0, r3}
 800524e:	6819      	ldr	r1, [r3, #0]
 8005250:	6808      	ldr	r0, [r1, #0]
 8005252:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005256:	f01e 0f10 	tst.w	lr, #16
 800525a:	bf08      	it	eq
 800525c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005260:	f380 8809 	msr	PSP, r0
 8005264:	f3bf 8f6f 	isb	sy
 8005268:	4770      	bx	lr
 800526a:	bf00      	nop
 800526c:	f3af 8000 	nop.w

08005270 <pxCurrentTCBConst>:
 8005270:	20000038 	.word	0x20000038
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8005274:	bf00      	nop
 8005276:	bf00      	nop

08005278 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005278:	b580      	push	{r7, lr}
 800527a:	b082      	sub	sp, #8
 800527c:	af00      	add	r7, sp, #0
        __asm volatile
 800527e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005282:	f383 8811 	msr	BASEPRI, r3
 8005286:	f3bf 8f6f 	isb	sy
 800528a:	f3bf 8f4f 	dsb	sy
 800528e:	607b      	str	r3, [r7, #4]
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8005290:	f001 fc56 	bl	8006b40 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005294:	f7fe fe34 	bl	8003f00 <xTaskIncrementTick>
 8005298:	4603      	mov	r3, r0
 800529a:	2b00      	cmp	r3, #0
 800529c:	d006      	beq.n	80052ac <SysTick_Handler+0x34>
        {
			traceISR_EXIT_TO_SCHEDULER();
 800529e:	f001 fcad 	bl	8006bfc <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80052a2:	4b08      	ldr	r3, [pc, #32]	; (80052c4 <SysTick_Handler+0x4c>)
 80052a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80052a8:	601a      	str	r2, [r3, #0]
 80052aa:	e001      	b.n	80052b0 <SysTick_Handler+0x38>
        }
		else
		{
			traceISR_EXIT();
 80052ac:	f001 fc8a 	bl	8006bc4 <SEGGER_SYSVIEW_RecordExitISR>
 80052b0:	2300      	movs	r3, #0
 80052b2:	603b      	str	r3, [r7, #0]
        __asm volatile
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	f383 8811 	msr	BASEPRI, r3
		}
    }
    portENABLE_INTERRUPTS();
}
 80052ba:	bf00      	nop
 80052bc:	3708      	adds	r7, #8
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	e000ed04 	.word	0xe000ed04

080052c8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80052cc:	4b0b      	ldr	r3, [pc, #44]	; (80052fc <vPortSetupTimerInterrupt+0x34>)
 80052ce:	2200      	movs	r2, #0
 80052d0:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80052d2:	4b0b      	ldr	r3, [pc, #44]	; (8005300 <vPortSetupTimerInterrupt+0x38>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80052d8:	4b0a      	ldr	r3, [pc, #40]	; (8005304 <vPortSetupTimerInterrupt+0x3c>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a0a      	ldr	r2, [pc, #40]	; (8005308 <vPortSetupTimerInterrupt+0x40>)
 80052de:	fba2 2303 	umull	r2, r3, r2, r3
 80052e2:	099b      	lsrs	r3, r3, #6
 80052e4:	4a09      	ldr	r2, [pc, #36]	; (800530c <vPortSetupTimerInterrupt+0x44>)
 80052e6:	3b01      	subs	r3, #1
 80052e8:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80052ea:	4b04      	ldr	r3, [pc, #16]	; (80052fc <vPortSetupTimerInterrupt+0x34>)
 80052ec:	2207      	movs	r2, #7
 80052ee:	601a      	str	r2, [r3, #0]
}
 80052f0:	bf00      	nop
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	e000e010 	.word	0xe000e010
 8005300:	e000e018 	.word	0xe000e018
 8005304:	20000008 	.word	0x20000008
 8005308:	10624dd3 	.word	0x10624dd3
 800530c:	e000e014 	.word	0xe000e014

08005310 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005310:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005320 <vPortEnableVFP+0x10>
 8005314:	6801      	ldr	r1, [r0, #0]
 8005316:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800531a:	6001      	str	r1, [r0, #0]
 800531c:	4770      	bx	lr
 800531e:	0000      	.short	0x0000
 8005320:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8005324:	bf00      	nop
 8005326:	bf00      	nop

08005328 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8005328:	b480      	push	{r7}
 800532a:	b085      	sub	sp, #20
 800532c:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800532e:	f3ef 8305 	mrs	r3, IPSR
 8005332:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2b0f      	cmp	r3, #15
 8005338:	d913      	bls.n	8005362 <vPortValidateInterruptPriority+0x3a>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800533a:	4a16      	ldr	r2, [pc, #88]	; (8005394 <vPortValidateInterruptPriority+0x6c>)
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	4413      	add	r3, r2
 8005340:	781b      	ldrb	r3, [r3, #0]
 8005342:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005344:	4b14      	ldr	r3, [pc, #80]	; (8005398 <vPortValidateInterruptPriority+0x70>)
 8005346:	781b      	ldrb	r3, [r3, #0]
 8005348:	7afa      	ldrb	r2, [r7, #11]
 800534a:	429a      	cmp	r2, r3
 800534c:	d209      	bcs.n	8005362 <vPortValidateInterruptPriority+0x3a>
        __asm volatile
 800534e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005352:	f383 8811 	msr	BASEPRI, r3
 8005356:	f3bf 8f6f 	isb	sy
 800535a:	f3bf 8f4f 	dsb	sy
 800535e:	607b      	str	r3, [r7, #4]
 8005360:	e7fe      	b.n	8005360 <vPortValidateInterruptPriority+0x38>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005362:	4b0e      	ldr	r3, [pc, #56]	; (800539c <vPortValidateInterruptPriority+0x74>)
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800536a:	4b0d      	ldr	r3, [pc, #52]	; (80053a0 <vPortValidateInterruptPriority+0x78>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	429a      	cmp	r2, r3
 8005370:	d909      	bls.n	8005386 <vPortValidateInterruptPriority+0x5e>
 8005372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005376:	f383 8811 	msr	BASEPRI, r3
 800537a:	f3bf 8f6f 	isb	sy
 800537e:	f3bf 8f4f 	dsb	sy
 8005382:	603b      	str	r3, [r7, #0]
 8005384:	e7fe      	b.n	8005384 <vPortValidateInterruptPriority+0x5c>
    }
 8005386:	bf00      	nop
 8005388:	3714      	adds	r7, #20
 800538a:	46bd      	mov	sp, r7
 800538c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005390:	4770      	bx	lr
 8005392:	bf00      	nop
 8005394:	e000e3f0 	.word	0xe000e3f0
 8005398:	20000178 	.word	0x20000178
 800539c:	e000ed0c 	.word	0xe000ed0c
 80053a0:	2000017c 	.word	0x2000017c

080053a4 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b08a      	sub	sp, #40	; 0x28
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80053ac:	2300      	movs	r3, #0
 80053ae:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80053b0:	f7fe fcd6 	bl	8003d60 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80053b4:	4b63      	ldr	r3, [pc, #396]	; (8005544 <pvPortMalloc+0x1a0>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d101      	bne.n	80053c0 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 80053bc:	f000 f92e 	bl	800561c <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80053c0:	4b61      	ldr	r3, [pc, #388]	; (8005548 <pvPortMalloc+0x1a4>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	4013      	ands	r3, r2
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	f040 80a5 	bne.w	8005518 <pvPortMalloc+0x174>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d02c      	beq.n	800542e <pvPortMalloc+0x8a>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 80053d4:	2208      	movs	r2, #8
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	429a      	cmp	r2, r3
 80053de:	d226      	bcs.n	800542e <pvPortMalloc+0x8a>
            {
                xWantedSize += xHeapStructSize;
 80053e0:	2208      	movs	r2, #8
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	4413      	add	r3, r2
 80053e6:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f003 0307 	and.w	r3, r3, #7
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d020      	beq.n	8005434 <pvPortMalloc+0x90>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	f023 0307 	bic.w	r3, r3, #7
 80053f8:	3308      	adds	r3, #8
 80053fa:	687a      	ldr	r2, [r7, #4]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	d213      	bcs.n	8005428 <pvPortMalloc+0x84>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	f023 0307 	bic.w	r3, r3, #7
 8005406:	3308      	adds	r3, #8
 8005408:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	f003 0307 	and.w	r3, r3, #7
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00f      	beq.n	8005434 <pvPortMalloc+0x90>
 8005414:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	617b      	str	r3, [r7, #20]
 8005426:	e7fe      	b.n	8005426 <pvPortMalloc+0x82>
                    }
                    else
                    {
                        xWantedSize = 0;
 8005428:	2300      	movs	r3, #0
 800542a:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800542c:	e002      	b.n	8005434 <pvPortMalloc+0x90>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 800542e:	2300      	movs	r3, #0
 8005430:	607b      	str	r3, [r7, #4]
 8005432:	e000      	b.n	8005436 <pvPortMalloc+0x92>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005434:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d06d      	beq.n	8005518 <pvPortMalloc+0x174>
 800543c:	4b43      	ldr	r3, [pc, #268]	; (800554c <pvPortMalloc+0x1a8>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	687a      	ldr	r2, [r7, #4]
 8005442:	429a      	cmp	r2, r3
 8005444:	d868      	bhi.n	8005518 <pvPortMalloc+0x174>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8005446:	4b42      	ldr	r3, [pc, #264]	; (8005550 <pvPortMalloc+0x1ac>)
 8005448:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800544a:	4b41      	ldr	r3, [pc, #260]	; (8005550 <pvPortMalloc+0x1ac>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005450:	e004      	b.n	800545c <pvPortMalloc+0xb8>
                {
                    pxPreviousBlock = pxBlock;
 8005452:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005454:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8005456:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800545c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	687a      	ldr	r2, [r7, #4]
 8005462:	429a      	cmp	r2, r3
 8005464:	d903      	bls.n	800546e <pvPortMalloc+0xca>
 8005466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f1      	bne.n	8005452 <pvPortMalloc+0xae>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800546e:	4b35      	ldr	r3, [pc, #212]	; (8005544 <pvPortMalloc+0x1a0>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005474:	429a      	cmp	r2, r3
 8005476:	d04f      	beq.n	8005518 <pvPortMalloc+0x174>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005478:	6a3b      	ldr	r3, [r7, #32]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2208      	movs	r2, #8
 800547e:	4413      	add	r3, r2
 8005480:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005484:	681a      	ldr	r2, [r3, #0]
 8005486:	6a3b      	ldr	r3, [r7, #32]
 8005488:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800548a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	1ad2      	subs	r2, r2, r3
 8005492:	2308      	movs	r3, #8
 8005494:	005b      	lsls	r3, r3, #1
 8005496:	429a      	cmp	r2, r3
 8005498:	d91e      	bls.n	80054d8 <pvPortMalloc+0x134>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800549a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4413      	add	r3, r2
 80054a0:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80054a2:	69bb      	ldr	r3, [r7, #24]
 80054a4:	f003 0307 	and.w	r3, r3, #7
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d009      	beq.n	80054c0 <pvPortMalloc+0x11c>
 80054ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b0:	f383 8811 	msr	BASEPRI, r3
 80054b4:	f3bf 8f6f 	isb	sy
 80054b8:	f3bf 8f4f 	dsb	sy
 80054bc:	613b      	str	r3, [r7, #16]
 80054be:	e7fe      	b.n	80054be <pvPortMalloc+0x11a>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80054c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c2:	685a      	ldr	r2, [r3, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	1ad2      	subs	r2, r2, r3
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80054cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ce:	687a      	ldr	r2, [r7, #4]
 80054d0:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054d2:	69b8      	ldr	r0, [r7, #24]
 80054d4:	f000 f904 	bl	80056e0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054d8:	4b1c      	ldr	r3, [pc, #112]	; (800554c <pvPortMalloc+0x1a8>)
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054de:	685b      	ldr	r3, [r3, #4]
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	4a1a      	ldr	r2, [pc, #104]	; (800554c <pvPortMalloc+0x1a8>)
 80054e4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80054e6:	4b19      	ldr	r3, [pc, #100]	; (800554c <pvPortMalloc+0x1a8>)
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	4b1a      	ldr	r3, [pc, #104]	; (8005554 <pvPortMalloc+0x1b0>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d203      	bcs.n	80054fa <pvPortMalloc+0x156>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80054f2:	4b16      	ldr	r3, [pc, #88]	; (800554c <pvPortMalloc+0x1a8>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	4a17      	ldr	r2, [pc, #92]	; (8005554 <pvPortMalloc+0x1b0>)
 80054f8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80054fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fc:	685a      	ldr	r2, [r3, #4]
 80054fe:	4b12      	ldr	r3, [pc, #72]	; (8005548 <pvPortMalloc+0x1a4>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	431a      	orrs	r2, r3
 8005504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005506:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800550e:	4b12      	ldr	r3, [pc, #72]	; (8005558 <pvPortMalloc+0x1b4>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3301      	adds	r3, #1
 8005514:	4a10      	ldr	r2, [pc, #64]	; (8005558 <pvPortMalloc+0x1b4>)
 8005516:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005518:	f7fe fc30 	bl	8003d7c <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800551c:	69fb      	ldr	r3, [r7, #28]
 800551e:	f003 0307 	and.w	r3, r3, #7
 8005522:	2b00      	cmp	r3, #0
 8005524:	d009      	beq.n	800553a <pvPortMalloc+0x196>
 8005526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552a:	f383 8811 	msr	BASEPRI, r3
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	60fb      	str	r3, [r7, #12]
 8005538:	e7fe      	b.n	8005538 <pvPortMalloc+0x194>
    return pvReturn;
 800553a:	69fb      	ldr	r3, [r7, #28]
}
 800553c:	4618      	mov	r0, r3
 800553e:	3728      	adds	r7, #40	; 0x28
 8005540:	46bd      	mov	sp, r7
 8005542:	bd80      	pop	{r7, pc}
 8005544:	20019188 	.word	0x20019188
 8005548:	2001919c 	.word	0x2001919c
 800554c:	2001918c 	.word	0x2001918c
 8005550:	20019180 	.word	0x20019180
 8005554:	20019190 	.word	0x20019190
 8005558:	20019194 	.word	0x20019194

0800555c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b086      	sub	sp, #24
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d04b      	beq.n	8005606 <vPortFree+0xaa>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800556e:	2308      	movs	r3, #8
 8005570:	425b      	negs	r3, r3
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	4413      	add	r3, r2
 8005576:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	685a      	ldr	r2, [r3, #4]
 8005580:	4b23      	ldr	r3, [pc, #140]	; (8005610 <vPortFree+0xb4>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4013      	ands	r3, r2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d109      	bne.n	800559e <vPortFree+0x42>
 800558a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800558e:	f383 8811 	msr	BASEPRI, r3
 8005592:	f3bf 8f6f 	isb	sy
 8005596:	f3bf 8f4f 	dsb	sy
 800559a:	60fb      	str	r3, [r7, #12]
 800559c:	e7fe      	b.n	800559c <vPortFree+0x40>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d009      	beq.n	80055ba <vPortFree+0x5e>
 80055a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055aa:	f383 8811 	msr	BASEPRI, r3
 80055ae:	f3bf 8f6f 	isb	sy
 80055b2:	f3bf 8f4f 	dsb	sy
 80055b6:	60bb      	str	r3, [r7, #8]
 80055b8:	e7fe      	b.n	80055b8 <vPortFree+0x5c>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	685a      	ldr	r2, [r3, #4]
 80055be:	4b14      	ldr	r3, [pc, #80]	; (8005610 <vPortFree+0xb4>)
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4013      	ands	r3, r2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d01e      	beq.n	8005606 <vPortFree+0xaa>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80055c8:	693b      	ldr	r3, [r7, #16]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d11a      	bne.n	8005606 <vPortFree+0xaa>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	685a      	ldr	r2, [r3, #4]
 80055d4:	4b0e      	ldr	r3, [pc, #56]	; (8005610 <vPortFree+0xb4>)
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	43db      	mvns	r3, r3
 80055da:	401a      	ands	r2, r3
 80055dc:	693b      	ldr	r3, [r7, #16]
 80055de:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 80055e0:	f7fe fbbe 	bl	8003d60 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	685a      	ldr	r2, [r3, #4]
 80055e8:	4b0a      	ldr	r3, [pc, #40]	; (8005614 <vPortFree+0xb8>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4413      	add	r3, r2
 80055ee:	4a09      	ldr	r2, [pc, #36]	; (8005614 <vPortFree+0xb8>)
 80055f0:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055f2:	6938      	ldr	r0, [r7, #16]
 80055f4:	f000 f874 	bl	80056e0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80055f8:	4b07      	ldr	r3, [pc, #28]	; (8005618 <vPortFree+0xbc>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	3301      	adds	r3, #1
 80055fe:	4a06      	ldr	r2, [pc, #24]	; (8005618 <vPortFree+0xbc>)
 8005600:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8005602:	f7fe fbbb 	bl	8003d7c <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8005606:	bf00      	nop
 8005608:	3718      	adds	r7, #24
 800560a:	46bd      	mov	sp, r7
 800560c:	bd80      	pop	{r7, pc}
 800560e:	bf00      	nop
 8005610:	2001919c 	.word	0x2001919c
 8005614:	2001918c 	.word	0x2001918c
 8005618:	20019198 	.word	0x20019198

0800561c <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800561c:	b480      	push	{r7}
 800561e:	b085      	sub	sp, #20
 8005620:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005622:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 8005626:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 8005628:	4b27      	ldr	r3, [pc, #156]	; (80056c8 <prvHeapInit+0xac>)
 800562a:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	f003 0307 	and.w	r3, r3, #7
 8005632:	2b00      	cmp	r3, #0
 8005634:	d00c      	beq.n	8005650 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	3307      	adds	r3, #7
 800563a:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0307 	bic.w	r3, r3, #7
 8005642:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005644:	68ba      	ldr	r2, [r7, #8]
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	1ad3      	subs	r3, r2, r3
 800564a:	4a1f      	ldr	r2, [pc, #124]	; (80056c8 <prvHeapInit+0xac>)
 800564c:	4413      	add	r3, r2
 800564e:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005654:	4a1d      	ldr	r2, [pc, #116]	; (80056cc <prvHeapInit+0xb0>)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800565a:	4b1c      	ldr	r3, [pc, #112]	; (80056cc <prvHeapInit+0xb0>)
 800565c:	2200      	movs	r2, #0
 800565e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68ba      	ldr	r2, [r7, #8]
 8005664:	4413      	add	r3, r2
 8005666:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8005668:	2208      	movs	r2, #8
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	1a9b      	subs	r3, r3, r2
 800566e:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f023 0307 	bic.w	r3, r3, #7
 8005676:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	4a15      	ldr	r2, [pc, #84]	; (80056d0 <prvHeapInit+0xb4>)
 800567c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800567e:	4b14      	ldr	r3, [pc, #80]	; (80056d0 <prvHeapInit+0xb4>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2200      	movs	r2, #0
 8005684:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8005686:	4b12      	ldr	r3, [pc, #72]	; (80056d0 <prvHeapInit+0xb4>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2200      	movs	r2, #0
 800568c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	68fa      	ldr	r2, [r7, #12]
 8005696:	1ad2      	subs	r2, r2, r3
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800569c:	4b0c      	ldr	r3, [pc, #48]	; (80056d0 <prvHeapInit+0xb4>)
 800569e:	681a      	ldr	r2, [r3, #0]
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	4a0a      	ldr	r2, [pc, #40]	; (80056d4 <prvHeapInit+0xb8>)
 80056aa:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	4a09      	ldr	r2, [pc, #36]	; (80056d8 <prvHeapInit+0xbc>)
 80056b2:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80056b4:	4b09      	ldr	r3, [pc, #36]	; (80056dc <prvHeapInit+0xc0>)
 80056b6:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80056ba:	601a      	str	r2, [r3, #0]
}
 80056bc:	bf00      	nop
 80056be:	3714      	adds	r7, #20
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr
 80056c8:	20000180 	.word	0x20000180
 80056cc:	20019180 	.word	0x20019180
 80056d0:	20019188 	.word	0x20019188
 80056d4:	20019190 	.word	0x20019190
 80056d8:	2001918c 	.word	0x2001918c
 80056dc:	2001919c 	.word	0x2001919c

080056e0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 80056e0:	b480      	push	{r7}
 80056e2:	b085      	sub	sp, #20
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056e8:	4b28      	ldr	r3, [pc, #160]	; (800578c <prvInsertBlockIntoFreeList+0xac>)
 80056ea:	60fb      	str	r3, [r7, #12]
 80056ec:	e002      	b.n	80056f4 <prvInsertBlockIntoFreeList+0x14>
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	60fb      	str	r3, [r7, #12]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	429a      	cmp	r2, r3
 80056fc:	d8f7      	bhi.n	80056ee <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	685b      	ldr	r3, [r3, #4]
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	4413      	add	r3, r2
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	429a      	cmp	r2, r3
 800570e:	d108      	bne.n	8005722 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	685a      	ldr	r2, [r3, #4]
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	441a      	add	r2, r3
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	68ba      	ldr	r2, [r7, #8]
 800572c:	441a      	add	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	429a      	cmp	r2, r3
 8005734:	d118      	bne.n	8005768 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	4b15      	ldr	r3, [pc, #84]	; (8005790 <prvInsertBlockIntoFreeList+0xb0>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	429a      	cmp	r2, r3
 8005740:	d00d      	beq.n	800575e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	685a      	ldr	r2, [r3, #4]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	441a      	add	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	601a      	str	r2, [r3, #0]
 800575c:	e008      	b.n	8005770 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800575e:	4b0c      	ldr	r3, [pc, #48]	; (8005790 <prvInsertBlockIntoFreeList+0xb0>)
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	601a      	str	r2, [r3, #0]
 8005766:	e003      	b.n	8005770 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	681a      	ldr	r2, [r3, #0]
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	429a      	cmp	r2, r3
 8005776:	d002      	beq.n	800577e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800577e:	bf00      	nop
 8005780:	3714      	adds	r7, #20
 8005782:	46bd      	mov	sp, r7
 8005784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	20019180 	.word	0x20019180
 8005790:	20019188 	.word	0x20019188

08005794 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8005794:	b580      	push	{r7, lr}
 8005796:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 8005798:	4803      	ldr	r0, [pc, #12]	; (80057a8 <_cbSendSystemDesc+0x14>)
 800579a:	f001 f97d 	bl	8006a98 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 800579e:	4803      	ldr	r0, [pc, #12]	; (80057ac <_cbSendSystemDesc+0x18>)
 80057a0:	f001 f97a 	bl	8006a98 <SEGGER_SYSVIEW_SendSysDesc>
}
 80057a4:	bf00      	nop
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	08007298 	.word	0x08007298
 80057ac:	080072dc 	.word	0x080072dc

080057b0 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 80057b0:	b580      	push	{r7, lr}
 80057b2:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 80057b4:	4b06      	ldr	r3, [pc, #24]	; (80057d0 <SEGGER_SYSVIEW_Conf+0x20>)
 80057b6:	6818      	ldr	r0, [r3, #0]
 80057b8:	4b05      	ldr	r3, [pc, #20]	; (80057d0 <SEGGER_SYSVIEW_Conf+0x20>)
 80057ba:	6819      	ldr	r1, [r3, #0]
 80057bc:	4b05      	ldr	r3, [pc, #20]	; (80057d4 <SEGGER_SYSVIEW_Conf+0x24>)
 80057be:	4a06      	ldr	r2, [pc, #24]	; (80057d8 <SEGGER_SYSVIEW_Conf+0x28>)
 80057c0:	f000 fce8 	bl	8006194 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 80057c4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80057c8:	f000 fd28 	bl	800621c <SEGGER_SYSVIEW_SetRAMBase>
}
 80057cc:	bf00      	nop
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	20000008 	.word	0x20000008
 80057d4:	08005795 	.word	0x08005795
 80057d8:	0800737c 	.word	0x0800737c

080057dc <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 80057dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057de:	b085      	sub	sp, #20
 80057e0:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 80057e2:	2300      	movs	r3, #0
 80057e4:	607b      	str	r3, [r7, #4]
 80057e6:	e034      	b.n	8005852 <_cbSendTaskList+0x76>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 80057e8:	491e      	ldr	r1, [pc, #120]	; (8005864 <_cbSendTaskList+0x88>)
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	4613      	mov	r3, r2
 80057ee:	009b      	lsls	r3, r3, #2
 80057f0:	4413      	add	r3, r2
 80057f2:	009b      	lsls	r3, r3, #2
 80057f4:	440b      	add	r3, r1
 80057f6:	6818      	ldr	r0, [r3, #0]
 80057f8:	491a      	ldr	r1, [pc, #104]	; (8005864 <_cbSendTaskList+0x88>)
 80057fa:	687a      	ldr	r2, [r7, #4]
 80057fc:	4613      	mov	r3, r2
 80057fe:	009b      	lsls	r3, r3, #2
 8005800:	4413      	add	r3, r2
 8005802:	009b      	lsls	r3, r3, #2
 8005804:	440b      	add	r3, r1
 8005806:	3304      	adds	r3, #4
 8005808:	681c      	ldr	r4, [r3, #0]
 800580a:	4916      	ldr	r1, [pc, #88]	; (8005864 <_cbSendTaskList+0x88>)
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	4613      	mov	r3, r2
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	4413      	add	r3, r2
 8005814:	009b      	lsls	r3, r3, #2
 8005816:	440b      	add	r3, r1
 8005818:	3308      	adds	r3, #8
 800581a:	681d      	ldr	r5, [r3, #0]
 800581c:	4911      	ldr	r1, [pc, #68]	; (8005864 <_cbSendTaskList+0x88>)
 800581e:	687a      	ldr	r2, [r7, #4]
 8005820:	4613      	mov	r3, r2
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	4413      	add	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	440b      	add	r3, r1
 800582a:	330c      	adds	r3, #12
 800582c:	681e      	ldr	r6, [r3, #0]
 800582e:	490d      	ldr	r1, [pc, #52]	; (8005864 <_cbSendTaskList+0x88>)
 8005830:	687a      	ldr	r2, [r7, #4]
 8005832:	4613      	mov	r3, r2
 8005834:	009b      	lsls	r3, r3, #2
 8005836:	4413      	add	r3, r2
 8005838:	009b      	lsls	r3, r3, #2
 800583a:	440b      	add	r3, r1
 800583c:	3310      	adds	r3, #16
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	9300      	str	r3, [sp, #0]
 8005842:	4633      	mov	r3, r6
 8005844:	462a      	mov	r2, r5
 8005846:	4621      	mov	r1, r4
 8005848:	f000 f8b4 	bl	80059b4 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3301      	adds	r3, #1
 8005850:	607b      	str	r3, [r7, #4]
 8005852:	4b05      	ldr	r3, [pc, #20]	; (8005868 <_cbSendTaskList+0x8c>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	687a      	ldr	r2, [r7, #4]
 8005858:	429a      	cmp	r2, r3
 800585a:	d3c5      	bcc.n	80057e8 <_cbSendTaskList+0xc>
  }
}
 800585c:	bf00      	nop
 800585e:	370c      	adds	r7, #12
 8005860:	46bd      	mov	sp, r7
 8005862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005864:	200191a0 	.word	0x200191a0
 8005868:	20019240 	.word	0x20019240

0800586c <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800586c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8005872:	f7fe fb33 	bl	8003edc <xTaskGetTickCountFromISR>
 8005876:	4603      	mov	r3, r0
 8005878:	f04f 0400 	mov.w	r4, #0
 800587c:	e9c7 3400 	strd	r3, r4, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8005880:	e9d7 5600 	ldrd	r5, r6, [r7]
 8005884:	462b      	mov	r3, r5
 8005886:	4634      	mov	r4, r6
 8005888:	f04f 0100 	mov.w	r1, #0
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	0162      	lsls	r2, r4, #5
 8005892:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8005896:	0159      	lsls	r1, r3, #5
 8005898:	460b      	mov	r3, r1
 800589a:	4614      	mov	r4, r2
 800589c:	1b5b      	subs	r3, r3, r5
 800589e:	eb64 0406 	sbc.w	r4, r4, r6
 80058a2:	f04f 0100 	mov.w	r1, #0
 80058a6:	f04f 0200 	mov.w	r2, #0
 80058aa:	00a2      	lsls	r2, r4, #2
 80058ac:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 80058b0:	0099      	lsls	r1, r3, #2
 80058b2:	460b      	mov	r3, r1
 80058b4:	4614      	mov	r4, r2
 80058b6:	195b      	adds	r3, r3, r5
 80058b8:	eb44 0406 	adc.w	r4, r4, r6
 80058bc:	f04f 0100 	mov.w	r1, #0
 80058c0:	f04f 0200 	mov.w	r2, #0
 80058c4:	00e2      	lsls	r2, r4, #3
 80058c6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80058ca:	00d9      	lsls	r1, r3, #3
 80058cc:	460b      	mov	r3, r1
 80058ce:	4614      	mov	r4, r2
 80058d0:	e9c7 3400 	strd	r3, r4, [r7]
  return Time;
 80058d4:	e9d7 3400 	ldrd	r3, r4, [r7]
}
 80058d8:	4618      	mov	r0, r3
 80058da:	4621      	mov	r1, r4
 80058dc:	370c      	adds	r7, #12
 80058de:	46bd      	mov	sp, r7
 80058e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080058e4 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b086      	sub	sp, #24
 80058e8:	af02      	add	r7, sp, #8
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80058f2:	2205      	movs	r2, #5
 80058f4:	492b      	ldr	r1, [pc, #172]	; (80059a4 <SYSVIEW_AddTask+0xc0>)
 80058f6:	68b8      	ldr	r0, [r7, #8]
 80058f8:	f001 fc4a 	bl	8007190 <memcmp>
 80058fc:	4603      	mov	r3, r0
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d04b      	beq.n	800599a <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8005902:	4b29      	ldr	r3, [pc, #164]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	2b07      	cmp	r3, #7
 8005908:	d903      	bls.n	8005912 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800590a:	4828      	ldr	r0, [pc, #160]	; (80059ac <SYSVIEW_AddTask+0xc8>)
 800590c:	f001 fbc0 	bl	8007090 <SEGGER_SYSVIEW_Warn>
    return;
 8005910:	e044      	b.n	800599c <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8005912:	4b25      	ldr	r3, [pc, #148]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	4926      	ldr	r1, [pc, #152]	; (80059b0 <SYSVIEW_AddTask+0xcc>)
 8005918:	4613      	mov	r3, r2
 800591a:	009b      	lsls	r3, r3, #2
 800591c:	4413      	add	r3, r2
 800591e:	009b      	lsls	r3, r3, #2
 8005920:	440b      	add	r3, r1
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8005926:	4b20      	ldr	r3, [pc, #128]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	4921      	ldr	r1, [pc, #132]	; (80059b0 <SYSVIEW_AddTask+0xcc>)
 800592c:	4613      	mov	r3, r2
 800592e:	009b      	lsls	r3, r3, #2
 8005930:	4413      	add	r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	440b      	add	r3, r1
 8005936:	3304      	adds	r3, #4
 8005938:	68ba      	ldr	r2, [r7, #8]
 800593a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800593c:	4b1a      	ldr	r3, [pc, #104]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 800593e:	681a      	ldr	r2, [r3, #0]
 8005940:	491b      	ldr	r1, [pc, #108]	; (80059b0 <SYSVIEW_AddTask+0xcc>)
 8005942:	4613      	mov	r3, r2
 8005944:	009b      	lsls	r3, r3, #2
 8005946:	4413      	add	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	440b      	add	r3, r1
 800594c:	3308      	adds	r3, #8
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8005952:	4b15      	ldr	r3, [pc, #84]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	4916      	ldr	r1, [pc, #88]	; (80059b0 <SYSVIEW_AddTask+0xcc>)
 8005958:	4613      	mov	r3, r2
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	4413      	add	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	440b      	add	r3, r1
 8005962:	330c      	adds	r3, #12
 8005964:	683a      	ldr	r2, [r7, #0]
 8005966:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8005968:	4b0f      	ldr	r3, [pc, #60]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	4910      	ldr	r1, [pc, #64]	; (80059b0 <SYSVIEW_AddTask+0xcc>)
 800596e:	4613      	mov	r3, r2
 8005970:	009b      	lsls	r3, r3, #2
 8005972:	4413      	add	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	440b      	add	r3, r1
 8005978:	3310      	adds	r3, #16
 800597a:	69ba      	ldr	r2, [r7, #24]
 800597c:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800597e:	4b0a      	ldr	r3, [pc, #40]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	3301      	adds	r3, #1
 8005984:	4a08      	ldr	r2, [pc, #32]	; (80059a8 <SYSVIEW_AddTask+0xc4>)
 8005986:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8005988:	69bb      	ldr	r3, [r7, #24]
 800598a:	9300      	str	r3, [sp, #0]
 800598c:	683b      	ldr	r3, [r7, #0]
 800598e:	687a      	ldr	r2, [r7, #4]
 8005990:	68b9      	ldr	r1, [r7, #8]
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f000 f80e 	bl	80059b4 <SYSVIEW_SendTaskInfo>
 8005998:	e000      	b.n	800599c <SYSVIEW_AddTask+0xb8>
    return;
 800599a:	bf00      	nop

}
 800599c:	3710      	adds	r7, #16
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	080072ec 	.word	0x080072ec
 80059a8:	20019240 	.word	0x20019240
 80059ac:	080072f4 	.word	0x080072f4
 80059b0:	200191a0 	.word	0x200191a0

080059b4 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b08a      	sub	sp, #40	; 0x28
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	60f8      	str	r0, [r7, #12]
 80059bc:	60b9      	str	r1, [r7, #8]
 80059be:	607a      	str	r2, [r7, #4]
 80059c0:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 80059c2:	f107 0314 	add.w	r3, r7, #20
 80059c6:	2214      	movs	r2, #20
 80059c8:	2100      	movs	r1, #0
 80059ca:	4618      	mov	r0, r3
 80059cc:	f001 fbfa 	bl	80071c4 <memset>
  TaskInfo.TaskID     = TaskID;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 80059e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e2:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 80059e4:	f107 0314 	add.w	r3, r7, #20
 80059e8:	4618      	mov	r0, r3
 80059ea:	f000 ff5d 	bl	80068a8 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80059ee:	bf00      	nop
 80059f0:	3728      	adds	r7, #40	; 0x28
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
	...

080059f8 <_DoInit>:
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	4b24      	ldr	r3, [pc, #144]	; (8005a90 <_DoInit+0x98>)
 8005a00:	607b      	str	r3, [r7, #4]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2203      	movs	r2, #3
 8005a06:	611a      	str	r2, [r3, #16]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2203      	movs	r2, #3
 8005a0c:	615a      	str	r2, [r3, #20]
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a20      	ldr	r2, [pc, #128]	; (8005a94 <_DoInit+0x9c>)
 8005a12:	619a      	str	r2, [r3, #24]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	4a20      	ldr	r2, [pc, #128]	; (8005a98 <_DoInit+0xa0>)
 8005a18:	61da      	str	r2, [r3, #28]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005a20:	621a      	str	r2, [r3, #32]
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2200      	movs	r2, #0
 8005a26:	629a      	str	r2, [r3, #40]	; 0x28
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	625a      	str	r2, [r3, #36]	; 0x24
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	2200      	movs	r2, #0
 8005a32:	62da      	str	r2, [r3, #44]	; 0x2c
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	4a17      	ldr	r2, [pc, #92]	; (8005a94 <_DoInit+0x9c>)
 8005a38:	661a      	str	r2, [r3, #96]	; 0x60
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	4a17      	ldr	r2, [pc, #92]	; (8005a9c <_DoInit+0xa4>)
 8005a3e:	665a      	str	r2, [r3, #100]	; 0x64
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2210      	movs	r2, #16
 8005a44:	669a      	str	r2, [r3, #104]	; 0x68
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	671a      	str	r2, [r3, #112]	; 0x70
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	66da      	str	r2, [r3, #108]	; 0x6c
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	2200      	movs	r2, #0
 8005a56:	675a      	str	r2, [r3, #116]	; 0x74
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	3307      	adds	r3, #7
 8005a5c:	4a10      	ldr	r2, [pc, #64]	; (8005aa0 <_DoInit+0xa8>)
 8005a5e:	6810      	ldr	r0, [r2, #0]
 8005a60:	6018      	str	r0, [r3, #0]
 8005a62:	f3bf 8f5f 	dmb	sy
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	4a0e      	ldr	r2, [pc, #56]	; (8005aa4 <_DoInit+0xac>)
 8005a6a:	6810      	ldr	r0, [r2, #0]
 8005a6c:	6018      	str	r0, [r3, #0]
 8005a6e:	8891      	ldrh	r1, [r2, #4]
 8005a70:	7992      	ldrb	r2, [r2, #6]
 8005a72:	8099      	strh	r1, [r3, #4]
 8005a74:	719a      	strb	r2, [r3, #6]
 8005a76:	f3bf 8f5f 	dmb	sy
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	2220      	movs	r2, #32
 8005a7e:	719a      	strb	r2, [r3, #6]
 8005a80:	f3bf 8f5f 	dmb	sy
 8005a84:	bf00      	nop
 8005a86:	370c      	adds	r7, #12
 8005a88:	46bd      	mov	sp, r7
 8005a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8e:	4770      	bx	lr
 8005a90:	2001a880 	.word	0x2001a880
 8005a94:	08007344 	.word	0x08007344
 8005a98:	20019244 	.word	0x20019244
 8005a9c:	20019644 	.word	0x20019644
 8005aa0:	08007350 	.word	0x08007350
 8005aa4:	08007354 	.word	0x08007354

08005aa8 <SEGGER_RTT_ReadNoLock>:
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b08c      	sub	sp, #48	; 0x30
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	60f8      	str	r0, [r7, #12]
 8005ab0:	60b9      	str	r1, [r7, #8]
 8005ab2:	607a      	str	r2, [r7, #4]
 8005ab4:	4b3e      	ldr	r3, [pc, #248]	; (8005bb0 <SEGGER_RTT_ReadNoLock+0x108>)
 8005ab6:	623b      	str	r3, [r7, #32]
 8005ab8:	6a3b      	ldr	r3, [r7, #32]
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d101      	bne.n	8005ac6 <SEGGER_RTT_ReadNoLock+0x1e>
 8005ac2:	f7ff ff99 	bl	80059f8 <_DoInit>
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	4613      	mov	r3, r2
 8005aca:	005b      	lsls	r3, r3, #1
 8005acc:	4413      	add	r3, r2
 8005ace:	00db      	lsls	r3, r3, #3
 8005ad0:	3360      	adds	r3, #96	; 0x60
 8005ad2:	4a37      	ldr	r2, [pc, #220]	; (8005bb0 <SEGGER_RTT_ReadNoLock+0x108>)
 8005ad4:	4413      	add	r3, r2
 8005ad6:	61fb      	str	r3, [r7, #28]
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	627b      	str	r3, [r7, #36]	; 0x24
 8005adc:	69fb      	ldr	r3, [r7, #28]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ae2:	69fb      	ldr	r3, [r7, #28]
 8005ae4:	68db      	ldr	r3, [r3, #12]
 8005ae6:	61bb      	str	r3, [r7, #24]
 8005ae8:	2300      	movs	r3, #0
 8005aea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005aee:	69bb      	ldr	r3, [r7, #24]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d92b      	bls.n	8005b4c <SEGGER_RTT_ReadNoLock+0xa4>
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	689a      	ldr	r2, [r3, #8]
 8005af8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005afa:	1ad3      	subs	r3, r2, r3
 8005afc:	617b      	str	r3, [r7, #20]
 8005afe:	697a      	ldr	r2, [r7, #20]
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	4293      	cmp	r3, r2
 8005b04:	bf28      	it	cs
 8005b06:	4613      	movcs	r3, r2
 8005b08:	617b      	str	r3, [r7, #20]
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	685a      	ldr	r2, [r3, #4]
 8005b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b10:	4413      	add	r3, r2
 8005b12:	613b      	str	r3, [r7, #16]
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	6939      	ldr	r1, [r7, #16]
 8005b18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b1a:	f001 fb48 	bl	80071ae <memcpy>
 8005b1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	4413      	add	r3, r2
 8005b24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	4413      	add	r3, r2
 8005b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8005b2e:	687a      	ldr	r2, [r7, #4]
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	1ad3      	subs	r3, r2, r3
 8005b34:	607b      	str	r3, [r7, #4]
 8005b36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	4413      	add	r3, r2
 8005b3c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b3e:	69fb      	ldr	r3, [r7, #28]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b44:	429a      	cmp	r2, r3
 8005b46:	d101      	bne.n	8005b4c <SEGGER_RTT_ReadNoLock+0xa4>
 8005b48:	2300      	movs	r3, #0
 8005b4a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b4c:	69ba      	ldr	r2, [r7, #24]
 8005b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b50:	1ad3      	subs	r3, r2, r3
 8005b52:	617b      	str	r3, [r7, #20]
 8005b54:	697a      	ldr	r2, [r7, #20]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	bf28      	it	cs
 8005b5c:	4613      	movcs	r3, r2
 8005b5e:	617b      	str	r3, [r7, #20]
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d019      	beq.n	8005b9a <SEGGER_RTT_ReadNoLock+0xf2>
 8005b66:	69fb      	ldr	r3, [r7, #28]
 8005b68:	685a      	ldr	r2, [r3, #4]
 8005b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b6c:	4413      	add	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]
 8005b70:	697a      	ldr	r2, [r7, #20]
 8005b72:	6939      	ldr	r1, [r7, #16]
 8005b74:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005b76:	f001 fb1a 	bl	80071ae <memcpy>
 8005b7a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	4413      	add	r3, r2
 8005b80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	4413      	add	r3, r2
 8005b88:	627b      	str	r3, [r7, #36]	; 0x24
 8005b8a:	687a      	ldr	r2, [r7, #4]
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	1ad3      	subs	r3, r2, r3
 8005b90:	607b      	str	r3, [r7, #4]
 8005b92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	4413      	add	r3, r2
 8005b98:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <SEGGER_RTT_ReadNoLock+0xfe>
 8005ba0:	69fb      	ldr	r3, [r7, #28]
 8005ba2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ba4:	611a      	str	r2, [r3, #16]
 8005ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ba8:	4618      	mov	r0, r3
 8005baa:	3730      	adds	r7, #48	; 0x30
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	2001a880 	.word	0x2001a880

08005bb4 <SEGGER_RTT_AllocUpBuffer>:
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	60f8      	str	r0, [r7, #12]
 8005bbc:	60b9      	str	r1, [r7, #8]
 8005bbe:	607a      	str	r2, [r7, #4]
 8005bc0:	603b      	str	r3, [r7, #0]
 8005bc2:	4b3d      	ldr	r3, [pc, #244]	; (8005cb8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005bc4:	61bb      	str	r3, [r7, #24]
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	b2db      	uxtb	r3, r3
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d101      	bne.n	8005bd4 <SEGGER_RTT_AllocUpBuffer+0x20>
 8005bd0:	f7ff ff12 	bl	80059f8 <_DoInit>
 8005bd4:	f3ef 8311 	mrs	r3, BASEPRI
 8005bd8:	f04f 0120 	mov.w	r1, #32
 8005bdc:	f381 8811 	msr	BASEPRI, r1
 8005be0:	617b      	str	r3, [r7, #20]
 8005be2:	4b35      	ldr	r3, [pc, #212]	; (8005cb8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8005be4:	613b      	str	r3, [r7, #16]
 8005be6:	2300      	movs	r3, #0
 8005be8:	61fb      	str	r3, [r7, #28]
 8005bea:	6939      	ldr	r1, [r7, #16]
 8005bec:	69fb      	ldr	r3, [r7, #28]
 8005bee:	1c5a      	adds	r2, r3, #1
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	4413      	add	r3, r2
 8005bf6:	00db      	lsls	r3, r3, #3
 8005bf8:	440b      	add	r3, r1
 8005bfa:	3304      	adds	r3, #4
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d008      	beq.n	8005c14 <SEGGER_RTT_AllocUpBuffer+0x60>
 8005c02:	69fb      	ldr	r3, [r7, #28]
 8005c04:	3301      	adds	r3, #1
 8005c06:	61fb      	str	r3, [r7, #28]
 8005c08:	693b      	ldr	r3, [r7, #16]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	69fa      	ldr	r2, [r7, #28]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	dbeb      	blt.n	8005bea <SEGGER_RTT_AllocUpBuffer+0x36>
 8005c12:	e000      	b.n	8005c16 <SEGGER_RTT_AllocUpBuffer+0x62>
 8005c14:	bf00      	nop
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	691b      	ldr	r3, [r3, #16]
 8005c1a:	69fa      	ldr	r2, [r7, #28]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	da3f      	bge.n	8005ca0 <SEGGER_RTT_AllocUpBuffer+0xec>
 8005c20:	6939      	ldr	r1, [r7, #16]
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	4613      	mov	r3, r2
 8005c28:	005b      	lsls	r3, r3, #1
 8005c2a:	4413      	add	r3, r2
 8005c2c:	00db      	lsls	r3, r3, #3
 8005c2e:	440b      	add	r3, r1
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	601a      	str	r2, [r3, #0]
 8005c34:	6939      	ldr	r1, [r7, #16]
 8005c36:	69fb      	ldr	r3, [r7, #28]
 8005c38:	1c5a      	adds	r2, r3, #1
 8005c3a:	4613      	mov	r3, r2
 8005c3c:	005b      	lsls	r3, r3, #1
 8005c3e:	4413      	add	r3, r2
 8005c40:	00db      	lsls	r3, r3, #3
 8005c42:	440b      	add	r3, r1
 8005c44:	3304      	adds	r3, #4
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	6939      	ldr	r1, [r7, #16]
 8005c4c:	69fa      	ldr	r2, [r7, #28]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	005b      	lsls	r3, r3, #1
 8005c52:	4413      	add	r3, r2
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	440b      	add	r3, r1
 8005c58:	3320      	adds	r3, #32
 8005c5a:	687a      	ldr	r2, [r7, #4]
 8005c5c:	601a      	str	r2, [r3, #0]
 8005c5e:	6939      	ldr	r1, [r7, #16]
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	4613      	mov	r3, r2
 8005c64:	005b      	lsls	r3, r3, #1
 8005c66:	4413      	add	r3, r2
 8005c68:	00db      	lsls	r3, r3, #3
 8005c6a:	440b      	add	r3, r1
 8005c6c:	3328      	adds	r3, #40	; 0x28
 8005c6e:	2200      	movs	r2, #0
 8005c70:	601a      	str	r2, [r3, #0]
 8005c72:	6939      	ldr	r1, [r7, #16]
 8005c74:	69fa      	ldr	r2, [r7, #28]
 8005c76:	4613      	mov	r3, r2
 8005c78:	005b      	lsls	r3, r3, #1
 8005c7a:	4413      	add	r3, r2
 8005c7c:	00db      	lsls	r3, r3, #3
 8005c7e:	440b      	add	r3, r1
 8005c80:	3324      	adds	r3, #36	; 0x24
 8005c82:	2200      	movs	r2, #0
 8005c84:	601a      	str	r2, [r3, #0]
 8005c86:	6939      	ldr	r1, [r7, #16]
 8005c88:	69fa      	ldr	r2, [r7, #28]
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	005b      	lsls	r3, r3, #1
 8005c8e:	4413      	add	r3, r2
 8005c90:	00db      	lsls	r3, r3, #3
 8005c92:	440b      	add	r3, r1
 8005c94:	332c      	adds	r3, #44	; 0x2c
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	601a      	str	r2, [r3, #0]
 8005c9a:	f3bf 8f5f 	dmb	sy
 8005c9e:	e002      	b.n	8005ca6 <SEGGER_RTT_AllocUpBuffer+0xf2>
 8005ca0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ca4:	61fb      	str	r3, [r7, #28]
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3720      	adds	r7, #32
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	2001a880 	.word	0x2001a880

08005cbc <SEGGER_RTT_ConfigDownBuffer>:
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b08a      	sub	sp, #40	; 0x28
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	607a      	str	r2, [r7, #4]
 8005cc8:	603b      	str	r3, [r7, #0]
 8005cca:	4b21      	ldr	r3, [pc, #132]	; (8005d50 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005ccc:	623b      	str	r3, [r7, #32]
 8005cce:	6a3b      	ldr	r3, [r7, #32]
 8005cd0:	781b      	ldrb	r3, [r3, #0]
 8005cd2:	b2db      	uxtb	r3, r3
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <SEGGER_RTT_ConfigDownBuffer+0x20>
 8005cd8:	f7ff fe8e 	bl	80059f8 <_DoInit>
 8005cdc:	4b1c      	ldr	r3, [pc, #112]	; (8005d50 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 8005cde:	61fb      	str	r3, [r7, #28]
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d82c      	bhi.n	8005d40 <SEGGER_RTT_ConfigDownBuffer+0x84>
 8005ce6:	f3ef 8311 	mrs	r3, BASEPRI
 8005cea:	f04f 0120 	mov.w	r1, #32
 8005cee:	f381 8811 	msr	BASEPRI, r1
 8005cf2:	61bb      	str	r3, [r7, #24]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	005b      	lsls	r3, r3, #1
 8005cfa:	4413      	add	r3, r2
 8005cfc:	00db      	lsls	r3, r3, #3
 8005cfe:	3360      	adds	r3, #96	; 0x60
 8005d00:	69fa      	ldr	r2, [r7, #28]
 8005d02:	4413      	add	r3, r2
 8005d04:	617b      	str	r3, [r7, #20]
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00e      	beq.n	8005d2a <SEGGER_RTT_ConfigDownBuffer+0x6e>
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	601a      	str	r2, [r3, #0]
 8005d12:	697b      	ldr	r3, [r7, #20]
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	605a      	str	r2, [r3, #4]
 8005d18:	697b      	ldr	r3, [r7, #20]
 8005d1a:	683a      	ldr	r2, [r7, #0]
 8005d1c:	609a      	str	r2, [r3, #8]
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	2200      	movs	r2, #0
 8005d22:	611a      	str	r2, [r3, #16]
 8005d24:	697b      	ldr	r3, [r7, #20]
 8005d26:	2200      	movs	r2, #0
 8005d28:	60da      	str	r2, [r3, #12]
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d2e:	615a      	str	r2, [r3, #20]
 8005d30:	f3bf 8f5f 	dmb	sy
 8005d34:	69bb      	ldr	r3, [r7, #24]
 8005d36:	f383 8811 	msr	BASEPRI, r3
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	627b      	str	r3, [r7, #36]	; 0x24
 8005d3e:	e002      	b.n	8005d46 <SEGGER_RTT_ConfigDownBuffer+0x8a>
 8005d40:	f04f 33ff 	mov.w	r3, #4294967295
 8005d44:	627b      	str	r3, [r7, #36]	; 0x24
 8005d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d48:	4618      	mov	r0, r3
 8005d4a:	3728      	adds	r7, #40	; 0x28
 8005d4c:	46bd      	mov	sp, r7
 8005d4e:	bd80      	pop	{r7, pc}
 8005d50:	2001a880 	.word	0x2001a880

08005d54 <_EncodeStr>:
 8005d54:	b480      	push	{r7}
 8005d56:	b087      	sub	sp, #28
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	2300      	movs	r3, #0
 8005d62:	613b      	str	r3, [r7, #16]
 8005d64:	68bb      	ldr	r3, [r7, #8]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d00f      	beq.n	8005d8a <_EncodeStr+0x36>
 8005d6a:	e002      	b.n	8005d72 <_EncodeStr+0x1e>
 8005d6c:	693b      	ldr	r3, [r7, #16]
 8005d6e:	3301      	adds	r3, #1
 8005d70:	613b      	str	r3, [r7, #16]
 8005d72:	68ba      	ldr	r2, [r7, #8]
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	4413      	add	r3, r2
 8005d78:	781b      	ldrb	r3, [r3, #0]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1f6      	bne.n	8005d6c <_EncodeStr+0x18>
 8005d7e:	693a      	ldr	r2, [r7, #16]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d901      	bls.n	8005d8a <_EncodeStr+0x36>
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	613b      	str	r3, [r7, #16]
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	2bfe      	cmp	r3, #254	; 0xfe
 8005d8e:	d806      	bhi.n	8005d9e <_EncodeStr+0x4a>
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	1c5a      	adds	r2, r3, #1
 8005d94:	60fa      	str	r2, [r7, #12]
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	b2d2      	uxtb	r2, r2
 8005d9a:	701a      	strb	r2, [r3, #0]
 8005d9c:	e011      	b.n	8005dc2 <_EncodeStr+0x6e>
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	60fa      	str	r2, [r7, #12]
 8005da4:	22ff      	movs	r2, #255	; 0xff
 8005da6:	701a      	strb	r2, [r3, #0]
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	1c5a      	adds	r2, r3, #1
 8005dac:	60fa      	str	r2, [r7, #12]
 8005dae:	693a      	ldr	r2, [r7, #16]
 8005db0:	b2d2      	uxtb	r2, r2
 8005db2:	701a      	strb	r2, [r3, #0]
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	0a19      	lsrs	r1, r3, #8
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	1c5a      	adds	r2, r3, #1
 8005dbc:	60fa      	str	r2, [r7, #12]
 8005dbe:	b2ca      	uxtb	r2, r1
 8005dc0:	701a      	strb	r2, [r3, #0]
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	617b      	str	r3, [r7, #20]
 8005dc6:	e00a      	b.n	8005dde <_EncodeStr+0x8a>
 8005dc8:	68ba      	ldr	r2, [r7, #8]
 8005dca:	1c53      	adds	r3, r2, #1
 8005dcc:	60bb      	str	r3, [r7, #8]
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	1c59      	adds	r1, r3, #1
 8005dd2:	60f9      	str	r1, [r7, #12]
 8005dd4:	7812      	ldrb	r2, [r2, #0]
 8005dd6:	701a      	strb	r2, [r3, #0]
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	3301      	adds	r3, #1
 8005ddc:	617b      	str	r3, [r7, #20]
 8005dde:	697a      	ldr	r2, [r7, #20]
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	429a      	cmp	r2, r3
 8005de4:	d3f0      	bcc.n	8005dc8 <_EncodeStr+0x74>
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	4618      	mov	r0, r3
 8005dea:	371c      	adds	r7, #28
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <_PreparePacket>:
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	3304      	adds	r3, #4
 8005e00:	4618      	mov	r0, r3
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <_HandleIncomingPacket>:
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b082      	sub	sp, #8
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	4b33      	ldr	r3, [pc, #204]	; (8005ee0 <_HandleIncomingPacket+0xd4>)
 8005e14:	7e1b      	ldrb	r3, [r3, #24]
 8005e16:	4618      	mov	r0, r3
 8005e18:	1cfb      	adds	r3, r7, #3
 8005e1a:	2201      	movs	r2, #1
 8005e1c:	4619      	mov	r1, r3
 8005e1e:	f7ff fe43 	bl	8005aa8 <SEGGER_RTT_ReadNoLock>
 8005e22:	4603      	mov	r3, r0
 8005e24:	607b      	str	r3, [r7, #4]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	dd4d      	ble.n	8005ec8 <_HandleIncomingPacket+0xbc>
 8005e2c:	78fb      	ldrb	r3, [r7, #3]
 8005e2e:	2b05      	cmp	r3, #5
 8005e30:	d022      	beq.n	8005e78 <_HandleIncomingPacket+0x6c>
 8005e32:	2b05      	cmp	r3, #5
 8005e34:	dc0b      	bgt.n	8005e4e <_HandleIncomingPacket+0x42>
 8005e36:	2b02      	cmp	r3, #2
 8005e38:	d015      	beq.n	8005e66 <_HandleIncomingPacket+0x5a>
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	dc02      	bgt.n	8005e44 <_HandleIncomingPacket+0x38>
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d00e      	beq.n	8005e60 <_HandleIncomingPacket+0x54>
 8005e42:	e034      	b.n	8005eae <_HandleIncomingPacket+0xa2>
 8005e44:	2b03      	cmp	r3, #3
 8005e46:	d011      	beq.n	8005e6c <_HandleIncomingPacket+0x60>
 8005e48:	2b04      	cmp	r3, #4
 8005e4a:	d012      	beq.n	8005e72 <_HandleIncomingPacket+0x66>
 8005e4c:	e02f      	b.n	8005eae <_HandleIncomingPacket+0xa2>
 8005e4e:	2b07      	cmp	r3, #7
 8005e50:	d018      	beq.n	8005e84 <_HandleIncomingPacket+0x78>
 8005e52:	2b07      	cmp	r3, #7
 8005e54:	db13      	blt.n	8005e7e <_HandleIncomingPacket+0x72>
 8005e56:	2b7f      	cmp	r3, #127	; 0x7f
 8005e58:	d038      	beq.n	8005ecc <_HandleIncomingPacket+0xc0>
 8005e5a:	2b80      	cmp	r3, #128	; 0x80
 8005e5c:	d015      	beq.n	8005e8a <_HandleIncomingPacket+0x7e>
 8005e5e:	e026      	b.n	8005eae <_HandleIncomingPacket+0xa2>
 8005e60:	f000 fba8 	bl	80065b4 <SEGGER_SYSVIEW_Start>
 8005e64:	e037      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005e66:	f000 fc5f 	bl	8006728 <SEGGER_SYSVIEW_Stop>
 8005e6a:	e034      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005e6c:	f000 fe38 	bl	8006ae0 <SEGGER_SYSVIEW_RecordSystime>
 8005e70:	e031      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005e72:	f000 fdfd 	bl	8006a70 <SEGGER_SYSVIEW_SendTaskList>
 8005e76:	e02e      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005e78:	f000 fc7c 	bl	8006774 <SEGGER_SYSVIEW_GetSysDesc>
 8005e7c:	e02b      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005e7e:	f001 f8c9 	bl	8007014 <SEGGER_SYSVIEW_SendNumModules>
 8005e82:	e028      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005e84:	f001 f8a8 	bl	8006fd8 <SEGGER_SYSVIEW_SendModuleDescription>
 8005e88:	e025      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005e8a:	4b15      	ldr	r3, [pc, #84]	; (8005ee0 <_HandleIncomingPacket+0xd4>)
 8005e8c:	7e1b      	ldrb	r3, [r3, #24]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	1cfb      	adds	r3, r7, #3
 8005e92:	2201      	movs	r2, #1
 8005e94:	4619      	mov	r1, r3
 8005e96:	f7ff fe07 	bl	8005aa8 <SEGGER_RTT_ReadNoLock>
 8005e9a:	4603      	mov	r3, r0
 8005e9c:	607b      	str	r3, [r7, #4]
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	dd15      	ble.n	8005ed0 <_HandleIncomingPacket+0xc4>
 8005ea4:	78fb      	ldrb	r3, [r7, #3]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f001 f816 	bl	8006ed8 <SEGGER_SYSVIEW_SendModule>
 8005eac:	e010      	b.n	8005ed0 <_HandleIncomingPacket+0xc4>
 8005eae:	78fb      	ldrb	r3, [r7, #3]
 8005eb0:	b25b      	sxtb	r3, r3
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	da0e      	bge.n	8005ed4 <_HandleIncomingPacket+0xc8>
 8005eb6:	4b0a      	ldr	r3, [pc, #40]	; (8005ee0 <_HandleIncomingPacket+0xd4>)
 8005eb8:	7e1b      	ldrb	r3, [r3, #24]
 8005eba:	4618      	mov	r0, r3
 8005ebc:	1cfb      	adds	r3, r7, #3
 8005ebe:	2201      	movs	r2, #1
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	f7ff fdf1 	bl	8005aa8 <SEGGER_RTT_ReadNoLock>
 8005ec6:	e005      	b.n	8005ed4 <_HandleIncomingPacket+0xc8>
 8005ec8:	bf00      	nop
 8005eca:	e004      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005ecc:	bf00      	nop
 8005ece:	e002      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005ed0:	bf00      	nop
 8005ed2:	e000      	b.n	8005ed6 <_HandleIncomingPacket+0xca>
 8005ed4:	bf00      	nop
 8005ed6:	bf00      	nop
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	2001a65c 	.word	0x2001a65c

08005ee4 <_TrySendOverflowPacket>:
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b08c      	sub	sp, #48	; 0x30
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	2301      	movs	r3, #1
 8005eec:	713b      	strb	r3, [r7, #4]
 8005eee:	1d3b      	adds	r3, r7, #4
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	61fb      	str	r3, [r7, #28]
 8005ef4:	69fb      	ldr	r3, [r7, #28]
 8005ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005ef8:	4b31      	ldr	r3, [pc, #196]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005efa:	695b      	ldr	r3, [r3, #20]
 8005efc:	62bb      	str	r3, [r7, #40]	; 0x28
 8005efe:	e00b      	b.n	8005f18 <_TrySendOverflowPacket+0x34>
 8005f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f02:	b2da      	uxtb	r2, r3
 8005f04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f06:	1c59      	adds	r1, r3, #1
 8005f08:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005f0a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f0e:	b2d2      	uxtb	r2, r2
 8005f10:	701a      	strb	r2, [r3, #0]
 8005f12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f14:	09db      	lsrs	r3, r3, #7
 8005f16:	62bb      	str	r3, [r7, #40]	; 0x28
 8005f18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f1a:	2b7f      	cmp	r3, #127	; 0x7f
 8005f1c:	d8f0      	bhi.n	8005f00 <_TrySendOverflowPacket+0x1c>
 8005f1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f20:	1c5a      	adds	r2, r3, #1
 8005f22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f26:	b2d2      	uxtb	r2, r2
 8005f28:	701a      	strb	r2, [r3, #0]
 8005f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f2c:	61fb      	str	r3, [r7, #28]
 8005f2e:	4b25      	ldr	r3, [pc, #148]	; (8005fc4 <_TrySendOverflowPacket+0xe0>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	61bb      	str	r3, [r7, #24]
 8005f34:	4b22      	ldr	r3, [pc, #136]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005f36:	68db      	ldr	r3, [r3, #12]
 8005f38:	69ba      	ldr	r2, [r7, #24]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	617b      	str	r3, [r7, #20]
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	627b      	str	r3, [r7, #36]	; 0x24
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	623b      	str	r3, [r7, #32]
 8005f46:	e00b      	b.n	8005f60 <_TrySendOverflowPacket+0x7c>
 8005f48:	6a3b      	ldr	r3, [r7, #32]
 8005f4a:	b2da      	uxtb	r2, r3
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f4e:	1c59      	adds	r1, r3, #1
 8005f50:	6279      	str	r1, [r7, #36]	; 0x24
 8005f52:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005f56:	b2d2      	uxtb	r2, r2
 8005f58:	701a      	strb	r2, [r3, #0]
 8005f5a:	6a3b      	ldr	r3, [r7, #32]
 8005f5c:	09db      	lsrs	r3, r3, #7
 8005f5e:	623b      	str	r3, [r7, #32]
 8005f60:	6a3b      	ldr	r3, [r7, #32]
 8005f62:	2b7f      	cmp	r3, #127	; 0x7f
 8005f64:	d8f0      	bhi.n	8005f48 <_TrySendOverflowPacket+0x64>
 8005f66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f68:	1c5a      	adds	r2, r3, #1
 8005f6a:	627a      	str	r2, [r7, #36]	; 0x24
 8005f6c:	6a3a      	ldr	r2, [r7, #32]
 8005f6e:	b2d2      	uxtb	r2, r2
 8005f70:	701a      	strb	r2, [r3, #0]
 8005f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f74:	61fb      	str	r3, [r7, #28]
 8005f76:	4b12      	ldr	r3, [pc, #72]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005f78:	785b      	ldrb	r3, [r3, #1]
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	69fa      	ldr	r2, [r7, #28]
 8005f7e:	1d3b      	adds	r3, r7, #4
 8005f80:	1ad3      	subs	r3, r2, r3
 8005f82:	461a      	mov	r2, r3
 8005f84:	1d3b      	adds	r3, r7, #4
 8005f86:	4619      	mov	r1, r3
 8005f88:	f7fa f922 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8005f8c:	4603      	mov	r3, r0
 8005f8e:	613b      	str	r3, [r7, #16]
 8005f90:	693b      	ldr	r3, [r7, #16]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d009      	beq.n	8005faa <_TrySendOverflowPacket+0xc6>
 8005f96:	4a0a      	ldr	r2, [pc, #40]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	60d3      	str	r3, [r2, #12]
 8005f9c:	4b08      	ldr	r3, [pc, #32]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005f9e:	781b      	ldrb	r3, [r3, #0]
 8005fa0:	3b01      	subs	r3, #1
 8005fa2:	b2da      	uxtb	r2, r3
 8005fa4:	4b06      	ldr	r3, [pc, #24]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005fa6:	701a      	strb	r2, [r3, #0]
 8005fa8:	e004      	b.n	8005fb4 <_TrySendOverflowPacket+0xd0>
 8005faa:	4b05      	ldr	r3, [pc, #20]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005fac:	695b      	ldr	r3, [r3, #20]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	4a03      	ldr	r2, [pc, #12]	; (8005fc0 <_TrySendOverflowPacket+0xdc>)
 8005fb2:	6153      	str	r3, [r2, #20]
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	3730      	adds	r7, #48	; 0x30
 8005fba:	46bd      	mov	sp, r7
 8005fbc:	bd80      	pop	{r7, pc}
 8005fbe:	bf00      	nop
 8005fc0:	2001a65c 	.word	0x2001a65c
 8005fc4:	e0001004 	.word	0xe0001004

08005fc8 <_SendPacket>:
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b08a      	sub	sp, #40	; 0x28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	4b6c      	ldr	r3, [pc, #432]	; (8006188 <_SendPacket+0x1c0>)
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	2b01      	cmp	r3, #1
 8005fda:	d010      	beq.n	8005ffe <_SendPacket+0x36>
 8005fdc:	4b6a      	ldr	r3, [pc, #424]	; (8006188 <_SendPacket+0x1c0>)
 8005fde:	781b      	ldrb	r3, [r3, #0]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f000 80a3 	beq.w	800612c <_SendPacket+0x164>
 8005fe6:	4b68      	ldr	r3, [pc, #416]	; (8006188 <_SendPacket+0x1c0>)
 8005fe8:	781b      	ldrb	r3, [r3, #0]
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d109      	bne.n	8006002 <_SendPacket+0x3a>
 8005fee:	f7ff ff79 	bl	8005ee4 <_TrySendOverflowPacket>
 8005ff2:	4b65      	ldr	r3, [pc, #404]	; (8006188 <_SendPacket+0x1c0>)
 8005ff4:	781b      	ldrb	r3, [r3, #0]
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	f040 809a 	bne.w	8006130 <_SendPacket+0x168>
 8005ffc:	e001      	b.n	8006002 <_SendPacket+0x3a>
 8005ffe:	bf00      	nop
 8006000:	e000      	b.n	8006004 <_SendPacket+0x3c>
 8006002:	bf00      	nop
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2b1f      	cmp	r3, #31
 8006008:	d809      	bhi.n	800601e <_SendPacket+0x56>
 800600a:	4b5f      	ldr	r3, [pc, #380]	; (8006188 <_SendPacket+0x1c0>)
 800600c:	69da      	ldr	r2, [r3, #28]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	fa22 f303 	lsr.w	r3, r2, r3
 8006014:	f003 0301 	and.w	r3, r3, #1
 8006018:	2b00      	cmp	r3, #0
 800601a:	f040 808b 	bne.w	8006134 <_SendPacket+0x16c>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2b17      	cmp	r3, #23
 8006022:	d807      	bhi.n	8006034 <_SendPacket+0x6c>
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	3b01      	subs	r3, #1
 8006028:	60fb      	str	r3, [r7, #12]
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	b2da      	uxtb	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	701a      	strb	r2, [r3, #0]
 8006032:	e03d      	b.n	80060b0 <_SendPacket+0xe8>
 8006034:	68ba      	ldr	r2, [r7, #8]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	1ad3      	subs	r3, r2, r3
 800603a:	61fb      	str	r3, [r7, #28]
 800603c:	69fb      	ldr	r3, [r7, #28]
 800603e:	2b7f      	cmp	r3, #127	; 0x7f
 8006040:	d912      	bls.n	8006068 <_SendPacket+0xa0>
 8006042:	69fb      	ldr	r3, [r7, #28]
 8006044:	09da      	lsrs	r2, r3, #7
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	3b01      	subs	r3, #1
 800604a:	60fb      	str	r3, [r7, #12]
 800604c:	b2d2      	uxtb	r2, r2
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	701a      	strb	r2, [r3, #0]
 8006052:	69fb      	ldr	r3, [r7, #28]
 8006054:	b2db      	uxtb	r3, r3
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	3a01      	subs	r2, #1
 800605a:	60fa      	str	r2, [r7, #12]
 800605c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006060:	b2da      	uxtb	r2, r3
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	701a      	strb	r2, [r3, #0]
 8006066:	e006      	b.n	8006076 <_SendPacket+0xae>
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	3b01      	subs	r3, #1
 800606c:	60fb      	str	r3, [r7, #12]
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	b2da      	uxtb	r2, r3
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	701a      	strb	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2b7f      	cmp	r3, #127	; 0x7f
 800607a:	d912      	bls.n	80060a2 <_SendPacket+0xda>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	09da      	lsrs	r2, r3, #7
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	3b01      	subs	r3, #1
 8006084:	60fb      	str	r3, [r7, #12]
 8006086:	b2d2      	uxtb	r2, r2
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	701a      	strb	r2, [r3, #0]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	b2db      	uxtb	r3, r3
 8006090:	68fa      	ldr	r2, [r7, #12]
 8006092:	3a01      	subs	r2, #1
 8006094:	60fa      	str	r2, [r7, #12]
 8006096:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800609a:	b2da      	uxtb	r2, r3
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e006      	b.n	80060b0 <_SendPacket+0xe8>
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	3b01      	subs	r3, #1
 80060a6:	60fb      	str	r3, [r7, #12]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	b2da      	uxtb	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	701a      	strb	r2, [r3, #0]
 80060b0:	4b36      	ldr	r3, [pc, #216]	; (800618c <_SendPacket+0x1c4>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	61bb      	str	r3, [r7, #24]
 80060b6:	4b34      	ldr	r3, [pc, #208]	; (8006188 <_SendPacket+0x1c0>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	69ba      	ldr	r2, [r7, #24]
 80060bc:	1ad3      	subs	r3, r2, r3
 80060be:	617b      	str	r3, [r7, #20]
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	627b      	str	r3, [r7, #36]	; 0x24
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	623b      	str	r3, [r7, #32]
 80060c8:	e00b      	b.n	80060e2 <_SendPacket+0x11a>
 80060ca:	6a3b      	ldr	r3, [r7, #32]
 80060cc:	b2da      	uxtb	r2, r3
 80060ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060d0:	1c59      	adds	r1, r3, #1
 80060d2:	6279      	str	r1, [r7, #36]	; 0x24
 80060d4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80060d8:	b2d2      	uxtb	r2, r2
 80060da:	701a      	strb	r2, [r3, #0]
 80060dc:	6a3b      	ldr	r3, [r7, #32]
 80060de:	09db      	lsrs	r3, r3, #7
 80060e0:	623b      	str	r3, [r7, #32]
 80060e2:	6a3b      	ldr	r3, [r7, #32]
 80060e4:	2b7f      	cmp	r3, #127	; 0x7f
 80060e6:	d8f0      	bhi.n	80060ca <_SendPacket+0x102>
 80060e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060ea:	1c5a      	adds	r2, r3, #1
 80060ec:	627a      	str	r2, [r7, #36]	; 0x24
 80060ee:	6a3a      	ldr	r2, [r7, #32]
 80060f0:	b2d2      	uxtb	r2, r2
 80060f2:	701a      	strb	r2, [r3, #0]
 80060f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f6:	60bb      	str	r3, [r7, #8]
 80060f8:	4b23      	ldr	r3, [pc, #140]	; (8006188 <_SendPacket+0x1c0>)
 80060fa:	785b      	ldrb	r3, [r3, #1]
 80060fc:	4618      	mov	r0, r3
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	1ad3      	subs	r3, r2, r3
 8006104:	461a      	mov	r2, r3
 8006106:	68f9      	ldr	r1, [r7, #12]
 8006108:	f7fa f862 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800610c:	4603      	mov	r3, r0
 800610e:	613b      	str	r3, [r7, #16]
 8006110:	693b      	ldr	r3, [r7, #16]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d003      	beq.n	800611e <_SendPacket+0x156>
 8006116:	4a1c      	ldr	r2, [pc, #112]	; (8006188 <_SendPacket+0x1c0>)
 8006118:	69bb      	ldr	r3, [r7, #24]
 800611a:	60d3      	str	r3, [r2, #12]
 800611c:	e00b      	b.n	8006136 <_SendPacket+0x16e>
 800611e:	4b1a      	ldr	r3, [pc, #104]	; (8006188 <_SendPacket+0x1c0>)
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	3301      	adds	r3, #1
 8006124:	b2da      	uxtb	r2, r3
 8006126:	4b18      	ldr	r3, [pc, #96]	; (8006188 <_SendPacket+0x1c0>)
 8006128:	701a      	strb	r2, [r3, #0]
 800612a:	e004      	b.n	8006136 <_SendPacket+0x16e>
 800612c:	bf00      	nop
 800612e:	e002      	b.n	8006136 <_SendPacket+0x16e>
 8006130:	bf00      	nop
 8006132:	e000      	b.n	8006136 <_SendPacket+0x16e>
 8006134:	bf00      	nop
 8006136:	4b14      	ldr	r3, [pc, #80]	; (8006188 <_SendPacket+0x1c0>)
 8006138:	7e1b      	ldrb	r3, [r3, #24]
 800613a:	4619      	mov	r1, r3
 800613c:	4a14      	ldr	r2, [pc, #80]	; (8006190 <_SendPacket+0x1c8>)
 800613e:	460b      	mov	r3, r1
 8006140:	005b      	lsls	r3, r3, #1
 8006142:	440b      	add	r3, r1
 8006144:	00db      	lsls	r3, r3, #3
 8006146:	4413      	add	r3, r2
 8006148:	336c      	adds	r3, #108	; 0x6c
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	4b0e      	ldr	r3, [pc, #56]	; (8006188 <_SendPacket+0x1c0>)
 800614e:	7e1b      	ldrb	r3, [r3, #24]
 8006150:	4618      	mov	r0, r3
 8006152:	490f      	ldr	r1, [pc, #60]	; (8006190 <_SendPacket+0x1c8>)
 8006154:	4603      	mov	r3, r0
 8006156:	005b      	lsls	r3, r3, #1
 8006158:	4403      	add	r3, r0
 800615a:	00db      	lsls	r3, r3, #3
 800615c:	440b      	add	r3, r1
 800615e:	3370      	adds	r3, #112	; 0x70
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	429a      	cmp	r2, r3
 8006164:	d00b      	beq.n	800617e <_SendPacket+0x1b6>
 8006166:	4b08      	ldr	r3, [pc, #32]	; (8006188 <_SendPacket+0x1c0>)
 8006168:	789b      	ldrb	r3, [r3, #2]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d107      	bne.n	800617e <_SendPacket+0x1b6>
 800616e:	4b06      	ldr	r3, [pc, #24]	; (8006188 <_SendPacket+0x1c0>)
 8006170:	2201      	movs	r2, #1
 8006172:	709a      	strb	r2, [r3, #2]
 8006174:	f7ff fe4a 	bl	8005e0c <_HandleIncomingPacket>
 8006178:	4b03      	ldr	r3, [pc, #12]	; (8006188 <_SendPacket+0x1c0>)
 800617a:	2200      	movs	r2, #0
 800617c:	709a      	strb	r2, [r3, #2]
 800617e:	bf00      	nop
 8006180:	3728      	adds	r7, #40	; 0x28
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}
 8006186:	bf00      	nop
 8006188:	2001a65c 	.word	0x2001a65c
 800618c:	e0001004 	.word	0xe0001004
 8006190:	2001a880 	.word	0x2001a880

08006194 <SEGGER_SYSVIEW_Init>:
 8006194:	b580      	push	{r7, lr}
 8006196:	b086      	sub	sp, #24
 8006198:	af02      	add	r7, sp, #8
 800619a:	60f8      	str	r0, [r7, #12]
 800619c:	60b9      	str	r1, [r7, #8]
 800619e:	607a      	str	r2, [r7, #4]
 80061a0:	603b      	str	r3, [r7, #0]
 80061a2:	2300      	movs	r3, #0
 80061a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80061a8:	4917      	ldr	r1, [pc, #92]	; (8006208 <SEGGER_SYSVIEW_Init+0x74>)
 80061aa:	4818      	ldr	r0, [pc, #96]	; (800620c <SEGGER_SYSVIEW_Init+0x78>)
 80061ac:	f7ff fd02 	bl	8005bb4 <SEGGER_RTT_AllocUpBuffer>
 80061b0:	4603      	mov	r3, r0
 80061b2:	b2da      	uxtb	r2, r3
 80061b4:	4b16      	ldr	r3, [pc, #88]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061b6:	705a      	strb	r2, [r3, #1]
 80061b8:	4b15      	ldr	r3, [pc, #84]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061ba:	785a      	ldrb	r2, [r3, #1]
 80061bc:	4b14      	ldr	r3, [pc, #80]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061be:	761a      	strb	r2, [r3, #24]
 80061c0:	4b13      	ldr	r3, [pc, #76]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061c2:	7e1b      	ldrb	r3, [r3, #24]
 80061c4:	4618      	mov	r0, r3
 80061c6:	2300      	movs	r3, #0
 80061c8:	9300      	str	r3, [sp, #0]
 80061ca:	2308      	movs	r3, #8
 80061cc:	4a11      	ldr	r2, [pc, #68]	; (8006214 <SEGGER_SYSVIEW_Init+0x80>)
 80061ce:	490f      	ldr	r1, [pc, #60]	; (800620c <SEGGER_SYSVIEW_Init+0x78>)
 80061d0:	f7ff fd74 	bl	8005cbc <SEGGER_RTT_ConfigDownBuffer>
 80061d4:	4b0e      	ldr	r3, [pc, #56]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061d6:	2200      	movs	r2, #0
 80061d8:	611a      	str	r2, [r3, #16]
 80061da:	4b0f      	ldr	r3, [pc, #60]	; (8006218 <SEGGER_SYSVIEW_Init+0x84>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a0c      	ldr	r2, [pc, #48]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061e0:	60d3      	str	r3, [r2, #12]
 80061e2:	4a0b      	ldr	r2, [pc, #44]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6213      	str	r3, [r2, #32]
 80061e8:	4a09      	ldr	r2, [pc, #36]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	6053      	str	r3, [r2, #4]
 80061ee:	4a08      	ldr	r2, [pc, #32]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061f0:	68bb      	ldr	r3, [r7, #8]
 80061f2:	6093      	str	r3, [r2, #8]
 80061f4:	4a06      	ldr	r2, [pc, #24]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	6253      	str	r3, [r2, #36]	; 0x24
 80061fa:	4b05      	ldr	r3, [pc, #20]	; (8006210 <SEGGER_SYSVIEW_Init+0x7c>)
 80061fc:	2200      	movs	r2, #0
 80061fe:	701a      	strb	r2, [r3, #0]
 8006200:	bf00      	nop
 8006202:	3710      	adds	r7, #16
 8006204:	46bd      	mov	sp, r7
 8006206:	bd80      	pop	{r7, pc}
 8006208:	20019654 	.word	0x20019654
 800620c:	0800735c 	.word	0x0800735c
 8006210:	2001a65c 	.word	0x2001a65c
 8006214:	2001a654 	.word	0x2001a654
 8006218:	e0001004 	.word	0xe0001004

0800621c <SEGGER_SYSVIEW_SetRAMBase>:
 800621c:	b480      	push	{r7}
 800621e:	b083      	sub	sp, #12
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	4a04      	ldr	r2, [pc, #16]	; (8006238 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6113      	str	r3, [r2, #16]
 800622a:	bf00      	nop
 800622c:	370c      	adds	r7, #12
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr
 8006236:	bf00      	nop
 8006238:	2001a65c 	.word	0x2001a65c

0800623c <SEGGER_SYSVIEW_RecordVoid>:
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	f3ef 8311 	mrs	r3, BASEPRI
 8006248:	f04f 0120 	mov.w	r1, #32
 800624c:	f381 8811 	msr	BASEPRI, r1
 8006250:	60fb      	str	r3, [r7, #12]
 8006252:	4808      	ldr	r0, [pc, #32]	; (8006274 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8006254:	f7ff fdce 	bl	8005df4 <_PreparePacket>
 8006258:	60b8      	str	r0, [r7, #8]
 800625a:	687a      	ldr	r2, [r7, #4]
 800625c:	68b9      	ldr	r1, [r7, #8]
 800625e:	68b8      	ldr	r0, [r7, #8]
 8006260:	f7ff feb2 	bl	8005fc8 <_SendPacket>
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f383 8811 	msr	BASEPRI, r3
 800626a:	bf00      	nop
 800626c:	3710      	adds	r7, #16
 800626e:	46bd      	mov	sp, r7
 8006270:	bd80      	pop	{r7, pc}
 8006272:	bf00      	nop
 8006274:	2001a68c 	.word	0x2001a68c

08006278 <SEGGER_SYSVIEW_RecordU32>:
 8006278:	b580      	push	{r7, lr}
 800627a:	b088      	sub	sp, #32
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
 8006280:	6039      	str	r1, [r7, #0]
 8006282:	f3ef 8311 	mrs	r3, BASEPRI
 8006286:	f04f 0120 	mov.w	r1, #32
 800628a:	f381 8811 	msr	BASEPRI, r1
 800628e:	617b      	str	r3, [r7, #20]
 8006290:	4816      	ldr	r0, [pc, #88]	; (80062ec <SEGGER_SYSVIEW_RecordU32+0x74>)
 8006292:	f7ff fdaf 	bl	8005df4 <_PreparePacket>
 8006296:	6138      	str	r0, [r7, #16]
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	60fb      	str	r3, [r7, #12]
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	61fb      	str	r3, [r7, #28]
 80062a0:	683b      	ldr	r3, [r7, #0]
 80062a2:	61bb      	str	r3, [r7, #24]
 80062a4:	e00b      	b.n	80062be <SEGGER_SYSVIEW_RecordU32+0x46>
 80062a6:	69bb      	ldr	r3, [r7, #24]
 80062a8:	b2da      	uxtb	r2, r3
 80062aa:	69fb      	ldr	r3, [r7, #28]
 80062ac:	1c59      	adds	r1, r3, #1
 80062ae:	61f9      	str	r1, [r7, #28]
 80062b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80062b4:	b2d2      	uxtb	r2, r2
 80062b6:	701a      	strb	r2, [r3, #0]
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	09db      	lsrs	r3, r3, #7
 80062bc:	61bb      	str	r3, [r7, #24]
 80062be:	69bb      	ldr	r3, [r7, #24]
 80062c0:	2b7f      	cmp	r3, #127	; 0x7f
 80062c2:	d8f0      	bhi.n	80062a6 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	61fa      	str	r2, [r7, #28]
 80062ca:	69ba      	ldr	r2, [r7, #24]
 80062cc:	b2d2      	uxtb	r2, r2
 80062ce:	701a      	strb	r2, [r3, #0]
 80062d0:	69fb      	ldr	r3, [r7, #28]
 80062d2:	60fb      	str	r3, [r7, #12]
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	68f9      	ldr	r1, [r7, #12]
 80062d8:	6938      	ldr	r0, [r7, #16]
 80062da:	f7ff fe75 	bl	8005fc8 <_SendPacket>
 80062de:	697b      	ldr	r3, [r7, #20]
 80062e0:	f383 8811 	msr	BASEPRI, r3
 80062e4:	bf00      	nop
 80062e6:	3720      	adds	r7, #32
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	2001a68c 	.word	0x2001a68c

080062f0 <SEGGER_SYSVIEW_RecordU32x2>:
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b08c      	sub	sp, #48	; 0x30
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
 80062fc:	f3ef 8311 	mrs	r3, BASEPRI
 8006300:	f04f 0120 	mov.w	r1, #32
 8006304:	f381 8811 	msr	BASEPRI, r1
 8006308:	61fb      	str	r3, [r7, #28]
 800630a:	4825      	ldr	r0, [pc, #148]	; (80063a0 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800630c:	f7ff fd72 	bl	8005df4 <_PreparePacket>
 8006310:	61b8      	str	r0, [r7, #24]
 8006312:	69bb      	ldr	r3, [r7, #24]
 8006314:	617b      	str	r3, [r7, #20]
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	62fb      	str	r3, [r7, #44]	; 0x2c
 800631a:	68bb      	ldr	r3, [r7, #8]
 800631c:	62bb      	str	r3, [r7, #40]	; 0x28
 800631e:	e00b      	b.n	8006338 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8006320:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006322:	b2da      	uxtb	r2, r3
 8006324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006326:	1c59      	adds	r1, r3, #1
 8006328:	62f9      	str	r1, [r7, #44]	; 0x2c
 800632a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800632e:	b2d2      	uxtb	r2, r2
 8006330:	701a      	strb	r2, [r3, #0]
 8006332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006334:	09db      	lsrs	r3, r3, #7
 8006336:	62bb      	str	r3, [r7, #40]	; 0x28
 8006338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800633a:	2b7f      	cmp	r3, #127	; 0x7f
 800633c:	d8f0      	bhi.n	8006320 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800633e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006344:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006346:	b2d2      	uxtb	r2, r2
 8006348:	701a      	strb	r2, [r3, #0]
 800634a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800634c:	617b      	str	r3, [r7, #20]
 800634e:	697b      	ldr	r3, [r7, #20]
 8006350:	627b      	str	r3, [r7, #36]	; 0x24
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	623b      	str	r3, [r7, #32]
 8006356:	e00b      	b.n	8006370 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8006358:	6a3b      	ldr	r3, [r7, #32]
 800635a:	b2da      	uxtb	r2, r3
 800635c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800635e:	1c59      	adds	r1, r3, #1
 8006360:	6279      	str	r1, [r7, #36]	; 0x24
 8006362:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006366:	b2d2      	uxtb	r2, r2
 8006368:	701a      	strb	r2, [r3, #0]
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	09db      	lsrs	r3, r3, #7
 800636e:	623b      	str	r3, [r7, #32]
 8006370:	6a3b      	ldr	r3, [r7, #32]
 8006372:	2b7f      	cmp	r3, #127	; 0x7f
 8006374:	d8f0      	bhi.n	8006358 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8006376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006378:	1c5a      	adds	r2, r3, #1
 800637a:	627a      	str	r2, [r7, #36]	; 0x24
 800637c:	6a3a      	ldr	r2, [r7, #32]
 800637e:	b2d2      	uxtb	r2, r2
 8006380:	701a      	strb	r2, [r3, #0]
 8006382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006384:	617b      	str	r3, [r7, #20]
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	6979      	ldr	r1, [r7, #20]
 800638a:	69b8      	ldr	r0, [r7, #24]
 800638c:	f7ff fe1c 	bl	8005fc8 <_SendPacket>
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	f383 8811 	msr	BASEPRI, r3
 8006396:	bf00      	nop
 8006398:	3730      	adds	r7, #48	; 0x30
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	2001a68c 	.word	0x2001a68c

080063a4 <SEGGER_SYSVIEW_RecordU32x3>:
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b08e      	sub	sp, #56	; 0x38
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	60f8      	str	r0, [r7, #12]
 80063ac:	60b9      	str	r1, [r7, #8]
 80063ae:	607a      	str	r2, [r7, #4]
 80063b0:	603b      	str	r3, [r7, #0]
 80063b2:	f3ef 8311 	mrs	r3, BASEPRI
 80063b6:	f04f 0120 	mov.w	r1, #32
 80063ba:	f381 8811 	msr	BASEPRI, r1
 80063be:	61fb      	str	r3, [r7, #28]
 80063c0:	4832      	ldr	r0, [pc, #200]	; (800648c <SEGGER_SYSVIEW_RecordU32x3+0xe8>)
 80063c2:	f7ff fd17 	bl	8005df4 <_PreparePacket>
 80063c6:	61b8      	str	r0, [r7, #24]
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	617b      	str	r3, [r7, #20]
 80063cc:	697b      	ldr	r3, [r7, #20]
 80063ce:	637b      	str	r3, [r7, #52]	; 0x34
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	633b      	str	r3, [r7, #48]	; 0x30
 80063d4:	e00b      	b.n	80063ee <SEGGER_SYSVIEW_RecordU32x3+0x4a>
 80063d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063d8:	b2da      	uxtb	r2, r3
 80063da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063dc:	1c59      	adds	r1, r3, #1
 80063de:	6379      	str	r1, [r7, #52]	; 0x34
 80063e0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80063e4:	b2d2      	uxtb	r2, r2
 80063e6:	701a      	strb	r2, [r3, #0]
 80063e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063ea:	09db      	lsrs	r3, r3, #7
 80063ec:	633b      	str	r3, [r7, #48]	; 0x30
 80063ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80063f0:	2b7f      	cmp	r3, #127	; 0x7f
 80063f2:	d8f0      	bhi.n	80063d6 <SEGGER_SYSVIEW_RecordU32x3+0x32>
 80063f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80063f6:	1c5a      	adds	r2, r3, #1
 80063f8:	637a      	str	r2, [r7, #52]	; 0x34
 80063fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80063fc:	b2d2      	uxtb	r2, r2
 80063fe:	701a      	strb	r2, [r3, #0]
 8006400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006402:	617b      	str	r3, [r7, #20]
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	62bb      	str	r3, [r7, #40]	; 0x28
 800640c:	e00b      	b.n	8006426 <SEGGER_SYSVIEW_RecordU32x3+0x82>
 800640e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006410:	b2da      	uxtb	r2, r3
 8006412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006414:	1c59      	adds	r1, r3, #1
 8006416:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006418:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800641c:	b2d2      	uxtb	r2, r2
 800641e:	701a      	strb	r2, [r3, #0]
 8006420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006422:	09db      	lsrs	r3, r3, #7
 8006424:	62bb      	str	r3, [r7, #40]	; 0x28
 8006426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006428:	2b7f      	cmp	r3, #127	; 0x7f
 800642a:	d8f0      	bhi.n	800640e <SEGGER_SYSVIEW_RecordU32x3+0x6a>
 800642c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800642e:	1c5a      	adds	r2, r3, #1
 8006430:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006432:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006434:	b2d2      	uxtb	r2, r2
 8006436:	701a      	strb	r2, [r3, #0]
 8006438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800643a:	617b      	str	r3, [r7, #20]
 800643c:	697b      	ldr	r3, [r7, #20]
 800643e:	627b      	str	r3, [r7, #36]	; 0x24
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	623b      	str	r3, [r7, #32]
 8006444:	e00b      	b.n	800645e <SEGGER_SYSVIEW_RecordU32x3+0xba>
 8006446:	6a3b      	ldr	r3, [r7, #32]
 8006448:	b2da      	uxtb	r2, r3
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	1c59      	adds	r1, r3, #1
 800644e:	6279      	str	r1, [r7, #36]	; 0x24
 8006450:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006454:	b2d2      	uxtb	r2, r2
 8006456:	701a      	strb	r2, [r3, #0]
 8006458:	6a3b      	ldr	r3, [r7, #32]
 800645a:	09db      	lsrs	r3, r3, #7
 800645c:	623b      	str	r3, [r7, #32]
 800645e:	6a3b      	ldr	r3, [r7, #32]
 8006460:	2b7f      	cmp	r3, #127	; 0x7f
 8006462:	d8f0      	bhi.n	8006446 <SEGGER_SYSVIEW_RecordU32x3+0xa2>
 8006464:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006466:	1c5a      	adds	r2, r3, #1
 8006468:	627a      	str	r2, [r7, #36]	; 0x24
 800646a:	6a3a      	ldr	r2, [r7, #32]
 800646c:	b2d2      	uxtb	r2, r2
 800646e:	701a      	strb	r2, [r3, #0]
 8006470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006472:	617b      	str	r3, [r7, #20]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	6979      	ldr	r1, [r7, #20]
 8006478:	69b8      	ldr	r0, [r7, #24]
 800647a:	f7ff fda5 	bl	8005fc8 <_SendPacket>
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	f383 8811 	msr	BASEPRI, r3
 8006484:	bf00      	nop
 8006486:	3738      	adds	r7, #56	; 0x38
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}
 800648c:	2001a68c 	.word	0x2001a68c

08006490 <SEGGER_SYSVIEW_RecordU32x4>:
 8006490:	b580      	push	{r7, lr}
 8006492:	b090      	sub	sp, #64	; 0x40
 8006494:	af00      	add	r7, sp, #0
 8006496:	60f8      	str	r0, [r7, #12]
 8006498:	60b9      	str	r1, [r7, #8]
 800649a:	607a      	str	r2, [r7, #4]
 800649c:	603b      	str	r3, [r7, #0]
 800649e:	f3ef 8311 	mrs	r3, BASEPRI
 80064a2:	f04f 0120 	mov.w	r1, #32
 80064a6:	f381 8811 	msr	BASEPRI, r1
 80064aa:	61fb      	str	r3, [r7, #28]
 80064ac:	4840      	ldr	r0, [pc, #256]	; (80065b0 <SEGGER_SYSVIEW_RecordU32x4+0x120>)
 80064ae:	f7ff fca1 	bl	8005df4 <_PreparePacket>
 80064b2:	61b8      	str	r0, [r7, #24]
 80064b4:	69bb      	ldr	r3, [r7, #24]
 80064b6:	617b      	str	r3, [r7, #20]
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	63bb      	str	r3, [r7, #56]	; 0x38
 80064c0:	e00b      	b.n	80064da <SEGGER_SYSVIEW_RecordU32x4+0x4a>
 80064c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064c8:	1c59      	adds	r1, r3, #1
 80064ca:	63f9      	str	r1, [r7, #60]	; 0x3c
 80064cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80064d0:	b2d2      	uxtb	r2, r2
 80064d2:	701a      	strb	r2, [r3, #0]
 80064d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064d6:	09db      	lsrs	r3, r3, #7
 80064d8:	63bb      	str	r3, [r7, #56]	; 0x38
 80064da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80064dc:	2b7f      	cmp	r3, #127	; 0x7f
 80064de:	d8f0      	bhi.n	80064c2 <SEGGER_SYSVIEW_RecordU32x4+0x32>
 80064e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064e2:	1c5a      	adds	r2, r3, #1
 80064e4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80064e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80064e8:	b2d2      	uxtb	r2, r2
 80064ea:	701a      	strb	r2, [r3, #0]
 80064ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80064ee:	617b      	str	r3, [r7, #20]
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	637b      	str	r3, [r7, #52]	; 0x34
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	633b      	str	r3, [r7, #48]	; 0x30
 80064f8:	e00b      	b.n	8006512 <SEGGER_SYSVIEW_RecordU32x4+0x82>
 80064fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064fc:	b2da      	uxtb	r2, r3
 80064fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006500:	1c59      	adds	r1, r3, #1
 8006502:	6379      	str	r1, [r7, #52]	; 0x34
 8006504:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006508:	b2d2      	uxtb	r2, r2
 800650a:	701a      	strb	r2, [r3, #0]
 800650c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800650e:	09db      	lsrs	r3, r3, #7
 8006510:	633b      	str	r3, [r7, #48]	; 0x30
 8006512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006514:	2b7f      	cmp	r3, #127	; 0x7f
 8006516:	d8f0      	bhi.n	80064fa <SEGGER_SYSVIEW_RecordU32x4+0x6a>
 8006518:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800651a:	1c5a      	adds	r2, r3, #1
 800651c:	637a      	str	r2, [r7, #52]	; 0x34
 800651e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006520:	b2d2      	uxtb	r2, r2
 8006522:	701a      	strb	r2, [r3, #0]
 8006524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006526:	617b      	str	r3, [r7, #20]
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006530:	e00b      	b.n	800654a <SEGGER_SYSVIEW_RecordU32x4+0xba>
 8006532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006534:	b2da      	uxtb	r2, r3
 8006536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006538:	1c59      	adds	r1, r3, #1
 800653a:	62f9      	str	r1, [r7, #44]	; 0x2c
 800653c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006540:	b2d2      	uxtb	r2, r2
 8006542:	701a      	strb	r2, [r3, #0]
 8006544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006546:	09db      	lsrs	r3, r3, #7
 8006548:	62bb      	str	r3, [r7, #40]	; 0x28
 800654a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654c:	2b7f      	cmp	r3, #127	; 0x7f
 800654e:	d8f0      	bhi.n	8006532 <SEGGER_SYSVIEW_RecordU32x4+0xa2>
 8006550:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006552:	1c5a      	adds	r2, r3, #1
 8006554:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006556:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	701a      	strb	r2, [r3, #0]
 800655c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800655e:	617b      	str	r3, [r7, #20]
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	627b      	str	r3, [r7, #36]	; 0x24
 8006564:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006566:	623b      	str	r3, [r7, #32]
 8006568:	e00b      	b.n	8006582 <SEGGER_SYSVIEW_RecordU32x4+0xf2>
 800656a:	6a3b      	ldr	r3, [r7, #32]
 800656c:	b2da      	uxtb	r2, r3
 800656e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006570:	1c59      	adds	r1, r3, #1
 8006572:	6279      	str	r1, [r7, #36]	; 0x24
 8006574:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006578:	b2d2      	uxtb	r2, r2
 800657a:	701a      	strb	r2, [r3, #0]
 800657c:	6a3b      	ldr	r3, [r7, #32]
 800657e:	09db      	lsrs	r3, r3, #7
 8006580:	623b      	str	r3, [r7, #32]
 8006582:	6a3b      	ldr	r3, [r7, #32]
 8006584:	2b7f      	cmp	r3, #127	; 0x7f
 8006586:	d8f0      	bhi.n	800656a <SEGGER_SYSVIEW_RecordU32x4+0xda>
 8006588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800658a:	1c5a      	adds	r2, r3, #1
 800658c:	627a      	str	r2, [r7, #36]	; 0x24
 800658e:	6a3a      	ldr	r2, [r7, #32]
 8006590:	b2d2      	uxtb	r2, r2
 8006592:	701a      	strb	r2, [r3, #0]
 8006594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	68fa      	ldr	r2, [r7, #12]
 800659a:	6979      	ldr	r1, [r7, #20]
 800659c:	69b8      	ldr	r0, [r7, #24]
 800659e:	f7ff fd13 	bl	8005fc8 <_SendPacket>
 80065a2:	69fb      	ldr	r3, [r7, #28]
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	bf00      	nop
 80065aa:	3740      	adds	r7, #64	; 0x40
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bd80      	pop	{r7, pc}
 80065b0:	2001a68c 	.word	0x2001a68c

080065b4 <SEGGER_SYSVIEW_Start>:
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b08c      	sub	sp, #48	; 0x30
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	4b58      	ldr	r3, [pc, #352]	; (800671c <SEGGER_SYSVIEW_Start+0x168>)
 80065bc:	2201      	movs	r2, #1
 80065be:	701a      	strb	r2, [r3, #0]
 80065c0:	f3ef 8311 	mrs	r3, BASEPRI
 80065c4:	f04f 0120 	mov.w	r1, #32
 80065c8:	f381 8811 	msr	BASEPRI, r1
 80065cc:	60fb      	str	r3, [r7, #12]
 80065ce:	4b53      	ldr	r3, [pc, #332]	; (800671c <SEGGER_SYSVIEW_Start+0x168>)
 80065d0:	785b      	ldrb	r3, [r3, #1]
 80065d2:	220a      	movs	r2, #10
 80065d4:	4952      	ldr	r1, [pc, #328]	; (8006720 <SEGGER_SYSVIEW_Start+0x16c>)
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7f9 fdfa 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	200a      	movs	r0, #10
 80065e4:	f7ff fe2a 	bl	800623c <SEGGER_SYSVIEW_RecordVoid>
 80065e8:	f3ef 8311 	mrs	r3, BASEPRI
 80065ec:	f04f 0120 	mov.w	r1, #32
 80065f0:	f381 8811 	msr	BASEPRI, r1
 80065f4:	60bb      	str	r3, [r7, #8]
 80065f6:	484b      	ldr	r0, [pc, #300]	; (8006724 <SEGGER_SYSVIEW_Start+0x170>)
 80065f8:	f7ff fbfc 	bl	8005df4 <_PreparePacket>
 80065fc:	6078      	str	r0, [r7, #4]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	603b      	str	r3, [r7, #0]
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006606:	4b45      	ldr	r3, [pc, #276]	; (800671c <SEGGER_SYSVIEW_Start+0x168>)
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	62bb      	str	r3, [r7, #40]	; 0x28
 800660c:	e00b      	b.n	8006626 <SEGGER_SYSVIEW_Start+0x72>
 800660e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006610:	b2da      	uxtb	r2, r3
 8006612:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006614:	1c59      	adds	r1, r3, #1
 8006616:	62f9      	str	r1, [r7, #44]	; 0x2c
 8006618:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800661c:	b2d2      	uxtb	r2, r2
 800661e:	701a      	strb	r2, [r3, #0]
 8006620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006622:	09db      	lsrs	r3, r3, #7
 8006624:	62bb      	str	r3, [r7, #40]	; 0x28
 8006626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006628:	2b7f      	cmp	r3, #127	; 0x7f
 800662a:	d8f0      	bhi.n	800660e <SEGGER_SYSVIEW_Start+0x5a>
 800662c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800662e:	1c5a      	adds	r2, r3, #1
 8006630:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006632:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006634:	b2d2      	uxtb	r2, r2
 8006636:	701a      	strb	r2, [r3, #0]
 8006638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800663a:	603b      	str	r3, [r7, #0]
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	627b      	str	r3, [r7, #36]	; 0x24
 8006640:	4b36      	ldr	r3, [pc, #216]	; (800671c <SEGGER_SYSVIEW_Start+0x168>)
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	623b      	str	r3, [r7, #32]
 8006646:	e00b      	b.n	8006660 <SEGGER_SYSVIEW_Start+0xac>
 8006648:	6a3b      	ldr	r3, [r7, #32]
 800664a:	b2da      	uxtb	r2, r3
 800664c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664e:	1c59      	adds	r1, r3, #1
 8006650:	6279      	str	r1, [r7, #36]	; 0x24
 8006652:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006656:	b2d2      	uxtb	r2, r2
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	6a3b      	ldr	r3, [r7, #32]
 800665c:	09db      	lsrs	r3, r3, #7
 800665e:	623b      	str	r3, [r7, #32]
 8006660:	6a3b      	ldr	r3, [r7, #32]
 8006662:	2b7f      	cmp	r3, #127	; 0x7f
 8006664:	d8f0      	bhi.n	8006648 <SEGGER_SYSVIEW_Start+0x94>
 8006666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	627a      	str	r2, [r7, #36]	; 0x24
 800666c:	6a3a      	ldr	r2, [r7, #32]
 800666e:	b2d2      	uxtb	r2, r2
 8006670:	701a      	strb	r2, [r3, #0]
 8006672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006674:	603b      	str	r3, [r7, #0]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	61fb      	str	r3, [r7, #28]
 800667a:	4b28      	ldr	r3, [pc, #160]	; (800671c <SEGGER_SYSVIEW_Start+0x168>)
 800667c:	691b      	ldr	r3, [r3, #16]
 800667e:	61bb      	str	r3, [r7, #24]
 8006680:	e00b      	b.n	800669a <SEGGER_SYSVIEW_Start+0xe6>
 8006682:	69bb      	ldr	r3, [r7, #24]
 8006684:	b2da      	uxtb	r2, r3
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	1c59      	adds	r1, r3, #1
 800668a:	61f9      	str	r1, [r7, #28]
 800668c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006690:	b2d2      	uxtb	r2, r2
 8006692:	701a      	strb	r2, [r3, #0]
 8006694:	69bb      	ldr	r3, [r7, #24]
 8006696:	09db      	lsrs	r3, r3, #7
 8006698:	61bb      	str	r3, [r7, #24]
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	2b7f      	cmp	r3, #127	; 0x7f
 800669e:	d8f0      	bhi.n	8006682 <SEGGER_SYSVIEW_Start+0xce>
 80066a0:	69fb      	ldr	r3, [r7, #28]
 80066a2:	1c5a      	adds	r2, r3, #1
 80066a4:	61fa      	str	r2, [r7, #28]
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	b2d2      	uxtb	r2, r2
 80066aa:	701a      	strb	r2, [r3, #0]
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	603b      	str	r3, [r7, #0]
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	617b      	str	r3, [r7, #20]
 80066b4:	2300      	movs	r3, #0
 80066b6:	613b      	str	r3, [r7, #16]
 80066b8:	e00b      	b.n	80066d2 <SEGGER_SYSVIEW_Start+0x11e>
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	b2da      	uxtb	r2, r3
 80066be:	697b      	ldr	r3, [r7, #20]
 80066c0:	1c59      	adds	r1, r3, #1
 80066c2:	6179      	str	r1, [r7, #20]
 80066c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80066c8:	b2d2      	uxtb	r2, r2
 80066ca:	701a      	strb	r2, [r3, #0]
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	09db      	lsrs	r3, r3, #7
 80066d0:	613b      	str	r3, [r7, #16]
 80066d2:	693b      	ldr	r3, [r7, #16]
 80066d4:	2b7f      	cmp	r3, #127	; 0x7f
 80066d6:	d8f0      	bhi.n	80066ba <SEGGER_SYSVIEW_Start+0x106>
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	617a      	str	r2, [r7, #20]
 80066de:	693a      	ldr	r2, [r7, #16]
 80066e0:	b2d2      	uxtb	r2, r2
 80066e2:	701a      	strb	r2, [r3, #0]
 80066e4:	697b      	ldr	r3, [r7, #20]
 80066e6:	603b      	str	r3, [r7, #0]
 80066e8:	2218      	movs	r2, #24
 80066ea:	6839      	ldr	r1, [r7, #0]
 80066ec:	6878      	ldr	r0, [r7, #4]
 80066ee:	f7ff fc6b 	bl	8005fc8 <_SendPacket>
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	f383 8811 	msr	BASEPRI, r3
 80066f8:	4b08      	ldr	r3, [pc, #32]	; (800671c <SEGGER_SYSVIEW_Start+0x168>)
 80066fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d002      	beq.n	8006706 <SEGGER_SYSVIEW_Start+0x152>
 8006700:	4b06      	ldr	r3, [pc, #24]	; (800671c <SEGGER_SYSVIEW_Start+0x168>)
 8006702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006704:	4798      	blx	r3
 8006706:	f000 f9eb 	bl	8006ae0 <SEGGER_SYSVIEW_RecordSystime>
 800670a:	f000 f9b1 	bl	8006a70 <SEGGER_SYSVIEW_SendTaskList>
 800670e:	f000 fc81 	bl	8007014 <SEGGER_SYSVIEW_SendNumModules>
 8006712:	bf00      	nop
 8006714:	3730      	adds	r7, #48	; 0x30
 8006716:	46bd      	mov	sp, r7
 8006718:	bd80      	pop	{r7, pc}
 800671a:	bf00      	nop
 800671c:	2001a65c 	.word	0x2001a65c
 8006720:	08007384 	.word	0x08007384
 8006724:	2001a68c 	.word	0x2001a68c

08006728 <SEGGER_SYSVIEW_Stop>:
 8006728:	b580      	push	{r7, lr}
 800672a:	b082      	sub	sp, #8
 800672c:	af00      	add	r7, sp, #0
 800672e:	f3ef 8311 	mrs	r3, BASEPRI
 8006732:	f04f 0120 	mov.w	r1, #32
 8006736:	f381 8811 	msr	BASEPRI, r1
 800673a:	607b      	str	r3, [r7, #4]
 800673c:	480b      	ldr	r0, [pc, #44]	; (800676c <SEGGER_SYSVIEW_Stop+0x44>)
 800673e:	f7ff fb59 	bl	8005df4 <_PreparePacket>
 8006742:	6038      	str	r0, [r7, #0]
 8006744:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <SEGGER_SYSVIEW_Stop+0x48>)
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d007      	beq.n	800675c <SEGGER_SYSVIEW_Stop+0x34>
 800674c:	220b      	movs	r2, #11
 800674e:	6839      	ldr	r1, [r7, #0]
 8006750:	6838      	ldr	r0, [r7, #0]
 8006752:	f7ff fc39 	bl	8005fc8 <_SendPacket>
 8006756:	4b06      	ldr	r3, [pc, #24]	; (8006770 <SEGGER_SYSVIEW_Stop+0x48>)
 8006758:	2200      	movs	r2, #0
 800675a:	701a      	strb	r2, [r3, #0]
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	bf00      	nop
 8006764:	3708      	adds	r7, #8
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	2001a68c 	.word	0x2001a68c
 8006770:	2001a65c 	.word	0x2001a65c

08006774 <SEGGER_SYSVIEW_GetSysDesc>:
 8006774:	b580      	push	{r7, lr}
 8006776:	b08c      	sub	sp, #48	; 0x30
 8006778:	af00      	add	r7, sp, #0
 800677a:	f3ef 8311 	mrs	r3, BASEPRI
 800677e:	f04f 0120 	mov.w	r1, #32
 8006782:	f381 8811 	msr	BASEPRI, r1
 8006786:	60fb      	str	r3, [r7, #12]
 8006788:	4845      	ldr	r0, [pc, #276]	; (80068a0 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800678a:	f7ff fb33 	bl	8005df4 <_PreparePacket>
 800678e:	60b8      	str	r0, [r7, #8]
 8006790:	68bb      	ldr	r3, [r7, #8]
 8006792:	607b      	str	r3, [r7, #4]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006798:	4b42      	ldr	r3, [pc, #264]	; (80068a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	62bb      	str	r3, [r7, #40]	; 0x28
 800679e:	e00b      	b.n	80067b8 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80067a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067a2:	b2da      	uxtb	r2, r3
 80067a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067a6:	1c59      	adds	r1, r3, #1
 80067a8:	62f9      	str	r1, [r7, #44]	; 0x2c
 80067aa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067ae:	b2d2      	uxtb	r2, r2
 80067b0:	701a      	strb	r2, [r3, #0]
 80067b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b4:	09db      	lsrs	r3, r3, #7
 80067b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80067b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067ba:	2b7f      	cmp	r3, #127	; 0x7f
 80067bc:	d8f0      	bhi.n	80067a0 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80067be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067c0:	1c5a      	adds	r2, r3, #1
 80067c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80067c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80067c6:	b2d2      	uxtb	r2, r2
 80067c8:	701a      	strb	r2, [r3, #0]
 80067ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067cc:	607b      	str	r3, [r7, #4]
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	627b      	str	r3, [r7, #36]	; 0x24
 80067d2:	4b34      	ldr	r3, [pc, #208]	; (80068a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	623b      	str	r3, [r7, #32]
 80067d8:	e00b      	b.n	80067f2 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80067da:	6a3b      	ldr	r3, [r7, #32]
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e0:	1c59      	adds	r1, r3, #1
 80067e2:	6279      	str	r1, [r7, #36]	; 0x24
 80067e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80067e8:	b2d2      	uxtb	r2, r2
 80067ea:	701a      	strb	r2, [r3, #0]
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	09db      	lsrs	r3, r3, #7
 80067f0:	623b      	str	r3, [r7, #32]
 80067f2:	6a3b      	ldr	r3, [r7, #32]
 80067f4:	2b7f      	cmp	r3, #127	; 0x7f
 80067f6:	d8f0      	bhi.n	80067da <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80067f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fa:	1c5a      	adds	r2, r3, #1
 80067fc:	627a      	str	r2, [r7, #36]	; 0x24
 80067fe:	6a3a      	ldr	r2, [r7, #32]
 8006800:	b2d2      	uxtb	r2, r2
 8006802:	701a      	strb	r2, [r3, #0]
 8006804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006806:	607b      	str	r3, [r7, #4]
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	61fb      	str	r3, [r7, #28]
 800680c:	4b25      	ldr	r3, [pc, #148]	; (80068a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800680e:	691b      	ldr	r3, [r3, #16]
 8006810:	61bb      	str	r3, [r7, #24]
 8006812:	e00b      	b.n	800682c <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 8006814:	69bb      	ldr	r3, [r7, #24]
 8006816:	b2da      	uxtb	r2, r3
 8006818:	69fb      	ldr	r3, [r7, #28]
 800681a:	1c59      	adds	r1, r3, #1
 800681c:	61f9      	str	r1, [r7, #28]
 800681e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006822:	b2d2      	uxtb	r2, r2
 8006824:	701a      	strb	r2, [r3, #0]
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	09db      	lsrs	r3, r3, #7
 800682a:	61bb      	str	r3, [r7, #24]
 800682c:	69bb      	ldr	r3, [r7, #24]
 800682e:	2b7f      	cmp	r3, #127	; 0x7f
 8006830:	d8f0      	bhi.n	8006814 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 8006832:	69fb      	ldr	r3, [r7, #28]
 8006834:	1c5a      	adds	r2, r3, #1
 8006836:	61fa      	str	r2, [r7, #28]
 8006838:	69ba      	ldr	r2, [r7, #24]
 800683a:	b2d2      	uxtb	r2, r2
 800683c:	701a      	strb	r2, [r3, #0]
 800683e:	69fb      	ldr	r3, [r7, #28]
 8006840:	607b      	str	r3, [r7, #4]
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	617b      	str	r3, [r7, #20]
 8006846:	2300      	movs	r3, #0
 8006848:	613b      	str	r3, [r7, #16]
 800684a:	e00b      	b.n	8006864 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800684c:	693b      	ldr	r3, [r7, #16]
 800684e:	b2da      	uxtb	r2, r3
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	1c59      	adds	r1, r3, #1
 8006854:	6179      	str	r1, [r7, #20]
 8006856:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800685a:	b2d2      	uxtb	r2, r2
 800685c:	701a      	strb	r2, [r3, #0]
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	09db      	lsrs	r3, r3, #7
 8006862:	613b      	str	r3, [r7, #16]
 8006864:	693b      	ldr	r3, [r7, #16]
 8006866:	2b7f      	cmp	r3, #127	; 0x7f
 8006868:	d8f0      	bhi.n	800684c <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	1c5a      	adds	r2, r3, #1
 800686e:	617a      	str	r2, [r7, #20]
 8006870:	693a      	ldr	r2, [r7, #16]
 8006872:	b2d2      	uxtb	r2, r2
 8006874:	701a      	strb	r2, [r3, #0]
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	607b      	str	r3, [r7, #4]
 800687a:	2218      	movs	r2, #24
 800687c:	6879      	ldr	r1, [r7, #4]
 800687e:	68b8      	ldr	r0, [r7, #8]
 8006880:	f7ff fba2 	bl	8005fc8 <_SendPacket>
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f383 8811 	msr	BASEPRI, r3
 800688a:	4b06      	ldr	r3, [pc, #24]	; (80068a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800688c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688e:	2b00      	cmp	r3, #0
 8006890:	d002      	beq.n	8006898 <SEGGER_SYSVIEW_GetSysDesc+0x124>
 8006892:	4b04      	ldr	r3, [pc, #16]	; (80068a4 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8006894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006896:	4798      	blx	r3
 8006898:	bf00      	nop
 800689a:	3730      	adds	r7, #48	; 0x30
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}
 80068a0:	2001a68c 	.word	0x2001a68c
 80068a4:	2001a65c 	.word	0x2001a65c

080068a8 <SEGGER_SYSVIEW_SendTaskInfo>:
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b092      	sub	sp, #72	; 0x48
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	f3ef 8311 	mrs	r3, BASEPRI
 80068b4:	f04f 0120 	mov.w	r1, #32
 80068b8:	f381 8811 	msr	BASEPRI, r1
 80068bc:	617b      	str	r3, [r7, #20]
 80068be:	486a      	ldr	r0, [pc, #424]	; (8006a68 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80068c0:	f7ff fa98 	bl	8005df4 <_PreparePacket>
 80068c4:	6138      	str	r0, [r7, #16]
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	60fb      	str	r3, [r7, #12]
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	647b      	str	r3, [r7, #68]	; 0x44
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	4b66      	ldr	r3, [pc, #408]	; (8006a6c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	1ad3      	subs	r3, r2, r3
 80068d8:	643b      	str	r3, [r7, #64]	; 0x40
 80068da:	e00b      	b.n	80068f4 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80068dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068de:	b2da      	uxtb	r2, r3
 80068e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068e2:	1c59      	adds	r1, r3, #1
 80068e4:	6479      	str	r1, [r7, #68]	; 0x44
 80068e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80068ea:	b2d2      	uxtb	r2, r2
 80068ec:	701a      	strb	r2, [r3, #0]
 80068ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068f0:	09db      	lsrs	r3, r3, #7
 80068f2:	643b      	str	r3, [r7, #64]	; 0x40
 80068f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80068f6:	2b7f      	cmp	r3, #127	; 0x7f
 80068f8:	d8f0      	bhi.n	80068dc <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80068fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80068fc:	1c5a      	adds	r2, r3, #1
 80068fe:	647a      	str	r2, [r7, #68]	; 0x44
 8006900:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006902:	b2d2      	uxtb	r2, r2
 8006904:	701a      	strb	r2, [r3, #0]
 8006906:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006908:	60fb      	str	r3, [r7, #12]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	689b      	ldr	r3, [r3, #8]
 8006912:	63bb      	str	r3, [r7, #56]	; 0x38
 8006914:	e00b      	b.n	800692e <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 8006916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006918:	b2da      	uxtb	r2, r3
 800691a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800691c:	1c59      	adds	r1, r3, #1
 800691e:	63f9      	str	r1, [r7, #60]	; 0x3c
 8006920:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006924:	b2d2      	uxtb	r2, r2
 8006926:	701a      	strb	r2, [r3, #0]
 8006928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800692a:	09db      	lsrs	r3, r3, #7
 800692c:	63bb      	str	r3, [r7, #56]	; 0x38
 800692e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006930:	2b7f      	cmp	r3, #127	; 0x7f
 8006932:	d8f0      	bhi.n	8006916 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8006934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	63fa      	str	r2, [r7, #60]	; 0x3c
 800693a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800693c:	b2d2      	uxtb	r2, r2
 800693e:	701a      	strb	r2, [r3, #0]
 8006940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006942:	60fb      	str	r3, [r7, #12]
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	685b      	ldr	r3, [r3, #4]
 8006948:	2220      	movs	r2, #32
 800694a:	4619      	mov	r1, r3
 800694c:	68f8      	ldr	r0, [r7, #12]
 800694e:	f7ff fa01 	bl	8005d54 <_EncodeStr>
 8006952:	60f8      	str	r0, [r7, #12]
 8006954:	2209      	movs	r2, #9
 8006956:	68f9      	ldr	r1, [r7, #12]
 8006958:	6938      	ldr	r0, [r7, #16]
 800695a:	f7ff fb35 	bl	8005fc8 <_SendPacket>
 800695e:	693b      	ldr	r3, [r7, #16]
 8006960:	60fb      	str	r3, [r7, #12]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	637b      	str	r3, [r7, #52]	; 0x34
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	4b40      	ldr	r3, [pc, #256]	; (8006a6c <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	1ad3      	subs	r3, r2, r3
 8006970:	633b      	str	r3, [r7, #48]	; 0x30
 8006972:	e00b      	b.n	800698c <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8006974:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006976:	b2da      	uxtb	r2, r3
 8006978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800697a:	1c59      	adds	r1, r3, #1
 800697c:	6379      	str	r1, [r7, #52]	; 0x34
 800697e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006982:	b2d2      	uxtb	r2, r2
 8006984:	701a      	strb	r2, [r3, #0]
 8006986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006988:	09db      	lsrs	r3, r3, #7
 800698a:	633b      	str	r3, [r7, #48]	; 0x30
 800698c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800698e:	2b7f      	cmp	r3, #127	; 0x7f
 8006990:	d8f0      	bhi.n	8006974 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 8006992:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006994:	1c5a      	adds	r2, r3, #1
 8006996:	637a      	str	r2, [r7, #52]	; 0x34
 8006998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800699a:	b2d2      	uxtb	r2, r2
 800699c:	701a      	strb	r2, [r3, #0]
 800699e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80069a0:	60fb      	str	r3, [r7, #12]
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	62bb      	str	r3, [r7, #40]	; 0x28
 80069ac:	e00b      	b.n	80069c6 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80069ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b0:	b2da      	uxtb	r2, r3
 80069b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069b4:	1c59      	adds	r1, r3, #1
 80069b6:	62f9      	str	r1, [r7, #44]	; 0x2c
 80069b8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069bc:	b2d2      	uxtb	r2, r2
 80069be:	701a      	strb	r2, [r3, #0]
 80069c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c2:	09db      	lsrs	r3, r3, #7
 80069c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80069c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069c8:	2b7f      	cmp	r3, #127	; 0x7f
 80069ca:	d8f0      	bhi.n	80069ae <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80069cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069ce:	1c5a      	adds	r2, r3, #1
 80069d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80069d2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	701a      	strb	r2, [r3, #0]
 80069d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069da:	60fb      	str	r3, [r7, #12]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	627b      	str	r3, [r7, #36]	; 0x24
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	623b      	str	r3, [r7, #32]
 80069e6:	e00b      	b.n	8006a00 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80069e8:	6a3b      	ldr	r3, [r7, #32]
 80069ea:	b2da      	uxtb	r2, r3
 80069ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ee:	1c59      	adds	r1, r3, #1
 80069f0:	6279      	str	r1, [r7, #36]	; 0x24
 80069f2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80069f6:	b2d2      	uxtb	r2, r2
 80069f8:	701a      	strb	r2, [r3, #0]
 80069fa:	6a3b      	ldr	r3, [r7, #32]
 80069fc:	09db      	lsrs	r3, r3, #7
 80069fe:	623b      	str	r3, [r7, #32]
 8006a00:	6a3b      	ldr	r3, [r7, #32]
 8006a02:	2b7f      	cmp	r3, #127	; 0x7f
 8006a04:	d8f0      	bhi.n	80069e8 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 8006a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a08:	1c5a      	adds	r2, r3, #1
 8006a0a:	627a      	str	r2, [r7, #36]	; 0x24
 8006a0c:	6a3a      	ldr	r2, [r7, #32]
 8006a0e:	b2d2      	uxtb	r2, r2
 8006a10:	701a      	strb	r2, [r3, #0]
 8006a12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a14:	60fb      	str	r3, [r7, #12]
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	61fb      	str	r3, [r7, #28]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	61bb      	str	r3, [r7, #24]
 8006a1e:	e00b      	b.n	8006a38 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8006a20:	69bb      	ldr	r3, [r7, #24]
 8006a22:	b2da      	uxtb	r2, r3
 8006a24:	69fb      	ldr	r3, [r7, #28]
 8006a26:	1c59      	adds	r1, r3, #1
 8006a28:	61f9      	str	r1, [r7, #28]
 8006a2a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006a2e:	b2d2      	uxtb	r2, r2
 8006a30:	701a      	strb	r2, [r3, #0]
 8006a32:	69bb      	ldr	r3, [r7, #24]
 8006a34:	09db      	lsrs	r3, r3, #7
 8006a36:	61bb      	str	r3, [r7, #24]
 8006a38:	69bb      	ldr	r3, [r7, #24]
 8006a3a:	2b7f      	cmp	r3, #127	; 0x7f
 8006a3c:	d8f0      	bhi.n	8006a20 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8006a3e:	69fb      	ldr	r3, [r7, #28]
 8006a40:	1c5a      	adds	r2, r3, #1
 8006a42:	61fa      	str	r2, [r7, #28]
 8006a44:	69ba      	ldr	r2, [r7, #24]
 8006a46:	b2d2      	uxtb	r2, r2
 8006a48:	701a      	strb	r2, [r3, #0]
 8006a4a:	69fb      	ldr	r3, [r7, #28]
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	2215      	movs	r2, #21
 8006a50:	68f9      	ldr	r1, [r7, #12]
 8006a52:	6938      	ldr	r0, [r7, #16]
 8006a54:	f7ff fab8 	bl	8005fc8 <_SendPacket>
 8006a58:	697b      	ldr	r3, [r7, #20]
 8006a5a:	f383 8811 	msr	BASEPRI, r3
 8006a5e:	bf00      	nop
 8006a60:	3748      	adds	r7, #72	; 0x48
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}
 8006a66:	bf00      	nop
 8006a68:	2001a68c 	.word	0x2001a68c
 8006a6c:	2001a65c 	.word	0x2001a65c

08006a70 <SEGGER_SYSVIEW_SendTaskList>:
 8006a70:	b580      	push	{r7, lr}
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	4b07      	ldr	r3, [pc, #28]	; (8006a94 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a76:	6a1b      	ldr	r3, [r3, #32]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d008      	beq.n	8006a8e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006a7c:	4b05      	ldr	r3, [pc, #20]	; (8006a94 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a7e:	6a1b      	ldr	r3, [r3, #32]
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d003      	beq.n	8006a8e <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8006a86:	4b03      	ldr	r3, [pc, #12]	; (8006a94 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8006a88:	6a1b      	ldr	r3, [r3, #32]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	4798      	blx	r3
 8006a8e:	bf00      	nop
 8006a90:	bd80      	pop	{r7, pc}
 8006a92:	bf00      	nop
 8006a94:	2001a65c 	.word	0x2001a65c

08006a98 <SEGGER_SYSVIEW_SendSysDesc>:
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b086      	sub	sp, #24
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	f3ef 8311 	mrs	r3, BASEPRI
 8006aa4:	f04f 0120 	mov.w	r1, #32
 8006aa8:	f381 8811 	msr	BASEPRI, r1
 8006aac:	617b      	str	r3, [r7, #20]
 8006aae:	480b      	ldr	r0, [pc, #44]	; (8006adc <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 8006ab0:	f7ff f9a0 	bl	8005df4 <_PreparePacket>
 8006ab4:	6138      	str	r0, [r7, #16]
 8006ab6:	2280      	movs	r2, #128	; 0x80
 8006ab8:	6879      	ldr	r1, [r7, #4]
 8006aba:	6938      	ldr	r0, [r7, #16]
 8006abc:	f7ff f94a 	bl	8005d54 <_EncodeStr>
 8006ac0:	60f8      	str	r0, [r7, #12]
 8006ac2:	220e      	movs	r2, #14
 8006ac4:	68f9      	ldr	r1, [r7, #12]
 8006ac6:	6938      	ldr	r0, [r7, #16]
 8006ac8:	f7ff fa7e 	bl	8005fc8 <_SendPacket>
 8006acc:	697b      	ldr	r3, [r7, #20]
 8006ace:	f383 8811 	msr	BASEPRI, r3
 8006ad2:	bf00      	nop
 8006ad4:	3718      	adds	r7, #24
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
 8006ada:	bf00      	nop
 8006adc:	2001a68c 	.word	0x2001a68c

08006ae0 <SEGGER_SYSVIEW_RecordSystime>:
 8006ae0:	b590      	push	{r4, r7, lr}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	4b14      	ldr	r3, [pc, #80]	; (8006b38 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8006ae8:	6a1b      	ldr	r3, [r3, #32]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d019      	beq.n	8006b22 <SEGGER_SYSVIEW_RecordSystime+0x42>
 8006aee:	4b12      	ldr	r3, [pc, #72]	; (8006b38 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8006af0:	6a1b      	ldr	r3, [r3, #32]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d014      	beq.n	8006b22 <SEGGER_SYSVIEW_RecordSystime+0x42>
 8006af8:	4b0f      	ldr	r3, [pc, #60]	; (8006b38 <SEGGER_SYSVIEW_RecordSystime+0x58>)
 8006afa:	6a1b      	ldr	r3, [r3, #32]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	4798      	blx	r3
 8006b00:	e9c7 0100 	strd	r0, r1, [r7]
 8006b04:	6838      	ldr	r0, [r7, #0]
 8006b06:	e9d7 1200 	ldrd	r1, r2, [r7]
 8006b0a:	f04f 0300 	mov.w	r3, #0
 8006b0e:	f04f 0400 	mov.w	r4, #0
 8006b12:	0013      	movs	r3, r2
 8006b14:	2400      	movs	r4, #0
 8006b16:	461a      	mov	r2, r3
 8006b18:	4601      	mov	r1, r0
 8006b1a:	200d      	movs	r0, #13
 8006b1c:	f7ff fbe8 	bl	80062f0 <SEGGER_SYSVIEW_RecordU32x2>
 8006b20:	e005      	b.n	8006b2e <SEGGER_SYSVIEW_RecordSystime+0x4e>
 8006b22:	4b06      	ldr	r3, [pc, #24]	; (8006b3c <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	4619      	mov	r1, r3
 8006b28:	200c      	movs	r0, #12
 8006b2a:	f7ff fba5 	bl	8006278 <SEGGER_SYSVIEW_RecordU32>
 8006b2e:	bf00      	nop
 8006b30:	370c      	adds	r7, #12
 8006b32:	46bd      	mov	sp, r7
 8006b34:	bd90      	pop	{r4, r7, pc}
 8006b36:	bf00      	nop
 8006b38:	2001a65c 	.word	0x2001a65c
 8006b3c:	e0001004 	.word	0xe0001004

08006b40 <SEGGER_SYSVIEW_RecordEnterISR>:
 8006b40:	b580      	push	{r7, lr}
 8006b42:	b086      	sub	sp, #24
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	f3ef 8311 	mrs	r3, BASEPRI
 8006b4a:	f04f 0120 	mov.w	r1, #32
 8006b4e:	f381 8811 	msr	BASEPRI, r1
 8006b52:	60fb      	str	r3, [r7, #12]
 8006b54:	4819      	ldr	r0, [pc, #100]	; (8006bbc <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8006b56:	f7ff f94d 	bl	8005df4 <_PreparePacket>
 8006b5a:	60b8      	str	r0, [r7, #8]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	607b      	str	r3, [r7, #4]
 8006b60:	4b17      	ldr	r3, [pc, #92]	; (8006bc0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b68:	603b      	str	r3, [r7, #0]
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	617b      	str	r3, [r7, #20]
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	613b      	str	r3, [r7, #16]
 8006b72:	e00b      	b.n	8006b8c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8006b74:	693b      	ldr	r3, [r7, #16]
 8006b76:	b2da      	uxtb	r2, r3
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	1c59      	adds	r1, r3, #1
 8006b7c:	6179      	str	r1, [r7, #20]
 8006b7e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006b82:	b2d2      	uxtb	r2, r2
 8006b84:	701a      	strb	r2, [r3, #0]
 8006b86:	693b      	ldr	r3, [r7, #16]
 8006b88:	09db      	lsrs	r3, r3, #7
 8006b8a:	613b      	str	r3, [r7, #16]
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	2b7f      	cmp	r3, #127	; 0x7f
 8006b90:	d8f0      	bhi.n	8006b74 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8006b92:	697b      	ldr	r3, [r7, #20]
 8006b94:	1c5a      	adds	r2, r3, #1
 8006b96:	617a      	str	r2, [r7, #20]
 8006b98:	693a      	ldr	r2, [r7, #16]
 8006b9a:	b2d2      	uxtb	r2, r2
 8006b9c:	701a      	strb	r2, [r3, #0]
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	607b      	str	r3, [r7, #4]
 8006ba2:	2202      	movs	r2, #2
 8006ba4:	6879      	ldr	r1, [r7, #4]
 8006ba6:	68b8      	ldr	r0, [r7, #8]
 8006ba8:	f7ff fa0e 	bl	8005fc8 <_SendPacket>
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f383 8811 	msr	BASEPRI, r3
 8006bb2:	bf00      	nop
 8006bb4:	3718      	adds	r7, #24
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	2001a68c 	.word	0x2001a68c
 8006bc0:	e000ed04 	.word	0xe000ed04

08006bc4 <SEGGER_SYSVIEW_RecordExitISR>:
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b082      	sub	sp, #8
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	f3ef 8311 	mrs	r3, BASEPRI
 8006bce:	f04f 0120 	mov.w	r1, #32
 8006bd2:	f381 8811 	msr	BASEPRI, r1
 8006bd6:	607b      	str	r3, [r7, #4]
 8006bd8:	4807      	ldr	r0, [pc, #28]	; (8006bf8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 8006bda:	f7ff f90b 	bl	8005df4 <_PreparePacket>
 8006bde:	6038      	str	r0, [r7, #0]
 8006be0:	2203      	movs	r2, #3
 8006be2:	6839      	ldr	r1, [r7, #0]
 8006be4:	6838      	ldr	r0, [r7, #0]
 8006be6:	f7ff f9ef 	bl	8005fc8 <_SendPacket>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	f383 8811 	msr	BASEPRI, r3
 8006bf0:	bf00      	nop
 8006bf2:	3708      	adds	r7, #8
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bd80      	pop	{r7, pc}
 8006bf8:	2001a68c 	.word	0x2001a68c

08006bfc <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b082      	sub	sp, #8
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	f3ef 8311 	mrs	r3, BASEPRI
 8006c06:	f04f 0120 	mov.w	r1, #32
 8006c0a:	f381 8811 	msr	BASEPRI, r1
 8006c0e:	607b      	str	r3, [r7, #4]
 8006c10:	4807      	ldr	r0, [pc, #28]	; (8006c30 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8006c12:	f7ff f8ef 	bl	8005df4 <_PreparePacket>
 8006c16:	6038      	str	r0, [r7, #0]
 8006c18:	2212      	movs	r2, #18
 8006c1a:	6839      	ldr	r1, [r7, #0]
 8006c1c:	6838      	ldr	r0, [r7, #0]
 8006c1e:	f7ff f9d3 	bl	8005fc8 <_SendPacket>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	f383 8811 	msr	BASEPRI, r3
 8006c28:	bf00      	nop
 8006c2a:	3708      	adds	r7, #8
 8006c2c:	46bd      	mov	sp, r7
 8006c2e:	bd80      	pop	{r7, pc}
 8006c30:	2001a68c 	.word	0x2001a68c

08006c34 <SEGGER_SYSVIEW_OnIdle>:
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	f3ef 8311 	mrs	r3, BASEPRI
 8006c3e:	f04f 0120 	mov.w	r1, #32
 8006c42:	f381 8811 	msr	BASEPRI, r1
 8006c46:	607b      	str	r3, [r7, #4]
 8006c48:	4807      	ldr	r0, [pc, #28]	; (8006c68 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8006c4a:	f7ff f8d3 	bl	8005df4 <_PreparePacket>
 8006c4e:	6038      	str	r0, [r7, #0]
 8006c50:	2211      	movs	r2, #17
 8006c52:	6839      	ldr	r1, [r7, #0]
 8006c54:	6838      	ldr	r0, [r7, #0]
 8006c56:	f7ff f9b7 	bl	8005fc8 <_SendPacket>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f383 8811 	msr	BASEPRI, r3
 8006c60:	bf00      	nop
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	2001a68c 	.word	0x2001a68c

08006c6c <SEGGER_SYSVIEW_OnTaskCreate>:
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b088      	sub	sp, #32
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
 8006c74:	f3ef 8311 	mrs	r3, BASEPRI
 8006c78:	f04f 0120 	mov.w	r1, #32
 8006c7c:	f381 8811 	msr	BASEPRI, r1
 8006c80:	617b      	str	r3, [r7, #20]
 8006c82:	4819      	ldr	r0, [pc, #100]	; (8006ce8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8006c84:	f7ff f8b6 	bl	8005df4 <_PreparePacket>
 8006c88:	6138      	str	r0, [r7, #16]
 8006c8a:	693b      	ldr	r3, [r7, #16]
 8006c8c:	60fb      	str	r3, [r7, #12]
 8006c8e:	4b17      	ldr	r3, [pc, #92]	; (8006cec <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8006c90:	691b      	ldr	r3, [r3, #16]
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	1ad3      	subs	r3, r2, r3
 8006c96:	607b      	str	r3, [r7, #4]
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	61fb      	str	r3, [r7, #28]
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	61bb      	str	r3, [r7, #24]
 8006ca0:	e00b      	b.n	8006cba <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8006ca2:	69bb      	ldr	r3, [r7, #24]
 8006ca4:	b2da      	uxtb	r2, r3
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	1c59      	adds	r1, r3, #1
 8006caa:	61f9      	str	r1, [r7, #28]
 8006cac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006cb0:	b2d2      	uxtb	r2, r2
 8006cb2:	701a      	strb	r2, [r3, #0]
 8006cb4:	69bb      	ldr	r3, [r7, #24]
 8006cb6:	09db      	lsrs	r3, r3, #7
 8006cb8:	61bb      	str	r3, [r7, #24]
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	2b7f      	cmp	r3, #127	; 0x7f
 8006cbe:	d8f0      	bhi.n	8006ca2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8006cc0:	69fb      	ldr	r3, [r7, #28]
 8006cc2:	1c5a      	adds	r2, r3, #1
 8006cc4:	61fa      	str	r2, [r7, #28]
 8006cc6:	69ba      	ldr	r2, [r7, #24]
 8006cc8:	b2d2      	uxtb	r2, r2
 8006cca:	701a      	strb	r2, [r3, #0]
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	60fb      	str	r3, [r7, #12]
 8006cd0:	2208      	movs	r2, #8
 8006cd2:	68f9      	ldr	r1, [r7, #12]
 8006cd4:	6938      	ldr	r0, [r7, #16]
 8006cd6:	f7ff f977 	bl	8005fc8 <_SendPacket>
 8006cda:	697b      	ldr	r3, [r7, #20]
 8006cdc:	f383 8811 	msr	BASEPRI, r3
 8006ce0:	bf00      	nop
 8006ce2:	3720      	adds	r7, #32
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}
 8006ce8:	2001a68c 	.word	0x2001a68c
 8006cec:	2001a65c 	.word	0x2001a65c

08006cf0 <SEGGER_SYSVIEW_OnTaskStartExec>:
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b088      	sub	sp, #32
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	f3ef 8311 	mrs	r3, BASEPRI
 8006cfc:	f04f 0120 	mov.w	r1, #32
 8006d00:	f381 8811 	msr	BASEPRI, r1
 8006d04:	617b      	str	r3, [r7, #20]
 8006d06:	4819      	ldr	r0, [pc, #100]	; (8006d6c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8006d08:	f7ff f874 	bl	8005df4 <_PreparePacket>
 8006d0c:	6138      	str	r0, [r7, #16]
 8006d0e:	693b      	ldr	r3, [r7, #16]
 8006d10:	60fb      	str	r3, [r7, #12]
 8006d12:	4b17      	ldr	r3, [pc, #92]	; (8006d70 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8006d14:	691b      	ldr	r3, [r3, #16]
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	1ad3      	subs	r3, r2, r3
 8006d1a:	607b      	str	r3, [r7, #4]
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	61fb      	str	r3, [r7, #28]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	61bb      	str	r3, [r7, #24]
 8006d24:	e00b      	b.n	8006d3e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8006d26:	69bb      	ldr	r3, [r7, #24]
 8006d28:	b2da      	uxtb	r2, r3
 8006d2a:	69fb      	ldr	r3, [r7, #28]
 8006d2c:	1c59      	adds	r1, r3, #1
 8006d2e:	61f9      	str	r1, [r7, #28]
 8006d30:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006d34:	b2d2      	uxtb	r2, r2
 8006d36:	701a      	strb	r2, [r3, #0]
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	09db      	lsrs	r3, r3, #7
 8006d3c:	61bb      	str	r3, [r7, #24]
 8006d3e:	69bb      	ldr	r3, [r7, #24]
 8006d40:	2b7f      	cmp	r3, #127	; 0x7f
 8006d42:	d8f0      	bhi.n	8006d26 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	1c5a      	adds	r2, r3, #1
 8006d48:	61fa      	str	r2, [r7, #28]
 8006d4a:	69ba      	ldr	r2, [r7, #24]
 8006d4c:	b2d2      	uxtb	r2, r2
 8006d4e:	701a      	strb	r2, [r3, #0]
 8006d50:	69fb      	ldr	r3, [r7, #28]
 8006d52:	60fb      	str	r3, [r7, #12]
 8006d54:	2204      	movs	r2, #4
 8006d56:	68f9      	ldr	r1, [r7, #12]
 8006d58:	6938      	ldr	r0, [r7, #16]
 8006d5a:	f7ff f935 	bl	8005fc8 <_SendPacket>
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	f383 8811 	msr	BASEPRI, r3
 8006d64:	bf00      	nop
 8006d66:	3720      	adds	r7, #32
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	bd80      	pop	{r7, pc}
 8006d6c:	2001a68c 	.word	0x2001a68c
 8006d70:	2001a65c 	.word	0x2001a65c

08006d74 <SEGGER_SYSVIEW_OnTaskStartReady>:
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b088      	sub	sp, #32
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]
 8006d7c:	f3ef 8311 	mrs	r3, BASEPRI
 8006d80:	f04f 0120 	mov.w	r1, #32
 8006d84:	f381 8811 	msr	BASEPRI, r1
 8006d88:	617b      	str	r3, [r7, #20]
 8006d8a:	4819      	ldr	r0, [pc, #100]	; (8006df0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8006d8c:	f7ff f832 	bl	8005df4 <_PreparePacket>
 8006d90:	6138      	str	r0, [r7, #16]
 8006d92:	693b      	ldr	r3, [r7, #16]
 8006d94:	60fb      	str	r3, [r7, #12]
 8006d96:	4b17      	ldr	r3, [pc, #92]	; (8006df4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8006d98:	691b      	ldr	r3, [r3, #16]
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	607b      	str	r3, [r7, #4]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	61fb      	str	r3, [r7, #28]
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	61bb      	str	r3, [r7, #24]
 8006da8:	e00b      	b.n	8006dc2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8006daa:	69bb      	ldr	r3, [r7, #24]
 8006dac:	b2da      	uxtb	r2, r3
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	1c59      	adds	r1, r3, #1
 8006db2:	61f9      	str	r1, [r7, #28]
 8006db4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006db8:	b2d2      	uxtb	r2, r2
 8006dba:	701a      	strb	r2, [r3, #0]
 8006dbc:	69bb      	ldr	r3, [r7, #24]
 8006dbe:	09db      	lsrs	r3, r3, #7
 8006dc0:	61bb      	str	r3, [r7, #24]
 8006dc2:	69bb      	ldr	r3, [r7, #24]
 8006dc4:	2b7f      	cmp	r3, #127	; 0x7f
 8006dc6:	d8f0      	bhi.n	8006daa <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	1c5a      	adds	r2, r3, #1
 8006dcc:	61fa      	str	r2, [r7, #28]
 8006dce:	69ba      	ldr	r2, [r7, #24]
 8006dd0:	b2d2      	uxtb	r2, r2
 8006dd2:	701a      	strb	r2, [r3, #0]
 8006dd4:	69fb      	ldr	r3, [r7, #28]
 8006dd6:	60fb      	str	r3, [r7, #12]
 8006dd8:	2206      	movs	r2, #6
 8006dda:	68f9      	ldr	r1, [r7, #12]
 8006ddc:	6938      	ldr	r0, [r7, #16]
 8006dde:	f7ff f8f3 	bl	8005fc8 <_SendPacket>
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	f383 8811 	msr	BASEPRI, r3
 8006de8:	bf00      	nop
 8006dea:	3720      	adds	r7, #32
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}
 8006df0:	2001a68c 	.word	0x2001a68c
 8006df4:	2001a65c 	.word	0x2001a65c

08006df8 <SEGGER_SYSVIEW_OnTaskStopReady>:
 8006df8:	b580      	push	{r7, lr}
 8006dfa:	b08a      	sub	sp, #40	; 0x28
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	6078      	str	r0, [r7, #4]
 8006e00:	6039      	str	r1, [r7, #0]
 8006e02:	f3ef 8311 	mrs	r3, BASEPRI
 8006e06:	f04f 0120 	mov.w	r1, #32
 8006e0a:	f381 8811 	msr	BASEPRI, r1
 8006e0e:	617b      	str	r3, [r7, #20]
 8006e10:	4827      	ldr	r0, [pc, #156]	; (8006eb0 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8006e12:	f7fe ffef 	bl	8005df4 <_PreparePacket>
 8006e16:	6138      	str	r0, [r7, #16]
 8006e18:	693b      	ldr	r3, [r7, #16]
 8006e1a:	60fb      	str	r3, [r7, #12]
 8006e1c:	4b25      	ldr	r3, [pc, #148]	; (8006eb4 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8006e1e:	691b      	ldr	r3, [r3, #16]
 8006e20:	687a      	ldr	r2, [r7, #4]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	607b      	str	r3, [r7, #4]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	627b      	str	r3, [r7, #36]	; 0x24
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	623b      	str	r3, [r7, #32]
 8006e2e:	e00b      	b.n	8006e48 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8006e30:	6a3b      	ldr	r3, [r7, #32]
 8006e32:	b2da      	uxtb	r2, r3
 8006e34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e36:	1c59      	adds	r1, r3, #1
 8006e38:	6279      	str	r1, [r7, #36]	; 0x24
 8006e3a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e3e:	b2d2      	uxtb	r2, r2
 8006e40:	701a      	strb	r2, [r3, #0]
 8006e42:	6a3b      	ldr	r3, [r7, #32]
 8006e44:	09db      	lsrs	r3, r3, #7
 8006e46:	623b      	str	r3, [r7, #32]
 8006e48:	6a3b      	ldr	r3, [r7, #32]
 8006e4a:	2b7f      	cmp	r3, #127	; 0x7f
 8006e4c:	d8f0      	bhi.n	8006e30 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8006e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e50:	1c5a      	adds	r2, r3, #1
 8006e52:	627a      	str	r2, [r7, #36]	; 0x24
 8006e54:	6a3a      	ldr	r2, [r7, #32]
 8006e56:	b2d2      	uxtb	r2, r2
 8006e58:	701a      	strb	r2, [r3, #0]
 8006e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e5c:	60fb      	str	r3, [r7, #12]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	61fb      	str	r3, [r7, #28]
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	61bb      	str	r3, [r7, #24]
 8006e66:	e00b      	b.n	8006e80 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	b2da      	uxtb	r2, r3
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	1c59      	adds	r1, r3, #1
 8006e70:	61f9      	str	r1, [r7, #28]
 8006e72:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006e76:	b2d2      	uxtb	r2, r2
 8006e78:	701a      	strb	r2, [r3, #0]
 8006e7a:	69bb      	ldr	r3, [r7, #24]
 8006e7c:	09db      	lsrs	r3, r3, #7
 8006e7e:	61bb      	str	r3, [r7, #24]
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	2b7f      	cmp	r3, #127	; 0x7f
 8006e84:	d8f0      	bhi.n	8006e68 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8006e86:	69fb      	ldr	r3, [r7, #28]
 8006e88:	1c5a      	adds	r2, r3, #1
 8006e8a:	61fa      	str	r2, [r7, #28]
 8006e8c:	69ba      	ldr	r2, [r7, #24]
 8006e8e:	b2d2      	uxtb	r2, r2
 8006e90:	701a      	strb	r2, [r3, #0]
 8006e92:	69fb      	ldr	r3, [r7, #28]
 8006e94:	60fb      	str	r3, [r7, #12]
 8006e96:	2207      	movs	r2, #7
 8006e98:	68f9      	ldr	r1, [r7, #12]
 8006e9a:	6938      	ldr	r0, [r7, #16]
 8006e9c:	f7ff f894 	bl	8005fc8 <_SendPacket>
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	f383 8811 	msr	BASEPRI, r3
 8006ea6:	bf00      	nop
 8006ea8:	3728      	adds	r7, #40	; 0x28
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	bf00      	nop
 8006eb0:	2001a68c 	.word	0x2001a68c
 8006eb4:	2001a65c 	.word	0x2001a65c

08006eb8 <SEGGER_SYSVIEW_ShrinkId>:
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	6078      	str	r0, [r7, #4]
 8006ec0:	4b04      	ldr	r3, [pc, #16]	; (8006ed4 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8006ec2:	691b      	ldr	r3, [r3, #16]
 8006ec4:	687a      	ldr	r2, [r7, #4]
 8006ec6:	1ad3      	subs	r3, r2, r3
 8006ec8:	4618      	mov	r0, r3
 8006eca:	370c      	adds	r7, #12
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed2:	4770      	bx	lr
 8006ed4:	2001a65c 	.word	0x2001a65c

08006ed8 <SEGGER_SYSVIEW_SendModule>:
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b08c      	sub	sp, #48	; 0x30
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	4603      	mov	r3, r0
 8006ee0:	71fb      	strb	r3, [r7, #7]
 8006ee2:	4b3b      	ldr	r3, [pc, #236]	; (8006fd0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d06d      	beq.n	8006fc6 <SEGGER_SYSVIEW_SendModule+0xee>
 8006eea:	4b39      	ldr	r3, [pc, #228]	; (8006fd0 <SEGGER_SYSVIEW_SendModule+0xf8>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ef4:	e008      	b.n	8006f08 <SEGGER_SYSVIEW_SendModule+0x30>
 8006ef6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ef8:	691b      	ldr	r3, [r3, #16]
 8006efa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006efc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d007      	beq.n	8006f12 <SEGGER_SYSVIEW_SendModule+0x3a>
 8006f02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f04:	3301      	adds	r3, #1
 8006f06:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f08:	79fb      	ldrb	r3, [r7, #7]
 8006f0a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d3f2      	bcc.n	8006ef6 <SEGGER_SYSVIEW_SendModule+0x1e>
 8006f10:	e000      	b.n	8006f14 <SEGGER_SYSVIEW_SendModule+0x3c>
 8006f12:	bf00      	nop
 8006f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d055      	beq.n	8006fc6 <SEGGER_SYSVIEW_SendModule+0xee>
 8006f1a:	f3ef 8311 	mrs	r3, BASEPRI
 8006f1e:	f04f 0120 	mov.w	r1, #32
 8006f22:	f381 8811 	msr	BASEPRI, r1
 8006f26:	617b      	str	r3, [r7, #20]
 8006f28:	482a      	ldr	r0, [pc, #168]	; (8006fd4 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8006f2a:	f7fe ff63 	bl	8005df4 <_PreparePacket>
 8006f2e:	6138      	str	r0, [r7, #16]
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	60fb      	str	r3, [r7, #12]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	627b      	str	r3, [r7, #36]	; 0x24
 8006f38:	79fb      	ldrb	r3, [r7, #7]
 8006f3a:	623b      	str	r3, [r7, #32]
 8006f3c:	e00b      	b.n	8006f56 <SEGGER_SYSVIEW_SendModule+0x7e>
 8006f3e:	6a3b      	ldr	r3, [r7, #32]
 8006f40:	b2da      	uxtb	r2, r3
 8006f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f44:	1c59      	adds	r1, r3, #1
 8006f46:	6279      	str	r1, [r7, #36]	; 0x24
 8006f48:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f4c:	b2d2      	uxtb	r2, r2
 8006f4e:	701a      	strb	r2, [r3, #0]
 8006f50:	6a3b      	ldr	r3, [r7, #32]
 8006f52:	09db      	lsrs	r3, r3, #7
 8006f54:	623b      	str	r3, [r7, #32]
 8006f56:	6a3b      	ldr	r3, [r7, #32]
 8006f58:	2b7f      	cmp	r3, #127	; 0x7f
 8006f5a:	d8f0      	bhi.n	8006f3e <SEGGER_SYSVIEW_SendModule+0x66>
 8006f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f5e:	1c5a      	adds	r2, r3, #1
 8006f60:	627a      	str	r2, [r7, #36]	; 0x24
 8006f62:	6a3a      	ldr	r2, [r7, #32]
 8006f64:	b2d2      	uxtb	r2, r2
 8006f66:	701a      	strb	r2, [r3, #0]
 8006f68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f6a:	60fb      	str	r3, [r7, #12]
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	61fb      	str	r3, [r7, #28]
 8006f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	61bb      	str	r3, [r7, #24]
 8006f76:	e00b      	b.n	8006f90 <SEGGER_SYSVIEW_SendModule+0xb8>
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	b2da      	uxtb	r2, r3
 8006f7c:	69fb      	ldr	r3, [r7, #28]
 8006f7e:	1c59      	adds	r1, r3, #1
 8006f80:	61f9      	str	r1, [r7, #28]
 8006f82:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8006f86:	b2d2      	uxtb	r2, r2
 8006f88:	701a      	strb	r2, [r3, #0]
 8006f8a:	69bb      	ldr	r3, [r7, #24]
 8006f8c:	09db      	lsrs	r3, r3, #7
 8006f8e:	61bb      	str	r3, [r7, #24]
 8006f90:	69bb      	ldr	r3, [r7, #24]
 8006f92:	2b7f      	cmp	r3, #127	; 0x7f
 8006f94:	d8f0      	bhi.n	8006f78 <SEGGER_SYSVIEW_SendModule+0xa0>
 8006f96:	69fb      	ldr	r3, [r7, #28]
 8006f98:	1c5a      	adds	r2, r3, #1
 8006f9a:	61fa      	str	r2, [r7, #28]
 8006f9c:	69ba      	ldr	r2, [r7, #24]
 8006f9e:	b2d2      	uxtb	r2, r2
 8006fa0:	701a      	strb	r2, [r3, #0]
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	60fb      	str	r3, [r7, #12]
 8006fa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2280      	movs	r2, #128	; 0x80
 8006fac:	4619      	mov	r1, r3
 8006fae:	68f8      	ldr	r0, [r7, #12]
 8006fb0:	f7fe fed0 	bl	8005d54 <_EncodeStr>
 8006fb4:	60f8      	str	r0, [r7, #12]
 8006fb6:	2216      	movs	r2, #22
 8006fb8:	68f9      	ldr	r1, [r7, #12]
 8006fba:	6938      	ldr	r0, [r7, #16]
 8006fbc:	f7ff f804 	bl	8005fc8 <_SendPacket>
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	f383 8811 	msr	BASEPRI, r3
 8006fc6:	bf00      	nop
 8006fc8:	3730      	adds	r7, #48	; 0x30
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	bd80      	pop	{r7, pc}
 8006fce:	bf00      	nop
 8006fd0:	2001a684 	.word	0x2001a684
 8006fd4:	2001a68c 	.word	0x2001a68c

08006fd8 <SEGGER_SYSVIEW_SendModuleDescription>:
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b082      	sub	sp, #8
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	4b0c      	ldr	r3, [pc, #48]	; (8007010 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00f      	beq.n	8007006 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
 8006fe6:	4b0a      	ldr	r3, [pc, #40]	; (8007010 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	607b      	str	r3, [r7, #4]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	2b00      	cmp	r3, #0
 8006ff2:	d002      	beq.n	8006ffa <SEGGER_SYSVIEW_SendModuleDescription+0x22>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	4798      	blx	r3
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	607b      	str	r3, [r7, #4]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d1f2      	bne.n	8006fec <SEGGER_SYSVIEW_SendModuleDescription+0x14>
 8007006:	bf00      	nop
 8007008:	3708      	adds	r7, #8
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	2001a684 	.word	0x2001a684

08007014 <SEGGER_SYSVIEW_SendNumModules>:
 8007014:	b580      	push	{r7, lr}
 8007016:	b086      	sub	sp, #24
 8007018:	af00      	add	r7, sp, #0
 800701a:	f3ef 8311 	mrs	r3, BASEPRI
 800701e:	f04f 0120 	mov.w	r1, #32
 8007022:	f381 8811 	msr	BASEPRI, r1
 8007026:	60fb      	str	r3, [r7, #12]
 8007028:	4817      	ldr	r0, [pc, #92]	; (8007088 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800702a:	f7fe fee3 	bl	8005df4 <_PreparePacket>
 800702e:	60b8      	str	r0, [r7, #8]
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	607b      	str	r3, [r7, #4]
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	617b      	str	r3, [r7, #20]
 8007038:	4b14      	ldr	r3, [pc, #80]	; (800708c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	613b      	str	r3, [r7, #16]
 800703e:	e00b      	b.n	8007058 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8007040:	693b      	ldr	r3, [r7, #16]
 8007042:	b2da      	uxtb	r2, r3
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	1c59      	adds	r1, r3, #1
 8007048:	6179      	str	r1, [r7, #20]
 800704a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800704e:	b2d2      	uxtb	r2, r2
 8007050:	701a      	strb	r2, [r3, #0]
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	09db      	lsrs	r3, r3, #7
 8007056:	613b      	str	r3, [r7, #16]
 8007058:	693b      	ldr	r3, [r7, #16]
 800705a:	2b7f      	cmp	r3, #127	; 0x7f
 800705c:	d8f0      	bhi.n	8007040 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	1c5a      	adds	r2, r3, #1
 8007062:	617a      	str	r2, [r7, #20]
 8007064:	693a      	ldr	r2, [r7, #16]
 8007066:	b2d2      	uxtb	r2, r2
 8007068:	701a      	strb	r2, [r3, #0]
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	607b      	str	r3, [r7, #4]
 800706e:	221b      	movs	r2, #27
 8007070:	6879      	ldr	r1, [r7, #4]
 8007072:	68b8      	ldr	r0, [r7, #8]
 8007074:	f7fe ffa8 	bl	8005fc8 <_SendPacket>
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	f383 8811 	msr	BASEPRI, r3
 800707e:	bf00      	nop
 8007080:	3718      	adds	r7, #24
 8007082:	46bd      	mov	sp, r7
 8007084:	bd80      	pop	{r7, pc}
 8007086:	bf00      	nop
 8007088:	2001a68c 	.word	0x2001a68c
 800708c:	2001a688 	.word	0x2001a688

08007090 <SEGGER_SYSVIEW_Warn>:
 8007090:	b580      	push	{r7, lr}
 8007092:	b08a      	sub	sp, #40	; 0x28
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
 8007098:	f3ef 8311 	mrs	r3, BASEPRI
 800709c:	f04f 0120 	mov.w	r1, #32
 80070a0:	f381 8811 	msr	BASEPRI, r1
 80070a4:	617b      	str	r3, [r7, #20]
 80070a6:	4827      	ldr	r0, [pc, #156]	; (8007144 <SEGGER_SYSVIEW_Warn+0xb4>)
 80070a8:	f7fe fea4 	bl	8005df4 <_PreparePacket>
 80070ac:	6138      	str	r0, [r7, #16]
 80070ae:	2280      	movs	r2, #128	; 0x80
 80070b0:	6879      	ldr	r1, [r7, #4]
 80070b2:	6938      	ldr	r0, [r7, #16]
 80070b4:	f7fe fe4e 	bl	8005d54 <_EncodeStr>
 80070b8:	60f8      	str	r0, [r7, #12]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	627b      	str	r3, [r7, #36]	; 0x24
 80070be:	2301      	movs	r3, #1
 80070c0:	623b      	str	r3, [r7, #32]
 80070c2:	e00b      	b.n	80070dc <SEGGER_SYSVIEW_Warn+0x4c>
 80070c4:	6a3b      	ldr	r3, [r7, #32]
 80070c6:	b2da      	uxtb	r2, r3
 80070c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070ca:	1c59      	adds	r1, r3, #1
 80070cc:	6279      	str	r1, [r7, #36]	; 0x24
 80070ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80070d2:	b2d2      	uxtb	r2, r2
 80070d4:	701a      	strb	r2, [r3, #0]
 80070d6:	6a3b      	ldr	r3, [r7, #32]
 80070d8:	09db      	lsrs	r3, r3, #7
 80070da:	623b      	str	r3, [r7, #32]
 80070dc:	6a3b      	ldr	r3, [r7, #32]
 80070de:	2b7f      	cmp	r3, #127	; 0x7f
 80070e0:	d8f0      	bhi.n	80070c4 <SEGGER_SYSVIEW_Warn+0x34>
 80070e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070e4:	1c5a      	adds	r2, r3, #1
 80070e6:	627a      	str	r2, [r7, #36]	; 0x24
 80070e8:	6a3a      	ldr	r2, [r7, #32]
 80070ea:	b2d2      	uxtb	r2, r2
 80070ec:	701a      	strb	r2, [r3, #0]
 80070ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f0:	60fb      	str	r3, [r7, #12]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	61fb      	str	r3, [r7, #28]
 80070f6:	2300      	movs	r3, #0
 80070f8:	61bb      	str	r3, [r7, #24]
 80070fa:	e00b      	b.n	8007114 <SEGGER_SYSVIEW_Warn+0x84>
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	b2da      	uxtb	r2, r3
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	1c59      	adds	r1, r3, #1
 8007104:	61f9      	str	r1, [r7, #28]
 8007106:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800710a:	b2d2      	uxtb	r2, r2
 800710c:	701a      	strb	r2, [r3, #0]
 800710e:	69bb      	ldr	r3, [r7, #24]
 8007110:	09db      	lsrs	r3, r3, #7
 8007112:	61bb      	str	r3, [r7, #24]
 8007114:	69bb      	ldr	r3, [r7, #24]
 8007116:	2b7f      	cmp	r3, #127	; 0x7f
 8007118:	d8f0      	bhi.n	80070fc <SEGGER_SYSVIEW_Warn+0x6c>
 800711a:	69fb      	ldr	r3, [r7, #28]
 800711c:	1c5a      	adds	r2, r3, #1
 800711e:	61fa      	str	r2, [r7, #28]
 8007120:	69ba      	ldr	r2, [r7, #24]
 8007122:	b2d2      	uxtb	r2, r2
 8007124:	701a      	strb	r2, [r3, #0]
 8007126:	69fb      	ldr	r3, [r7, #28]
 8007128:	60fb      	str	r3, [r7, #12]
 800712a:	221a      	movs	r2, #26
 800712c:	68f9      	ldr	r1, [r7, #12]
 800712e:	6938      	ldr	r0, [r7, #16]
 8007130:	f7fe ff4a 	bl	8005fc8 <_SendPacket>
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	f383 8811 	msr	BASEPRI, r3
 800713a:	bf00      	nop
 800713c:	3728      	adds	r7, #40	; 0x28
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}
 8007142:	bf00      	nop
 8007144:	2001a68c 	.word	0x2001a68c

08007148 <__libc_init_array>:
 8007148:	b570      	push	{r4, r5, r6, lr}
 800714a:	4e0d      	ldr	r6, [pc, #52]	; (8007180 <__libc_init_array+0x38>)
 800714c:	4c0d      	ldr	r4, [pc, #52]	; (8007184 <__libc_init_array+0x3c>)
 800714e:	1ba4      	subs	r4, r4, r6
 8007150:	10a4      	asrs	r4, r4, #2
 8007152:	2500      	movs	r5, #0
 8007154:	42a5      	cmp	r5, r4
 8007156:	d109      	bne.n	800716c <__libc_init_array+0x24>
 8007158:	4e0b      	ldr	r6, [pc, #44]	; (8007188 <__libc_init_array+0x40>)
 800715a:	4c0c      	ldr	r4, [pc, #48]	; (800718c <__libc_init_array+0x44>)
 800715c:	f000 f83a 	bl	80071d4 <_init>
 8007160:	1ba4      	subs	r4, r4, r6
 8007162:	10a4      	asrs	r4, r4, #2
 8007164:	2500      	movs	r5, #0
 8007166:	42a5      	cmp	r5, r4
 8007168:	d105      	bne.n	8007176 <__libc_init_array+0x2e>
 800716a:	bd70      	pop	{r4, r5, r6, pc}
 800716c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007170:	4798      	blx	r3
 8007172:	3501      	adds	r5, #1
 8007174:	e7ee      	b.n	8007154 <__libc_init_array+0xc>
 8007176:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800717a:	4798      	blx	r3
 800717c:	3501      	adds	r5, #1
 800717e:	e7f2      	b.n	8007166 <__libc_init_array+0x1e>
 8007180:	08007398 	.word	0x08007398
 8007184:	08007398 	.word	0x08007398
 8007188:	08007398 	.word	0x08007398
 800718c:	0800739c 	.word	0x0800739c

08007190 <memcmp>:
 8007190:	b530      	push	{r4, r5, lr}
 8007192:	2400      	movs	r4, #0
 8007194:	42a2      	cmp	r2, r4
 8007196:	d101      	bne.n	800719c <memcmp+0xc>
 8007198:	2000      	movs	r0, #0
 800719a:	e007      	b.n	80071ac <memcmp+0x1c>
 800719c:	5d03      	ldrb	r3, [r0, r4]
 800719e:	3401      	adds	r4, #1
 80071a0:	190d      	adds	r5, r1, r4
 80071a2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 80071a6:	42ab      	cmp	r3, r5
 80071a8:	d0f4      	beq.n	8007194 <memcmp+0x4>
 80071aa:	1b58      	subs	r0, r3, r5
 80071ac:	bd30      	pop	{r4, r5, pc}

080071ae <memcpy>:
 80071ae:	b510      	push	{r4, lr}
 80071b0:	1e43      	subs	r3, r0, #1
 80071b2:	440a      	add	r2, r1
 80071b4:	4291      	cmp	r1, r2
 80071b6:	d100      	bne.n	80071ba <memcpy+0xc>
 80071b8:	bd10      	pop	{r4, pc}
 80071ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071c2:	e7f7      	b.n	80071b4 <memcpy+0x6>

080071c4 <memset>:
 80071c4:	4402      	add	r2, r0
 80071c6:	4603      	mov	r3, r0
 80071c8:	4293      	cmp	r3, r2
 80071ca:	d100      	bne.n	80071ce <memset+0xa>
 80071cc:	4770      	bx	lr
 80071ce:	f803 1b01 	strb.w	r1, [r3], #1
 80071d2:	e7f9      	b.n	80071c8 <memset+0x4>

080071d4 <_init>:
 80071d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071d6:	bf00      	nop
 80071d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071da:	bc08      	pop	{r3}
 80071dc:	469e      	mov	lr, r3
 80071de:	4770      	bx	lr

080071e0 <_fini>:
 80071e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80071e2:	bf00      	nop
 80071e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80071e6:	bc08      	pop	{r3}
 80071e8:	469e      	mov	lr, r3
 80071ea:	4770      	bx	lr
