I 000051 55 3366          1392711313098 Behavioral
(_unit VHDL (liaison 0 36 (behavioral 0 49 ))
	(_version v63)
	(_time 1392711313099 2014.02.18 09:15:13)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d8dc8f8ad98f8dced989cb82df)
	(_entity
		(_time 1392708931070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_out ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal number_of_lost_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(12)(14)(0)(1)(2)(3)(4)(5)(8)(9)(10)(11))(_dssslsensitivity 8))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__129(_architecture 2 0 129 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__138(_architecture 3 0 138 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__149(_architecture 4 0 149 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3366          1392711761090 Behavioral
(_unit VHDL (liaison 0 36 (behavioral 0 49 ))
	(_version v63)
	(_time 1392711761091 2014.02.18 09:22:41)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code fbabf9aba0acaeedfaaae8a1fc)
	(_entity
		(_time 1392708931070)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 43 (_entity (_out ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 51 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 52 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 57 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal number_of_lost_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59 (_architecture (_uni ))))
		(_process
			(line__64(_architecture 0 0 64 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(12)(14)(0)(1)(2)(3)(4)(5)(8)(9)(10)(11))(_dssslsensitivity 8))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__129(_architecture 2 0 129 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__138(_architecture 3 0 138 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__149(_architecture 4 0 149 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3366          1392712003594 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392712003595 2014.02.18 09:26:43)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 42154440491517544245511845)
	(_entity
		(_time 1392712003592)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_lost_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(12)(14)(0)(1)(2)(3)(4)(5)(8)(9)(10)(11))(_dssslsensitivity 8))))
			(line__87(_architecture 1 0 87 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__131(_architecture 2 0 131 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__140(_architecture 3 0 140 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__151(_architecture 4 0 151 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000056 55 2839          1392712009711 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392712009712 2014.02.18 09:26:49)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 267224222272243076253f7c76)
	(_entity
		(_time 1392712009709)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 59 (tb_liaison))
	(_version v63)
	(_time 1392712223806 2014.02.18 09:30:23)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 66613366653031716267743c32)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 2967          1392712298926 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392712298927 2014.02.18 09:31:38)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e0e5b2b3e2b4e2f6b7e7f9bab0)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 68 (tb_liaison))
	(_version v63)
	(_time 1392712298930 2014.02.18 09:31:38)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e0e5b2b3e5b6b7f7e4e1f2bab4)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 2967          1392712526488 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392712526489 2014.02.18 09:35:26)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c690ca93c292c4d09696df9c96)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 69 (tb_liaison))
	(_version v63)
	(_time 1392712721109 2014.02.18 09:38:41)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 095f0c0f055f5e1e0d081b535d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000051 55 3366          1392712832819 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392712832820 2014.02.18 09:40:32)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6a693c6a323d3f7c6a6d79306d)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_lost_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(12)(14)(0)(1)(2)(3)(4)(5)(8)(9)(10)(11))(_dssslsensitivity 8))))
			(line__87(_architecture 1 0 87 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__131(_architecture 2 0 131 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__140(_architecture 3 0 140 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__151(_architecture 4 0 151 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 69 (tb_liaison))
	(_version v63)
	(_time 1392712832879 2014.02.18 09:40:32)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code a8aaa9ffa5feffbfaca9baf2fc)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 2987          1392712919259 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392712919260 2014.02.18 09:41:59)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 124411151246100445150b4842)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(0)(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 68 (tb_liaison))
	(_version v63)
	(_time 1392712919263 2014.02.18 09:41:59)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 12441115154445051613004846)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 2987          1392712998989 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392712998990 2014.02.18 09:43:18)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 86d5d78882d28490d1819fdcd6)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(0)(1))(_read(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 68 (tb_liaison))
	(_version v63)
	(_time 1392712998993 2014.02.18 09:43:18)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 86d5d78885d0d191828794dcd2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3062          1392713095592 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392713095593 2014.02.18 09:44:55)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9fbfaa9f2adfbefaef6e0a3a9)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(0)(1))(_read(0)))))
			(clk_process(_architecture 1 0 66 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 76 (tb_liaison))
	(_version v63)
	(_time 1392713095596 2014.02.18 09:44:55)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f9fbfaa9f5afaeeefdf8eba3ad)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3062          1392713198090 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392713198091 2014.02.18 09:46:38)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 46144a444212445011495f1c16)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(0)(1))(_read(0)))))
			(clk_process(_architecture 1 0 66 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 76 (tb_liaison))
	(_version v63)
	(_time 1392713198094 2014.02.18 09:46:38)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 46144a44451011514247541c12)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3062          1392713263020 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392713263021 2014.02.18 09:47:43)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e6b4e7b5e2b2e4f0b1b2ffbcb6)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(0)(1))(_read(0)))))
			(clk_process(_architecture 1 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 78 (tb_liaison))
	(_version v63)
	(_time 1392713263024 2014.02.18 09:47:43)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e6b4e7b5e5b0b1f1e2e7f4bcb2)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3049          1392713346180 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392713346181 2014.02.18 09:49:06)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c2c79797c296c0d49596db9892)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)))))
			(clk_process(_architecture 1 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 78 (tb_liaison))
	(_version v63)
	(_time 1392713346184 2014.02.18 09:49:06)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code c2c79797c59495d5c6c3d09896)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3061          1392713546040 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392713546041 2014.02.18 09:52:26)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7e7a7d7f292a7c68292e67242e)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 72 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 82 (tb_liaison))
	(_version v63)
	(_time 1392713546044 2014.02.18 09:52:26)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7e7a7d7f2e2829697a7f6c242a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000051 55 3366          1392713922243 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392713922244 2014.02.18 09:58:42)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 12424415194547041215014815)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni ))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_lost_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__87(_architecture 1 0 87 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__131(_architecture 2 0 131 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__140(_architecture 3 0 140 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__151(_architecture 4 0 151 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000056 55 3089          1392714075953 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392714075954 2014.02.18 10:01:15)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7e7d2e7f292a7c68292e67242e)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 72 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 82 (tb_liaison))
	(_version v63)
	(_time 1392714075957 2014.02.18 10:01:15)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7e7d2e7f2e2829697a7f6c242a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000051 55 3383          1392714246183 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392714246184 2014.02.18 10:04:06)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 72212773792527647274612875)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_lost_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__132(_architecture 2 0 132 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__141(_architecture 3 0 141 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__152(_architecture 4 0 152 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000056 55 3089          1392714331863 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392714331864 2014.02.18 10:05:31)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1e1a1f19494a1c08481a07444e)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 75 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 85 (tb_liaison))
	(_version v63)
	(_time 1392714331867 2014.02.18 10:05:31)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1e1a1f194e4849091a1f0c444a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3061          1392714478781 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392714478782 2014.02.18 10:07:58)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 08080f0e025c0a1e5e0c115258)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 75 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 85 (tb_liaison))
	(_version v63)
	(_time 1392714478785 2014.02.18 10:07:58)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 08080f0e055e5f1f0c091a525c)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3089          1392714513660 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392714513661 2014.02.18 10:08:33)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4a1b1c48191e485c1c4e53101a)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 75 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 85 (tb_liaison))
	(_version v63)
	(_time 1392714513664 2014.02.18 10:08:33)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4a1b1c481e1c1d5d4e4b58101e)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000051 55 3386          1392714843220 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392714843221 2014.02.18 10:14:03)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a9aff8fea9fefcbfa9afbaf3ae)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__132(_architecture 2 0 132 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__141(_architecture 3 0 141 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__152(_architecture 4 0 152 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3386          1392714879973 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392714879974 2014.02.18 10:14:39)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 2c237d28767b793a2c2a3f762b)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__132(_architecture 2 0 132 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__141(_architecture 3 0 141 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__152(_architecture 4 0 152 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3386          1392714950183 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392714950184 2014.02.18 10:15:50)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 74232375792321627472672e73)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__132(_architecture 2 0 132 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__141(_architecture 3 0 141 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__152(_architecture 4 0 152 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3360          1392715113193 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392715113194 2014.02.18 10:18:33)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 31356334396664273137226b36)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(12)(14)(1))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__132(_architecture 2 0 132 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__141(_architecture 3 0 141 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__152(_architecture 4 0 152 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000056 55 3089          1392715195161 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392715195162 2014.02.18 10:19:55)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6c6d696c3d386e7a3a6875363c)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 75 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 85 (tb_liaison))
	(_version v63)
	(_time 1392715195165 2014.02.18 10:19:55)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6c6d696c3a3a3b7b686d7e3638)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000051 55 3386          1392715507563 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392715507564 2014.02.18 10:25:07)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b4b0e2e0b9e3e1a2b4b2a7eeb3)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__132(_architecture 2 0 132 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__141(_architecture 3 0 141 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__152(_architecture 4 0 152 (_process (_simple)(_target(12))(_sensitivity(16)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(514 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000056 55 3089          1392715634485 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392715634486 2014.02.18 10:27:14)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9d9b9c92cbc99f8bcb9c84c7cd)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 80 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 544 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 90 (tb_liaison))
	(_version v63)
	(_time 1392715634489 2014.02.18 10:27:14)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9d9b9c92cccbca8a999c8fc7c9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3089          1392715699852 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392715699853 2014.02.18 10:28:19)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e2e4e2b1e2b6e0f4b7e5fbb8b2)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 90 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 545 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 100 (tb_liaison))
	(_version v63)
	(_time 1392715699856 2014.02.18 10:28:19)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code e2e4e2b1e5b4b5f5e6e3f0b8b6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3089          1392715757000 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392715757001 2014.02.18 10:29:16)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1948191e124d1b0f4c1e004349)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 90 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 545 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 100 (tb_liaison))
	(_version v63)
	(_time 1392715757004 2014.02.18 10:29:16)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 1948191e154f4e0e1d180b434d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3089          1392715812982 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392715812983 2014.02.18 10:30:12)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ce9a9f9b999accd89bc9d7949e)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 90 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 545 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 100 (tb_liaison))
	(_version v63)
	(_time 1392715812986 2014.02.18 10:30:12)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code ce9a9f9b9e9899d9cacfdc949a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3090          1392715882252 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392715882253 2014.02.18 10:31:22)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 5e0d0e5d090a5c480b0c47040e)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 102 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 545 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 112 (tb_liaison))
	(_version v63)
	(_time 1392715882260 2014.02.18 10:31:22)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 6e3d3e6e3e3839796a6f7c343a)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000056 55 3090          1392715961112 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392715961113 2014.02.18 10:32:41)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 696f6c69623d6b7f3c39703339)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 104 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
I 000040 55 545 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 114 (tb_liaison))
	(_version v63)
	(_time 1392715961116 2014.02.18 10:32:41)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 696f6c69653f3e7e6d687b333d)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
I 000051 55 3395          1392716469318 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392716469319 2014.02.18 10:41:09)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b5e7e4e1b9e2e0a3b5baa6efb2)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__98(_architecture 2 0 98 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__142(_architecture 3 0 142 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__153(_architecture 4 0 153 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
I 000051 55 3395          1392716503139 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392716503140 2014.02.18 10:41:43)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2d18780d98587c4d2d3c188d5)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__98(_architecture 2 0 98 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__142(_architecture 3 0 142 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__153(_architecture 4 0 153 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
V 000051 55 3395          1392717213981 Behavioral
(_unit VHDL (liaison 0 37 (behavioral 0 51 ))
	(_version v63)
	(_time 1392717213982 2014.02.18 10:53:33)
	(_source (\./src/liaison.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9397969c99c4c685939380c994)
	(_entity
		(_time 1392712003591)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
		(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_in ))))
		(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 40 (_entity (_in ))))
		(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_in ))))
		(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
		(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 44 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 45 (_entity (_out ))))
		(_signal (_internal state_a ~extieee.std_logic_1164.STD_LOGIC 0 53 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_b ~extieee.std_logic_1164.STD_LOGIC 0 54 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_c ~extieee.std_logic_1164.STD_LOGIC 0 55 (_architecture (_uni ((i 3))))))
		(_signal (_internal state_d ~extieee.std_logic_1164.STD_LOGIC 0 56 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57 (_architecture (_uni ))))
		(_signal (_internal last_status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 58 (_architecture (_uni (_string \"000"\)))))
		(_signal (_internal voted_data ~extieee.std_logic_1164.STD_LOGIC 0 59 (_architecture (_uni ))))
		(_signal (_internal sum_of_inputs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 60 (_architecture (_uni ))))
		(_signal (_internal number_of_winning_votes ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_architecture (_uni ))))
		(_process
			(line__66(_architecture 0 0 66 (_process (_target(8)(9)(10)(11)(13)(6)(7))(_sensitivity(0)(8)(9)(10)(11)(12)(14)(1)(2)(3)(4)(5))(_dssslsensitivity 1))))
			(line__88(_architecture 1 0 88 (_process (_simple)(_target(15))(_sensitivity(8)(9)(10)(11)(2)(3)(4)(5)))))
			(line__99(_architecture 2 0 99 (_process (_simple)(_target(14))(_sensitivity(15))(_read(13)))))
			(line__143(_architecture 3 0 143 (_process (_simple)(_target(16))(_sensitivity(14)(2)(3)(4)(5))(_read(8)(9)(10)(11)))))
			(line__154(_architecture 4 0 154 (_process (_simple)(_target(12))(_sensitivity(16))(_read(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_static
		(131586 )
		(514 )
		(197122 )
		(131842 )
		(197378 )
		(197379 )
	)
	(_model . Behavioral 5 -1
	)
)
V 000056 55 3090          1392717216721 TB_ARCHITECTURE
(_unit VHDL (tb_liaison 0 7 (tb_architecture 0 10 ))
	(_version v63)
	(_time 1392717216722 2014.02.18 10:53:36)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4d49184f1b194f5b194f54171d)
	(_entity
		(_time 1392712009708)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(liaison
			(_object
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 14 (_entity (_in ((i 2))))))
				(_port (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_in ))))
				(_port (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 17 (_entity (_in ))))
				(_port (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 18 (_entity (_in ))))
				(_port (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 19 (_entity (_in ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_entity (_out ))))
				(_port (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_out ))))
			)
		)
	)
	(_instantiation UUT 0 40 (_component liaison )
		(_port
			((clk)(clk))
			((reset)(reset))
			((a)(a))
			((b)(b))
			((c)(c))
			((d)(d))
			((status)(status))
			((y)(y))
		)
		(_use (_entity . liaison)
			(_port
				((clk)(clk))
				((reset)(reset))
				((a)(a))
				((b)(b))
				((c)(c))
				((d)(d))
				((y)(y))
				((status)(status))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 25 (_architecture (_uni ))))
		(_signal (_internal reset ~extieee.std_logic_1164.STD_LOGIC 0 26 (_architecture (_uni ))))
		(_signal (_internal a ~extieee.std_logic_1164.STD_LOGIC 0 27 (_architecture (_uni ((i 3))))))
		(_signal (_internal b ~extieee.std_logic_1164.STD_LOGIC 0 28 (_architecture (_uni ((i 3))))))
		(_signal (_internal c ~extieee.std_logic_1164.STD_LOGIC 0 29 (_architecture (_uni ((i 3))))))
		(_signal (_internal d ~extieee.std_logic_1164.STD_LOGIC 0 30 (_architecture (_uni ((i 3))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~132 0 32 (_architecture (_uni ))))
		(_signal (_internal y ~extieee.std_logic_1164.STD_LOGIC 0 33 (_architecture (_uni ))))
		(_process
			(stim_proc(_architecture 0 0 53 (_process (_wait_for)(_target(1)(2)(3)(4)(5)))))
			(clk_process(_architecture 1 0 109 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . TB_ARCHITECTURE 2 -1
	)
)
V 000040 55 545 0 testbench_for_liaison
(_configuration VHDL (testbench_for_liaison 0 119 (tb_liaison))
	(_version v63)
	(_time 1392717216725 2014.02.18 10:53:36)
	(_source (\./src/TestBench/TB_liaison.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 4d49184f1c1b1a5a494c5f1719)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . liaison behavioral
				(_port
					((clk)(clk))
					((reset)(reset))
					((a)(a))
					((b)(b))
					((c)(c))
					((d)(d))
					((y)(y))
					((status)(status))
				)
			)
		)
	)
)
