

================================================================
== Vitis HLS Report for 'convolution2_fix'
================================================================
* Date:           Tue Jul 19 17:08:43 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.50 ns|  6.912 ns|     2.84 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30289|    90097|  0.318 ms|  0.946 ms|  30289|  90097|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                       |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name       |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_332_1     |    30288|    90096|  1893 ~ 5631|          -|          -|    16|        no|
        | + VITIS_LOOP_334_2    |     1890|     5628|     45 ~ 134|          -|          -|    42|        no|
        |  ++ VITIS_LOOP_340_4  |       40|       40|            5|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_345_5  |       40|       40|            5|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_350_6  |       48|       48|            6|          -|          -|     8|        no|
        |  ++ VITIS_LOOP_354_7  |       40|       40|            5|          -|          -|     8|        no|
        +-----------------------+---------+---------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    907|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   8|    808|    340|    -|
|Memory           |        4|   -|     21|      6|    -|
|Multiplexer      |        -|   -|      -|    326|    -|
|Register         |        -|   -|    955|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        4|   8|   1784|   1579|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        3|  10|      5|      8|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_20s_36s_55_2_1_U91  |mul_20s_36s_55_2_1  |        0|   2|  202|  85|    0|
    |mul_20s_36s_55_2_1_U92  |mul_20s_36s_55_2_1  |        0|   2|  202|  85|    0|
    |mul_21s_36s_55_2_1_U94  |mul_21s_36s_55_2_1  |        0|   2|  202|  85|    0|
    |mul_21s_36s_55_2_1_U95  |mul_21s_36s_55_2_1  |        0|   2|  202|  85|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|   8|  808| 340|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |        Memory        |                Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |secondBias_f_V_U      |convolution2_fix_secondBias_f_V      |        0|  21|   6|    0|    16|   21|     1|          336|
    |secondKernel_f_V_0_U  |convolution2_fix_secondKernel_f_V_0  |        1|   0|   0|    0|   128|   20|     1|         2560|
    |secondKernel_f_V_1_U  |convolution2_fix_secondKernel_f_V_1  |        1|   0|   0|    0|   128|   20|     1|         2560|
    |secondKernel_f_V_2_U  |convolution2_fix_secondKernel_f_V_2  |        1|   0|   0|    0|   128|   21|     1|         2688|
    |secondKernel_f_V_3_U  |convolution2_fix_secondKernel_f_V_3  |        1|   0|   0|    0|   128|   21|     1|         2688|
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                 |                                     |        4|  21|   6|    0|   528|  103|     5|        10832|
    +----------------------+-------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_1_fu_474_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_2_fu_649_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_3_fu_897_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_4_fu_907_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_5_fu_772_p2       |         +|   0|  0|  14|           9|           9|
    |add_ln1169_fu_534_p2         |         +|   0|  0|  14|           6|           2|
    |add_ln1171_3_fu_639_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln1171_4_fu_886_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln1171_5_fu_762_p2       |         +|   0|  0|  14|           7|           7|
    |add_ln1171_fu_464_p2         |         +|   0|  0|  14|           7|           7|
    |add_ln332_fu_404_p2          |         +|   0|  0|  13|           5|           1|
    |add_ln339_fu_430_p2          |         +|   0|  0|  13|          10|          10|
    |add_ln340_fu_490_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln345_fu_665_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln350_fu_923_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln354_fu_788_p2          |         +|   0|  0|  13|           4|           1|
    |add_ln415_2_fu_748_p2        |         +|   0|  0|  43|          36|          36|
    |add_ln415_3_fu_1030_p2       |         +|   0|  0|  43|          36|          36|
    |add_ln415_4_fu_872_p2        |         +|   0|  0|  43|          36|          36|
    |add_ln415_fu_625_p2          |         +|   0|  0|  43|          36|          36|
    |empty_59_fu_496_p2           |         +|   0|  0|  14|           6|           2|
    |indvars_iv_next20_fu_446_p2  |         +|   0|  0|  14|           6|           1|
    |ret_V_3_fu_696_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_4_fu_963_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_5_fu_985_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_6_fu_820_p2            |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_573_p2              |         +|   0|  0|  62|          55|          55|
    |sub_ln727_fu_967_p2          |         -|   0|  0|  25|           1|          18|
    |and_ln412_2_fu_738_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln412_3_fu_1020_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln412_4_fu_862_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_615_p2          |       and|   0|  0|   2|           1|           1|
    |cmp27_fu_523_p2              |      icmp|   0|  0|  10|           6|           1|
    |cmp50_fu_510_p2              |      icmp|   0|  0|  10|           6|           6|
    |cmp87_fu_529_p2              |      icmp|   0|  0|  10|           6|           6|
    |exitcond238_fu_440_p2        |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln332_fu_398_p2         |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln340_fu_484_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln345_fu_659_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln350_fu_917_p2         |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln354_fu_782_p2         |      icmp|   0|  0|   9|           4|           5|
    |r_2_fu_727_p2                |      icmp|   0|  0|  13|          18|           1|
    |r_3_fu_972_p2                |      icmp|   0|  0|  13|          18|          18|
    |r_4_fu_851_p2                |      icmp|   0|  0|  13|          18|           1|
    |r_fu_604_p2                  |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_2_fu_732_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln412_3_fu_1015_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln412_4_fu_856_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_609_p2           |        or|   0|  0|   2|           1|           1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 907|         667|         604|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |                         Name                        | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |V1_i_i_i_i_i67280_promoted_reg_288                   |    9|          2|   36|         72|
    |ap_NS_fsm                                            |  125|         28|    1|         28|
    |ap_phi_mux_V1_i_i_i_i_i67280_promoted_phi_fu_291_p4  |    9|          2|   36|         72|
    |d_fu_92                                              |    9|          2|    5|         10|
    |empty_63_reg_346                                     |   14|          3|   36|        108|
    |h_1_reg_265                                          |    9|          2|    4|          8|
    |h_2_reg_323                                          |    9|          2|    4|          8|
    |h_3_reg_300                                          |    9|          2|    4|          8|
    |h_reg_243                                            |    9|          2|    4|          8|
    |i_reg_231                                            |    9|          2|    6|         12|
    |lhs_10_reg_311                                       |    9|          2|   36|         72|
    |lhs_5_reg_276                                        |    9|          2|   36|         72|
    |lhs_8_reg_334                                        |    9|          2|   36|         72|
    |lhs_reg_254                                          |    9|          2|   36|         72|
    |m_0_0_0_0_address0                                   |   25|          5|    9|         45|
    |out_0_d0                                             |   31|          6|   36|        216|
    |reg_360                                              |    9|          2|   36|         72|
    |secondKernel_f_V_2_address0                          |   14|          3|    7|         21|
    +-----------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                |  326|         71|  368|        976|
    +-----------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |V1_i_i_i_i_i67280_promoted_reg_288  |  36|   0|   36|          0|
    |add_ln332_reg_1067                  |   5|   0|    5|          0|
    |add_ln340_reg_1115                  |   4|   0|    4|          0|
    |add_ln345_reg_1191                  |   4|   0|    4|          0|
    |add_ln350_reg_1292                  |   4|   0|    4|          0|
    |add_ln354_reg_1239                  |   4|   0|    4|          0|
    |ap_CS_fsm                           |  27|   0|   27|          0|
    |cmp27_reg_1135                      |   1|   0|    1|          0|
    |cmp50_reg_1125                      |   1|   0|    1|          0|
    |cmp87_reg_1139                      |   1|   0|    1|          0|
    |d_fu_92                             |   5|   0|    5|          0|
    |empty_63_reg_346                    |  36|   0|   36|          0|
    |h_1_reg_265                         |   4|   0|    4|          0|
    |h_2_reg_323                         |   4|   0|    4|          0|
    |h_3_reg_300                         |   4|   0|    4|          0|
    |h_reg_243                           |   4|   0|    4|          0|
    |i_reg_231                           |   6|   0|    6|          0|
    |indvars_iv_next20_reg_1095          |   6|   0|    6|          0|
    |lhs_10_reg_311                      |  36|   0|   36|          0|
    |lhs_5_reg_276                       |  36|   0|   36|          0|
    |lhs_8_reg_334                       |  36|   0|   36|          0|
    |lhs_reg_254                         |  36|   0|   36|          0|
    |out_0_addr_reg_1087                 |  10|   0|   10|          0|
    |r_3_reg_1353                        |   1|   0|    1|          0|
    |r_V_11_reg_1297                     |  36|   0|   36|          0|
    |r_V_15_reg_1163                     |  55|   0|   55|          0|
    |r_V_16_reg_1211                     |  55|   0|   55|          0|
    |r_V_17_reg_1327                     |  55|   0|   55|          0|
    |r_V_18_reg_1337                     |  55|   0|   55|          0|
    |r_V_19_reg_1254                     |  55|   0|   55|          0|
    |reg_360                             |  36|   0|   36|          0|
    |reg_365                             |  21|   0|   21|          0|
    |ret_V_4_reg_1347                    |  55|   0|   55|          0|
    |secondKernel_f_V_0_load_reg_1196    |  20|   0|   20|          0|
    |secondKernel_f_V_1_load_reg_1148    |  20|   0|   20|          0|
    |secondKernel_f_V_3_load_reg_1302    |  21|   0|   21|          0|
    |sext_ln334_reg_1077                 |  36|   0|   36|          0|
    |tmp_10_reg_1120                     |   6|   0|    9|          3|
    |tmp_11_reg_1129                     |   6|   0|    9|          3|
    |tmp_12_reg_1143                     |   6|   0|    9|          3|
    |tmp_cast_reg_1056                   |   4|   0|    7|          3|
    |tmp_reg_1363                        |   1|   0|    1|          0|
    |tmp_s_reg_1082                      |   6|   0|    9|          3|
    |trunc_ln1168_1_reg_1342             |  18|   0|   18|          0|
    |trunc_ln1168_reg_1332               |  18|   0|   18|          0|
    |trunc_ln727_2_reg_1216              |  18|   0|   18|          0|
    |trunc_ln727_3_reg_1259              |  18|   0|   18|          0|
    |trunc_ln727_reg_1168                |  18|   0|   18|          0|
    |zext_ln1171_reg_1051                |   5|   0|   10|          5|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 955|   0|  975|         20|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------+-----+-----+------------+------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_din0   |  out|   21|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_din1   |  out|   36|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_dout0  |   in|   55|  ap_ctrl_hs|  convolution2_fix|  return value|
|grp_fu_1176_p_ce     |  out|    1|  ap_ctrl_hs|  convolution2_fix|  return value|
|m_0_0_0_0_address0   |  out|    9|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_ce0        |  out|    1|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_q0         |   in|   36|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_address1   |  out|    9|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_ce1        |  out|    1|   ap_memory|         m_0_0_0_0|         array|
|m_0_0_0_0_q1         |   in|   36|   ap_memory|         m_0_0_0_0|         array|
|out_0_address0       |  out|   10|   ap_memory|             out_0|         array|
|out_0_ce0            |  out|    1|   ap_memory|             out_0|         array|
|out_0_we0            |  out|    1|   ap_memory|             out_0|         array|
|out_0_d0             |  out|   36|   ap_memory|             out_0|         array|
+---------------------+-----+-----+------------+------------------+--------------+

