Analysis & Synthesis report for DE0_NANO
Fri Jun 23 10:58:33 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                   ;
+------------------------------------+-----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 23 10:58:33 2017                     ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name                      ; DE0_NANO                                                  ;
; Top-level Entity Name              ; DE0_NANO                                                  ;
; Family                             ; Cyclone IV E                                              ;
; Total logic elements               ; 0                                                         ;
;     Total combinational functions  ; 0                                                         ;
;     Dedicated logic registers      ; 0                                                         ;
; Total registers                    ; 0                                                         ;
; Total pins                         ; 1                                                         ;
; Total virtual pins                 ; 0                                                         ;
; Total memory bits                  ; 0                                                         ;
; Embedded Multiplier 9-bit elements ; 0                                                         ;
; Total PLLs                         ; 0                                                         ;
+------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; DE0_NANO           ; DE0_NANO           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                   ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                            ; Library ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+
; DE0_NANO.vhd                     ; yes             ; User VHDL File  ; C:/Users/Francisco/Documents/DE0_NANO_QSYS/DE0_NANO.vhd ;         ;
+----------------------------------+-----------------+-----------------+---------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
;                                             ;          ;
; Total combinational functions               ; 0        ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 0        ;
;     -- 3 input functions                    ; 0        ;
;     -- <=2 input functions                  ; 0        ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 0        ;
;     -- arithmetic mode                      ; 0        ;
;                                             ;          ;
; Total registers                             ; 0        ;
;     -- Dedicated logic registers            ; 0        ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 1        ;
;                                             ;          ;
; Embedded Multiplier 9-bit elements          ; 0        ;
;                                             ;          ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1        ;
; Total fan-out                               ; 1        ;
; Average fan-out                             ; 0.50     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |DE0_NANO                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 1    ; 0            ; |DE0_NANO           ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 1                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Fri Jun 23 10:58:22 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO -c DE0_NANO
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/de0.v
    Info (12023): Found entity 1: de0
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_irq_mapper.sv
    Info (12023): Found entity 1: de0_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0.v
    Info (12023): Found entity 1: de0_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: de0_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file de0/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: de0_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: de0_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: de0_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file de0/synthesis/submodules/de0_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: de0_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: de0_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_onchip_memory2_0.v
    Info (12023): Found entity 1: de0_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_nios2_gen2_0.v
    Info (12023): Found entity 1: de0_nios2_gen2_0
Info (12021): Found 21 design units, including 21 entities, in source file de0/synthesis/submodules/de0_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: de0_nios2_gen2_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: de0_nios2_gen2_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: de0_nios2_gen2_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: de0_nios2_gen2_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: de0_nios2_gen2_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: de0_nios2_gen2_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: de0_nios2_gen2_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: de0_nios2_gen2_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: de0_nios2_gen2_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: de0_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: de0_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: de0_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: de0_nios2_gen2_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: de0_nios2_gen2_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: de0_nios2_gen2_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: de0_nios2_gen2_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: de0_nios2_gen2_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: de0_nios2_gen2_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: de0_nios2_gen2_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: de0_nios2_gen2_0_cpu_nios2_oci
    Info (12023): Found entity 21: de0_nios2_gen2_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: de0_nios2_gen2_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: de0_nios2_gen2_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: de0_nios2_gen2_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file de0/synthesis/submodules/de0_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: de0_nios2_gen2_0_cpu_test_bench
Info (12021): Found 5 design units, including 5 entities, in source file de0/synthesis/submodules/de0_jtag_uart_0.v
    Info (12023): Found entity 1: de0_jtag_uart_0_sim_scfifo_w
    Info (12023): Found entity 2: de0_jtag_uart_0_scfifo_w
    Info (12023): Found entity 3: de0_jtag_uart_0_sim_scfifo_r
    Info (12023): Found entity 4: de0_jtag_uart_0_scfifo_r
    Info (12023): Found entity 5: de0_jtag_uart_0
Info (12021): Found 2 design units, including 1 entities, in source file de0_nano.vhd
    Info (12022): Found design unit 1: DE0_NANO-arch
    Info (12023): Found entity 1: DE0_NANO
Info (12127): Elaborating entity "DE0_NANO" for the top level hierarchy
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity de0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity de0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity de0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity de0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME de0 HAS_SOPCINFO 1 GENERATION_ID 1498152319" -entity de0 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity de0_irq_mapper -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_irq_mapper -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_irq_mapper -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_jtag_uart_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_jtag_uart -entity de0_jtag_uart_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_jtag_uart_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_jtag_uart_0 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity de0_mm_interconnect_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity de0_mm_interconnect_0_avalon_st_adapter -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_avalon_st_adapter -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_avalon_st_adapter -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity de0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity de0_mm_interconnect_0_cmd_demux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_cmd_demux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_cmd_demux -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity de0_mm_interconnect_0_cmd_demux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_cmd_demux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_cmd_demux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de0_mm_interconnect_0_cmd_mux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_cmd_mux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_cmd_mux -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de0_mm_interconnect_0_cmd_mux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_cmd_mux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_cmd_mux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de0_mm_interconnect_0_router -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_router -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_router -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de0_mm_interconnect_0_router_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_router_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_router_001 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de0_mm_interconnect_0_router_002 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_router_002 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_router_002 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_router_003" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity de0_mm_interconnect_0_router_003 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_router_003 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_router_003 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity de0_mm_interconnect_0_rsp_demux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_rsp_demux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_rsp_demux -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de0_mm_interconnect_0_rsp_mux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_rsp_mux -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_rsp_mux -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity de0_mm_interconnect_0_rsp_mux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_mm_interconnect_0_rsp_mux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_mm_interconnect_0_rsp_mux_001 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_nios2_gen2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2 -entity de0_nios2_gen2_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_nios2_gen2_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_nios2_gen2_0 -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_nios2_gen2_0_cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2_unit -entity de0_nios2_gen2_0_cpu -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_nios2_gen2_0_cpu -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_nios2_gen2_0_cpu -qip de0/synthesis/de0.qip -library de0 was ignored
Warning (20013): Ignored assignments for entity "de0_onchip_memory2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity de0_onchip_memory2_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity de0_onchip_memory2_0 -qip de0/synthesis/de0.qip -library de0 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity de0_onchip_memory2_0 -qip de0/synthesis/de0.qip -library de0 was ignored
Info (144001): Generated suppressed messages file C:/Users/Francisco/Documents/DE0_NANO_QSYS/output_files/DE0_NANO.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
Info (21057): Implemented 1 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 706 megabytes
    Info: Processing ended: Fri Jun 23 10:58:33 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Francisco/Documents/DE0_NANO_QSYS/output_files/DE0_NANO.map.smsg.


