<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>VLSI Logic Design with Cadence</title>
  <script src="https://cdn.tailwindcss.com"></script>
</head>
<body class="bg-gradient-to-br from-black via-gray-900 to-black text-gray-100 font-sans">
  <main class="max-w-5xl mx-auto py-16 px-6">
    <h1 class="text-5xl font-extrabold mb-10 text-center text-white">VLSI Logic Design with Cadence</h1>

    <!-- Overview Section -->
    <section class="mb-16">
      <h2 class="text-3xl font-semibold mb-4">Project Overview</h2>
      <p class="text-gray-300 text-lg leading-relaxed">
        This project involved designing, simulating, and verifying digital logic components using Cadence Virtuoso. The objective was to implement logic gates, adders, and their corresponding layouts while ensuring manufacturability through rigorous design checks and simulation.
      </p>
    </section>

    <!-- Block 1: Schematic Design -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">Schematic Design</h2>
      <div class="grid md:grid-cols-2 gap-6 items-center">
        <img src="images/cadence-logic-gates.jpg" alt="Cadence Logic Gates Schematic" class="rounded-xl shadow-lg border border-gray-700">
        <ul class="text-gray-300 space-y-3 text-base">
          <li>Constructed transistor-level schematics for AND, OR, XOR, NAND gates.</li>
          <li>Designed hierarchical components including half-adders and full-adders.</li>
          <li>Prepared clean and functional netlists for layout integration.</li>
        </ul>
      </div>
    </section>

    <!-- Block 2: Layout Design -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">Layout Design</h2>
      <div class="grid md:grid-cols-2 gap-6 items-center">
        <img src="images/cadence-adder-layout.jpg" alt="Adder Layout with DRC Passed" class="rounded-xl shadow-lg border border-gray-700">
        <ul class="text-gray-300 space-y-3 text-base">
          <li>Developed full-custom layouts from schematic designs using Cadence Layout Editor.</li>
          <li>Ensured minimal area usage and adhered to best practices for layout symmetry and routing.</li>
          <li>Utilized all standard layers (poly, metal, diffusion) and ensured connectivity across instances.</li>
        </ul>
      </div>
    </section>

    <!-- Block 3: Verification and Simulation -->
    <section class="mb-16">
      <h2 class="text-2xl font-semibold mb-4">Verification and Simulation</h2>
      <ul class="text-gray-300 space-y-3 text-base list-disc list-inside">
        <li>Performed DRC (Design Rule Check) to verify layout compliance with manufacturing rules.</li>
        <li>Conducted LVS (Layout Versus Schematic) checks to validate the physical layout against the schematic netlist.</li>
        <li>Simulated gate and adder circuits using Spectre to assess functional correctness and timing behavior.</li>
        <li>Measured propagation delays across varying voltage levels; worst-case delay for the 4-bit adder was approximately 128.11 ps.</li>
      </ul>
    </section>

    <!-- Final Reflections -->
    <section class="mb-20">
      <h2 class="text-2xl font-semibold mb-4">Conclusion</h2>
      <p class="text-gray-300 text-lg leading-relaxed">
        The project provided valuable experience in the end-to-end design and verification flow for custom digital logic. Working through both schematic and layout processes reinforced an understanding of VLSI design principles, while the simulation and validation stages ensured functional and physical correctness.
      </p>
    </section>

    <div class="text-center">
      <a href="index.html" class="inline-block px-6 py-2 text-blue-400 hover:text-blue-300 transition duration-200">‚Üê Back to Portfolio</a>
    </div>
  </main>
</body>
</html>
