# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab5_Report.srcs/sources_1/new/ALU.v" \
"../../../../Lab5_Report.srcs/sources_1/new/FourBitAdder.v" \
"../../../../Lab5_Report.srcs/sources_1/new/FullAdder.v" \
"../../../../Lab5_Report.srcs/sources_1/new/SingleAdder.v" \
"../../../../Lab5_Report.srcs/sources_1/new/top.v" \
"//d.ethz.ch/users/all/lbrause/Desktop/lab6_files/ALU_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
