INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/ArrayMultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayMultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.srcs/sim_1/new/ArrayMultiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ArrayMultiplier_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ryanh/fpga/digital-system-design/ArrayMultiplier/ArrayMultiplier.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
