<!DOCTYPE html>
<html lang="en-US">
<head>

	<title>OpenWrt Forum Archive</title>

	<meta charset="UTF-8">

	<meta http-equiv="X-UA-Compatible" content="IE=edge">

	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<link rel="stylesheet" href="assets/css/common.css">

</head>
<body>

<div class="container">

<header class="main-header">
	<h1 class="logo"><a href="index.html"><img src="assets/img/logo.png" width="376" height="88" alt="OpenWrt Forum Archive"></a></h1>
</header>

<aside>
	<p>This is a read-only archive of the old OpenWrt forum. The current OpenWrt forum resides at <a href="https://forum.openwrt.org/">https://forum.openwrt.org/</a>.</p>
	<p class="minor">In May 2018, the OpenWrt forum suffered a total data loss. This archive is an effort to restore and make available as much content as possible. Content may be missing or not representing the latest edited version.</p>
</aside>

<main>
	<header>
		<h1><span class="minor">Topic:</span> OpenWrt AR7161 problem</h1>
	</header>
	<div class="notice minor">
		<p>
			The content of this topic has been archived
							on 4 May 2018.
										There are no obvious gaps in this topic, but there may still be some posts missing at the end.
					</p>
	</div>

	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
			
		
		
			<article class="post" id="p152310">
				<div class="post-metadata">
					<div class="post-num">Post #1</div>
					<div class="post-author">linchunlong</div>
					<div class="post-datetime">
						29 Dec 2011, 04:08					</div>
				</div>
				<div class="post-content content">
					<p>I have a PB44 board on hand, hardware list as following:</p><p>CPU: AR7161<br />GE0: VSC8601 (MDIO)<br />GE1: VSC7385 (SPI)<br />RAM: 16MB+16MB DDR<br />FLASH: MX25L6405D (8MB)</p><p>By default, OpenWrt does not suppoert Ethernet PHY VSC8601, I has to DIY for the support.<br />However, I found some definition is conflict as the AG7100 datasheet in drivers/net/ag71xx/ag71xx.h:</p><p>#define AG71XX_REG_MAC_CFG1&nbsp; &nbsp; 0x0000<br />#define AG71XX_REG_MAC_CFG2&nbsp; &nbsp; 0x0004<br />#define AG71XX_REG_MAC_IPG&nbsp; &nbsp; 0x0008<br />#define AG71XX_REG_MAC_HDX&nbsp; &nbsp; 0x000c<br />#define AG71XX_REG_MAC_MFL&nbsp; &nbsp; 0x0010<br />#define AG71XX_REG_MII_CFG&nbsp; &nbsp; 0x0020&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; should be 0x0014???<br />#define AG71XX_REG_MII_CMD&nbsp; &nbsp; 0x0024&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; should be 0x0018???<br />#define AG71XX_REG_MII_ADDR&nbsp; &nbsp; 0x0028&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; should be 0x001c???<br />#define AG71XX_REG_MII_CTRL&nbsp; &nbsp; 0x002c&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; should be 0x0020???<br />#define AG71XX_REG_MII_STATUS&nbsp; &nbsp; 0x0030&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; should be 0x0024???<br />#define AG71XX_REG_MII_IND&nbsp; &nbsp; 0x0034&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt; should be 0x0028???<br />#define AG71XX_REG_MAC_IFCTL&nbsp; &nbsp; 0x0038&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;=&gt;no found in datasheet???<br />#define AG71XX_REG_MAC_ADDR1&nbsp; &nbsp; 0x0040<br />#define AG71XX_REG_MAC_ADDR2&nbsp; &nbsp; 0x0044<br />#define AG71XX_REG_FIFO_CFG0&nbsp; &nbsp; 0x0048<br />#define AG71XX_REG_FIFO_CFG1&nbsp; &nbsp; 0x004c<br />#define AG71XX_REG_FIFO_CFG2&nbsp; &nbsp; 0x0050<br />#define AG71XX_REG_FIFO_CFG3&nbsp; &nbsp; 0x0054<br />#define AG71XX_REG_FIFO_CFG4&nbsp; &nbsp; 0x0058<br />#define AG71XX_REG_FIFO_CFG5&nbsp; &nbsp; 0x005c<br />#define AG71XX_REG_FIFO_RAM0&nbsp; &nbsp; 0x0060<br />#define AG71XX_REG_FIFO_RAM1&nbsp; &nbsp; 0x0064<br />#define AG71XX_REG_FIFO_RAM2&nbsp; &nbsp; 0x0068<br />#define AG71XX_REG_FIFO_RAM3&nbsp; &nbsp; 0x006c<br />#define AG71XX_REG_FIFO_RAM4&nbsp; &nbsp; 0x0070<br />#define AG71XX_REG_FIFO_RAM5&nbsp; &nbsp; 0x0074<br />#define AG71XX_REG_FIFO_RAM6&nbsp; &nbsp; 0x0078<br />#define AG71XX_REG_FIFO_RAM7&nbsp; &nbsp; 0x007c</p><p>#define AG71XX_REG_TX_CTRL&nbsp; &nbsp; 0x0180<br />#define AG71XX_REG_TX_DESC&nbsp; &nbsp; 0x0184<br />#define AG71XX_REG_TX_STATUS&nbsp; &nbsp; 0x0188<br />#define AG71XX_REG_RX_CTRL&nbsp; &nbsp; 0x018c<br />#define AG71XX_REG_RX_DESC&nbsp; &nbsp; 0x0190<br />#define AG71XX_REG_RX_STATUS&nbsp; &nbsp; 0x0194<br />#define AG71XX_REG_INT_ENABLE&nbsp; &nbsp; 0x0198<br />#define AG71XX_REG_INT_STATUS&nbsp; &nbsp; 0x019c</p><p>#define AG71XX_REG_FIFO_DEPTH&nbsp; &nbsp; 0x01a8<br />#define AG71XX_REG_RX_SM&nbsp; &nbsp; 0x01b0<br />#define AG71XX_REG_TX_SM&nbsp; &nbsp; 0x01b4</p><p>---------------------------------------this is a copy of datasheet--------------------------<br />AR7100: A Scalable, High Performance And Cost-Effective<br />Network Processor Family (datasheet for AR7130/AR7141/AR7161)</p><p>Table 5-14. Ethernet Register Summary<br />MAC 1 Address Description Page<br />0x19000000 0x1A000000 MAC Configuration 1 page 90<br />0x19000004 0x1A000004 MAC Configuration 2 page 91<br />0x19000008 0x1A000008 IPG/IFG page 91<br />0x1900000C 0x1A00000C Half-Duplex page 92<br />0x19000010 0x1A000010 Maximum Frame Length page 92<br />0x19000014 0x1A000014 MII Configuration page 93<br />0x19000018 0x1A000018 MII Command page 93<br />0x1900001C 0x1A00001C 0x19000020 0x1A000020 0x19000024 0x1A000024 0x19000028 0x1A000028 0x19000040 0x1A000040 0x19000044 0x1A000044 0x19000054 0x1A000054 0x19000058 0x1A000058 0x1900005C 0x1A00005C MAC 0 Address page 94<br />MII Control page 94<br />MII Status page 94<br />O<br />MII Address page 95<br />STA Address 2 page 95<br />Transmit FIFO page 95<br />Dropped Frames page 96<br />Dropped Frames page 96<br />-----------------------------------------END of paste----------------------------------------------------------</p><p>I think this should be a problem, but... anyone further known this???, could you please give me the fixed patches???</p>									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p155297">
				<div class="post-metadata">
					<div class="post-num">Post #2</div>
					<div class="post-author">youngjd</div>
					<div class="post-datetime">
						25 Jan 2012, 02:27					</div>
				</div>
				<div class="post-content content">
					<p>I have PB44 too, but by default, openwrt works very well. but the ram of my PB44 is 64MB.</p>											<p class="post-edited">(Last edited by <strong>youngjd</strong> on 27 Jan 2012, 13:28)</p>
									</div>
			</article>

			
		
			
		
		
			<article class="post" id="p163280">
				<div class="post-metadata">
					<div class="post-num">Post #3</div>
					<div class="post-author">macboy</div>
					<div class="post-datetime">
						4 Apr 2012, 17:03					</div>
				</div>
				<div class="post-content content">
					<p>Did you get this issue sorted out? I don&#039;t think that the VSC8601 Phy needs any driver; the WAN ethernet port eth0 should work be default with Backfire release (10.03.1). The VSC7395 however needs some extra software for the LAN ports and eth1 to work. For the details, have a look at the new <a href="http://wiki.openwrt.org/toh/evaluation.boards/PB44">PB44 wiki page</a> I put up.</p>									</div>
			</article>

			
		
	
			<div class="notice minor">
			<p>The discussion might have continued from here.</p>
		</div>
	
	<div class="pagination"><div class="pagination-number">Page 1 of 1</div><nav><ul><li class="pagination-current"><span>1</span></li></ul></nav></div>
</main>

</div>


<!-- Created in a hurry and not indicative of usual code quality. Here's a number: 0 -->

</body>
</html>