$date
	Thu Jun 22 17:35:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var reg 1 ! A $end
$var reg 1 " B $end
$scope module designundertest $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
z$
z#
0"
0!
$end
#100
1"
#200
0"
1!
#300
1"
#400
