[
 {
  "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/EnableSignal_1Hz.vhd",
  "InstLine" : 5,
  "InstName" : "EnableSignal_1Hz",
  "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/EnableSignal_1Hz.vhd",
  "ModuleLine" : 5,
  "ModuleName" : "EnableSignal_1Hz",
  "SubInsts" : [
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/EnableSignal_1Hz.vhd",
    "InstLine" : 31,
    "InstName" : "Divider_1Hz",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/Devider_1Hz.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Devider_1Hz"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/EnableSignal_1Hz.vhd",
    "InstLine" : 39,
    "InstName" : "osc_100hz_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "OSC_100Hz",
    "SubInsts" : [
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 44,
      "InstName" : "osc_source",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_osc/gowin_osc.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_OSC"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 49,
      "InstName" : "oscdiv5_1",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 57,
      "InstName" : "oscdiv5_2",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 65,
      "InstName" : "oscdiv5_3",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 73,
      "InstName" : "oscdiv5_4",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 81,
      "InstName" : "oscdiv5_5",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 89,
      "InstName" : "oscdiv8",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv8.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV8"
     }
    ]
   }
  ]
 },
 {
  "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/FullCounter_3_Bit.vhd",
  "InstLine" : 5,
  "InstName" : "FullCounter_3_Bit",
  "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/FullCounter_3_Bit.vhd",
  "ModuleLine" : 5,
  "ModuleName" : "FullCounter_3_Bit",
  "SubInsts" : [
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/FullCounter_3_Bit.vhd",
    "InstLine" : 50,
    "InstName" : "led_decoder_4_bit_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/LED_Decoder_4_bit.vhd",
    "ModuleLine" : 28,
    "ModuleName" : "LED_Decoder_4_Bit"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/FullCounter_3_Bit.vhd",
    "InstLine" : 56,
    "InstName" : "osc_100hz_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "OSC_100Hz",
    "SubInsts" : [
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 44,
      "InstName" : "osc_source",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_osc/gowin_osc.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_OSC"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 49,
      "InstName" : "oscdiv5_1",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 57,
      "InstName" : "oscdiv5_2",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 65,
      "InstName" : "oscdiv5_3",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 73,
      "InstName" : "oscdiv5_4",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 81,
      "InstName" : "oscdiv5_5",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv5.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV5"
     },
     {
      "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/OSC_100Hz.vhd",
      "InstLine" : 89,
      "InstName" : "oscdiv8",
      "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/gowin_clkdiv/gowin_clkdiv8.vhd",
      "ModuleLine" : 13,
      "ModuleName" : "Gowin_CLKDIV8"
     }
    ]
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/FullCounter_3_Bit.vhd",
    "InstLine" : 62,
    "InstName" : "counter_3_bit_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/Counter_3_Bit.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Counter_3_Bit"
   },
   {
    "InstFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/FullCounter_3_Bit.vhd",
    "InstLine" : 71,
    "InstName" : "devider_1hz_inst",
    "ModuleFile" : "Q:/Digital_IC_Design/VDHL_Experiment_Design_Course/Ex421/src/Devider_1Hz.vhd",
    "ModuleLine" : 5,
    "ModuleName" : "Devider_1Hz"
   }
  ]
 }
]