

@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

4 non-gated/non-generated clock tree(s) driving 377 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@KP:ckid0_0       ENCRYPTED           CLKDIV                 268        ENCRYPTED      
@KP:ckid0_1       ENCRYPTED           PLL                    4          ENCRYPTED      
@KP:ckid0_2       ENCRYPTED           PLL                    3          ENCRYPTED      
@KP:ckid0_3       I_clk               port                   102        run_cnt[25:0]  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

