[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2920332 heartbeat IPC: 3.424 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2920332 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2920332 cumulative IPC: 3.424 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13321111 heartbeat IPC: 0.9615 cumulative IPC: 0.9615 (Simulation time: 00 hr 01 min 57 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22655458 heartbeat IPC: 1.071 cumulative IPC: 1.013 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 30751342 heartbeat IPC: 1.235 cumulative IPC: 1.078 (Simulation time: 00 hr 04 min 11 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 37124064 cumulative IPC: 1.077 (Simulation time: 00 hr 05 min 22 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 37124064 cumulative IPC: 1.077 (Simulation time: 00 hr 05 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.077 instructions: 40000000 cycles: 37124064
CPU 0 Branch Prediction Accuracy: 93.48% MPKI: 14.49 Average ROB Occupancy at Mispredict: 35.34
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 11.7
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331529 HIT:     329981 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331529 HIT:     329981 MISS:       1548 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 326.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875178 HIT:     831434 MISS:      43744 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711755 HIT:     679165 MISS:      32590 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43470 HIT:      35408 MISS:       8062 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116736 HIT:     116669 MISS:         67 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3217 HIT:        192 MISS:       3025 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.75 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4078181 HIT:    3667481 MISS:     410700 MSHR_MERGE:     103970
cpu0->cpu0_L1I LOAD         ACCESS:    4078181 HIT:    3667481 MISS:     410700 MSHR_MERGE:     103970
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.087 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14508511 HIT:   13900283 MISS:     608228 MSHR_MERGE:     156513
cpu0->cpu0_L1D LOAD         ACCESS:    8168610 HIT:    7678564 MISS:     490046 MSHR_MERGE:      85021
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6336434 HIT:    6221477 MISS:     114957 MSHR_MERGE:      71484
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3467 HIT:        242 MISS:       3225 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.75 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3564603 HIT:    3465825 MISS:      98778 MSHR_MERGE:      61665
cpu0->cpu0_ITLB LOAD         ACCESS:    3564603 HIT:    3465825 MISS:      98778 MSHR_MERGE:      61665
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.813 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13786092 HIT:   13411249 MISS:     374843 MSHR_MERGE:      80427
cpu0->cpu0_DTLB LOAD         ACCESS:   13786092 HIT:   13411249 MISS:     374843 MSHR_MERGE:      80427
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.624 cycles
cpu0->LLC TOTAL        ACCESS:      57785 HIT:      42182 MISS:      15603 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      32590 HIT:      23889 MISS:       8701 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8062 HIT:       5262 MISS:       2800 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14108 HIT:      11420 MISS:       2688 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3025 HIT:       1611 MISS:       1414 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 140.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        669
  ROW_BUFFER_MISS:      12246
  AVG DBUS CONGESTED CYCLE: 16.48
Channel 0 WQ ROW_BUFFER_HIT:        393
  ROW_BUFFER_MISS:       2215
  FULL:          0
Channel 0 REFRESHES ISSUED:       3094
