#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Feb  4 22:26:12 2022
# Process ID: 17664
# Current directory: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21680 C:\Users\Bakuboys101\Desktop\Jr_Year_Spring\ECE_1195\Lab_2\Lab_2.xpr
# Log file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/vivado.log
# Journal file: C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Arith_Unit'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LogicalUnit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LogicalUnit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit_tb'
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:44]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:49]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:54]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:59]
ERROR: [VRFC 10-3782] unit 'sim' ignored due to previous errors [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files *.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LogicalUnit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LogicalUnit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit_tb'
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:44]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:49]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:54]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:59]
ERROR: [VRFC 10-3782] unit 'sim' ignored due to previous errors [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled false [get_files  C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LogicalUnit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LogicalUnit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit_tb'
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:44]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:49]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:54]
ERROR: [VRFC 10-1471] type error near b ; current type std_logic_vector; expected type boolean [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:59]
ERROR: [VRFC 10-3782] unit 'sim' ignored due to previous errors [C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd:9]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled true [get_files  C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/imports/src/Arith_Unit.vhd]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LogicalUnit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LogicalUnit_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sources_1/new/LogicalUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.srcs/sim_1/imports/new/LogicalUnit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LogicalUnit_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9453706fa7d748f4907b8e8a264d0a1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LogicalUnit_tb_behav xil_defaultlib.LogicalUnit_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.LogicalUnit [logicalunit_default]
Compiling architecture sim of entity xil_defaultlib.logicalunit_tb
Built simulation snapshot LogicalUnit_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim/xsim.dir/LogicalUnit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Feb  4 22:30:36 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Bakuboys101/Desktop/Jr_Year_Spring/ECE_1195/Lab_2/Lab_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "LogicalUnit_tb_behav -key {Behavioral:sim_1:Functional:LogicalUnit_tb} -tclbatch {LogicalUnit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source LogicalUnit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'LogicalUnit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1036.602 ; gain = 3.645
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  4 22:36:14 2022...
