|Entradas
clock => port_out_09[0]~reg0.CLK
clock => port_out_09[1]~reg0.CLK
clock => port_out_09[2]~reg0.CLK
clock => port_out_09[3]~reg0.CLK
clock => port_out_09[4]~reg0.CLK
clock => port_out_09[5]~reg0.CLK
clock => port_out_09[6]~reg0.CLK
clock => port_out_09[7]~reg0.CLK
clock => port_out_08[0]~reg0.CLK
clock => port_out_08[1]~reg0.CLK
clock => port_out_08[2]~reg0.CLK
clock => port_out_08[3]~reg0.CLK
clock => port_out_08[4]~reg0.CLK
clock => port_out_08[5]~reg0.CLK
clock => port_out_08[6]~reg0.CLK
clock => port_out_08[7]~reg0.CLK
clock => port_out_07[0]~reg0.CLK
clock => port_out_07[1]~reg0.CLK
clock => port_out_07[2]~reg0.CLK
clock => port_out_07[3]~reg0.CLK
clock => port_out_07[4]~reg0.CLK
clock => port_out_07[5]~reg0.CLK
clock => port_out_07[6]~reg0.CLK
clock => port_out_07[7]~reg0.CLK
clock => port_out_06[0]~reg0.CLK
clock => port_out_06[1]~reg0.CLK
clock => port_out_06[2]~reg0.CLK
clock => port_out_06[3]~reg0.CLK
clock => port_out_06[4]~reg0.CLK
clock => port_out_06[5]~reg0.CLK
clock => port_out_06[6]~reg0.CLK
clock => port_out_06[7]~reg0.CLK
clock => port_out_05[0]~reg0.CLK
clock => port_out_05[1]~reg0.CLK
clock => port_out_05[2]~reg0.CLK
clock => port_out_05[3]~reg0.CLK
clock => port_out_05[4]~reg0.CLK
clock => port_out_05[5]~reg0.CLK
clock => port_out_05[6]~reg0.CLK
clock => port_out_05[7]~reg0.CLK
clock => port_out_04[0]~reg0.CLK
clock => port_out_04[1]~reg0.CLK
clock => port_out_04[2]~reg0.CLK
clock => port_out_04[3]~reg0.CLK
clock => port_out_04[4]~reg0.CLK
clock => port_out_04[5]~reg0.CLK
clock => port_out_04[6]~reg0.CLK
clock => port_out_04[7]~reg0.CLK
clock => port_out_03[0]~reg0.CLK
clock => port_out_03[1]~reg0.CLK
clock => port_out_03[2]~reg0.CLK
clock => port_out_03[3]~reg0.CLK
clock => port_out_03[4]~reg0.CLK
clock => port_out_03[5]~reg0.CLK
clock => port_out_03[6]~reg0.CLK
clock => port_out_03[7]~reg0.CLK
clock => port_out_02[0]~reg0.CLK
clock => port_out_02[1]~reg0.CLK
clock => port_out_02[2]~reg0.CLK
clock => port_out_02[3]~reg0.CLK
clock => port_out_02[4]~reg0.CLK
clock => port_out_02[5]~reg0.CLK
clock => port_out_02[6]~reg0.CLK
clock => port_out_02[7]~reg0.CLK
clock => port_out_01[0]~reg0.CLK
clock => port_out_01[1]~reg0.CLK
clock => port_out_01[2]~reg0.CLK
clock => port_out_01[3]~reg0.CLK
clock => port_out_01[4]~reg0.CLK
clock => port_out_01[5]~reg0.CLK
clock => port_out_01[6]~reg0.CLK
clock => port_out_01[7]~reg0.CLK
clock => port_out_00[0]~reg0.CLK
clock => port_out_00[1]~reg0.CLK
clock => port_out_00[2]~reg0.CLK
clock => port_out_00[3]~reg0.CLK
clock => port_out_00[4]~reg0.CLK
clock => port_out_00[5]~reg0.CLK
clock => port_out_00[6]~reg0.CLK
clock => port_out_00[7]~reg0.CLK
reset => port_out_00[0]~reg0.ACLR
reset => port_out_00[1]~reg0.ACLR
reset => port_out_00[2]~reg0.ACLR
reset => port_out_00[3]~reg0.ACLR
reset => port_out_00[4]~reg0.ACLR
reset => port_out_00[5]~reg0.ACLR
reset => port_out_00[6]~reg0.ACLR
reset => port_out_00[7]~reg0.ACLR
reset => port_out_01[0]~reg0.ACLR
reset => port_out_01[1]~reg0.ACLR
reset => port_out_01[2]~reg0.ACLR
reset => port_out_01[3]~reg0.ACLR
reset => port_out_01[4]~reg0.ACLR
reset => port_out_01[5]~reg0.ACLR
reset => port_out_01[6]~reg0.ACLR
reset => port_out_01[7]~reg0.ACLR
reset => port_out_02[0]~reg0.ACLR
reset => port_out_02[1]~reg0.ACLR
reset => port_out_02[2]~reg0.ACLR
reset => port_out_02[3]~reg0.ACLR
reset => port_out_02[4]~reg0.ACLR
reset => port_out_02[5]~reg0.ACLR
reset => port_out_02[6]~reg0.ACLR
reset => port_out_02[7]~reg0.ACLR
reset => port_out_03[0]~reg0.ACLR
reset => port_out_03[1]~reg0.ACLR
reset => port_out_03[2]~reg0.ACLR
reset => port_out_03[3]~reg0.ACLR
reset => port_out_03[4]~reg0.ACLR
reset => port_out_03[5]~reg0.ACLR
reset => port_out_03[6]~reg0.ACLR
reset => port_out_03[7]~reg0.ACLR
reset => port_out_04[0]~reg0.ACLR
reset => port_out_04[1]~reg0.ACLR
reset => port_out_04[2]~reg0.ACLR
reset => port_out_04[3]~reg0.ACLR
reset => port_out_04[4]~reg0.ACLR
reset => port_out_04[5]~reg0.ACLR
reset => port_out_04[6]~reg0.ACLR
reset => port_out_04[7]~reg0.ACLR
reset => port_out_05[0]~reg0.ACLR
reset => port_out_05[1]~reg0.ACLR
reset => port_out_05[2]~reg0.ACLR
reset => port_out_05[3]~reg0.ACLR
reset => port_out_05[4]~reg0.ACLR
reset => port_out_05[5]~reg0.ACLR
reset => port_out_05[6]~reg0.ACLR
reset => port_out_05[7]~reg0.ACLR
reset => port_out_06[0]~reg0.ACLR
reset => port_out_06[1]~reg0.ACLR
reset => port_out_06[2]~reg0.ACLR
reset => port_out_06[3]~reg0.ACLR
reset => port_out_06[4]~reg0.ACLR
reset => port_out_06[5]~reg0.ACLR
reset => port_out_06[6]~reg0.ACLR
reset => port_out_06[7]~reg0.ACLR
reset => port_out_07[0]~reg0.ACLR
reset => port_out_07[1]~reg0.ACLR
reset => port_out_07[2]~reg0.ACLR
reset => port_out_07[3]~reg0.ACLR
reset => port_out_07[4]~reg0.ACLR
reset => port_out_07[5]~reg0.ACLR
reset => port_out_07[6]~reg0.ACLR
reset => port_out_07[7]~reg0.ACLR
reset => port_out_08[0]~reg0.ACLR
reset => port_out_08[1]~reg0.ACLR
reset => port_out_08[2]~reg0.ACLR
reset => port_out_08[3]~reg0.ACLR
reset => port_out_08[4]~reg0.ACLR
reset => port_out_08[5]~reg0.ACLR
reset => port_out_08[6]~reg0.ACLR
reset => port_out_08[7]~reg0.ACLR
reset => port_out_09[0]~reg0.ACLR
reset => port_out_09[1]~reg0.ACLR
reset => port_out_09[2]~reg0.ACLR
reset => port_out_09[3]~reg0.ACLR
reset => port_out_09[4]~reg0.ACLR
reset => port_out_09[5]~reg0.ACLR
reset => port_out_09[6]~reg0.ACLR
reset => port_out_09[7]~reg0.ACLR
writen => U3.IN1
writen => U4.IN1
writen => U5.IN1
writen => U6.IN1
writen => U7.IN1
writen => U8.IN1
writen => U9.IN1
writen => U10.IN1
writen => U11.IN1
writen => U12.IN1
address[0] => Equal0.IN15
address[0] => Equal1.IN15
address[0] => Equal2.IN15
address[0] => Equal3.IN15
address[0] => Equal4.IN15
address[0] => Equal5.IN15
address[0] => Equal6.IN15
address[0] => Equal7.IN15
address[0] => Equal8.IN15
address[0] => Equal9.IN15
address[1] => Equal0.IN14
address[1] => Equal1.IN14
address[1] => Equal2.IN14
address[1] => Equal3.IN14
address[1] => Equal4.IN14
address[1] => Equal5.IN14
address[1] => Equal6.IN14
address[1] => Equal7.IN14
address[1] => Equal8.IN14
address[1] => Equal9.IN14
address[2] => Equal0.IN13
address[2] => Equal1.IN13
address[2] => Equal2.IN13
address[2] => Equal3.IN13
address[2] => Equal4.IN13
address[2] => Equal5.IN13
address[2] => Equal6.IN13
address[2] => Equal7.IN13
address[2] => Equal8.IN13
address[2] => Equal9.IN13
address[3] => Equal0.IN12
address[3] => Equal1.IN12
address[3] => Equal2.IN12
address[3] => Equal3.IN12
address[3] => Equal4.IN12
address[3] => Equal5.IN12
address[3] => Equal6.IN12
address[3] => Equal7.IN12
address[3] => Equal8.IN12
address[3] => Equal9.IN12
address[4] => Equal0.IN11
address[4] => Equal1.IN11
address[4] => Equal2.IN11
address[4] => Equal3.IN11
address[4] => Equal4.IN11
address[4] => Equal5.IN11
address[4] => Equal6.IN11
address[4] => Equal7.IN11
address[4] => Equal8.IN11
address[4] => Equal9.IN11
address[5] => Equal0.IN10
address[5] => Equal1.IN10
address[5] => Equal2.IN10
address[5] => Equal3.IN10
address[5] => Equal4.IN10
address[5] => Equal5.IN10
address[5] => Equal6.IN10
address[5] => Equal7.IN10
address[5] => Equal8.IN10
address[5] => Equal9.IN10
address[6] => Equal0.IN9
address[6] => Equal1.IN9
address[6] => Equal2.IN9
address[6] => Equal3.IN9
address[6] => Equal4.IN9
address[6] => Equal5.IN9
address[6] => Equal6.IN9
address[6] => Equal7.IN9
address[6] => Equal8.IN9
address[6] => Equal9.IN9
address[7] => Equal0.IN8
address[7] => Equal1.IN8
address[7] => Equal2.IN8
address[7] => Equal3.IN8
address[7] => Equal4.IN8
address[7] => Equal5.IN8
address[7] => Equal6.IN8
address[7] => Equal7.IN8
address[7] => Equal8.IN8
address[7] => Equal9.IN8
data_in[0] => port_out_00[0]~reg0.DATAIN
data_in[0] => port_out_01[0]~reg0.DATAIN
data_in[0] => port_out_09[0]~reg0.DATAIN
data_in[0] => port_out_02[0]~reg0.DATAIN
data_in[0] => port_out_03[0]~reg0.DATAIN
data_in[0] => port_out_04[0]~reg0.DATAIN
data_in[0] => port_out_05[0]~reg0.DATAIN
data_in[0] => port_out_06[0]~reg0.DATAIN
data_in[0] => port_out_07[0]~reg0.DATAIN
data_in[0] => port_out_08[0]~reg0.DATAIN
data_in[1] => port_out_00[1]~reg0.DATAIN
data_in[1] => port_out_01[1]~reg0.DATAIN
data_in[1] => port_out_02[1]~reg0.DATAIN
data_in[1] => port_out_03[1]~reg0.DATAIN
data_in[1] => port_out_04[1]~reg0.DATAIN
data_in[1] => port_out_05[1]~reg0.DATAIN
data_in[1] => port_out_06[1]~reg0.DATAIN
data_in[1] => port_out_07[1]~reg0.DATAIN
data_in[1] => port_out_08[1]~reg0.DATAIN
data_in[1] => port_out_09[1]~reg0.DATAIN
data_in[2] => port_out_00[2]~reg0.DATAIN
data_in[2] => port_out_01[2]~reg0.DATAIN
data_in[2] => port_out_02[2]~reg0.DATAIN
data_in[2] => port_out_03[2]~reg0.DATAIN
data_in[2] => port_out_04[2]~reg0.DATAIN
data_in[2] => port_out_05[2]~reg0.DATAIN
data_in[2] => port_out_06[2]~reg0.DATAIN
data_in[2] => port_out_07[2]~reg0.DATAIN
data_in[2] => port_out_08[2]~reg0.DATAIN
data_in[2] => port_out_09[2]~reg0.DATAIN
data_in[3] => port_out_00[3]~reg0.DATAIN
data_in[3] => port_out_01[3]~reg0.DATAIN
data_in[3] => port_out_02[3]~reg0.DATAIN
data_in[3] => port_out_03[3]~reg0.DATAIN
data_in[3] => port_out_04[3]~reg0.DATAIN
data_in[3] => port_out_05[3]~reg0.DATAIN
data_in[3] => port_out_06[3]~reg0.DATAIN
data_in[3] => port_out_07[3]~reg0.DATAIN
data_in[3] => port_out_08[3]~reg0.DATAIN
data_in[3] => port_out_09[3]~reg0.DATAIN
data_in[4] => port_out_00[4]~reg0.DATAIN
data_in[4] => port_out_01[4]~reg0.DATAIN
data_in[4] => port_out_02[4]~reg0.DATAIN
data_in[4] => port_out_03[4]~reg0.DATAIN
data_in[4] => port_out_04[4]~reg0.DATAIN
data_in[4] => port_out_05[4]~reg0.DATAIN
data_in[4] => port_out_06[4]~reg0.DATAIN
data_in[4] => port_out_07[4]~reg0.DATAIN
data_in[4] => port_out_08[4]~reg0.DATAIN
data_in[4] => port_out_09[4]~reg0.DATAIN
data_in[5] => port_out_00[5]~reg0.DATAIN
data_in[5] => port_out_01[5]~reg0.DATAIN
data_in[5] => port_out_02[5]~reg0.DATAIN
data_in[5] => port_out_03[5]~reg0.DATAIN
data_in[5] => port_out_04[5]~reg0.DATAIN
data_in[5] => port_out_05[5]~reg0.DATAIN
data_in[5] => port_out_06[5]~reg0.DATAIN
data_in[5] => port_out_07[5]~reg0.DATAIN
data_in[5] => port_out_08[5]~reg0.DATAIN
data_in[5] => port_out_09[5]~reg0.DATAIN
data_in[6] => port_out_00[6]~reg0.DATAIN
data_in[6] => port_out_01[6]~reg0.DATAIN
data_in[6] => port_out_02[6]~reg0.DATAIN
data_in[6] => port_out_03[6]~reg0.DATAIN
data_in[6] => port_out_04[6]~reg0.DATAIN
data_in[6] => port_out_05[6]~reg0.DATAIN
data_in[6] => port_out_06[6]~reg0.DATAIN
data_in[6] => port_out_07[6]~reg0.DATAIN
data_in[6] => port_out_08[6]~reg0.DATAIN
data_in[6] => port_out_09[6]~reg0.DATAIN
data_in[7] => port_out_00[7]~reg0.DATAIN
data_in[7] => port_out_01[7]~reg0.DATAIN
data_in[7] => port_out_02[7]~reg0.DATAIN
data_in[7] => port_out_03[7]~reg0.DATAIN
data_in[7] => port_out_04[7]~reg0.DATAIN
data_in[7] => port_out_05[7]~reg0.DATAIN
data_in[7] => port_out_06[7]~reg0.DATAIN
data_in[7] => port_out_07[7]~reg0.DATAIN
data_in[7] => port_out_08[7]~reg0.DATAIN
data_in[7] => port_out_09[7]~reg0.DATAIN
port_out_00[0] << port_out_00[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[1] << port_out_00[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[2] << port_out_00[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[3] << port_out_00[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[4] << port_out_00[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[5] << port_out_00[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[6] << port_out_00[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_00[7] << port_out_00[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[0] << port_out_01[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[1] << port_out_01[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[2] << port_out_01[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[3] << port_out_01[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[4] << port_out_01[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[5] << port_out_01[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[6] << port_out_01[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_01[7] << port_out_01[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[0] << port_out_02[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[1] << port_out_02[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[2] << port_out_02[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[3] << port_out_02[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[4] << port_out_02[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[5] << port_out_02[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[6] << port_out_02[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_02[7] << port_out_02[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[0] << port_out_03[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[1] << port_out_03[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[2] << port_out_03[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[3] << port_out_03[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[4] << port_out_03[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[5] << port_out_03[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[6] << port_out_03[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_03[7] << port_out_03[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[0] << port_out_04[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[1] << port_out_04[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[2] << port_out_04[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[3] << port_out_04[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[4] << port_out_04[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[5] << port_out_04[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[6] << port_out_04[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_04[7] << port_out_04[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[0] << port_out_05[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[1] << port_out_05[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[2] << port_out_05[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[3] << port_out_05[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[4] << port_out_05[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[5] << port_out_05[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[6] << port_out_05[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_05[7] << port_out_05[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[0] << port_out_06[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[1] << port_out_06[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[2] << port_out_06[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[3] << port_out_06[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[4] << port_out_06[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[5] << port_out_06[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[6] << port_out_06[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_06[7] << port_out_06[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[0] << port_out_07[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[1] << port_out_07[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[2] << port_out_07[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[3] << port_out_07[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[4] << port_out_07[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[5] << port_out_07[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[6] << port_out_07[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_07[7] << port_out_07[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[0] << port_out_08[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[1] << port_out_08[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[2] << port_out_08[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[3] << port_out_08[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[4] << port_out_08[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[5] << port_out_08[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[6] << port_out_08[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_08[7] << port_out_08[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[0] << port_out_09[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[1] << port_out_09[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[2] << port_out_09[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[3] << port_out_09[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[4] << port_out_09[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[5] << port_out_09[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[6] << port_out_09[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_09[7] << port_out_09[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
port_out_10[0] << <GND>
port_out_10[1] << <GND>
port_out_10[2] << <GND>
port_out_10[3] << <GND>
port_out_10[4] << <GND>
port_out_10[5] << <GND>
port_out_10[6] << <GND>
port_out_10[7] << <GND>
port_out_11[0] << <GND>
port_out_11[1] << <GND>
port_out_11[2] << <GND>
port_out_11[3] << <GND>
port_out_11[4] << <GND>
port_out_11[5] << <GND>
port_out_11[6] << <GND>
port_out_11[7] << <GND>
port_out_12[0] << <GND>
port_out_12[1] << <GND>
port_out_12[2] << <GND>
port_out_12[3] << <GND>
port_out_12[4] << <GND>
port_out_12[5] << <GND>
port_out_12[6] << <GND>
port_out_12[7] << <GND>
port_out_13[0] << <GND>
port_out_13[1] << <GND>
port_out_13[2] << <GND>
port_out_13[3] << <GND>
port_out_13[4] << <GND>
port_out_13[5] << <GND>
port_out_13[6] << <GND>
port_out_13[7] << <GND>
port_out_14[0] << <GND>
port_out_14[1] << <GND>
port_out_14[2] << <GND>
port_out_14[3] << <GND>
port_out_14[4] << <GND>
port_out_14[5] << <GND>
port_out_14[6] << <GND>
port_out_14[7] << <GND>
port_out_15[0] << <GND>
port_out_15[1] << <GND>
port_out_15[2] << <GND>
port_out_15[3] << <GND>
port_out_15[4] << <GND>
port_out_15[5] << <GND>
port_out_15[6] << <GND>
port_out_15[7] << <GND>


