Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Nov 17 16:35:21 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   168 |
|    Minimum number of control sets                        |   168 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   168 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |   154 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           43 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             204 |           39 |
| Yes          | No                    | No                     |            4710 |         1183 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------+-------------------+------------------+----------------+
| Clock Signal |          Enable Signal          |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+---------------------------------+-------------------+------------------+----------------+
|  clk         | fsm0/out0                       |                   |                1 |              2 |
|  clk         | fsm3/out[1]_i_1__5_n_0          |                   |                1 |              2 |
|  clk         | fsm7/fsm7_write_en              |                   |                1 |              2 |
|  clk         | fsm2/fsm2_write_en              |                   |                2 |              2 |
|  clk         | fsm9/fsm9_write_en              |                   |                2 |              3 |
|  clk         | fsm4/fsm4_write_en              |                   |                1 |              3 |
|  clk         | fsm1/fsm1_write_en              |                   |                3 |              3 |
|  clk         | fsm8/fsm8_write_en              |                   |                1 |              3 |
|  clk         | fsm/fsm_write_en                |                   |                2 |              3 |
|  clk         | fsm6/fsm6_write_en              |                   |                2 |              3 |
|  clk         | fsm5/E[0]                       |                   |                3 |              4 |
|  clk         | fsm0/E[0]                       |                   |                2 |              4 |
|  clk         | fsm1/i0_write_en                | fsm1/done_reg_4   |                1 |              4 |
|  clk         | fsm5/fsm5_write_en              |                   |                1 |              4 |
|  clk         | fsm4/out_reg[0]_31              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_32              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_30              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_33              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_28              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_3               |                   |               25 |             32 |
|  clk         | fsm4/out_reg[0]_29              |                   |               31 |             32 |
|  clk         | fsm4/out_reg[0]_41              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_34              |                   |               27 |             32 |
|  clk         | fsm4/out_reg[0]_35              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_36              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_37              |                   |               27 |             32 |
|  clk         | fsm4/out_reg[0]_38              |                   |               27 |             32 |
|  clk         | fsm4/out_reg[0]_39              |                   |               25 |             32 |
|  clk         | fsm4/out_reg[0]_4               |                   |               25 |             32 |
|  clk         | fsm4/out_reg[0]_40              |                   |               25 |             32 |
|  clk         | fsm4/out_reg[0]_12              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_2               |                   |               26 |             32 |
|  clk         | fsm3/t1_0_write_en              |                   |               11 |             32 |
|  clk         | fsm4/out_reg[0]_13              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_14              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_15              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_16              |                   |               27 |             32 |
|  clk         | fsm4/out_reg[0]_17              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_18              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_19              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_27              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_20              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_21              |                   |               26 |             32 |
|  clk         | fsm4/out_reg[0]_22              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_23              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_24              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_25              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_26              |                   |               30 |             32 |
|  clk         | fsm4/x_read1_0_write_en         |                   |               14 |             32 |
|  clk         | fsm4/out_reg[0]_61              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_62              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_63              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_64              |                   |               31 |             32 |
|  clk         | fsm4/out_reg[0]_7               |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_8               |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_9               |                   |               28 |             32 |
|  clk         | fsm4/t2_0_write_en              |                   |               10 |             32 |
|  clk         | fsm4/x_read0_0_write_en         |                   |               11 |             32 |
|  clk         | fsm4/out_reg[0]_60              |                   |               29 |             32 |
|  clk         | fsm5/tmp0_write_en              |                   |                2 |             32 |
|  clk         | fsm5/tmp_read0_0_write_en       |                   |               11 |             32 |
|  clk         | fsm5/y0_write_en                |                   |                2 |             32 |
|  clk         | fsm5/y_i_0_write_en             |                   |               11 |             32 |
|  clk         | fsm8/tmp_sh_read0_0_write_en    |                   |               10 |             32 |
|  clk         | fsm8/x_sh_read0_0_write_en      |                   |               10 |             32 |
|  clk         | fsm8/y_sh_read0_0_write_en      |                   |                7 |             32 |
|  clk         | fsm9/alpha__0_write_en          |                   |               11 |             32 |
|  clk         | fsm9/beta__0_write_en           |                   |               11 |             32 |
|  clk         | fsm4/out_reg[0]_51              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_43              |                   |               31 |             32 |
|  clk         | fsm4/out_reg[0]_44              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_45              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_46              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_47              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_48              |                   |               31 |             32 |
|  clk         | fsm4/out_reg[0]_49              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_5               |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_50              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_42              |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_52              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_53              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_54              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_55              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_56              |                   |               28 |             32 |
|  clk         | fsm4/out_reg[0]_57              |                   |               27 |             32 |
|  clk         | fsm4/out_reg[0]_58              |                   |               26 |             32 |
|  clk         | fsm4/out_reg[0]_59              |                   |               29 |             32 |
|  clk         | fsm4/out_reg[0]_6               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_10               |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_25               |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_26               |                   |               30 |             32 |
|  clk         | fsm/out_reg[0]_3                |                   |               30 |             32 |
|  clk         | fsm/out_reg[0]_4                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_5                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_6                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_7                |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_8                |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_9                |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_24               |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_11               |                   |               32 |             32 |
|  clk         | fsm/out_reg[1]_12               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_13               |                   |               28 |             32 |
|  clk         | fsm/out_reg[1]_14               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_15               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_16               |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_17               |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_18               |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_15               |                   |               31 |             32 |
|  clk         | mult_pipe0/E[0]                 |                   |               15 |             32 |
|  clk         | mult_pipe2/bin_read2_0_write_en |                   |                9 |             32 |
|  clk         | mult_pipe3/bin_read3_0_write_en |                   |                9 |             32 |
|  clk         | fsm/A_int_read0_0_write_en      |                   |               24 |             32 |
|  clk         | fsm/out_reg[0]_10               |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_11               |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_12               |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_13               |                   |               32 |             32 |
|  clk         | fsm/out_reg[0]_14               |                   |               30 |             32 |
|  clk         | fsm4/out_reg[0]_10              |                   |               28 |             32 |
|  clk         | fsm/out_reg[0]_16               |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_17               |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_18               |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_19               |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_20               |                   |               31 |             32 |
|  clk         | fsm/out_reg[0]_21               |                   |               29 |             32 |
|  clk         | fsm/out_reg[0]_22               |                   |               30 |             32 |
|  clk         | fsm/out_reg[0]_23               |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_7                |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_14               |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_15               |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_16               |                   |               32 |             32 |
|  clk         | fsm/out_reg[2]_17               |                   |               32 |             32 |
|  clk         | fsm/out_reg[2]_2                |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_3                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_4                |                   |               32 |             32 |
|  clk         | fsm/out_reg[2]_5                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_6                |                   |               32 |             32 |
|  clk         | fsm/out_reg[1]_20               |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_8                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_9                |                   |               31 |             32 |
|  clk         | fsm1/x0_write_en                |                   |                2 |             32 |
|  clk         | fsm1/E[0]                       |                   |               20 |             32 |
|  clk         | fsm1/done_reg_3[0]              |                   |               18 |             32 |
|  clk         | fsm1/out_reg[0]_8[0]            |                   |               13 |             32 |
|  clk         | fsm4/out_reg[0]_0               |                   |               27 |             32 |
|  clk         | fsm4/out_reg[0]_11              |                   |               29 |             32 |
|  clk         | fsm/out_reg[2]_12               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_19               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_21               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_22               |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_23               |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_24               |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_25               |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_26               |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_3                |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_4                |                   |               32 |             32 |
|  clk         | fsm/out_reg[1]_5                |                   |               30 |             32 |
|  clk         | fsm/out_reg[1]_6                |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_7                |                   |               29 |             32 |
|  clk         | fsm/out_reg[1]_8                |                   |               31 |             32 |
|  clk         | fsm/out_reg[1]_9                |                   |               30 |             32 |
|  clk         | fsm/out_reg[2]_10               |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_11               |                   |               31 |             32 |
|  clk         | fsm/out_reg[2]_13               |                   |               30 |             32 |
|  clk         |                                 | mult_pipe3/p_0_in |               10 |             51 |
|  clk         |                                 | mult_pipe2/p_0_in |               10 |             51 |
|  clk         |                                 | mult_pipe1/p_0_in |                7 |             51 |
|  clk         |                                 | mult_pipe0/p_0_in |               12 |             51 |
|  clk         |                                 |                   |               43 |             89 |
+--------------+---------------------------------+-------------------+------------------+----------------+


