
ubuntu-preinstalled/vmstat:     file format elf32-littlearm


Disassembly of section .init:

00000cec <.init>:
 cec:	push	{r3, lr}
 cf0:	bl	2258 <getslabinfo@plt+0x1338>
 cf4:	pop	{r3, pc}

Disassembly of section .plt:

00000cf8 <raise@plt-0x14>:
 cf8:	push	{lr}		; (str lr, [sp, #-4]!)
 cfc:	ldr	lr, [pc, #4]	; d08 <raise@plt-0x4>
 d00:	add	lr, pc, lr
 d04:	ldr	pc, [lr, #8]!
 d08:	ldrdeq	r4, [r1], -r0

00000d0c <raise@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #20, 20	; 0x14000
 d14:	ldr	pc, [ip, #464]!	; 0x1d0

00000d18 <strcmp@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #20, 20	; 0x14000
 d20:	ldr	pc, [ip, #456]!	; 0x1c8

00000d24 <__cxa_finalize@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #20, 20	; 0x14000
 d2c:	ldr	pc, [ip, #448]!	; 0x1c0

00000d30 <strtol@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #20, 20	; 0x14000
 d38:	ldr	pc, [ip, #440]!	; 0x1b8

00000d3c <getpartitions_num@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #20, 20	; 0x14000
 d44:	ldr	pc, [ip, #432]!	; 0x1b0

00000d48 <meminfo@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #20, 20	; 0x14000
 d50:	ldr	pc, [ip, #424]!	; 0x1a8

00000d54 <fflush@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #20, 20	; 0x14000
 d5c:	ldr	pc, [ip, #416]!	; 0x1a0

00000d60 <free@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #20, 20	; 0x14000
 d68:	ldr	pc, [ip, #408]!	; 0x198

00000d6c <ferror@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #20, 20	; 0x14000
 d74:	ldr	pc, [ip, #400]!	; 0x190

00000d78 <_exit@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #20, 20	; 0x14000
 d80:	ldr	pc, [ip, #392]!	; 0x188

00000d84 <memcpy@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #20, 20	; 0x14000
 d8c:	ldr	pc, [ip, #384]!	; 0x180

00000d90 <time@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #20, 20	; 0x14000
 d98:	ldr	pc, [ip, #376]!	; 0x178

00000d9c <sleep@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #20, 20	; 0x14000
 da4:	ldr	pc, [ip, #368]!	; 0x170

00000da8 <dcgettext@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #20, 20	; 0x14000
 db0:	ldr	pc, [ip, #360]!	; 0x168

00000db4 <__stack_chk_fail@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #20, 20	; 0x14000
 dbc:	ldr	pc, [ip, #352]!	; 0x160

00000dc0 <sysconf@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #20, 20	; 0x14000
 dc8:	ldr	pc, [ip, #344]!	; 0x158

00000dcc <textdomain@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #20, 20	; 0x14000
 dd4:	ldr	pc, [ip, #336]!	; 0x150

00000dd8 <ioctl@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #20, 20	; 0x14000
 de0:	ldr	pc, [ip, #328]!	; 0x148

00000de4 <__fpending@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #20, 20	; 0x14000
 dec:	ldr	pc, [ip, #320]!	; 0x140

00000df0 <error@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #20, 20	; 0x14000
 df8:	ldr	pc, [ip, #312]!	; 0x138

00000dfc <__libc_start_main@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #20, 20	; 0x14000
 e04:	ldr	pc, [ip, #304]!	; 0x130

00000e08 <strftime@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #20, 20	; 0x14000
 e10:	ldr	pc, [ip, #296]!	; 0x128

00000e14 <localtime@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #20, 20	; 0x14000
 e1c:	ldr	pc, [ip, #288]!	; 0x120

00000e20 <__gmon_start__@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #20, 20	; 0x14000
 e28:	ldr	pc, [ip, #280]!	; 0x118

00000e2c <getopt_long@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #20, 20	; 0x14000
 e34:	ldr	pc, [ip, #272]!	; 0x110

00000e38 <__ctype_b_loc@plt>:
 e38:	add	ip, pc, #0, 12
 e3c:	add	ip, ip, #20, 20	; 0x14000
 e40:	ldr	pc, [ip, #264]!	; 0x108

00000e44 <exit@plt>:
 e44:	add	ip, pc, #0, 12
 e48:	add	ip, ip, #20, 20	; 0x14000
 e4c:	ldr	pc, [ip, #256]!	; 0x100

00000e50 <strlen@plt>:
 e50:	add	ip, pc, #0, 12
 e54:	add	ip, ip, #20, 20	; 0x14000
 e58:	ldr	pc, [ip, #248]!	; 0xf8

00000e5c <getdiskstat@plt>:
 e5c:	add	ip, pc, #0, 12
 e60:	add	ip, ip, #20, 20	; 0x14000
 e64:	ldr	pc, [ip, #240]!	; 0xf0

00000e68 <setlinebuf@plt>:
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #20, 20	; 0x14000
 e70:	ldr	pc, [ip, #232]!	; 0xe8

00000e74 <__errno_location@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #20, 20	; 0x14000
 e7c:	ldr	pc, [ip, #224]!	; 0xe0

00000e80 <__cxa_atexit@plt>:
 e80:			; <UNDEFINED> instruction: 0xe7fd4778
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #20, 20	; 0x14000
 e8c:	ldr	pc, [ip, #212]!	; 0xd4

00000e90 <putchar@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #20, 20	; 0x14000
 e98:	ldr	pc, [ip, #204]!	; 0xcc

00000e9c <__printf_chk@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #20, 20	; 0x14000
 ea4:	ldr	pc, [ip, #196]!	; 0xc4

00000ea8 <strtod@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #20, 20	; 0x14000
 eb0:	ldr	pc, [ip, #188]!	; 0xbc

00000eb4 <__fprintf_chk@plt>:
 eb4:	add	ip, pc, #0, 12
 eb8:	add	ip, ip, #20, 20	; 0x14000
 ebc:	ldr	pc, [ip, #180]!	; 0xb4

00000ec0 <fclose@plt>:
 ec0:	add	ip, pc, #0, 12
 ec4:	add	ip, ip, #20, 20	; 0x14000
 ec8:	ldr	pc, [ip, #172]!	; 0xac

00000ecc <setlocale@plt>:
 ecc:	add	ip, pc, #0, 12
 ed0:	add	ip, ip, #20, 20	; 0x14000
 ed4:	ldr	pc, [ip, #164]!	; 0xa4

00000ed8 <getstat@plt>:
 ed8:	add	ip, pc, #0, 12
 edc:	add	ip, ip, #20, 20	; 0x14000
 ee0:	ldr	pc, [ip, #156]!	; 0x9c

00000ee4 <fopen64@plt>:
 ee4:	add	ip, pc, #0, 12
 ee8:	add	ip, ip, #20, 20	; 0x14000
 eec:	ldr	pc, [ip, #148]!	; 0x94

00000ef0 <bindtextdomain@plt>:
 ef0:	add	ip, pc, #0, 12
 ef4:	add	ip, ip, #20, 20	; 0x14000
 ef8:	ldr	pc, [ip, #140]!	; 0x8c

00000efc <fputs@plt>:
 efc:	add	ip, pc, #0, 12
 f00:	add	ip, ip, #20, 20	; 0x14000
 f04:	ldr	pc, [ip, #132]!	; 0x84

00000f08 <strncmp@plt>:
 f08:	add	ip, pc, #0, 12
 f0c:	add	ip, ip, #20, 20	; 0x14000
 f10:	ldr	pc, [ip, #124]!	; 0x7c

00000f14 <abort@plt>:
 f14:	add	ip, pc, #0, 12
 f18:	add	ip, ip, #20, 20	; 0x14000
 f1c:	ldr	pc, [ip, #116]!	; 0x74

00000f20 <getslabinfo@plt>:
 f20:	add	ip, pc, #0, 12
 f24:	add	ip, ip, #20, 20	; 0x14000
 f28:	ldr	pc, [ip, #108]!	; 0x6c

Disassembly of section .text:

00000f30 <.text>:
     f30:	svcmi	0x00f0e92d
     f34:	stc	6, cr4, [sp, #-60]!	; 0xffffffc4
     f38:	strmi	r8, [r6], -r2, lsl #22
     f3c:	sbfxcs	pc, pc, #17, #9
     f40:			; <UNDEFINED> instruction: 0xf8df2006
     f44:	strcs	r3, [r0], #-1960	; 0xfffff858
     f48:			; <UNDEFINED> instruction: 0xf8df447a
     f4c:	sbcslt	r9, r3, r4, lsr #15
     f50:	sbfxne	pc, pc, #17, #1
     f54:	ldrbtmi	r5, [r9], #2259	; 0x8d3
     f58:			; <UNDEFINED> instruction: 0x279cf8df
     f5c:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
     f60:			; <UNDEFINED> instruction: 0xf04f9351
     f64:			; <UNDEFINED> instruction: 0xf8df0300
     f68:			; <UNDEFINED> instruction: 0xf8df3794
     f6c:			; <UNDEFINED> instruction: 0xf8595794
     f70:	ldrbtmi	r2, [sp], #-2
     f74:			; <UNDEFINED> instruction: 0xa78cf8df
     f78:			; <UNDEFINED> instruction: 0x878cf8df
     f7c:	ldrbtmi	r9, [sl], #526	; 0x20e
     f80:	ldrbtmi	r6, [r8], #2066	; 0x812
     f84:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
     f88:			; <UNDEFINED> instruction: 0xb780f8df
     f8c:			; <UNDEFINED> instruction: 0xf7ff601a
     f90:			; <UNDEFINED> instruction: 0xf8dfef9e
     f94:			; <UNDEFINED> instruction: 0x4628177c
     f98:	ldrbtmi	r4, [r9], #-1275	; 0xfffffb05
     f9c:	svc	0x00a8f7ff
     fa0:			; <UNDEFINED> instruction: 0xf7ff4628
     fa4:			; <UNDEFINED> instruction: 0xf8dfef14
     fa8:			; <UNDEFINED> instruction: 0xf859276c
     fac:			; <UNDEFINED> instruction: 0xf0020002
     fb0:			; <UNDEFINED> instruction: 0x4653febd
     fb4:	strbmi	r2, [r2], -r0, lsl #10
     fb8:			; <UNDEFINED> instruction: 0x46304639
     fbc:			; <UNDEFINED> instruction: 0xf7ff9500
     fc0:	mcrrne	15, 3, lr, r3, cr6
     fc4:	msrhi	CPSR_s, r0
     fc8:	ldmdacs	r3!, {r2, r6, fp, ip, sp}
     fcc:	orrhi	pc, sp, r0, lsl #4
     fd0:			; <UNDEFINED> instruction: 0xf010e8df
     fd4:	orreq	r0, fp, lr, ror #1
     fd8:	orreq	r0, fp, fp, lsl #3
     fdc:	orreq	r0, fp, fp, lsl #3
     fe0:	orreq	r0, fp, fp, lsl #3
     fe4:	orreq	r0, fp, fp, lsl #3
     fe8:	orreq	r0, fp, fp, lsl #3
     fec:	orreq	r0, fp, fp, lsl #3
     ff0:	sbceq	r0, fp, fp, lsl #3
     ff4:	orreq	r0, fp, fp, lsl #3
     ff8:	orreq	r0, fp, sl, lsr #1
     ffc:	orreq	r0, fp, fp, lsl #3
    1000:	orreq	r0, fp, fp, lsl #3
    1004:	orreq	r0, fp, fp, lsl #3
    1008:	orreq	r0, fp, fp, lsl #3
    100c:	adceq	r0, r4, fp, lsl #3
    1010:	orreq	r0, fp, fp, lsl #3
    1014:			; <UNDEFINED> instruction: 0x018b009c
    1018:	orreq	r0, fp, fp, rrx
    101c:	orreq	r0, fp, lr, asr #2
    1020:	orreq	r0, fp, fp, lsl #3
    1024:	rsbeq	r0, r3, fp, lsl #3
    1028:	orreq	r0, fp, sp, asr r0
    102c:	orreq	r0, fp, r6, asr #32
    1030:	eorseq	r0, lr, fp, lsl #3
    1034:	orreq	r0, fp, sl, lsr r0
    1038:	eorseq	r0, r4, fp, lsl #3
    103c:			; <UNDEFINED> instruction: 0x36d8f8df
    1040:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1044:			; <UNDEFINED> instruction: 0xe7b4601a
    1048:			; <UNDEFINED> instruction: 0xf8cb2301
    104c:	ldr	r3, [r0, r4]!
    1050:			; <UNDEFINED> instruction: 0x26c8f8df
    1054:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1058:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    105c:	sbfx	r6, r3, #1, #9
    1060:	ssatmi	pc, #29, pc, asr #17	; <UNPREDICTABLE>
    1064:			; <UNDEFINED> instruction: 0xf8df2205
    1068:	ldrbtmi	r0, [ip], #-1724	; 0xfffff944
    106c:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
    1070:	ldrbtmi	r6, [r9], #-2275	; 0xfffff71d
    1074:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    1078:			; <UNDEFINED> instruction: 0xf85960e3
    107c:	ldmdavs	ip, {ip, sp}
    1080:			; <UNDEFINED> instruction: 0xf7ff4620
    1084:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    1088:	strcc	sp, [r5], #-403	; 0xfffffe6d
    108c:			; <UNDEFINED> instruction: 0xf8dfe791
    1090:	andcs	r3, r0, #156, 12	; 0x9c00000
    1094:	addsvs	r4, sl, fp, ror r4
    1098:			; <UNDEFINED> instruction: 0xf8dfe78b
    109c:	ldrbtmi	r2, [sl], #-1684	; 0xfffff96c
    10a0:			; <UNDEFINED> instruction: 0xf04368d3
    10a4:	sbcsvs	r0, r3, r4, lsl #6
    10a8:	blge	5faebc <getslabinfo@plt+0x5f9f9c>
    10ac:	stmdbge	r0!, {r1, r2, r5, r9, fp, sp, pc}
    10b0:	movwls	sl, #55326	; 0xd81e
    10b4:	andls	sl, r0, #22528	; 0x5800
    10b8:	movwls	sl, #51746	; 0xca22
    10bc:	movwls	sl, #47893	; 0xbb15
    10c0:	movwls	sl, #43796	; 0xab14
    10c4:	movwls	sl, #39709	; 0x9b1d
    10c8:	movwls	sl, #35612	; 0x8b1c
    10cc:	movwls	sl, #31515	; 0x7b1b
    10d0:	movwls	sl, #27418	; 0x6b1a
    10d4:	movwls	sl, #23321	; 0x5b19
    10d8:	movwls	sl, #19224	; 0x4b18
    10dc:	movwls	sl, #15148	; 0x3b2c
    10e0:	movwls	sl, #11050	; 0x2b2a
    10e4:	movwls	sl, #6952	; 0x1b28
    10e8:			; <UNDEFINED> instruction: 0xf7ffab24
    10ec:			; <UNDEFINED> instruction: 0xf8dfeef6
    10f0:	andcs	r1, r5, #68, 12	; 0x4400000
    10f4:	ldrbtmi	r2, [r9], #-0
    10f8:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
    10fc:			; <UNDEFINED> instruction: 0x46019a17
    1100:			; <UNDEFINED> instruction: 0xf7ff2001
    1104:	andcs	lr, r0, ip, asr #29
    1108:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
    110c:			; <UNDEFINED> instruction: 0x2628f8df
    1110:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1114:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1118:			; <UNDEFINED> instruction: 0xe74a60d3
    111c:			; <UNDEFINED> instruction: 0x361cf8df
    1120:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1124:			; <UNDEFINED> instruction: 0xe744609a
    1128:			; <UNDEFINED> instruction: 0x1614f8df
    112c:	andcs	r2, r0, r5, lsl #4
    1130:			; <UNDEFINED> instruction: 0xf7ff4479
    1134:	blls	3bca24 <getslabinfo@plt+0x3bbb04>
    1138:			; <UNDEFINED> instruction: 0xf8df681a
    113c:	ldrbtmi	r3, [fp], #-1544	; 0xfffff9f8
    1140:	andcs	r4, r1, r1, lsl #12
    1144:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1148:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    114c:	ldrcc	pc, [ip, #2271]	; 0x8df
    1150:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1154:	blls	145b1c4 <getslabinfo@plt+0x145a2a4>
    1158:			; <UNDEFINED> instruction: 0xf041405a
    115c:	andcs	r8, r0, r6
    1160:	ldc	0, cr11, [sp], #332	; 0x14c
    1164:	pop	{r1, r8, r9, fp, pc}
    1168:			; <UNDEFINED> instruction: 0xf8df8ff0
    116c:			; <UNDEFINED> instruction: 0xf85935b8
    1170:	ldmdavs	fp, {r0, r1, ip, sp}
    1174:			; <UNDEFINED> instruction: 0xf1a3781b
    1178:	bcs	ac1a88 <getslabinfo@plt+0xac0b68>
    117c:	adcshi	pc, ip, r0, lsl #4
    1180:			; <UNDEFINED> instruction: 0xf002e8df
    1184:	blt	feeafa04 <getslabinfo@plt+0xfeeaeae4>
    1188:	blt	feeafc78 <getslabinfo@plt+0xfeeaed58>
    118c:	svccc	0x00ba31ba
    1190:	blt	feeafc80 <getslabinfo@plt+0xfeeaed60>
    1194:	blt	feeafc84 <getslabinfo@plt+0xfeeaed64>
    1198:	blt	feeafc88 <getslabinfo@plt+0xfeeaed68>
    119c:	blt	feeafc8c <getslabinfo@plt+0xfeeaed6c>
    11a0:	blt	feeafc90 <getslabinfo@plt+0xfeeaed70>
    11a4:	blt	feeafa24 <getslabinfo@plt+0xfeeaeb04>
    11a8:	blt	feeafc98 <getslabinfo@plt+0xfeeaed78>
    11ac:	ldmcs	sl!, {r1, r3, r4, r5, r7, fp, ip, sp}
    11b0:	ldrcs	pc, [r8, #2271]	; 0x8df
    11b4:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    11b8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    11bc:	usat	r6, #24, r3, asr #1
    11c0:	strcs	pc, [ip, #2271]	; 0x8df
    11c4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    11c8:			; <UNDEFINED> instruction: 0xf8df6051
    11cc:	ldrbtmi	r2, [sl], #-1416	; 0xfffffa78
    11d0:	usat	r7, #14, r3, lsl #6
    11d4:	strcs	pc, [r0, #2271]	; 0x8df
    11d8:	cmpcs	r0, r4, asr #4	; <UNPREDICTABLE>
    11dc:	smlabteq	pc, r0, r2, pc	; <UNPREDICTABLE>
    11e0:	subsvs	r4, r1, sl, ror r4
    11e4:			; <UNDEFINED> instruction: 0xf8dfe7f1
    11e8:	vst3.16	{d18,d20,d22}, [pc :256], r4
    11ec:	ldrbtmi	r6, [sl], #-384	; 0xfffffe80
    11f0:	ubfx	r6, r1, #0, #11
    11f4:	strbcs	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    11f8:	cmnvc	sl, pc, asr #8	; <UNPREDICTABLE>
    11fc:	subsvs	r4, r1, sl, ror r4
    1200:			; <UNDEFINED> instruction: 0xf8dfe7e3
    1204:	vst3.16	{d18,d20,d22}, [pc :128], r0
    1208:	ldrbtmi	r1, [sl], #-384	; 0xfffffe80
    120c:			; <UNDEFINED> instruction: 0xe7dc6051
    1210:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1214:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1218:	ldrdcc	pc, [r0], -r8
    121c:	blle	b91cf0 <getslabinfo@plt+0xb90dd0>
    1220:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1224:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1228:			; <UNDEFINED> instruction: 0xf0402b00
    122c:			; <UNDEFINED> instruction: 0xf8df8644
    1230:			; <UNDEFINED> instruction: 0xf8593540
    1234:	ldmdavs	r8, {r0, r1, ip, sp}
    1238:			; <UNDEFINED> instruction: 0xf7ff930f
    123c:			; <UNDEFINED> instruction: 0xf8dfee16
    1240:	ldrbtmi	r3, [fp], #-1332	; 0xfffffacc
    1244:	blcs	41b5b8 <getslabinfo@plt+0x41a698>
    1248:	ldm	pc, {r0, r1, r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    124c:			; <UNDEFINED> instruction: 0x062bf013
    1250:	sbcseq	r0, r5, #128, 10	; 0x20000000
    1254:	andeq	r0, r2, #78	; 0x4e
    1258:	subeq	r0, lr, lr, asr #32
    125c:	cmpeq	r1, lr, asr #32
    1260:	subeq	r0, lr, lr, asr #32
    1264:	subeq	r0, lr, lr, asr #32
    1268:	subeq	r0, lr, lr, asr #32
    126c:	rsbeq	r0, r1, lr, asr #32
    1270:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    1274:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1278:			; <UNDEFINED> instruction: 0xf0026818
    127c:			; <UNDEFINED> instruction: 0xf8dff901
    1280:	andcs	sl, r5, #248, 8	; 0xf8000000
    1284:			; <UNDEFINED> instruction: 0xf8574628
    1288:	ldrbtmi	fp, [sl], #35	; 0x23
    128c:			; <UNDEFINED> instruction: 0xf8c83301
    1290:	ldrbmi	r3, [r1], -r0
    1294:	stc	7, cr15, [r8, #1020]	; 0x3fc
    1298:	ldrbmi	r4, [r8], -r1, lsl #12
    129c:			; <UNDEFINED> instruction: 0xf9d4f002
    12a0:	vsub.i8	d18, d0, d0
    12a4:			; <UNDEFINED> instruction: 0xf8df8769
    12a8:	andcs	r3, r1, #212, 8	; 0xd4000000
    12ac:	ldrblt	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    12b0:	ldrbtmi	r4, [fp], #1147	; 0x47b
    12b4:			; <UNDEFINED> instruction: 0xf8d86018
    12b8:			; <UNDEFINED> instruction: 0xf8cb3000
    12bc:	adcsmi	r2, r3, #20
    12c0:	ldrbmi	sp, [r1], -lr, lsr #21
    12c4:	strtmi	r2, [r8], -r5, lsl #4
    12c8:	eorvc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    12cc:			; <UNDEFINED> instruction: 0xf8c83301
    12d0:			; <UNDEFINED> instruction: 0xf7ff3000
    12d4:	strmi	lr, [r1], -sl, ror #26
    12d8:			; <UNDEFINED> instruction: 0xf0024638
    12dc:			; <UNDEFINED> instruction: 0xf8d8f9b5
    12e0:	adcsmi	r3, r3, #0
    12e4:	andpl	lr, r5, fp, asr #19
    12e8:			; <UNDEFINED> instruction: 0xf8dfda9a
    12ec:			; <UNDEFINED> instruction: 0xf8593498
    12f0:	ldmdavs	r8, {r0, r1, ip, sp}
    12f4:			; <UNDEFINED> instruction: 0xf8c4f002
    12f8:	strne	pc, [ip], #2271	; 0x8df
    12fc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1300:			; <UNDEFINED> instruction: 0xf7ff2000
    1304:	tstcs	r0, r2, asr sp
    1308:	andcs	r4, r1, r2, lsl #12
    130c:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    1310:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1314:	ldrbteq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1318:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    131c:	stcl	7, cr15, [r2, #1020]!	; 0x3fc
    1320:			; <UNDEFINED> instruction: 0xf43f2800
    1324:			; <UNDEFINED> instruction: 0xf7ffaf11
    1328:	stmdbge	ip!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    132c:	strcs	sl, [r0], #-2090	; 0xfffff7d6
    1330:	ldc	7, cr15, [r4, #1020]	; 0x3fc
    1334:	ldrbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1338:			; <UNDEFINED> instruction: 0xf6442205
    133c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    1340:	stmdaeq	r2!, {r0, r6, r7, r9, ip, sp, lr, pc}^
    1344:	strtmi	r4, [r2], r3, lsr #13
    1348:	strmi	r4, [r6], -r1, lsr #13
    134c:			; <UNDEFINED> instruction: 0x46209013
    1350:	stc	7, cr15, [sl, #-1020]!	; 0xfffffc04
    1354:			; <UNDEFINED> instruction: 0x46014632
    1358:			; <UNDEFINED> instruction: 0xf7ff2001
    135c:			; <UNDEFINED> instruction: 0xf8dfeda0
    1360:	andcs	r1, r5, #56, 8	; 0x38000000
    1364:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1368:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
    136c:			; <UNDEFINED> instruction: 0x46054631
    1370:			; <UNDEFINED> instruction: 0xf7ff982a
    1374:	strtmi	lr, [r9], -r4, ror #25
    1378:	strmi	r4, [r2], -r5, lsr #12
    137c:			; <UNDEFINED> instruction: 0xf7ff2001
    1380:	bls	abc9c0 <getslabinfo@plt+0xabbaa0>
    1384:	strtmi	r4, [r6], r3, lsr #12
    1388:	stmib	sp, {r2, r5, r7, r9, sl, lr}^
    138c:	ldrls	r4, [r2], #-1038	; 0xfffffbf2
    1390:			; <UNDEFINED> instruction: 0xf852e030
    1394:			; <UNDEFINED> instruction: 0xf10e0c28
    1398:			; <UNDEFINED> instruction: 0xf8520e01
    139c:	blx	fe81c406 <getslabinfo@plt+0xfe81b4e6>
    13a0:	blx	fe9817ca <getslabinfo@plt+0xfe9808aa>
    13a4:			; <UNDEFINED> instruction: 0xf8526708
    13a8:	stmib	sp, {r3, r4, r6, sl, fp, sp, lr}^
    13ac:			; <UNDEFINED> instruction: 0xf8520110
    13b0:	stmdbls	lr, {r2, r3, sl, fp}
    13b4:	ldmdals	r1, {r2, r7, sl, lr}
    13b8:	blne	fe43bfec <getslabinfo@plt+0xfe43b0cc>
    13bc:	stceq	8, cr15, [r4], #-328	; 0xfffffeb8
    13c0:	tstls	lr, r1, lsl #8
    13c4:	ldcne	8, cr15, [ip], {82}	; 0x52
    13c8:	ldmdbls	r2, {r4, r8, ip, pc}
    13cc:	addsne	lr, r7, r1, lsl #22
    13d0:	andsls	r9, r2, pc, lsl #18
    13d4:	stceq	8, cr15, [r4], {82}	; 0x52
    13d8:			; <UNDEFINED> instruction: 0xf8524431
    13dc:			; <UNDEFINED> instruction: 0xf8527c20
    13e0:	strmi	r6, [r4], #-3152	; 0xfffff3b0
    13e4:	ldrtmi	r9, [sp], #-271	; 0xfffffef1
    13e8:	ldrtmi	r9, [r1], #2320	; 0x910
    13ec:	ldceq	8, cr15, [r4], {82}	; 0x52
    13f0:	strmi	r4, [r2], #1035	; 0x40b
    13f4:	subscc	r9, r8, #1245184	; 0x130000
    13f8:	cfstr64le	mvdx4, [sl], {112}	; 0x70
    13fc:	andcs	r4, r5, #3784704	; 0x39c000
    1400:	strbtmi	r2, [r7], -r0
    1404:	tstls	r0, #2030043136	; 0x79000000
    1408:	ldcls	6, cr4, [r2], {38}	; 0x26
    140c:	stcl	7, cr15, [ip], {255}	; 0xff
    1410:			; <UNDEFINED> instruction: 0x4601463a
    1414:			; <UNDEFINED> instruction: 0xf7ff2001
    1418:	stmibmi	r1!, {r1, r6, r8, sl, fp, sp, lr, pc}^
    141c:	andcs	r2, r0, r5, lsl #4
    1420:			; <UNDEFINED> instruction: 0xf7ff4479
    1424:	bls	3bc734 <getslabinfo@plt+0x3bb814>
    1428:	andcs	r4, r1, r1, lsl #12
    142c:	ldc	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1430:	andcs	r4, r5, #220, 18	; 0x370000
    1434:	ldrbtmi	r2, [r9], #-0
    1438:	ldc	7, cr15, [r6], #1020	; 0x3fc
    143c:	strmi	r9, [r1], -pc, lsl #20
    1440:			; <UNDEFINED> instruction: 0xf7ff2001
    1444:	ldmibmi	r8, {r2, r3, r5, r8, sl, fp, sp, lr, pc}^
    1448:	andcs	r2, r0, r5, lsl #4
    144c:			; <UNDEFINED> instruction: 0xf7ff4479
    1450:	blls	43c708 <getslabinfo@plt+0x43b7e8>
    1454:			; <UNDEFINED> instruction: 0x4601461a
    1458:			; <UNDEFINED> instruction: 0xf7ff2001
    145c:	ldmibmi	r3, {r5, r8, sl, fp, sp, lr, pc}^
    1460:	andcs	r2, r0, r5, lsl #4
    1464:			; <UNDEFINED> instruction: 0xf7ff4479
    1468:	ldrtmi	lr, [r2], -r0, lsr #25
    146c:	andcs	r4, r1, r1, lsl #12
    1470:	ldc	7, cr15, [r4, #-1020]	; 0xfffffc04
    1474:	andcs	r4, r5, #3375104	; 0x338000
    1478:	ldrbtmi	r2, [r9], #-0
    147c:	ldc	7, cr15, [r4], {255}	; 0xff
    1480:	strmi	r4, [r1], -sl, lsr #12
    1484:			; <UNDEFINED> instruction: 0xf7ff2001
    1488:	stmibmi	sl, {r1, r3, r8, sl, fp, sp, lr, pc}^
    148c:	andcs	r2, r0, r5, lsl #4
    1490:			; <UNDEFINED> instruction: 0xf7ff4479
    1494:	strbmi	lr, [sl], -sl, lsl #25
    1498:	andcs	r4, r1, r1, lsl #12
    149c:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    14a0:	andcs	r4, r5, #3227648	; 0x314000
    14a4:	ldrbtmi	r2, [r9], #-0
    14a8:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    14ac:			; <UNDEFINED> instruction: 0x46014652
    14b0:			; <UNDEFINED> instruction: 0xf7ff2001
    14b4:	stmibmi	r1, {r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    14b8:	andcs	r2, r0, r5, lsl #4
    14bc:			; <UNDEFINED> instruction: 0xf7ff4479
    14c0:			; <UNDEFINED> instruction: 0x465aec74
    14c4:	andcs	r4, r1, r1, lsl #12
    14c8:	stcl	7, cr15, [r8], #1020	; 0x3fc
    14cc:	andcs	r4, r5, #188, 18	; 0x2f0000
    14d0:	ldrbtmi	r2, [r9], #-0
    14d4:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
    14d8:	strmi	r4, [r1], -r2, lsr #12
    14dc:			; <UNDEFINED> instruction: 0xf7ff2001
    14e0:	stmdals	sl!, {r1, r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    14e4:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    14e8:			; <UNDEFINED> instruction: 0xf7ff982c
    14ec:			; <UNDEFINED> instruction: 0xe62bec3a
    14f0:	mcrge	15, 2, r4, cr3, cr4, {5}
    14f4:			; <UNDEFINED> instruction: 0x4635447f
    14f8:	strgt	ip, [pc, #-3855]	; 5f1 <raise@plt-0x71b>
    14fc:	muleq	r7, r7, r8
    1500:	andeq	lr, r7, r5, lsl #17
    1504:	ldmmi	r1!, {r4, r5, r7, r8, fp, lr}
    1508:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    150c:	stcl	7, cr15, [sl], #1020	; 0x3fc
    1510:			; <UNDEFINED> instruction: 0xf0002800
    1514:	blge	aa2db0 <getslabinfo@plt+0xaa1e90>
    1518:	beq	fec3d954 <getslabinfo@plt+0xfec3ca34>
    151c:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    1520:	ldrmi	r2, [pc], -r0, lsl #10
    1524:	bcc	43cd4c <getslabinfo@plt+0x43be2c>
    1528:	stcl	7, cr15, [sl], {255}	; 0xff
    152c:			; <UNDEFINED> instruction: 0x46384651
    1530:	ldc	7, cr15, [r4], {255}	; 0xff
    1534:	stmdals	sl!, {r0, r9, sl, lr}
    1538:	stc	7, cr15, [r0], {255}	; 0xff
    153c:	blx	2291f6 <getslabinfo@plt+0x2282d6>
    1540:	and	r7, r7, r0, lsl #16
    1544:			; <UNDEFINED> instruction: 0x46204639
    1548:	bl	ff9bf54c <getslabinfo@plt+0xff9be62c>
    154c:	svclt	0x00082800
    1550:	smlaldxcc	r4, r8, sp, r6
    1554:	ldrhle	r4, [r5, #88]!	; 0x58
    1558:			; <UNDEFINED> instruction: 0xf0002d00
    155c:	strtmi	r8, [r0], -r6, asr #11
    1560:			; <UNDEFINED> instruction: 0xf0002701
    1564:	ldmib	r5, {r0, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    1568:			; <UNDEFINED> instruction: 0x46312310
    156c:			; <UNDEFINED> instruction: 0xf8df4638
    1570:	stmib	sp, {r5, r6, r9, pc}^
    1574:	blvs	feaca18c <getslabinfo@plt+0xfeac926c>
    1578:	movwls	r4, #9464	; 0x24f8
    157c:	movwcs	lr, #43477	; 0xa9d5
    1580:	movwcs	lr, #2509	; 0x9cd
    1584:			; <UNDEFINED> instruction: 0xf7ff6b6a
    1588:	blls	3fc7b8 <getslabinfo@plt+0x3fb898>
    158c:			; <UNDEFINED> instruction: 0xf7ff6818
    1590:	stmdals	sl!, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    1594:	bl	ff93f598 <getslabinfo@plt+0xff93e678>
    1598:			; <UNDEFINED> instruction: 0xf7ff982c
    159c:	blmi	fe37c52c <getslabinfo@plt+0xfe37b60c>
    15a0:	ldrbtmi	r4, [fp], #-2701	; 0xfffff573
    15a4:	ldrbtmi	r9, [sl], #-1550	; 0xfffff9f2
    15a8:			; <UNDEFINED> instruction: 0x469b9212
    15ac:			; <UNDEFINED> instruction: 0x3014f8d8
    15b0:			; <UNDEFINED> instruction: 0xf8d8b923
    15b4:	addsmi	r3, pc, #24
    15b8:	cfstrdge	mvd15, [r6, #764]	; 0x2fc
    15bc:	ldrdcc	pc, [r8], -fp
    15c0:	blls	4adab4 <getslabinfo@plt+0x4acb94>
    15c4:	ldmdbvs	r9, {r3, r4, r5, r9, sl, lr}
    15c8:	blx	ff53d5d8 <getslabinfo@plt+0xff53c6b8>
    15cc:			; <UNDEFINED> instruction: 0xf0002900
    15d0:	blmi	fe0a278c <getslabinfo@plt+0xfe0a186c>
    15d4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    15d8:	bl	ff83f5dc <getslabinfo@plt+0xff83e6bc>
    15dc:	mrc	6, 0, r4, cr8, cr1, {2}
    15e0:			; <UNDEFINED> instruction: 0xf7ff0a10
    15e4:			; <UNDEFINED> instruction: 0x4601ec3c
    15e8:			; <UNDEFINED> instruction: 0xf7ff982a
    15ec:	stmdacs	r0, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
    15f0:	ldrbhi	pc, [fp, #-0]!	; <UNPREDICTABLE>
    15f4:	ldrsbtls	pc, [r0], sp	; <UNPREDICTABLE>
    15f8:	strcs	r2, [r0], -r8, asr #10
    15fc:	strls	pc, [r0, #-2821]	; 0xfffff4fb
    1600:	strtmi	r4, [r0], -r9, asr #12
    1604:	bl	fe23f608 <getslabinfo@plt+0xfe23e6e8>
    1608:	svclt	0x00082800
    160c:			; <UNDEFINED> instruction: 0xf109464e
    1610:	strbmi	r0, [sp, #-2376]	; 0xfffff6b8
    1614:	mcrcs	1, 0, sp, cr0, cr4, {7}
    1618:	strbhi	pc, [r7, #-0]!	; <UNPREDICTABLE>
    161c:	tstcs	r0, #3506176	; 0x358000
    1620:	stmdbls	lr, {r0, sp}
    1624:	stmib	sp, {r0, r8, r9, sl, ip, sp}^
    1628:	blvs	fec8a240 <getslabinfo@plt+0xfec89320>
    162c:	ldmib	r6, {r1, r9, ip, pc}^
    1630:	stmib	sp, {r1, r3, r8, r9, sp}^
    1634:	blvs	1c8a23c <getslabinfo@plt+0x1c8931c>
    1638:	ldc	7, cr15, [r0], #-1020	; 0xfffffc04
    163c:	ldmdavs	r8, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
    1640:	bl	fe23f644 <getslabinfo@plt+0xfe23e724>
    1644:			; <UNDEFINED> instruction: 0xf7ff982a
    1648:	stmdals	ip!, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    164c:	bl	fe23f650 <getslabinfo@plt+0xfe23e730>
    1650:	stclmi	7, cr14, [r3, #-688]!	; 0xfffffd50
    1654:	ldrbtmi	sl, [sp], #-3651	; 0xfffff1bd
    1658:	stcgt	6, cr4, [pc, #-208]	; 1590 <getslabinfo@plt+0x670>
    165c:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    1660:			; <UNDEFINED> instruction: 0xf8440003
    1664:			; <UNDEFINED> instruction: 0x0c0b0b04
    1668:	blne	bf700 <getslabinfo@plt+0xbe7e0>
    166c:	ldmdbmi	lr, {r0, r2, r3, r4, r6, fp, lr}^
    1670:	eorvc	r4, r3, r8, ror r4
    1674:			; <UNDEFINED> instruction: 0xf7ff4479
    1678:	andls	lr, pc, r6, lsr ip	; <UNPREDICTABLE>
    167c:			; <UNDEFINED> instruction: 0xf0002800
    1680:	blmi	16a2c14 <getslabinfo@plt+0x16a1cf4>
    1684:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1688:			; <UNDEFINED> instruction: 0xf0002b00
    168c:			; <UNDEFINED> instruction: 0xf10d8559
    1690:	svcmi	0x00570ab0
    1694:	ldrsbhi	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
    1698:	ldrbmi	r2, [r0], -r0, lsl #8
    169c:			; <UNDEFINED> instruction: 0xf7ff447f
    16a0:	ldrbtmi	lr, [r8], #3136	; 0xc40
    16a4:	and	r4, lr, r5, lsl #12
    16a8:	andcs	r9, r1, ip, lsr #20
    16ac:	bl	92f78 <getslabinfo@plt+0x92058>
    16b0:	strmi	r1, [r4], #-644	; 0xfffffd7c
    16b4:	movwls	r6, #11219	; 0x2bd3
    16b8:	movwls	r6, #7059	; 0x1b93
    16bc:	movwls	r6, #2899	; 0xb53
    16c0:			; <UNDEFINED> instruction: 0xf7ff6b13
    16c4:	adcmi	lr, r5, #236, 22	; 0x3b000
    16c8:	strbhi	pc, [r0], #0	; <UNPREDICTABLE>
    16cc:	blcs	1b9c0 <getslabinfo@plt+0x1aaa0>
    16d0:			; <UNDEFINED> instruction: 0xf8d8d0ea
    16d4:			; <UNDEFINED> instruction: 0x46201010
    16d8:	blx	133d6e8 <getslabinfo@plt+0x133c7c8>
    16dc:	mvnle	r2, r0, lsl #18
    16e0:	cdp2	0, 5, cr15, cr4, cr0, {0}
    16e4:	svclt	0x0000e7e0
    16e8:	andeq	r3, r1, ip, lsl #31
    16ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    16f0:	andeq	r3, r1, lr, ror pc
    16f4:	andeq	r3, r0, r8, ror #18
    16f8:	andeq	r0, r0, r4, lsl r1
    16fc:	andeq	r0, r0, r4, lsl #2
    1700:	andeq	r3, r0, lr, lsl #10
    1704:	andeq	r3, r1, lr, ror #26
    1708:	andeq	r3, r0, sl, ror #10
    170c:	andeq	r4, r1, r0, lsl #1
    1710:	ldrdeq	r3, [r0], -r2
    1714:	andeq	r0, r0, r0, ror #1
    1718:	ldrdeq	r3, [r1], -r6
    171c:	andeq	r3, r1, r4, asr #31
    1720:	andeq	r3, r1, lr, lsr #31
    1724:	andeq	r0, r0, r0, lsr #2
    1728:	andeq	r3, r0, r6, asr #8
    172c:	andeq	r3, r1, r0, ror pc
    1730:	andeq	r3, r1, sl, ror pc
    1734:			; <UNDEFINED> instruction: 0x000033b6
    1738:	andeq	r3, r1, r8, lsl #30
    173c:	strdeq	r3, [r1], -r6
    1740:	andeq	r3, r0, ip, asr r3
    1744:	andeq	r3, r0, sl, asr r3
    1748:	andeq	r3, r1, r4, lsl #27
    174c:	andeq	r3, r1, r4, ror #28
    1750:	andeq	r3, r1, lr, lsr lr
    1754:	andeq	r3, r1, r6, lsr lr
    1758:	andeq	r3, r1, r4, lsr #28
    175c:	andeq	r3, r1, r6, lsl lr
    1760:	andeq	r3, r1, r8, lsl #28
    1764:	strdeq	r3, [r1], -sl
    1768:	ldrdeq	r0, [r0], -r4
    176c:	andeq	r3, r1, r0, ror #27
    1770:	strdeq	r0, [r0], -r4
    1774:	ldrdeq	r3, [r1], -r6
    1778:	andeq	r3, r0, r2, ror r2
    177c:	andeq	r3, r1, r4, asr sp
    1780:	andeq	r3, r1, r6, ror #26
    1784:	ldrdeq	r0, [r0], -r8
    1788:	andeq	r3, r0, r2, asr #3
    178c:	andeq	r3, r0, ip, lsl #9
    1790:	andeq	r3, r0, lr, lsl #9
    1794:	andeq	r3, r0, sl, ror r5
    1798:	andeq	r3, r0, r2, ror #10
    179c:	ldrdeq	r3, [r0], -r8
    17a0:	ldrdeq	r3, [r0], -r0
    17a4:	andeq	r3, r0, lr, asr #9
    17a8:	andeq	r3, r0, ip, asr #9
    17ac:	andeq	r3, r0, ip, asr #9
    17b0:	andeq	r3, r0, r6, asr #9
    17b4:	andeq	r3, r0, r8, asr #9
    17b8:	andeq	r3, r0, sl, asr #9
    17bc:	andeq	r3, r0, ip, asr #9
    17c0:	andeq	r3, r0, lr, asr #9
    17c4:	andeq	r3, r0, r4, asr #9
    17c8:	muleq	r0, ip, r2
    17cc:	muleq	r0, lr, r2
    17d0:	andeq	r3, r1, r0, lsr #21
    17d4:	andeq	r3, r1, r2, ror #20
    17d8:	andeq	r3, r1, r2, ror sl
    17dc:	andeq	r3, r1, r0, lsr sl
    17e0:	andeq	r3, r0, lr, ror r3
    17e4:	andeq	r3, r0, ip, ror #3
    17e8:	andeq	r3, r0, r0, lsr r1
    17ec:	andeq	r3, r1, r0, lsl #19
    17f0:	andeq	r3, r1, r8, ror #18
    17f4:	andeq	r3, r1, r6, ror r9
    17f8:	b	fe9bf7fc <getslabinfo@plt+0xfe9be8dc>
    17fc:	bge	8ac460 <getslabinfo@plt+0x8ab540>
    1800:	ldmdage	lr, {r5, r8, fp, sp, pc}
    1804:	blge	5a6440 <getslabinfo@plt+0x5a5520>
    1808:	blge	566440 <getslabinfo@plt+0x565520>
    180c:	blge	526440 <getslabinfo@plt+0x525520>
    1810:	blge	766440 <getslabinfo@plt+0x765520>
    1814:	blge	726440 <getslabinfo@plt+0x725520>
    1818:	blge	6e6440 <getslabinfo@plt+0x6e5520>
    181c:	blge	6a6440 <getslabinfo@plt+0x6a5520>
    1820:	blge	666440 <getslabinfo@plt+0x665520>
    1824:	blge	626440 <getslabinfo@plt+0x625520>
    1828:	blge	b26440 <getslabinfo@plt+0xb25520>
    182c:	blge	aa6440 <getslabinfo@plt+0xaa5520>
    1830:	blge	a26440 <getslabinfo@plt+0xa25520>
    1834:	blge	9a6440 <getslabinfo@plt+0x9a5520>
    1838:	blge	926440 <getslabinfo@plt+0x925520>
    183c:			; <UNDEFINED> instruction: 0xf7ff4cf7
    1840:	ldmibmi	r7!, {r2, r3, r6, r8, r9, fp, sp, lr, pc}^
    1844:	andcs	r2, r0, r5, lsl #4
    1848:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
    184c:	b	feb3f850 <getslabinfo@plt+0xfeb3e930>
    1850:	vldr	d20, [r4, #976]	; 0x3d0
    1854:			; <UNDEFINED> instruction: 0xf1047a01
    1858:	ldclmi	6, cr0, [r3, #48]!	; 0x30
    185c:	andcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1860:	mrc	6, 5, r4, cr7, cr3, {1}
    1864:	ldrbtmi	r8, [sp], #-2560	; 0xfffff600
    1868:	bhi	ffafcfec <getslabinfo@plt+0xffafc0cc>
    186c:	bvs	3cfbc <getslabinfo@plt+0x3c09c>
    1870:	bcs	11bc20 <getslabinfo@plt+0x11ad00>
    1874:	bvs	19bd45c <getslabinfo@plt+0x19bc53c>
    1878:	bvc	19fd360 <getslabinfo@plt+0x19fc440>
    187c:	bvc	fe1fd39c <getslabinfo@plt+0xfe1fc47c>
    1880:			; <UNDEFINED> instruction: 0xf04f4601
    1884:	svclt	0x00140001
    1888:	bvc	1a3d350 <getslabinfo@plt+0x1a3c430>
    188c:	bvc	123d354 <getslabinfo@plt+0x123c434>
    1890:	bvc	fe1fd234 <getslabinfo@plt+0xfe1fc314>
    1894:	bvc	ff9fd48c <getslabinfo@plt+0xff9fc56c>
    1898:	bcs	fe43d0fc <getslabinfo@plt+0xfe43c1dc>
    189c:	b	fffbf8a0 <getslabinfo@plt+0xfffbe980>
    18a0:	andcs	r4, r5, #3702784	; 0x388000
    18a4:	ldrbtmi	r2, [r9], #-0
    18a8:	b	1fbf8ac <getslabinfo@plt+0x1fbe98c>
    18ac:	vldr	s9, [r4, #896]	; 0x380
    18b0:	ldrtmi	r7, [r3], -r1, lsl #20
    18b4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    18b8:	bvc	19fd3a0 <getslabinfo@plt+0x19fc480>
    18bc:	bvs	3d00c <getslabinfo@plt+0x3c0ec>
    18c0:	bvs	19bd4a8 <getslabinfo@plt+0x19bc588>
    18c4:	bvc	fe1fd3e4 <getslabinfo@plt+0xfe1fc4c4>
    18c8:	stmiavs	r8!, {r0, r9, sl, lr}^
    18cc:			; <UNDEFINED> instruction: 0xf04f2804
    18d0:	svclt	0x00140001
    18d4:	bvc	1a3d39c <getslabinfo@plt+0x1a3c47c>
    18d8:	bvc	123d3a0 <getslabinfo@plt+0x123c480>
    18dc:	bvc	fe1fd280 <getslabinfo@plt+0xfe1fc360>
    18e0:	bvc	ff9fd4d8 <getslabinfo@plt+0xff9fc5b8>
    18e4:	bcs	fe43d148 <getslabinfo@plt+0xfe43c228>
    18e8:	b	ff63f8ec <getslabinfo@plt+0xff63e9cc>
    18ec:	andcs	r4, r5, #3424256	; 0x344000
    18f0:	ldrbtmi	r2, [r9], #-0
    18f4:	b	163f8f8 <getslabinfo@plt+0x163e9d8>
    18f8:	vldr	s9, [r4, #828]	; 0x33c
    18fc:	ldrtmi	r7, [r3], -r1, lsl #20
    1900:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1904:	bvc	19fd3ec <getslabinfo@plt+0x19fc4cc>
    1908:	bvs	3d058 <getslabinfo@plt+0x3c138>
    190c:	bvs	19bd4f4 <getslabinfo@plt+0x19bc5d4>
    1910:	bvc	fe1fd430 <getslabinfo@plt+0xfe1fc510>
    1914:	stmiavs	r8!, {r0, r9, sl, lr}^
    1918:			; <UNDEFINED> instruction: 0xf04f2804
    191c:	svclt	0x00140001
    1920:	bvc	1a3d3e8 <getslabinfo@plt+0x1a3c4c8>
    1924:	bvc	123d3ec <getslabinfo@plt+0x123c4cc>
    1928:	bvc	fe1fd2cc <getslabinfo@plt+0xfe1fc3ac>
    192c:	bvc	ff9fd524 <getslabinfo@plt+0xff9fc604>
    1930:	bcs	fe43d194 <getslabinfo@plt+0xfe43c274>
    1934:	b	fecbf938 <getslabinfo@plt+0xfecbea18>
    1938:	andcs	r4, r5, #192, 18	; 0x300000
    193c:	ldrbtmi	r2, [r9], #-0
    1940:	b	cbf944 <getslabinfo@plt+0xcbea24>
    1944:	vldr	s9, [r4, #760]	; 0x2f8
    1948:	ldrtmi	r7, [r3], -r1, lsl #20
    194c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1950:	bvc	19fd438 <getslabinfo@plt+0x19fc518>
    1954:	bvs	3d0a4 <getslabinfo@plt+0x3c184>
    1958:	bvs	19bd540 <getslabinfo@plt+0x19bc620>
    195c:	bvc	fe1fd47c <getslabinfo@plt+0xfe1fc55c>
    1960:	stmiavs	r8!, {r0, r9, sl, lr}^
    1964:			; <UNDEFINED> instruction: 0xf04f2804
    1968:	svclt	0x00140001
    196c:	bvc	1a3d434 <getslabinfo@plt+0x1a3c514>
    1970:	bvc	123d438 <getslabinfo@plt+0x123c518>
    1974:	bvc	fe1fd318 <getslabinfo@plt+0xfe1fc3f8>
    1978:	bvc	ff9fd570 <getslabinfo@plt+0xff9fc650>
    197c:	bcs	fe43d1e0 <getslabinfo@plt+0xfe43c2c0>
    1980:	b	fe33f984 <getslabinfo@plt+0xfe33ea64>
    1984:	andcs	r4, r5, #2867200	; 0x2bc000
    1988:	ldrbtmi	r2, [r9], #-0
    198c:	b	33f990 <getslabinfo@plt+0x33ea70>
    1990:	vldr	s9, [r4, #692]	; 0x2b4
    1994:	ldrtmi	r7, [r3], -r1, lsl #20
    1998:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    199c:	bvc	19fd484 <getslabinfo@plt+0x19fc564>
    19a0:	bvs	3d0f0 <getslabinfo@plt+0x3c1d0>
    19a4:	bvs	19bd58c <getslabinfo@plt+0x19bc66c>
    19a8:	bvc	fe1fd4c8 <getslabinfo@plt+0xfe1fc5a8>
    19ac:	stmiavs	r8!, {r0, r9, sl, lr}^
    19b0:			; <UNDEFINED> instruction: 0xf04f2804
    19b4:	svclt	0x00140001
    19b8:	bvc	1a3d480 <getslabinfo@plt+0x1a3c560>
    19bc:	bvc	123d484 <getslabinfo@plt+0x123c564>
    19c0:	bvc	fe1fd364 <getslabinfo@plt+0xfe1fc444>
    19c4:	bvc	ff9fd5bc <getslabinfo@plt+0xff9fc69c>
    19c8:	bcs	fe43d22c <getslabinfo@plt+0xfe43c30c>
    19cc:	b	19bf9d0 <getslabinfo@plt+0x19beab0>
    19d0:	andcs	r4, r5, #2588672	; 0x278000
    19d4:	ldrbtmi	r2, [r9], #-0
    19d8:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19dc:	vldr	s9, [r4, #624]	; 0x270
    19e0:	ldrtmi	r7, [r3], -r1, lsl #20
    19e4:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    19e8:	bvc	19fd4d0 <getslabinfo@plt+0x19fc5b0>
    19ec:	bvs	3d13c <getslabinfo@plt+0x3c21c>
    19f0:	bvs	19bd5d8 <getslabinfo@plt+0x19bc6b8>
    19f4:	bvc	fe1fd514 <getslabinfo@plt+0xfe1fc5f4>
    19f8:	stmiavs	r8!, {r0, r9, sl, lr}^
    19fc:			; <UNDEFINED> instruction: 0xf04f2804
    1a00:	svclt	0x00140001
    1a04:	bvc	1a3d4cc <getslabinfo@plt+0x1a3c5ac>
    1a08:	bvc	123d4d0 <getslabinfo@plt+0x123c5b0>
    1a0c:	bvc	fe1fd3b0 <getslabinfo@plt+0xfe1fc490>
    1a10:	bvc	ff9fd608 <getslabinfo@plt+0xff9fc6e8>
    1a14:	bcs	fe43d278 <getslabinfo@plt+0xfe43c358>
    1a18:	b	103fa1c <getslabinfo@plt+0x103eafc>
    1a1c:	andcs	r4, r5, #2310144	; 0x234000
    1a20:	ldrbtmi	r2, [r9], #-0
    1a24:	stmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a28:	vldr	s9, [r4, #556]	; 0x22c
    1a2c:	ldrtmi	r7, [r3], -r1, lsl #20
    1a30:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1a34:	bvc	19fd51c <getslabinfo@plt+0x19fc5fc>
    1a38:	bvs	3d188 <getslabinfo@plt+0x3c268>
    1a3c:	bvs	19bd624 <getslabinfo@plt+0x19bc704>
    1a40:	bvc	fe1fd560 <getslabinfo@plt+0xfe1fc640>
    1a44:	stmiavs	r8!, {r0, r9, sl, lr}^
    1a48:			; <UNDEFINED> instruction: 0xf04f2804
    1a4c:	svclt	0x00140001
    1a50:	bvc	1a3d518 <getslabinfo@plt+0x1a3c5f8>
    1a54:	bvc	123d51c <getslabinfo@plt+0x123c5fc>
    1a58:	bvc	fe1fd3fc <getslabinfo@plt+0xfe1fc4dc>
    1a5c:	bvc	ff9fd654 <getslabinfo@plt+0xff9fc734>
    1a60:	bcs	fe43d2c4 <getslabinfo@plt+0xfe43c3a4>
    1a64:	b	6bfa68 <getslabinfo@plt+0x6beb48>
    1a68:	andcs	r4, r5, #124, 18	; 0x1f0000
    1a6c:	ldrbtmi	r2, [r9], #-0
    1a70:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a74:	vldr	s9, [r4, #488]	; 0x1e8
    1a78:	ldrtmi	r7, [r3], -r1, lsl #20
    1a7c:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1a80:	bvc	19fd568 <getslabinfo@plt+0x19fc648>
    1a84:	bvs	3d1d4 <getslabinfo@plt+0x3c2b4>
    1a88:	bvs	19bd670 <getslabinfo@plt+0x19bc750>
    1a8c:	bvc	fe1fd5ac <getslabinfo@plt+0xfe1fc68c>
    1a90:	stmiavs	r8!, {r0, r9, sl, lr}^
    1a94:			; <UNDEFINED> instruction: 0xf04f2804
    1a98:	svclt	0x00140001
    1a9c:	bvc	1a3d564 <getslabinfo@plt+0x1a3c644>
    1aa0:	bvc	123d568 <getslabinfo@plt+0x123c648>
    1aa4:	bvc	fe1fd448 <getslabinfo@plt+0xfe1fc528>
    1aa8:	bvc	ff9fd6a0 <getslabinfo@plt+0xff9fc780>
    1aac:	bcs	fe43d310 <getslabinfo@plt+0xfe43c3f0>
    1ab0:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ab4:	andcs	r4, r5, #1753088	; 0x1ac000
    1ab8:	ldrbtmi	r2, [r9], #-0
    1abc:	ldmdb	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ac0:	vldr	s9, [r4, #420]	; 0x1a4
    1ac4:	ldrtmi	r7, [r3], -r1, lsl #20
    1ac8:	andcs	pc, r2, r9, asr r8	; <UNPREDICTABLE>
    1acc:	bvc	19fd5b4 <getslabinfo@plt+0x19fc694>
    1ad0:	bvs	3d220 <getslabinfo@plt+0x3c300>
    1ad4:	bvs	19bd6bc <getslabinfo@plt+0x19bc79c>
    1ad8:	bvc	fe1fd5f8 <getslabinfo@plt+0xfe1fc6d8>
    1adc:	stmiavs	r8!, {r0, r9, sl, lr}^
    1ae0:			; <UNDEFINED> instruction: 0xf04f2804
    1ae4:	svclt	0x00140001
    1ae8:	bvc	1a3d5b0 <getslabinfo@plt+0x1a3c690>
    1aec:	bvc	123d5b4 <getslabinfo@plt+0x123c694>
    1af0:	bvc	fe1fd494 <getslabinfo@plt+0xfe1fc574>
    1af4:	bvc	ff9fd6ec <getslabinfo@plt+0xff9fc7cc>
    1af8:	bcs	fe43d35c <getslabinfo@plt+0xfe43c43c>
    1afc:	stmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b00:	andcs	r4, r5, #1474560	; 0x168000
    1b04:	ldrbtmi	r2, [r9], #-0
    1b08:	stmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b0c:	vldr	s8, [r4, #352]	; 0x160
    1b10:	ldrtmi	r7, [r3], -r1, lsl #20
    1b14:			; <UNDEFINED> instruction: 0xf85968ec
    1b18:	stccs	0, cr2, [r4], {2}
    1b1c:	bvc	11fd604 <getslabinfo@plt+0x11fc6e4>
    1b20:	bvs	3d270 <getslabinfo@plt+0x3c350>
    1b24:	bvs	19bd70c <getslabinfo@plt+0x19bc7ec>
    1b28:	bvc	fe1fd648 <getslabinfo@plt+0xfe1fc728>
    1b2c:			; <UNDEFINED> instruction: 0xf04f4601
    1b30:	svclt	0x00180001
    1b34:	bhi	1a3d5fc <getslabinfo@plt+0x1a3c6dc>
    1b38:	bhi	fe23d3dc <getslabinfo@plt+0xfe23c4bc>
    1b3c:	bvc	ff23d734 <getslabinfo@plt+0xff23c814>
    1b40:	bcs	fe43d3a4 <getslabinfo@plt+0xfe43c484>
    1b44:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b48:	andcs	r4, r5, #1212416	; 0x128000
    1b4c:	ldrbtmi	r2, [r9], #-0
    1b50:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b54:	tstcs	lr, #3620864	; 0x374000
    1b58:	andcs	r4, r1, r1, lsl #12
    1b5c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b60:	andcs	r4, r5, #1130496	; 0x114000
    1b64:	ldrbtmi	r2, [r9], #-0
    1b68:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b6c:			; <UNDEFINED> instruction: 0x2320e9dd
    1b70:	andcs	r4, r1, r1, lsl #12
    1b74:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b78:	andcs	r4, r5, #64, 18	; 0x100000
    1b7c:	ldrbtmi	r2, [r9], #-0
    1b80:	ldmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b84:			; <UNDEFINED> instruction: 0x2322e9dd
    1b88:	andcs	r4, r1, r1, lsl #12
    1b8c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b90:	andcs	r4, r5, #966656	; 0xec000
    1b94:	ldrbtmi	r2, [r9], #-0
    1b98:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b9c:			; <UNDEFINED> instruction: 0x2324e9dd
    1ba0:	andcs	r4, r1, r1, lsl #12
    1ba4:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ba8:	andcs	r4, r5, #884736	; 0xd8000
    1bac:	ldrbtmi	r2, [r9], #-0
    1bb0:	ldm	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bb4:			; <UNDEFINED> instruction: 0x2326e9dd
    1bb8:	andcs	r4, r1, r1, lsl #12
    1bbc:	stmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bc0:	andcs	r4, r5, #802816	; 0xc4000
    1bc4:	ldrbtmi	r2, [r9], #-0
    1bc8:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bcc:			; <UNDEFINED> instruction: 0x2328e9dd
    1bd0:	andcs	r4, r1, r1, lsl #12
    1bd4:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bd8:	andcs	r4, r5, #44, 18	; 0xb0000
    1bdc:	ldrbtmi	r2, [r9], #-0
    1be0:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1be4:			; <UNDEFINED> instruction: 0x232ae9dd
    1be8:	andcs	r4, r1, r1, lsl #12
    1bec:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bf0:	andcs	r4, r5, #638976	; 0x9c000
    1bf4:	ldrbtmi	r2, [r9], #-0
    1bf8:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bfc:			; <UNDEFINED> instruction: 0x232ce9dd
    1c00:	andcs	r4, r1, r1, lsl #12
    1c04:	stmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c08:	andcs	r4, r5, #557056	; 0x88000
    1c0c:	ldrbtmi	r2, [r9], #-0
    1c10:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c14:	svclt	0x0000e040
    1c18:	strmi	r0, [r0], #0
    1c1c:			; <UNDEFINED> instruction: 0x000137ba
    1c20:	strdeq	r2, [r0], -r0
    1c24:	andeq	r0, r0, r4, lsr #2
    1c28:			; <UNDEFINED> instruction: 0x000137b2
    1c2c:	andeq	r2, r0, sl, lsr #25
    1c30:	andeq	r0, r0, r0, lsl #2
    1c34:	andeq	r2, r0, r6, ror ip
    1c38:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c3c:	andeq	r2, r0, r2, asr #24
    1c40:	andeq	r0, r0, r4, asr #1
    1c44:	andeq	r2, r0, r2, lsl ip
    1c48:	andeq	r0, r0, ip, lsl #2
    1c4c:	ldrdeq	r2, [r0], -lr
    1c50:	ldrdeq	r0, [r0], -ip
    1c54:	andeq	r2, r0, sl, lsr #23
    1c58:	strdeq	r0, [r0], -r8
    1c5c:	andeq	r2, r0, r6, ror fp
    1c60:	andeq	r0, r0, r0, lsl r1
    1c64:	andeq	r2, r0, r2, asr #22
    1c68:	andeq	r0, r0, ip, ror #1
    1c6c:	andeq	r2, r0, sl, lsl #22
    1c70:	andeq	r0, r0, r8, lsl #2
    1c74:	ldrdeq	r2, [r0], -r6
    1c78:	ldrdeq	r2, [r0], -lr
    1c7c:	andeq	r2, r0, r2, ror #21
    1c80:	andeq	r2, r0, r6, ror #21
    1c84:	andeq	r2, r0, r6, ror #21
    1c88:	andeq	r2, r0, sl, ror #21
    1c8c:	andeq	r2, r0, sl, ror #21
    1c90:	andeq	r2, r0, lr, ror #21
    1c94:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1c98:			; <UNDEFINED> instruction: 0x46019a18
    1c9c:			; <UNDEFINED> instruction: 0xf7ff2001
    1ca0:			; <UNDEFINED> instruction: 0xf8dfe8fe
    1ca4:	andcs	r1, r5, #224, 8	; 0xe0000000
    1ca8:	ldrbtmi	r2, [r9], #-0
    1cac:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cb0:			; <UNDEFINED> instruction: 0x46019a19
    1cb4:			; <UNDEFINED> instruction: 0xf7ff2001
    1cb8:			; <UNDEFINED> instruction: 0xf8dfe8f2
    1cbc:	andcs	r1, r5, #204, 8	; 0xcc000000
    1cc0:	ldrbtmi	r2, [r9], #-0
    1cc4:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cc8:			; <UNDEFINED> instruction: 0x46019a1a
    1ccc:			; <UNDEFINED> instruction: 0xf7ff2001
    1cd0:			; <UNDEFINED> instruction: 0xf8dfe8e6
    1cd4:	andcs	r1, r5, #184, 8	; 0xb8000000
    1cd8:	ldrbtmi	r2, [r9], #-0
    1cdc:	stmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ce0:			; <UNDEFINED> instruction: 0x46019a1b
    1ce4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ce8:			; <UNDEFINED> instruction: 0xf8dfe8da
    1cec:	andcs	r1, r5, #164, 8	; 0xa4000000
    1cf0:	ldrbtmi	r2, [r9], #-0
    1cf4:	ldmda	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cf8:			; <UNDEFINED> instruction: 0x46019a1c
    1cfc:			; <UNDEFINED> instruction: 0xf7ff2001
    1d00:			; <UNDEFINED> instruction: 0xf8dfe8ce
    1d04:	andcs	r1, r5, #144, 8	; 0x90000000
    1d08:	ldrbtmi	r2, [r9], #-0
    1d0c:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d10:			; <UNDEFINED> instruction: 0x46019a1d
    1d14:			; <UNDEFINED> instruction: 0xf7ff2001
    1d18:			; <UNDEFINED> instruction: 0xf8dfe8c2
    1d1c:	andcs	r1, r5, #124, 8	; 0x7c000000
    1d20:	ldrbtmi	r2, [r9], #-0
    1d24:	stmda	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d28:			; <UNDEFINED> instruction: 0x46019a16
    1d2c:			; <UNDEFINED> instruction: 0xf7ff2001
    1d30:			; <UNDEFINED> instruction: 0xf8dfe8b6
    1d34:	andcs	r1, r5, #104, 8	; 0x68000000
    1d38:	ldrbtmi	r2, [r9], #-0
    1d3c:	ldmda	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d40:			; <UNDEFINED> instruction: 0x46019a17
    1d44:			; <UNDEFINED> instruction: 0xf7ff2001
    1d48:			; <UNDEFINED> instruction: 0xf7ffe8aa
    1d4c:			; <UNDEFINED> instruction: 0xf8dfb9fd
    1d50:	blge	db2e98 <getslabinfo@plt+0xdb1f78>
    1d54:	mcrge	3, 2, r9, cr3, cr2, {0}
    1d58:			; <UNDEFINED> instruction: 0x461f44fc
    1d5c:	strbpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1d60:	ldm	ip!, {r2, r4, r5, r9, sl, lr}
    1d64:	ldrbtmi	r0, [sp], #-15
    1d68:	ldm	ip!, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
    1d6c:	strgt	r0, [pc, -pc]
    1d70:			; <UNDEFINED> instruction: 0x000fe8bc
    1d74:	stcgt	7, cr12, [pc, #-60]	; 1d40 <getslabinfo@plt+0xe20>
    1d78:	ldrdgt	pc, [r0], -ip
    1d7c:	andgt	pc, r0, r7, lsl #17
    1d80:	cfstrsgt	mvf12, [pc, #-60]	; 1d4c <getslabinfo@plt+0xe2c>
    1d84:	cfstrsgt	mvf12, [pc, #-60]	; 1d50 <getslabinfo@plt+0xe30>
    1d88:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
    1d8c:			; <UNDEFINED> instruction: 0xf8440003
    1d90:			; <UNDEFINED> instruction: 0xf8df0b04
    1d94:	eorvc	r0, r1, r4, lsl r4
    1d98:	ldrne	pc, [r0], #-2271	; 0xfffff721
    1d9c:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    1da0:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1da4:			; <UNDEFINED> instruction: 0xf0002800
    1da8:	blge	a22538 <getslabinfo@plt+0xa21618>
    1dac:	ldrmi	sl, [sp], -sl, lsr #24
    1db0:	bcc	fe43d5d8 <getslabinfo@plt+0xfe43c6b8>
    1db4:	stm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1db8:	strtmi	r4, [r8], -r1, lsr #12
    1dbc:	bmi	43d5e4 <getslabinfo@plt+0x43c6c4>
    1dc0:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dc4:	ldrbtmi	r4, [fp], #-3066	; 0xfffff406
    1dc8:			; <UNDEFINED> instruction: 0x4607685b
    1dcc:			; <UNDEFINED> instruction: 0xf0402b00
    1dd0:	blmi	ffe2245c <getslabinfo@plt+0xffe2153c>
    1dd4:	ldmvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    1dd8:			; <UNDEFINED> instruction: 0xf0002b00
    1ddc:			; <UNDEFINED> instruction: 0xf8df8198
    1de0:			; <UNDEFINED> instruction: 0xf644b3d8
    1de4:	blmi	ffd58938 <getslabinfo@plt+0xffd57a18>
    1de8:	beq	18be8f4 <getslabinfo@plt+0x18bd9d4>
    1dec:	strcs	r4, [r0, #-1275]	; 0xfffffb05
    1df0:	movwls	r4, #58491	; 0xe47b
    1df4:	andcs	lr, sl, r7
    1df8:			; <UNDEFINED> instruction: 0xf7ff3501
    1dfc:	blls	3fbf2c <getslabinfo@plt+0x3fb00c>
    1e00:			; <UNDEFINED> instruction: 0xf7fe6818
    1e04:	adcmi	lr, pc, #168, 30	; 0x2a0
    1e08:			; <UNDEFINED> instruction: 0xf8dbd06f
    1e0c:	teqlt	r3, r8
    1e10:	strtmi	r9, [r8], -lr, lsl #22
    1e14:			; <UNDEFINED> instruction: 0xf0016919
    1e18:	stmdbcs	r0, {r0, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    1e1c:	blls	a35fac <getslabinfo@plt+0xa3508c>
    1e20:	mrrceq	0, 4, pc, r8, cr15	; <UNPREDICTABLE>
    1e24:	andcs	r4, r1, r6, ror #25
    1e28:			; <UNDEFINED> instruction: 0x3c05fb0c
    1e2c:	blls	493024 <getslabinfo@plt+0x492104>
    1e30:			; <UNDEFINED> instruction: 0xf10c6821
    1e34:	stmdbcs	r0, {r4, r9}
    1e38:	shadd16mi	fp, r3, r8
    1e3c:			; <UNDEFINED> instruction: 0xf8dc4619
    1e40:	blx	fe8cdf4a <getslabinfo@plt+0xfe8cd02a>
    1e44:	b	13e4274 <getslabinfo@plt+0x13e3354>
    1e48:	movwls	r1, #50073	; 0xc399
    1e4c:	ldrsbtcc	pc, [r0], -ip	; <UNPREDICTABLE>
    1e50:	stmdbhi	sl, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    1e54:	orrsne	lr, r9, #323584	; 0x4f000
    1e58:			; <UNDEFINED> instruction: 0xf8dc930b
    1e5c:	movwls	r3, #41028	; 0xa044
    1e60:	stmdbhi	r2, {r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1e64:	stmdbhi	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    1e68:	ldrsbtcc	pc, [r8], -ip	; <UNPREDICTABLE>
    1e6c:			; <UNDEFINED> instruction: 0xf8dc9306
    1e70:	movwls	r3, #20564	; 0x5054
    1e74:	ldrsbtcc	pc, [ip], -ip	; <UNPREDICTABLE>
    1e78:	ldmib	ip, {r2, r8, r9, ip, pc}^
    1e7c:	stmib	sp, {r8, fp, pc}^
    1e80:			; <UNDEFINED> instruction: 0xf8dc8902
    1e84:	movwls	r3, #52	; 0x34
    1e88:	ldrdcc	pc, [ip], #-140	; 0xffffff74
    1e8c:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e90:	blcs	1c024 <getslabinfo@plt+0x1b104>
    1e94:	stmibmi	fp, {r0, r1, r2, r3, r5, r7, ip, lr, pc}^
    1e98:	andcs	sl, r1, lr, lsr #20
    1e9c:			; <UNDEFINED> instruction: 0xf7fe4479
    1ea0:			; <UNDEFINED> instruction: 0xe7a8effe
    1ea4:	ldc2	0, cr15, [sl], #-0
    1ea8:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1eac:			; <UNDEFINED> instruction: 0xf0004620
    1eb0:			; <UNDEFINED> instruction: 0xf7fffa37
    1eb4:	bge	b30cf4 <getslabinfo@plt+0xb2fdd4>
    1eb8:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    1ebc:			; <UNDEFINED> instruction: 0xf7fe2001
    1ec0:	andcc	lr, r1, ip, lsl #31
    1ec4:	sbchi	pc, r0, r0
    1ec8:	ldrhtcc	pc, [r0], sp	; <UNPREDICTABLE>
    1ecc:			; <UNDEFINED> instruction: 0xf0002b00
    1ed0:	blcc	e21c4 <getslabinfo@plt+0xe12a4>
    1ed4:	svclt	0x00d82b00
    1ed8:	bmi	feecab38 <getslabinfo@plt+0xfeec9c18>
    1edc:	tstvs	r3, sl, ror r4
    1ee0:	stmiblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ee4:			; <UNDEFINED> instruction: 0xf994f001
    1ee8:	stmdals	r8!, {r0, r3, r4, r7, r8, r9, sl, sp, lr, pc}
    1eec:	ldmibpl	r3, {r2, r6, r9, sl, ip, sp, lr, pc}^
    1ef0:	svc	0x0036f7fe
    1ef4:			; <UNDEFINED> instruction: 0xf7fe982a
    1ef8:			; <UNDEFINED> instruction: 0xf2c1ef34
    1efc:	movwcs	r0, #6498	; 0x1962
    1f00:	blmi	feca6b54 <getslabinfo@plt+0xfeca5c34>
    1f04:	tstls	r0, #2063597568	; 0x7b000000
    1f08:	ldrbtmi	r4, [fp], #-2993	; 0xfffff44f
    1f0c:	stmdblt	r2!, {r1, r3, r4, r6, r8, fp, sp, lr}
    1f10:	bls	4dc584 <getslabinfo@plt+0x4db664>
    1f14:			; <UNDEFINED> instruction: 0xf4bf429a
    1f18:	blmi	febac37c <getslabinfo@plt+0xfebab45c>
    1f1c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1f20:	svc	0x003cf7fe
    1f24:	bne	43d78c <getslabinfo@plt+0x43c86c>
    1f28:	beq	fe43d790 <getslabinfo@plt+0xfe43c870>
    1f2c:	svc	0x0096f7fe
    1f30:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
    1f34:			; <UNDEFINED> instruction: 0x4604685b
    1f38:	cmnle	r2, r0, lsl #22
    1f3c:	rsbsle	r2, r9, r0, lsl #24
    1f40:	addslt	pc, r8, #14614528	; 0xdf0000
    1f44:	beq	17cb5c <getslabinfo@plt+0x17bc3c>
    1f48:	strls	r2, [lr, #-1792]	; 0xfffff900
    1f4c:	strd	r4, [ip], -fp
    1f50:	andcs	r9, sl, lr, lsl #24
    1f54:	strcc	r3, [r1], #-1880	; 0xfffff8a8
    1f58:			; <UNDEFINED> instruction: 0xf7fe940e
    1f5c:	blls	3fddcc <getslabinfo@plt+0x3fceac>
    1f60:			; <UNDEFINED> instruction: 0xf7fe6818
    1f64:	ldrbmi	lr, [r4, #-3832]	; 0xfffff108
    1f68:			; <UNDEFINED> instruction: 0xf8dbd063
    1f6c:	teqlt	r3, r8
    1f70:	stmdals	lr, {r4, r8, r9, fp, ip, pc}
    1f74:			; <UNDEFINED> instruction: 0xf0016919
    1f78:	stmdbcs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    1f7c:	blls	a360dc <getslabinfo@plt+0xa351bc>
    1f80:			; <UNDEFINED> instruction: 0xf8df2001
    1f84:	bl	e28fc <getslabinfo@plt+0xe19dc>
    1f88:	ldcls	12, cr0, [r2, #-28]	; 0xffffffe4
    1f8c:			; <UNDEFINED> instruction: 0xf10c44f8
    1f90:			; <UNDEFINED> instruction: 0xf8dc0210
    1f94:			; <UNDEFINED> instruction: 0xf8dc4040
    1f98:	blx	fea4e0d2 <getslabinfo@plt+0xfea4d1b2>
    1f9c:			; <UNDEFINED> instruction: 0xf8d81404
    1fa0:	stmdbcs	r0, {ip}
    1fa4:	shadd16mi	fp, r5, r8
    1fa8:	stmibeq	r4!, {r0, r3, r5, r9, sl, lr}
    1fac:			; <UNDEFINED> instruction: 0xf8dc940c
    1fb0:	blx	fea5207a <getslabinfo@plt+0xfea5115a>
    1fb4:	stmibeq	r4!, {r2, sl, ip, lr}
    1fb8:			; <UNDEFINED> instruction: 0xf8dc940b
    1fbc:	strls	r4, [sl], #-68	; 0xffffffbc
    1fc0:	strmi	lr, [r2, #-2524]	; 0xfffff624
    1fc4:	strmi	lr, [r8, #-2509]	; 0xfffff633
    1fc8:	ldrsbtmi	pc, [r8], -ip	; <UNPREDICTABLE>
    1fcc:			; <UNDEFINED> instruction: 0xf8dc9406
    1fd0:	strls	r4, [r5], #-84	; 0xffffffac
    1fd4:	ldrsbtmi	pc, [ip], -ip	; <UNPREDICTABLE>
    1fd8:	ldmib	ip, {r2, sl, ip, pc}^
    1fdc:	stmib	sp, {r8, sl, lr}^
    1fe0:			; <UNDEFINED> instruction: 0xf8dc4502
    1fe4:	strls	r4, [r0], #-52	; 0xffffffcc
    1fe8:	svc	0x0058f7fe
    1fec:	ldrdcc	pc, [r4], -r8
    1ff0:	adcle	r2, sp, r0, lsl #22
    1ff4:	bge	b945e8 <getslabinfo@plt+0xb936c8>
    1ff8:	ldrbtmi	r2, [r9], #-1
    1ffc:	svc	0x004ef7fe
    2000:	svcge	0x002ce7a6
    2004:			; <UNDEFINED> instruction: 0xf7fe4638
    2008:	ldrtmi	lr, [r8], -r4, asr #29
    200c:	svc	0x0002f7fe
    2010:	teqlt	r8, r3, lsl #12
    2014:	stmdage	lr!, {r2, r4, r5, r6, r9, fp, lr}
    2018:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
    201c:	mrc	7, 7, APSR_nzcv, cr4, cr14, {7}
    2020:	orrle	r2, fp, r0, lsl #16
    2024:			; <UNDEFINED> instruction: 0xf88d2300
    2028:			; <UNDEFINED> instruction: 0xe78730b8
    202c:			; <UNDEFINED> instruction: 0xf8f0f001
    2030:	stcls	7, cr14, [lr, #-660]	; 0xfffffd6c
    2034:	stmdals	r8!, {r0, r1, r4, r8, r9, fp, ip, pc}
    2038:	tstls	r3, #67108864	; 0x4000000
    203c:	mrc	7, 4, APSR_nzcv, cr0, cr14, {7}
    2040:			; <UNDEFINED> instruction: 0xf7fe982a
    2044:	ldrb	lr, [pc, -lr, lsl #29]
    2048:	smlald	r2, r6, r5, r3
    204c:	strcs	r9, [r1], #-2092	; 0xfffff7d4
    2050:	mcr	7, 4, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2054:			; <UNDEFINED> instruction: 0xb194f8df
    2058:			; <UNDEFINED> instruction: 0x9194f8df
    205c:	bge	43d884 <getslabinfo@plt+0x43c964>
    2060:			; <UNDEFINED> instruction: 0x46a244fb
    2064:			; <UNDEFINED> instruction: 0xf8db44f9
    2068:	ldmdblt	fp, {r2, r4, ip, sp}
    206c:			; <UNDEFINED> instruction: 0x3018f8db
    2070:	eorsle	r4, r5, #645922816	; 0x26800000
    2074:	ldrsbhi	pc, [ip, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    2078:			; <UNDEFINED> instruction: 0xf8d844f8
    207c:			; <UNDEFINED> instruction: 0xf7fe0000
    2080:	cdp	14, 1, cr14, cr8, cr14, {4}
    2084:			; <UNDEFINED> instruction: 0xf7fe0a10
    2088:	tstlt	r8, #76, 30	; 0x130
    208c:	strcs	r1, [r0, #-2311]	; 0xfffff6f9
    2090:	ands	r9, r1, lr, lsl #14
    2094:	ldrtmi	r9, [r1], -ip, lsr #20
    2098:	strcc	r2, [r1], #-1
    209c:	strbcc	r4, [r0, #-1066]	; 0xfffffbd6
    20a0:	blvs	4dd004 <getslabinfo@plt+0x4dc0e4>
    20a4:	blvs	fe5e7cb4 <getslabinfo@plt+0xfe5e6d94>
    20a8:	blvs	15e7cb4 <getslabinfo@plt+0x15e6d94>
    20ac:			; <UNDEFINED> instruction: 0xf7fe9700
    20b0:	blls	3bdc90 <getslabinfo@plt+0x3bcd70>
    20b4:	mulle	sp, ip, r2
    20b8:	ldrdcc	pc, [r8], -r8
    20bc:	rscle	r2, r9, r0, lsl #22
    20c0:			; <UNDEFINED> instruction: 0x1010f8d9
    20c4:			; <UNDEFINED> instruction: 0xf0014620
    20c8:	stmdbcs	r0, {r0, r2, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    20cc:			; <UNDEFINED> instruction: 0xf000d1e2
    20d0:			; <UNDEFINED> instruction: 0xe7dff95d
    20d4:			; <UNDEFINED> instruction: 0xf10a982c
    20d8:			; <UNDEFINED> instruction: 0xf7fe0a01
    20dc:	strb	lr, [r2, r2, asr #28]
    20e0:			; <UNDEFINED> instruction: 0xf7fe980f
    20e4:			; <UNDEFINED> instruction: 0xf7ffeeee
    20e8:	stmdals	sl!, {r0, r1, r2, r3, r5, fp, ip, sp, pc}
    20ec:	mrc	7, 1, APSR_nzcv, cr8, cr14, {7}
    20f0:			; <UNDEFINED> instruction: 0xf7fe982c
    20f4:	stmdbmi	r0, {r1, r2, r4, r5, r9, sl, fp, sp, lr, pc}^
    20f8:	andcs	r2, r0, r5, lsl #4
    20fc:			; <UNDEFINED> instruction: 0xf7fe4479
    2100:			; <UNDEFINED> instruction: 0x4601ee54
    2104:			; <UNDEFINED> instruction: 0xf7fe2001
    2108:			; <UNDEFINED> instruction: 0xf7ffeeca
    210c:			; <UNDEFINED> instruction: 0xf001b81d
    2110:			; <UNDEFINED> instruction: 0xe664f87f
    2114:	strtmi	sl, [r0], -ip, lsr #24
    2118:	mrc	7, 1, APSR_nzcv, cr10, cr14, {7}
    211c:			; <UNDEFINED> instruction: 0xf7fe4620
    2120:			; <UNDEFINED> instruction: 0x4603ee7a
    2124:	bmi	d6e62c <getslabinfo@plt+0xd6d70c>
    2128:			; <UNDEFINED> instruction: 0x2120a82e
    212c:			; <UNDEFINED> instruction: 0xf7fe447a
    2130:	stmdacs	r0, {r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
    2134:	mcrge	4, 2, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    2138:			; <UNDEFINED> instruction: 0xf88d2300
    213c:			; <UNDEFINED> instruction: 0xe64830b8
    2140:			; <UNDEFINED> instruction: 0xf924f000
    2144:	blt	fe900148 <getslabinfo@plt+0xfe8ff228>
    2148:	andcs	r4, r5, #737280	; 0xb4000
    214c:			; <UNDEFINED> instruction: 0xf7fe4479
    2150:	stmdbls	pc, {r2, r3, r5, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2154:	strmi	r4, [r8], -r2, lsl #12
    2158:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    215c:	svclt	0x00f4f7fe
    2160:	andcs	r4, r5, #40, 18	; 0xa0000
    2164:			; <UNDEFINED> instruction: 0xf7ff4479
    2168:			; <UNDEFINED> instruction: 0xf7feb8cc
    216c:	stmdbmi	r6!, {r2, r5, r9, sl, fp, sp, lr, pc}
    2170:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2174:	stmialt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2178:	andcs	r4, r5, #36, 18	; 0x90000
    217c:			; <UNDEFINED> instruction: 0xf7ff4479
    2180:	svclt	0x0000b8bf
    2184:	andeq	r2, r0, lr, ror #20
    2188:	andeq	r2, r0, lr, ror #20
    218c:	andeq	r2, r0, lr, ror #20
    2190:	andeq	r2, r0, r2, ror sl
    2194:	andeq	r2, r0, lr, ror #20
    2198:	andeq	r2, r0, r2, ror sl
    219c:	andeq	r2, r0, r2, ror r7
    21a0:	muleq	r0, r4, ip
    21a4:			; <UNDEFINED> instruction: 0x00002cba
    21a8:	andeq	r2, r0, ip, lsl #20
    21ac:	andeq	r2, r0, r6, lsl #20
    21b0:	andeq	r3, r1, r2, asr r2
    21b4:	andeq	r3, r1, r0, lsr r2
    21b8:	andeq	r3, r1, r8, lsl r2
    21bc:	andeq	r3, r1, r8, lsr #4
    21c0:	andeq	r3, r1, ip, ror #3
    21c4:	andeq	r2, r0, r8, lsr #2
    21c8:	andeq	r3, r1, ip, lsr r1
    21cc:	andeq	r3, r1, r4, lsl r1
    21d0:	andeq	r3, r1, lr, lsl #2
    21d4:	andeq	r3, r1, r8, ror #1
    21d8:	andeq	r3, r1, r6, ror #1
    21dc:	strheq	r3, [r1], -r8
    21e0:	andeq	r3, r1, ip, lsl #1
    21e4:	andeq	r1, r0, sl, asr #31
    21e8:	muleq	r0, r6, pc	; <UNPREDICTABLE>
    21ec:			; <UNDEFINED> instruction: 0x00012fb8
    21f0:			; <UNDEFINED> instruction: 0x00012fb4
    21f4:	andeq	r2, r1, ip, lsl #31
    21f8:	andeq	r2, r0, r4, asr #14
    21fc:	andeq	r1, r0, r4, lsl #29
    2200:	andeq	r2, r0, r0, lsr #14
    2204:	muleq	r0, r8, r6
    2208:	andeq	r2, r0, r6, asr #12
    220c:	muleq	r0, ip, r3
    2210:	bleq	3e354 <getslabinfo@plt+0x3d434>
    2214:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2218:	strbtmi	fp, [sl], -r2, lsl #24
    221c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2220:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2224:	ldrmi	sl, [sl], #776	; 0x308
    2228:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    222c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2230:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2234:			; <UNDEFINED> instruction: 0xf85a4b06
    2238:	stmdami	r6, {r0, r1, ip, sp}
    223c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2240:	ldcl	7, cr15, [ip, #1016]	; 0x3f8
    2244:	mcr	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2248:	muleq	r1, r0, ip
    224c:	andeq	r0, r0, r0, asr #1
    2250:	andeq	r0, r0, r8, ror #1
    2254:	strdeq	r0, [r0], -ip
    2258:	ldr	r3, [pc, #20]	; 2274 <getslabinfo@plt+0x1354>
    225c:	ldr	r2, [pc, #20]	; 2278 <getslabinfo@plt+0x1358>
    2260:	add	r3, pc, r3
    2264:	ldr	r2, [r3, r2]
    2268:	cmp	r2, #0
    226c:	bxeq	lr
    2270:	b	e20 <__gmon_start__@plt>
    2274:	andeq	r2, r1, r0, ror ip
    2278:	andeq	r0, r0, r4, ror #1
    227c:	blmi	1d429c <getslabinfo@plt+0x1d337c>
    2280:	bmi	1d3468 <getslabinfo@plt+0x1d2548>
    2284:	addmi	r4, r3, #2063597568	; 0x7b000000
    2288:	andle	r4, r3, sl, ror r4
    228c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2290:	ldrmi	fp, [r8, -r3, lsl #2]
    2294:	svclt	0x00004770
    2298:	muleq	r1, r4, sp
    229c:	muleq	r1, r0, sp
    22a0:	andeq	r2, r1, ip, asr #24
    22a4:	andeq	r0, r0, ip, asr #1
    22a8:	stmdbmi	r9, {r3, fp, lr}
    22ac:	bmi	253494 <getslabinfo@plt+0x252574>
    22b0:	bne	25349c <getslabinfo@plt+0x25257c>
    22b4:	svceq	0x00cb447a
    22b8:			; <UNDEFINED> instruction: 0x01a1eb03
    22bc:	andle	r1, r3, r9, asr #32
    22c0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    22c4:	ldrmi	fp, [r8, -r3, lsl #2]
    22c8:	svclt	0x00004770
    22cc:	andeq	r2, r1, r8, ror #26
    22d0:	andeq	r2, r1, r4, ror #26
    22d4:	andeq	r2, r1, r0, lsr #24
    22d8:	andeq	r0, r0, r8, lsl r1
    22dc:	blmi	2af704 <getslabinfo@plt+0x2ae7e4>
    22e0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    22e4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    22e8:	blmi	27089c <getslabinfo@plt+0x26f97c>
    22ec:	ldrdlt	r5, [r3, -r3]!
    22f0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    22f4:			; <UNDEFINED> instruction: 0xf7fe6818
    22f8:			; <UNDEFINED> instruction: 0xf7ffed16
    22fc:	blmi	1c2200 <getslabinfo@plt+0x1c12e0>
    2300:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2304:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2308:	andeq	r2, r1, r2, lsr sp
    230c:	strdeq	r2, [r1], -r0
    2310:	andeq	r0, r0, r8, asr #1
    2314:	andeq	r2, r1, lr, lsl #26
    2318:	andeq	r2, r1, r2, lsl sp
    231c:	svclt	0x0000e7c4
    2320:	andcs	r4, r5, #344064	; 0x54000
    2324:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    2328:	strmi	fp, [r4], -r6, lsl #1
    232c:			; <UNDEFINED> instruction: 0xf7fe2000
    2330:	ldmdbmi	r2, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    2334:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2338:	andcs	r4, r0, r3, lsl #12
    233c:			; <UNDEFINED> instruction: 0xf7fe9305
    2340:	stmdbmi	pc, {r2, r4, r5, r8, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    2344:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2348:	andcs	r4, r0, r6, lsl #12
    234c:	stc	7, cr15, [ip, #-1016]!	; 0xfffffc08
    2350:	andcs	r4, r5, #12, 18	; 0x30000
    2354:			; <UNDEFINED> instruction: 0x46054479
    2358:			; <UNDEFINED> instruction: 0xf7fe2000
    235c:	stmdbmi	sl, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    2360:	strtmi	r9, [r2], -r5, lsl #22
    2364:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    2368:	andls	r6, r2, r0, lsl #10
    236c:			; <UNDEFINED> instruction: 0xf7fe2001
    2370:	mullt	r6, r6, sp
    2374:	svclt	0x0000bd70
    2378:	andeq	r1, r0, lr, lsl sl
    237c:	andeq	r1, r0, r6, lsl sl
    2380:	andeq	r1, r0, r6, lsl sl
    2384:	andeq	r1, r0, r0, lsl sl
    2388:	andeq	r1, r0, r4, lsl sl
    238c:	andcs	r4, r5, #24, 18	; 0x60000
    2390:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    2394:	andcs	fp, r0, r6, lsl #1
    2398:	stc	7, cr15, [r6, #-1016]	; 0xfffffc08
    239c:	andcs	r4, r5, #344064	; 0x54000
    23a0:			; <UNDEFINED> instruction: 0x46044479
    23a4:			; <UNDEFINED> instruction: 0xf7fe2000
    23a8:	ldmdbmi	r3, {r8, sl, fp, sp, lr, pc}
    23ac:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    23b0:	andcs	r4, r0, r3, lsl #12
    23b4:			; <UNDEFINED> instruction: 0xf7fe9305
    23b8:	ldmdbmi	r0, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    23bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    23c0:	andcs	r4, r0, r6, lsl #12
    23c4:	ldcl	7, cr15, [r0], #1016	; 0x3f8
    23c8:	andcs	r4, r5, #212992	; 0x34000
    23cc:			; <UNDEFINED> instruction: 0x46054479
    23d0:			; <UNDEFINED> instruction: 0xf7fe2000
    23d4:	stmdbmi	fp, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    23d8:	strtmi	r9, [r2], -r5, lsl #22
    23dc:			; <UNDEFINED> instruction: 0x96004479
    23e0:	andls	r9, r2, r1, lsl #10
    23e4:			; <UNDEFINED> instruction: 0xf7fe2001
    23e8:	andlt	lr, r6, sl, asr sp
    23ec:	svclt	0x0000bd70
    23f0:	andeq	r1, r0, r6, lsl #20
    23f4:	andeq	r1, r0, r0, lsl #20
    23f8:	strdeq	r1, [r0], -r6
    23fc:	andeq	r1, r0, lr, ror #19
    2400:	andeq	r1, r0, r8, ror #19
    2404:	andeq	r1, r0, r0, ror #19
    2408:	svcmi	0x00f0e92d
    240c:	sfmmi	f2, 4, [r2], #20
    2410:	blmi	fe8ae73c <getslabinfo@plt+0xfe8ad81c>
    2414:	ldrbtmi	r2, [ip], #-0
    2418:	svcge	0x002449a1
    241c:	addhi	pc, r4, #14614528	; 0xdf0000
    2420:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    2424:	ldrbtmi	sl, [r8], #3125	; 0xc35
    2428:	movtls	r6, #30747	; 0x781b
    242c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2430:	ldc	7, cr15, [sl], #1016	; 0x3f8
    2434:	andcs	r4, r5, #156, 18	; 0x270000
    2438:			; <UNDEFINED> instruction: 0x46054479
    243c:			; <UNDEFINED> instruction: 0xf7fe2000
    2440:	ldmibmi	sl, {r2, r4, r5, r7, sl, fp, sp, lr, pc}
    2444:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2448:	andcs	r4, r0, r6, lsl #12
    244c:	stc	7, cr15, [ip], #1016	; 0x3f8
    2450:	subcs	r4, r4, #2473984	; 0x25c000
    2454:			; <UNDEFINED> instruction: 0x46034479
    2458:	tstls	r9, #56, 12	; 0x3800000
    245c:	ldc	7, cr15, [r2], {254}	; 0xfe
    2460:	subcs	r4, r8, #148, 18	; 0x250000
    2464:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2468:	stc	7, cr15, [ip], {254}	; 0xfe
    246c:	ldrdcs	pc, [r0], -r8
    2470:	mulcs	r1, r1, r9
    2474:	svclt	0x00142a00
    2478:			; <UNDEFINED> instruction: 0x462a4632
    247c:	tstls	r0, r9, ror r4
    2480:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2484:	ldrdcc	pc, [r4], -r8
    2488:	blcs	288d0 <getslabinfo@plt+0x279b0>
    248c:	sbchi	pc, sp, r0, asr #32
    2490:	andcs	r4, sl, sl, lsl #27
    2494:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    2498:	ldrbtmi	r4, [sp], #-2441	; 0xfffff677
    249c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    24a0:	stmdavs	fp!, {sp}
    24a4:	svclt	0x00084283
    24a8:			; <UNDEFINED> instruction: 0xf7fe463c
    24ac:	stmibmi	r5, {r1, r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
    24b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    24b4:	andcs	r4, r0, r1, lsl #13
    24b8:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    24bc:	andcs	r4, r5, #2129920	; 0x208000
    24c0:	sxtab16mi	r4, r3, r9, ror #8
    24c4:			; <UNDEFINED> instruction: 0xf7fe2000
    24c8:	stmibmi	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    24cc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    24d0:	andcs	r4, r0, r3, lsl #12
    24d4:			; <UNDEFINED> instruction: 0xf7fe9310
    24d8:	stmiavs	sp!, {r3, r5, r6, sl, fp, sp, lr, pc}
    24dc:	andsls	r2, r1, r5, lsl #4
    24e0:			; <UNDEFINED> instruction: 0xf0002d00
    24e4:	ldmdbmi	sl!, {r0, r1, r4, r7, pc}^
    24e8:	ldrbtmi	r2, [r9], #-0
    24ec:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    24f0:	andcs	r4, r5, #120, 18	; 0x1e0000
    24f4:			; <UNDEFINED> instruction: 0x46034479
    24f8:	tstls	r7, #0
    24fc:	mrrc	7, 15, pc, r4, cr14	; <UNPREDICTABLE>
    2500:	ldmdbmi	r5!, {r1, r2, r4, ip, pc}^
    2504:	andcs	r2, r0, r5, lsl #4
    2508:			; <UNDEFINED> instruction: 0xf7fe4479
    250c:	ldmdbmi	r3!, {r1, r2, r3, r6, sl, fp, sp, lr, pc}^
    2510:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2514:	andcs	r4, r0, r3, lsl #12
    2518:			; <UNDEFINED> instruction: 0xf7fe9318
    251c:	ldmdbmi	r0!, {r1, r2, r6, sl, fp, sp, lr, pc}^
    2520:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2524:	andcs	r4, r0, r5, lsl #12
    2528:			; <UNDEFINED> instruction: 0xf7fe9512
    252c:	stmdbmi	sp!, {r1, r2, r3, r4, r5, sl, fp, sp, lr, pc}^
    2530:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2534:	andcs	r4, r0, r5, lsl #12
    2538:			; <UNDEFINED> instruction: 0xf7fe9513
    253c:	stmdbmi	sl!, {r1, r2, r4, r5, sl, fp, sp, lr, pc}^
    2540:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2544:	andcs	r4, r0, r5, lsl #12
    2548:			; <UNDEFINED> instruction: 0xf7fe9514
    254c:	stmdbmi	r7!, {r1, r2, r3, r5, sl, fp, sp, lr, pc}^
    2550:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2554:	andcs	r4, r0, r5, lsl #12
    2558:			; <UNDEFINED> instruction: 0xf7fe9515
    255c:	stmdbmi	r4!, {r1, r2, r5, sl, fp, sp, lr, pc}^
    2560:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2564:	andcs	r4, r0, r5, lsl #12
    2568:	ldc	7, cr15, [lr], {254}	; 0xfe
    256c:	andcs	r4, r5, #1589248	; 0x184000
    2570:			; <UNDEFINED> instruction: 0x46064479
    2574:			; <UNDEFINED> instruction: 0xf7fe2000
    2578:	ldmdbmi	pc, {r3, r4, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    257c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2580:	andcs	r4, r0, r7, lsl #12
    2584:	ldc	7, cr15, [r0], {254}	; 0xfe
    2588:	andcs	r4, r5, #92, 18	; 0x170000
    258c:	sxtab16mi	r4, r0, r9, ror #8
    2590:			; <UNDEFINED> instruction: 0xf7fe2000
    2594:	ldmdbmi	sl, {r1, r3, sl, fp, sp, lr, pc}^
    2598:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    259c:	andcs	r4, r0, r2, lsl #13
    25a0:	stc	7, cr15, [r2], {254}	; 0xfe
    25a4:	ldcls	6, cr4, [r5], {33}	; 0x21
    25a8:	blls	613ed8 <getslabinfo@plt+0x612fb8>
    25ac:	eorsge	pc, r4, sp, asr #17
    25b0:	cfldrsls	mvf9, [r4], {8}
    25b4:	ldrbmi	r9, [fp], -r4, lsl #6
    25b8:	eorshi	pc, r0, sp, asr #17
    25bc:	cfldrsls	mvf9, [r3], {7}
    25c0:	stmib	sp, {r0, r1, r3, r8, r9, sl, ip, pc}^
    25c4:	strls	r5, [r6], #-1545	; 0xfffff9f7
    25c8:	strls	r9, [r5], #-3090	; 0xfffff3ee
    25cc:	strls	r9, [r3], #-3094	; 0xfffff3ea
    25d0:	strls	r9, [r2], #-3095	; 0xfffff3e9
    25d4:	strls	r9, [r1], #-3089	; 0xfffff3ef
    25d8:	pkhbtmi	r9, r4, r0, lsl #24
    25dc:	andcs	r9, r1, r0, lsl #8
    25e0:	eorsgt	pc, r8, sp, asr #17
    25e4:	mrrc	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
    25e8:	ldrbtmi	r4, [fp], #-2886	; 0xfffff4ba
    25ec:	bllt	2dc760 <getslabinfo@plt+0x2db840>
    25f0:			; <UNDEFINED> instruction: 0xf7fe200a
    25f4:	bmi	113d734 <getslabinfo@plt+0x113c814>
    25f8:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
    25fc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2600:	subsmi	r9, sl, r7, asr #22
    2604:	sublt	sp, r9, r6, asr #2
    2608:	svchi	0x00f0e8bd
    260c:			; <UNDEFINED> instruction: 0x4628493f
    2610:			; <UNDEFINED> instruction: 0xf7fe4479
    2614:	ldmdbmi	lr!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    2618:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    261c:	strtmi	r4, [r8], -r3, lsl #12
    2620:			; <UNDEFINED> instruction: 0xf7fe9317
    2624:	andsls	lr, r6, r2, asr #23
    2628:	bls	67c3dc <getslabinfo@plt+0x67b4bc>
    262c:			; <UNDEFINED> instruction: 0xf7fe2001
    2630:			; <UNDEFINED> instruction: 0xe72dec36
    2634:			; <UNDEFINED> instruction: 0x4620ac1b
    2638:	bl	feac0638 <getslabinfo@plt+0xfeabf718>
    263c:			; <UNDEFINED> instruction: 0xf7fe4620
    2640:			; <UNDEFINED> instruction: 0xac1cebea
    2644:			; <UNDEFINED> instruction: 0xb1b84603
    2648:			; <UNDEFINED> instruction: 0x21204a32
    264c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2650:	bl	ff6c0650 <getslabinfo@plt+0xff6bf730>
    2654:	ldflsd	f3, [r9, #-512]	; 0xfffffe00
    2658:			; <UNDEFINED> instruction: 0xf7fe4628
    265c:	vmovne.8	d18[3], lr
    2660:	ldmdale	r0, {r0, r1, r2, r3, r4, r9, fp, sp}
    2664:	strtmi	sl, [r8], -r8, asr #22
    2668:	movwcs	r4, #1050	; 0x41a
    266c:	ldccc	8, cr15, [r0], #8
    2670:	bl	ffbc0670 <getslabinfo@plt+0xffbbf750>
    2674:	and	r1, r6, r2, asr #28
    2678:	movwcs	r9, #2073	; 0x819
    267c:	rsbscc	pc, r0, sp, lsl #17
    2680:	bl	ff9c0680 <getslabinfo@plt+0xff9bf760>
    2684:	stmdbmi	r4!, {r1, r6, r9, sl, fp, ip}
    2688:	andcs	r4, r1, r3, lsr #12
    268c:			; <UNDEFINED> instruction: 0xf7fe4479
    2690:	str	lr, [sp, r6, lsl #24]!
    2694:	bl	fe3c0694 <getslabinfo@plt+0xfe3bf774>
    2698:			; <UNDEFINED> instruction: 0x00012abe
    269c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    26a0:			; <UNDEFINED> instruction: 0x000019b2
    26a4:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    26a8:	strdeq	r1, [r0], -r0
    26ac:	andeq	r1, r0, r2, asr sl
    26b0:	ldrdeq	r1, [r0], -r0
    26b4:	andeq	r1, r0, r2, lsl #22
    26b8:	andeq	r1, r0, r4, lsr sl
    26bc:	andeq	r2, r1, lr, ror fp
    26c0:	andeq	r1, r0, r6, lsl sl
    26c4:	andeq	r1, r0, r6, lsl #20
    26c8:	strdeq	r1, [r0], -ip
    26cc:	strdeq	r1, [r0], -r6
    26d0:	andeq	r1, r0, r2, ror #19
    26d4:	andeq	r1, r0, r0, ror #19
    26d8:	andeq	r1, r0, r4, ror #19
    26dc:	ldrdeq	r1, [r0], -lr
    26e0:	ldrdeq	r1, [r0], -r2
    26e4:	andeq	r1, r0, r6, asr #19
    26e8:			; <UNDEFINED> instruction: 0x000019ba
    26ec:	andeq	r1, r0, lr, lsr #19
    26f0:	andeq	r1, r0, r2, lsr #19
    26f4:	muleq	r0, r8, r9
    26f8:	andeq	r1, r0, lr, lsl #19
    26fc:	andeq	r1, r0, r4, lsl #19
    2700:	andeq	r1, r0, sl, ror r9
    2704:	andeq	r2, r1, lr, lsr #20
    2708:	ldrdeq	r2, [r1], -sl
    270c:	andeq	r1, r0, ip, asr #17
    2710:	andeq	r1, r0, sl, asr #17
    2714:	andeq	r1, r0, sl, asr #17
    2718:	muleq	r0, r0, r8
    271c:	svcmi	0x00f0e92d
    2720:	sfm	f2, 4, [sp, #-288]!	; 0xfffffee0
    2724:			; <UNDEFINED> instruction: 0xf8df8b0c
    2728:			; <UNDEFINED> instruction: 0xf8df5490
    272c:	ldrbtmi	r1, [sp], #-1168	; 0xfffffb70
    2730:	cfldr32vc	mvfx15, [r9, #-692]	; 0xfffffd4c
    2734:	blge	1c93920 <getslabinfo@plt+0x1c92a00>
    2738:	teqls	r1, #132, 24	; 0x8400
    273c:			; <UNDEFINED> instruction: 0x4618ae56
    2740:	ldrbtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2744:	svcge	0x00529433
    2748:	stclge	8, cr5, [sl, #-940]	; 0xfffffc54
    274c:	orrsls	r6, r7, #1769472	; 0x1b0000
    2750:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2754:	bl	5c0754 <getslabinfo@plt+0x5bf834>
    2758:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    275c:	subcs	r4, ip, #32, 12	; 0x2000000
    2760:	strbtmi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2764:			; <UNDEFINED> instruction: 0xf7fe4479
    2768:			; <UNDEFINED> instruction: 0xf8dfeb0e
    276c:	ldrbtmi	r3, [ip], #-1120	; 0xfffffba0
    2770:	strtls	r9, [fp], #-1318	; 0xfffffada
    2774:	strtls	sl, [r7], -lr, asr #20
    2778:	eorls	r2, r5, #30
    277c:			; <UNDEFINED> instruction: 0x9718a93a
    2780:	stmiapl	r3!, {r0, r1, r3, r4, r5, r9, fp, sp, pc}^
    2784:	eorsls	sl, r2, #60, 26	; 0xf00
    2788:	stfeqp	f7, [r4], #52	; 0x34
    278c:	ldmdavs	fp, {r1, r2, r3, r4, r8, ip, pc}
    2790:	rsbsgt	pc, r4, sp, asr #17
    2794:	cfldr32vc	mvfx15, [r0], {13}
    2798:			; <UNDEFINED> instruction: 0xf8cd9536
    279c:	tstls	ip, #144	; 0x90
    27a0:	bl	3c07a0 <getslabinfo@plt+0x3bf880>
    27a4:	strtcc	pc, [r8], #-2271	; 0xfffff721
    27a8:	cfstr32vc	mvfx15, [r8], {13}
    27ac:	addgt	pc, r8, sp, asr #17
    27b0:	cfstr32vc	mvfx15, [r4], {13}
    27b4:			; <UNDEFINED> instruction: 0xf8cd447b
    27b8:			; <UNDEFINED> instruction: 0xf50dc084
    27bc:			; <UNDEFINED> instruction: 0xf8cd7c80
    27c0:	ldmdavs	fp, {r7, lr, pc}
    27c4:	ldfeqp	f7, [r8], #52	; 0x34
    27c8:	rsbsgt	pc, ip, sp, asr #17
    27cc:	cfstr64vc	mvdx15, [ip], {13}
    27d0:	sbcgt	pc, r0, sp, asr #17
    27d4:	cfstr64vc	mvdx15, [r4], {13}
    27d8:			; <UNDEFINED> instruction: 0xf8cd085b
    27dc:	teqls	r4, #188	; 0xbc
    27e0:	cfldr32vc	mvfx15, [ip], #52	; 0x34
    27e4:			; <UNDEFINED> instruction: 0xf8cdab5a
    27e8:			; <UNDEFINED> instruction: 0x932dc0b8
    27ec:	eorls	r0, ip, r0, lsl #21
    27f0:	eorls	sl, r3, r6, asr #16
    27f4:	mcr2	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    27f8:	b	fe9c07f8 <getslabinfo@plt+0xfe9bf8d8>
    27fc:			; <UNDEFINED> instruction: 0x46339c32
    2800:	ldrdne	lr, [r5], -sp	; <UNPREDICTABLE>
    2804:	strls	r4, [sp, #-1594]	; 0xfffff9c6
    2808:	cfldrsls	mvf9, [lr], {12}
    280c:	cfldrsls	mvf9, [sp], {11}
    2810:	cfstrsls	mvf9, [r4], #-40	; 0xffffffd8
    2814:	cfstrsls	mvf9, [r3], #-36	; 0xffffffdc
    2818:	cfstrsls	mvf9, [r2], #-32	; 0xffffffe0
    281c:	cfstrsls	mvf9, [r1], #-28	; 0xffffffe4
    2820:	cfstrsls	mvf9, [r0], #-24	; 0xffffffe8
    2824:	cfldrsls	mvf9, [pc], {5}
    2828:	cfldrsls	mvf9, [r0], #-16
    282c:	cfstrsls	mvf9, [pc], #-12	; 2828 <getslabinfo@plt+0x1908>
    2830:	cfstrsls	mvf9, [lr], #-8
    2834:	cfstrsls	mvf9, [sp], #-4
    2838:			; <UNDEFINED> instruction: 0xf7fe9400
    283c:	blmi	ff97d57c <getslabinfo@plt+0xff97c65c>
    2840:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2844:			; <UNDEFINED> instruction: 0xf0402b00
    2848:	stmdals	sl, {r2, r3, r4, r7, sl, pc}^
    284c:	bhi	3e330 <getslabinfo@plt+0x3d410>
    2850:	stmdbls	fp, {r1, r2, r3, r6, sl, fp, ip, pc}^
    2854:	bls	13c8c6c <getslabinfo@plt+0x13c7d4c>
    2858:	blls	17a89a8 <getslabinfo@plt+0x17a7a88>
    285c:	streq	lr, [r2, #-2881]	; 0xfffff4bf
    2860:	bl	4291e4 <getslabinfo@plt+0x4282c4>
    2864:	ldmdbls	r3, {r0, r1, r8, r9, fp}^
    2868:	cmneq	r2, #3620864	; 0x374000
    286c:	tsteq	r1, r2, asr #22
    2870:	bl	6e91d0 <getslabinfo@plt+0x6e82b0>
    2874:	ldmdals	sl, {r8, r9, fp}^
    2878:	cmpmi	r9, fp, asr lr
    287c:	ldrsbge	pc, [ip, #-141]	; 0xffffff73	; <UNPREDICTABLE>
    2880:	andsls	r1, sl, r3, lsl r8
    2884:			; <UNDEFINED> instruction: 0x0c66e9dd
    2888:	bl	12a70e4 <getslabinfo@plt+0x12a61c4>
    288c:	ldmdane	fp, {r1, r2, r9}
    2890:	bl	10a78f0 <getslabinfo@plt+0x10a69d0>
    2894:	ldmdbne	fp, {r2, r3, r9}
    2898:	andeq	lr, r2, #70656	; 0x11400
    289c:	stmdaeq	fp, {r0, r1, r4, r8, r9, fp, sp, lr, pc}
    28a0:	stmdbeq	r1, {r1, r6, r8, r9, fp, sp, lr, pc}
    28a4:	stflsd	f1, [fp], #-100	; 0xffffff9c
    28a8:	movweq	lr, #39512	; 0x9a58
    28ac:	blmi	ff2d4fdc <getslabinfo@plt+0xff2d40bc>
    28b0:			; <UNDEFINED> instruction: 0xf04fbf08
    28b4:	ldrls	r0, [fp], -r1, lsl #16
    28b8:			; <UNDEFINED> instruction: 0xf04fbf04
    28bc:			; <UNDEFINED> instruction: 0xf8cd0900
    28c0:	ldrbtmi	r8, [fp], #-84	; 0xffffffac
    28c4:	svclt	0x00089517
    28c8:	stmdapl	r5!, {r1, r3, r6, r7, r9, sl, lr}^
    28cc:	ldrbeq	lr, [r8], -pc, asr #20
    28d0:	b	11953e4 <getslabinfo@plt+0x11944c4>
    28d4:	ldcl	6, cr7, [r3, #804]	; 0x324
    28d8:	b	13e50e4 <getslabinfo@plt+0x13e41c4>
    28dc:	stmdavs	fp!, {r0, r3, r4, r6, r8, r9, sl}
    28e0:	stmiapl	r2!, {r0, r1, r2, r4, r5, r8, sl, ip, pc}
    28e4:	cdp	3, 15, cr9, cr8, cr8, {1}
    28e8:	vldr	s16, [pc, #416]	; 2a90 <getslabinfo@plt+0x1b70>
    28ec:	ldmdavs	r3, {r1, r4, r5, r7, r9, fp, sp, lr}
    28f0:			; <UNDEFINED> instruction: 0x93299235
    28f4:	bvc	a7df70 <getslabinfo@plt+0xa7d050>
    28f8:	blmi	feea9174 <getslabinfo@plt+0xfeea8254>
    28fc:	bvc	a3e078 <getslabinfo@plt+0xa3d158>
    2900:	ldrbtmi	r6, [fp], #-2066	; 0xfffff7ee
    2904:	mrc	13, 7, r9, cr8, cr3, {1}
    2908:	ldmvs	r9, {r0, r1, r2, r6, r9, fp, sp, lr}^
    290c:	bcs	43e140 <getslabinfo@plt+0x43d220>
    2910:	ssatmi	r6, #15, sl, lsl #16
    2914:	ldmvs	fp, {r0, r4, r5, r8, sl, fp, ip, pc}
    2918:	svclt	0x00082a00
    291c:	stmdbcs	r4, {r1, r2, r3, r5, r7, r9, sl, lr}
    2920:			; <UNDEFINED> instruction: 0xee0c9a1e
    2924:	vmrs	lr, fpexc
    2928:	ldmdavs	r2, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr}
    292c:	bcs	fe43e160 <getslabinfo@plt+0xfe43d240>
    2930:	bvc	fea3e354 <getslabinfo@plt+0xfea3d434>
    2934:	bvc	fea3e454 <getslabinfo@plt+0xfea3d534>
    2938:	mrc	15, 5, fp, cr0, cr8, {0}
    293c:	vnmul.f32	s16, s14, s12
    2940:	vmov.f32	s14, #200	; 0xbe400000 -0.1875000
    2944:	vnmul.f32	s19, s15, s14
    2948:			; <UNDEFINED> instruction: 0xeefc7a88
    294c:	blcs	294f0 <getslabinfo@plt+0x285d0>
    2950:	ldrhi	pc, [r0], #-0
    2954:	blmi	fe9553ec <getslabinfo@plt+0xfe9544cc>
    2958:	stmiapl	r3!, {r1, r5, r7, fp, ip, lr}^
    295c:	bvc	3e0ac <getslabinfo@plt+0x3d18c>
    2960:	ldcl	6, cr4, [r3, #264]	; 0x108
    2964:	stmdane	r3, {r9, fp, sp, pc}
    2968:	streq	lr, [ip, #-2892]	; 0xfffff4b4
    296c:	bl	11489e0 <getslabinfo@plt+0x1147ac0>
    2970:	cdp	5, 15, cr0, cr8, cr12, {0}
    2974:	cmpeq	ip, r7, ror #20
    2978:	ldmdbne	ip, {r0, r3, r5, r6, r8}
    297c:	bicsvs	lr, r3, r1, asr #20
    2980:	bl	11542b4 <getslabinfo@plt+0x1153394>
    2984:	stmdane	r0!, {r0, r8}
    2988:	tsteq	ip, r1, asr #22
    298c:	bl	11c8f94 <getslabinfo@plt+0x11c8074>
    2990:	rmfs	f0, f7, f1
    2994:			; <UNDEFINED> instruction: 0xf001aaa8
    2998:	ldcls	8, cr15, [fp], {251}	; 0xfb
    299c:	stmdane	fp, {r1, r3, r4, r8, fp, ip, pc}^
    29a0:	bl	1114230 <getslabinfo@plt+0x1113310>
    29a4:	ldmdane	r9, {r1, r9}^
    29a8:	streq	lr, [r4, #-2882]	; 0xfffff4be
    29ac:	strbmi	r4, [r2], -fp, asr #12
    29b0:	b	1102f68 <getslabinfo@plt+0x1102048>
    29b4:	ldrdls	r6, [lr], -r1
    29b8:	stmdane	r8, {r3, r6, r8}
    29bc:	bl	1168e2c <getslabinfo@plt+0x1167f0c>
    29c0:	stmdane	r0, {r2, sl}^
    29c4:	bl	1128e38 <getslabinfo@plt+0x1127f18>
    29c8:	stmibne	r0, {r0, r8}
    29cc:	tsteq	r1, r7, asr #22
    29d0:	bge	23e280 <getslabinfo@plt+0x23d360>
    29d4:			; <UNDEFINED> instruction: 0xf8dcf001
    29d8:			; <UNDEFINED> instruction: 0x46429c15
    29dc:	stmdbne	r1!, {r0, r1, r3, r6, r9, sl, lr}
    29e0:	streq	lr, [sl, #-2890]	; 0xfffff4b6
    29e4:	bl	1148e10 <getslabinfo@plt+0x1147ef0>
    29e8:	cmneq	ip, sl, lsl #10
    29ec:	ldrbvs	lr, [r1], #2628	; 0xa44
    29f0:	bge	ff2be4e8 <getslabinfo@plt+0xff2bd5c8>
    29f4:	cmpeq	r8, sp
    29f8:	ldmdbls	r5, {r3, fp, ip}
    29fc:	streq	lr, [r4], #-2885	; 0xfffff4bb
    2a00:	bl	1108b08 <getslabinfo@plt+0x1107be8>
    2a04:	stmibne	r0, {r1, r3, r8}
    2a08:	tsteq	r1, r7, asr #22
    2a0c:			; <UNDEFINED> instruction: 0xf8c0f001
    2a10:	bl	6e9a7c <getslabinfo@plt+0x6e8b5c>
    2a14:	strbmi	r0, [r2], -fp, lsl #2
    2a18:	strtmi	r4, [r5], -fp, asr #12
    2a1c:	streq	lr, [r5, #-2884]	; 0xfffff4bc
    2a20:	tsteq	fp, r1, lsl fp
    2a24:	streq	lr, [r5, #-2884]	; 0xfffff4bc
    2a28:	b	1102fe0 <getslabinfo@plt+0x11020c0>
    2a2c:	ldrdls	r6, [ip], -r1
    2a30:	stmdane	r8, {r3, r6, r8}
    2a34:	bl	1168ea0 <getslabinfo@plt+0x1167f80>
    2a38:	bl	403a50 <getslabinfo@plt+0x402b30>
    2a3c:	bl	1102a70 <getslabinfo@plt+0x1101b50>
    2a40:	stmibne	r0, {r0, r8}
    2a44:	tsteq	r1, r7, asr #22
    2a48:			; <UNDEFINED> instruction: 0xf8a2f001
    2a4c:	ldcls	12, cr9, [r7, #-88]	; 0xffffffa8
    2a50:	stmdbne	r1!, {r1, r6, r9, sl, lr}
    2a54:	cmnmi	sp, fp, asr #12
    2a58:			; <UNDEFINED> instruction: 0x9c171909
    2a5c:	streq	lr, [r5, #-2884]	; 0xfffff4bc
    2a60:	b	1103018 <getslabinfo@plt+0x11020f8>
    2a64:	ldrdls	r6, [fp], -r1
    2a68:	stmdane	r8, {r3, r6, r8}
    2a6c:	bl	1168ecc <getslabinfo@plt+0x1167fac>
    2a70:	cfldrsls	mvf0, [r7, #-16]
    2a74:	bl	1108b7c <getslabinfo@plt+0x1107c5c>
    2a78:	stmibne	r0, {r0, r2, r8}
    2a7c:	tsteq	r1, r7, asr #22
    2a80:			; <UNDEFINED> instruction: 0xf886f001
    2a84:			; <UNDEFINED> instruction: 0x9c1c9b24
    2a88:	ldmdavs	r9, {r1, r6, r9, sl, lr}
    2a8c:	andls	r4, sl, fp, asr #12
    2a90:	blx	5431a <getslabinfo@plt+0x533fa>
    2a94:	ldmdane	r0!, {ip, sp, lr, pc}
    2a98:	tsteq	r0, r7, asr #2	; <UNPREDICTABLE>
    2a9c:			; <UNDEFINED> instruction: 0xf878f001
    2aa0:	strbmi	r9, [r2], -r3, lsr #22
    2aa4:			; <UNDEFINED> instruction: 0x464b6819
    2aa8:	strtmi	r9, [r0], -r9
    2aac:			; <UNDEFINED> instruction: 0xf000fb01
    2ab0:			; <UNDEFINED> instruction: 0xf1471830
    2ab4:			; <UNDEFINED> instruction: 0xf0010100
    2ab8:	blls	840c6c <getslabinfo@plt+0x83fd4c>
    2abc:	ldmdavs	r9, {r1, r6, r9, sl, lr}
    2ac0:	andls	r4, r8, fp, asr #12
    2ac4:	blx	5434e <getslabinfo@plt+0x5342e>
    2ac8:	ldmdane	r0!, {ip, sp, lr, pc}
    2acc:	tsteq	r0, r7, asr #2	; <UNPREDICTABLE>
    2ad0:			; <UNDEFINED> instruction: 0xf85ef001
    2ad4:			; <UNDEFINED> instruction: 0x46429b1f
    2ad8:			; <UNDEFINED> instruction: 0x464b6819
    2adc:	strtmi	r9, [r0], -r7
    2ae0:			; <UNDEFINED> instruction: 0xf000fb01
    2ae4:			; <UNDEFINED> instruction: 0xf1471830
    2ae8:			; <UNDEFINED> instruction: 0xf0010100
    2aec:	blls	8c0c38 <getslabinfo@plt+0x8bfd18>
    2af0:	strbmi	r9, [r2], -ip, lsr #26
    2af4:			; <UNDEFINED> instruction: 0x464b6819
    2af8:			; <UNDEFINED> instruction: 0xf105fb01
    2afc:	bne	43e320 <getslabinfo@plt+0x43d400>
    2b00:	bvc	11fe5e8 <getslabinfo@plt+0x11fd6c8>
    2b04:	bvc	a3e628 <getslabinfo@plt+0xa3d708>
    2b08:	cdp	0, 6, cr9, cr7, cr6, {0}
    2b0c:			; <UNDEFINED> instruction: 0xeefc7a88
    2b10:	vnmla.f32	s14, s15, s15
    2b14:	blx	10555e <getslabinfo@plt+0x10463e>
    2b18:	ldmdane	r0!, {ip, sp, lr, pc}
    2b1c:	tsteq	r0, r7, asr #2	; <UNPREDICTABLE>
    2b20:			; <UNDEFINED> instruction: 0xf836f001
    2b24:	strbmi	r9, [r2], -r1, lsr #22
    2b28:			; <UNDEFINED> instruction: 0x464b6819
    2b2c:			; <UNDEFINED> instruction: 0xf105fb01
    2b30:	bne	43e354 <getslabinfo@plt+0x43d434>
    2b34:	bvc	11fe61c <getslabinfo@plt+0x11fd6fc>
    2b38:	bvc	a3e65c <getslabinfo@plt+0xa3d73c>
    2b3c:	cdp	0, 6, cr9, cr7, cr5, {0}
    2b40:			; <UNDEFINED> instruction: 0xeefc7a88
    2b44:	vnmla.f32	s14, s15, s15
    2b48:	blx	105592 <getslabinfo@plt+0x104672>
    2b4c:	ldmdane	r0!, {ip, sp, lr, pc}
    2b50:	tsteq	r0, r7, asr #2	; <UNPREDICTABLE>
    2b54:			; <UNDEFINED> instruction: 0xf81cf001
    2b58:	bvc	1abe640 <getslabinfo@plt+0x1abd720>
    2b5c:	bcc	fe43e3d0 <getslabinfo@plt+0xfe43d4b0>
    2b60:	bcs	43e3d4 <getslabinfo@plt+0x43d4b4>
    2b64:	bne	43e3dc <getslabinfo@plt+0x43d4bc>
    2b68:	bge	be1a4 <getslabinfo@plt+0xbd284>
    2b6c:	bvc	a3e690 <getslabinfo@plt+0xa3d770>
    2b70:	bls	7e2ac <getslabinfo@plt+0x7d38c>
    2b74:	bls	3e1b0 <getslabinfo@plt+0x3d290>
    2b78:	andcs	r9, r1, r4
    2b7c:	bhi	fe23e420 <getslabinfo@plt+0xfe23d500>
    2b80:	bhi	ff23e678 <getslabinfo@plt+0xff23d758>
    2b84:	bhi	fe1c0 <getslabinfo@plt+0xfd2a0>
    2b88:	stmib	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b8c:	ldrbtmi	r4, [fp], #-2840	; 0xfffff4e8
    2b90:	blcs	1cd04 <getslabinfo@plt+0x1bde4>
    2b94:	movwhi	pc, #49216	; 0xc040	; <UNPREDICTABLE>
    2b98:	andcs	r2, sl, r0, lsl #6
    2b9c:			; <UNDEFINED> instruction: 0x9328461c
    2ba0:	bge	3e684 <getslabinfo@plt+0x3d764>
    2ba4:	ldmdb	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ba8:	bls	be32c <getslabinfo@plt+0xbd40c>
    2bac:	strtmi	r2, [r3], r1, lsl #6
    2bb0:			; <UNDEFINED> instruction: 0xe1a49317
    2bb4:	strmi	r0, [r0], #0
    2bb8:	andeq	r2, r1, r6, lsr #15
    2bbc:	muleq	r0, r4, r8
    2bc0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2bc4:	andeq	r1, r0, ip, lsr #17
    2bc8:	andeq	r2, r1, r6, ror #14
    2bcc:	andeq	r0, r0, ip, lsl r1
    2bd0:	andeq	r2, r1, r0, asr r8
    2bd4:	ldrdeq	r2, [r1], -r8
    2bd8:	andeq	r0, r0, ip, ror #1
    2bdc:	andeq	r2, r1, r2, asr #14
    2be0:	andeq	r0, r0, ip, lsl #2
    2be4:	andeq	r2, r1, r6, lsl r7
    2be8:	andeq	r0, r0, r4, asr #1
    2bec:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2bf0:	andeq	r2, r1, sl, lsl #9
    2bf4:	strmi	r1, [pc], -r3, lsl #16
    2bf8:	ldmdane	fp, {r0, r3, r6, r8, lr}
    2bfc:	tsteq	r1, r7, asr #22
    2c00:	beq	15bd544 <getslabinfo@plt+0x15bc624>
    2c04:			; <UNDEFINED> instruction: 0x6710e9dd
    2c08:	b	13c3170 <getslabinfo@plt+0x13c2250>
    2c0c:	ldmdane	r8, {r0, r6, sl, fp, ip}
    2c10:	vldmiavs	r3, {s29-s104}
    2c14:	tstcs	r0, #3620864	; 0x374000
    2c18:	bvc	ff1fd548 <getslabinfo@plt+0xff1fc628>
    2c1c:	ldrbeq	lr, [r7], -pc, asr #20
    2c20:	bl	106a870 <getslabinfo@plt+0x1069950>
    2c24:			; <UNDEFINED> instruction: 0xf8dd010c
    2c28:	stmibne	r0, {r6, ip, pc}^
    2c2c:	bl	11ea880 <getslabinfo@plt+0x11e9960>
    2c30:	bl	40303c <getslabinfo@plt+0x40211c>
    2c34:	bl	1182c64 <getslabinfo@plt+0x1181d44>
    2c38:			; <UNDEFINED> instruction: 0xf0000101
    2c3c:	blls	482ae8 <getslabinfo@plt+0x481bc8>
    2c40:	subge	pc, r0, sp, asr #17
    2c44:	eorls	r9, r9, r1, lsl r6
    2c48:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2c4c:	ldrbtmi	r9, [r9], #-2615	; 0xfffff5c9
    2c50:	mrcls	8, 1, r9, cr1, cr3, {1}
    2c54:	ldc	8, cr6, [r1, #72]	; 0x48
    2c58:	ldmdbls	sp, {r0, r9, fp, pc}
    2c5c:			; <UNDEFINED> instruction: 0xf8df922a
    2c60:	stmdavs	r9, {r3, r5, r6, r8, sl, sp}
    2c64:	bhi	123e74c <getslabinfo@plt+0x123d82c>
    2c68:	bvc	abe3e4 <getslabinfo@plt+0xabd4c4>
    2c6c:	mcr	4, 0, r4, cr12, cr10, {3}
    2c70:	ldmdavs	r1, {r4, r9, fp, ip}
    2c74:	stmdbcs	r0, {r1, r4, r6, r7, fp, sp, lr}
    2c78:	ldrtmi	fp, [r0], -r8, lsl #30
    2c7c:	bcs	1290fc <getslabinfo@plt+0x1281dc>
    2c80:	bvc	19fe868 <getslabinfo@plt+0x19fd948>
    2c84:			; <UNDEFINED> instruction: 0xee0d9a35
    2c88:	stmdavs	r9, {r4, r9, fp}
    2c8c:	mcr	8, 0, r6, cr12, cr2, {0}
    2c90:	eorls	r1, sl, #144, 20	; 0x90000
    2c94:	blt	fe23e6b8 <getslabinfo@plt+0xfe23d798>
    2c98:	bvc	abe414 <getslabinfo@plt+0xabd4f4>
    2c9c:	strcs	pc, [ip, #-2271]!	; 0xfffff721
    2ca0:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    2ca4:	bvc	19fe88c <getslabinfo@plt+0x19fd96c>
    2ca8:	bhi	fe23e7cc <getslabinfo@plt+0xfe23d8ac>
    2cac:	mrc	15, 7, fp, cr0, cr6, {0}
    2cb0:	vmov.f32	s21, s19
    2cb4:	vnmul.f32	s20, s22, s20
    2cb8:			; <UNDEFINED> instruction: 0xeebcba29
    2cbc:	vnmul.f32	s23, s17, s22
    2cc0:			; <UNDEFINED> instruction: 0xeefc8aaa
    2cc4:	bcs	2586c <getslabinfo@plt+0x2494c>
    2cc8:	eorhi	pc, r3, #0
    2ccc:	strne	pc, [r0, #-2271]	; 0xfffff721
    2cd0:	strcs	pc, [r0, #-2271]	; 0xfffff721
    2cd4:	svcls	0x001c982b
    2cd8:	stmpl	r2, {r0, r6, fp, ip, lr}
    2cdc:	bvc	3e428 <getslabinfo@plt+0x3d508>
    2ce0:	ldrbtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    2ce4:	blt	3e434 <getslabinfo@plt+0x3d514>
    2ce8:	bl	11c9298 <getslabinfo@plt+0x11c8378>
    2cec:	ldmdbne	r2, {r0, r1, r2, sl, fp}^
    2cf0:			; <UNDEFINED> instruction: 0x0c07eb4c
    2cf4:	mrc	4, 7, r4, cr8, cr9, {3}
    2cf8:	cmpeq	r0, r7, ror #20
    2cfc:	ldrdge	pc, [r0], -r1
    2d00:	cmpne	ip, pc, asr #20
    2d04:	b	1048d4c <getslabinfo@plt+0x1047e2c>
    2d08:	bl	131b458 <getslabinfo@plt+0x131a538>
    2d0c:	stmdbne	r0, {r0, r8}^
    2d10:	tsteq	r1, r7, asr #22
    2d14:			; <UNDEFINED> instruction: 0x6710e9dd
    2d18:	tstls	r0, #77594624	; 0x4a00000
    2d1c:	bl	11c9324 <getslabinfo@plt+0x11c8404>
    2d20:	rmfs	f0, f7, f1
    2d24:			; <UNDEFINED> instruction: 0xf0009a88
    2d28:	blls	5c29fc <getslabinfo@plt+0x5c1adc>
    2d2c:			; <UNDEFINED> instruction: 0x0c04eb14
    2d30:	bl	10d4660 <getslabinfo@plt+0x10d3740>
    2d34:	bl	704148 <getslabinfo@plt+0x703228>
    2d38:	bl	10c5d50 <getslabinfo@plt+0x10c4e30>
    2d3c:	blls	404158 <getslabinfo@plt+0x403238>
    2d40:	ldrvs	lr, [r0, -sp, asr #19]
    2d44:	b	10432f0 <getslabinfo@plt+0x10423d0>
    2d48:	tstls	ip, #220, 2	; 0x37
    2d4c:	blt	1afe934 <getslabinfo@plt+0x1afda14>
    2d50:	b	13e6d90 <getslabinfo@plt+0x13e5e70>
    2d54:	bl	706e8c <getslabinfo@plt+0x705f6c>
    2d58:	bl	1142d60 <getslabinfo@plt+0x1141e40>
    2d5c:	stmdbne	r0, {r0, r8}
    2d60:	mcr	12, 1, r9, cr9, cr6, {0}
    2d64:	bl	1129614 <getslabinfo@plt+0x11286f4>
    2d68:	stmibne	r0, {r0, r8}
    2d6c:	tsteq	r1, r7, asr #22
    2d70:			; <UNDEFINED> instruction: 0xff0ef000
    2d74:	ldmdbls	r5, {r0, r1, r3, r4, r9, sl, fp, ip, pc}
    2d78:	ldmibne	r4!, {r1, r3, r6, r9, sl, lr}
    2d7c:	bl	10699f4 <getslabinfo@plt+0x1068ad4>
    2d80:	stmibne	r4!, {r0, r8, sl}
    2d84:	streq	lr, [r5, #-2881]	; 0xfffff4bf
    2d88:	tstls	r6, #-1073741799	; 0xc0000019
    2d8c:	b	1043338 <getslabinfo@plt+0x1042418>
    2d90:	mrc	1, 5, r6, cr12, cr4, {6}
    2d94:	andls	r9, sp, r9, asr #21
    2d98:	svcls	0x002919e0
    2d9c:	tsteq	r1, r5, asr #22
    2da0:	stmibne	r0, {r0, r2, r4, sl, fp, ip, pc}
    2da4:	bl	11289dc <getslabinfo@plt+0x1127abc>
    2da8:	ldmib	sp, {r0, r8}^
    2dac:	stmibne	r0, {r4, r8, r9, sl, sp, lr}
    2db0:	tsteq	r1, r7, asr #22
    2db4:	cdp2	0, 14, cr15, cr12, cr0, {0}
    2db8:	blls	5aa628 <getslabinfo@plt+0x5a9708>
    2dbc:	ldmibne	r5!, {r1, r3, r6, r9, sl, lr}
    2dc0:	tsteq	r8, r8, asr #22
    2dc4:	bl	1049480 <getslabinfo@plt+0x1048560>
    2dc8:	cmneq	ip, r8, lsl #2
    2dcc:	stmdbne	ip!, {r0, r1, r2, r3, r6, r8}
    2dd0:	ldrbvs	lr, [r5, r7, asr #20]
    2dd4:	tsteq	r1, r7, asr #22
    2dd8:	ldmib	sp, {r2, r5, r7, r8, fp, ip}^
    2ddc:	bl	105ca24 <getslabinfo@plt+0x105bb04>
    2de0:	andls	r0, fp, r8, lsl #2
    2de4:	bl	11c946c <getslabinfo@plt+0x11c854c>
    2de8:			; <UNDEFINED> instruction: 0xf0000101
    2dec:	mrcls	14, 0, APSR_nzcv, cr9, cr1, {6}
    2df0:	ldrbmi	r9, [r1], -r4, lsr #20
    2df4:			; <UNDEFINED> instruction: 0xf8529c34
    2df8:			; <UNDEFINED> instruction: 0xf8523026
    2dfc:	strtmi	r2, [r3], #-43	; 0xffffffd5
    2e00:	bne	fe626e30 <getslabinfo@plt+0xfe625f10>
    2e04:	stc2	0, cr15, [r8]
    2e08:	ldrbmi	r9, [r1], -r3, lsr #20
    2e0c:	eorcc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    2e10:	eorcs	pc, fp, r2, asr r8	; <UNPREDICTABLE>
    2e14:	andls	r4, r9, r3, lsr #8
    2e18:			; <UNDEFINED> instruction: 0xf0001a98
    2e1c:	bls	842418 <getslabinfo@plt+0x8414f8>
    2e20:			; <UNDEFINED> instruction: 0xf8524651
    2e24:			; <UNDEFINED> instruction: 0xf8523026
    2e28:	strtmi	r2, [r3], #-43	; 0xffffffd5
    2e2c:	bne	fe626e54 <getslabinfo@plt+0xfe625f34>
    2e30:	ldc2l	0, cr15, [r2, #-0]
    2e34:			; <UNDEFINED> instruction: 0x46519a1f
    2e38:	eorcc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    2e3c:	eorcs	pc, fp, r2, asr r8	; <UNPREDICTABLE>
    2e40:	andls	r4, r7, r3, lsr #8
    2e44:			; <UNDEFINED> instruction: 0xf0001a98
    2e48:	bls	8c23ec <getslabinfo@plt+0x8c14cc>
    2e4c:	ldrbmi	r9, [r1], -ip, lsr #26
    2e50:	eorcc	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    2e54:	eorcs	pc, fp, r2, asr r8	; <UNPREDICTABLE>
    2e58:	blx	1498ce <getslabinfo@plt+0x1489ae>
    2e5c:	cdp	3, 0, cr15, cr7, cr3, {0}
    2e60:			; <UNDEFINED> instruction: 0xeef83a90
    2e64:			; <UNDEFINED> instruction: 0xee877a67
    2e68:	andls	r7, r6, r8, lsl #21
    2e6c:	bvc	abe810 <getslabinfo@plt+0xabd8f0>
    2e70:	bvc	ff9fea68 <getslabinfo@plt+0xff9fdb48>
    2e74:	beq	fe43e6d8 <getslabinfo@plt+0xfe43d7b8>
    2e78:			; <UNDEFINED> instruction: 0xf0004420
    2e7c:	blls	8823b8 <getslabinfo@plt+0x881498>
    2e80:			; <UNDEFINED> instruction: 0xf8534651
    2e84:			; <UNDEFINED> instruction: 0xf853202b
    2e88:	bne	fe6cef28 <getslabinfo@plt+0xfe6ce008>
    2e8c:	vqrdmulh.s<illegal width 8>	d15, d3, d5
    2e90:	bcc	fe43e6b4 <getslabinfo@plt+0xfe43d794>
    2e94:	bvc	19fea7c <getslabinfo@plt+0x19fdb5c>
    2e98:	bvc	fe23e8bc <getslabinfo@plt+0xfe23d99c>
    2e9c:	cdp	0, 6, cr9, cr7, cr5, {0}
    2ea0:			; <UNDEFINED> instruction: 0xeefc7a2a
    2ea4:	vnmla.f32	s14, s15, s15
    2ea8:	strtmi	r0, [r0], #-2704	; 0xfffff570
    2eac:	ldc2	0, cr15, [r4, #-0]
    2eb0:	bvc	fe23e9e4 <getslabinfo@plt+0xfe23dac4>
    2eb4:	bcc	fe43e72c <getslabinfo@plt+0xfe43d80c>
    2eb8:	bcs	43e730 <getslabinfo@plt+0x43d810>
    2ebc:	bne	43e738 <getslabinfo@plt+0x43d818>
    2ec0:	bls	be4fc <getslabinfo@plt+0xbd5dc>
    2ec4:	bhi	7e600 <getslabinfo@plt+0x7d6e0>
    2ec8:	blt	3e504 <getslabinfo@plt+0x3d5e4>
    2ecc:	andcs	r4, r1, r4, lsl #12
    2ed0:	cdp	4, 6, cr9, cr7, cr4, {0}
    2ed4:			; <UNDEFINED> instruction: 0xeefc7aaa
    2ed8:	vstr	s15, [sp, #924]	; 0x39c
    2edc:			; <UNDEFINED> instruction: 0xf7fd7a03
    2ee0:	blmi	fefbee60 <getslabinfo@plt+0xfefbdf40>
    2ee4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2ee8:			; <UNDEFINED> instruction: 0xf0402b00
    2eec:	blls	5e3348 <getslabinfo@plt+0x5e2428>
    2ef0:	movwcc	r2, #4106	; 0x100a
    2ef4:			; <UNDEFINED> instruction: 0xf7fd9317
    2ef8:			; <UNDEFINED> instruction: 0xf8ddefcc
    2efc:	blmi	fee2f094 <getslabinfo@plt+0xfee2e174>
    2f00:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2f04:	ldmibvs	fp, {r1, r5, r8, fp, ip, sp, pc}
    2f08:	addsmi	r9, r3, #94208	; 0x17000
    2f0c:	msrhi	R12_usr, r0
    2f10:	ldrbtmi	r4, [ip], #-3252	; 0xfffff34c
    2f14:			; <UNDEFINED> instruction: 0xf7fd6820
    2f18:	stmiavs	r3!, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    2f1c:	blmi	fecaf430 <getslabinfo@plt+0xfecae510>
    2f20:	ldrbtmi	r9, [fp], #-2071	; 0xfffff7e9
    2f24:			; <UNDEFINED> instruction: 0xf0006919
    2f28:	stmdbcs	r0, {r0, r2, r5, r9, sl, fp, ip, sp, lr, pc}
    2f2c:	tsthi	r1, r0	; <UNPREDICTABLE>
    2f30:	movweq	pc, #4235	; 0x108b	; <UNPREDICTABLE>
    2f34:			; <UNDEFINED> instruction: 0x461c9319
    2f38:	svc	0x0006f7fd
    2f3c:	blls	da980c <getslabinfo@plt+0xda88ec>
    2f40:	bls	c27778 <getslabinfo@plt+0xc26858>
    2f44:	strtmi	r9, [r3], -sp, lsl #6
    2f48:	addseq	r0, fp, r4, ror #1
    2f4c:	bls	789398 <getslabinfo@plt+0x788478>
    2f50:	pushls	{r0, r1, r8, ip, pc}
    2f54:	bls	be7788 <getslabinfo@plt+0xbe6868>
    2f58:	tstls	r0, r1, lsr #8
    2f5c:	bls	7493a4 <getslabinfo@plt+0x748484>
    2f60:	andls	r9, r2, r2, lsr #18
    2f64:	ldrmi	r9, [r9], #-522	; 0xfffffdf6
    2f68:	stmdals	r4!, {r1, r2, r3, r5, r9, fp, ip, pc}
    2f6c:	andls	r4, r1, #570425344	; 0x22000000
    2f70:	ldrmi	r9, [r8], #-2595	; 0xfffff5dd
    2f74:	ldrmi	r9, [sl], #-263	; 0xfffffef9
    2f78:	andls	r9, r9, pc, lsl r9
    2f7c:	ldrmi	r9, [r9], #-520	; 0xfffffdf8
    2f80:	bls	82900c <getslabinfo@plt+0x8280ec>
    2f84:	tstls	r4, r8, lsl r4
    2f88:	stmdbls	r5!, {r1, r3, r4, sl, lr}
    2f8c:	andls	r9, r6, r7, lsr #22
    2f90:	stmdals	r6!, {r0, r5, sl, lr}
    2f94:	andls	r4, r5, #587202560	; 0x23000000
    2f98:	strtmi	r9, [r0], #-2584	; 0xfffff5e8
    2f9c:			; <UNDEFINED> instruction: 0xf7fd4422
    2fa0:	blmi	fe4bee18 <getslabinfo@plt+0xfe4bdef8>
    2fa4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2fa8:			; <UNDEFINED> instruction: 0xf0402b00
    2fac:	mcrls	0, 1, r8, cr5, cr12, {5}
    2fb0:			; <UNDEFINED> instruction: 0x0ecbea4f
    2fb4:	ldmdbne	r2!, {r1, r2, r5, r8, fp, ip, pc}
    2fb8:	stmdbne	fp, {r3, r4, fp, ip, pc}
    2fbc:	ldmdavs	r7, {r0, r4, r5, r6, sl, lr}
    2fc0:	ldmdavs	r8, {r0, r2, r8, fp, ip}
    2fc4:			; <UNDEFINED> instruction: 0x0c0eeb06
    2fc8:	ldrdhi	pc, [r4], -r3
    2fcc:	ldmdavs	r2, {r3, r4, r7, r8, r9, fp, sp, pc}^
    2fd0:			; <UNDEFINED> instruction: 0xf8d119c0
    2fd4:	strtmi	r9, [r3], #-0
    2fd8:	bl	121d104 <getslabinfo@plt+0x121c1e4>
    2fdc:			; <UNDEFINED> instruction: 0xf8dc0802
    2fe0:	bl	fec0afe8 <getslabinfo@plt+0xfec0a0c8>
    2fe4:	cdpls	0, 1, cr0, cr8, cr9, {0}
    2fe8:	stmdaeq	r1, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    2fec:	ldrdgt	pc, [r4], -ip
    2ff0:	stmdavs	r9!, {r1, r7, r9, fp, ip}
    2ff4:	streq	lr, [lr, -r6, lsl #22]
    2ff8:	stcleq	8, cr15, [r8], #332	; 0x14c
    2ffc:	stmdaeq	ip, {r3, r5, r6, r8, r9, fp, sp, lr, pc}
    3000:	bl	46a8a4 <getslabinfo@plt+0x469984>
    3004:	stmdavs	sp!, {sl, fp}^
    3008:	stcleq	8, cr15, [r4], #332	; 0x14c
    300c:			; <UNDEFINED> instruction: 0xf8534434
    3010:	andsls	r1, sl, #216, 24	; 0xd800
    3014:	ldrbtmi	sl, [r2], #-2712	; 0xfffff568
    3018:	streq	lr, [r5, #-2880]	; 0xfffff4c0
    301c:	ldmdavs	r8!, {r1, r2, r4, r5, r7, sl, lr}
    3020:	ldclvs	8, cr15, [r4], {83}	; 0x53
    3024:	tsteq	r1, ip, lsl fp
    3028:	bl	115d22c <getslabinfo@plt+0x115c30c>
    302c:	bne	20604c <getslabinfo@plt+0x20512c>
    3030:	stclne	8, cr15, [r8], #328	; 0x148
    3034:			; <UNDEFINED> instruction: 0x0c07eb6c
    3038:	stclvs	8, cr15, [r4], #328	; 0x148
    303c:			; <UNDEFINED> instruction: 0xf8521a40
    3040:	bl	1b0a398 <getslabinfo@plt+0x1b09478>
    3044:			; <UNDEFINED> instruction: 0xf8520c06
    3048:			; <UNDEFINED> instruction: 0xf8de6cd8
    304c:	blne	fe017054 <getslabinfo@plt+0xfe016134>
    3050:	bl	1b1d0f4 <getslabinfo@plt+0x1b1c1d4>
    3054:	andsls	r0, fp, r1, lsl #2
    3058:			; <UNDEFINED> instruction: 0xf8de9115
    305c:	stmdavs	r1!, {r2}^
    3060:	ldrls	r1, [r2], #-2940	; 0xfffff484
    3064:	ldclpl	8, cr15, [r8], #328	; 0x148
    3068:	tsteq	r0, r1, ror #22
    306c:	ldclmi	8, cr15, [r8], #332	; 0x14c
    3070:	ldclvc	8, cr15, [r4], #332	; 0x14c
    3074:	blne	19274c8 <getslabinfo@plt+0x19265a8>
    3078:	ldclne	8, cr15, [r4], #328	; 0x148
    307c:	stclpl	8, cr15, [r8], {83}	; 0x53
    3080:	stcleq	8, cr15, [r8], {82}	; 0x52
    3084:	tsteq	r1, r7, ror #22
    3088:	stclcc	8, cr15, [r4], {83}	; 0x53
    308c:	bne	b674ec <getslabinfo@plt+0xb665cc>
    3090:	stclne	8, cr15, [r4], {82}	; 0x52
    3094:	bls	4bd810 <getslabinfo@plt+0x4bc8f0>
    3098:	movweq	lr, #7011	; 0x1b63
    309c:	blls	a27d14 <getslabinfo@plt+0xa26df4>
    30a0:	smlawtlt	fp, ip, r6, r4
    30a4:	ldrmi	r4, [sl], -fp, asr #8
    30a8:	bfine	r4, ip, #13, #15
    30ac:	tstcs	r2, #3358720	; 0x334000
    30b0:	svceq	0x0000f1bc
    30b4:	svclt	0x00bf9916
    30b8:	adcgt	pc, r0, sp, asr #17
    30bc:	movwcs	r2, #512	; 0x200
    30c0:	tstcs	r2, #3358720	; 0x334000
    30c4:	movwcs	fp, #4008	; 0xfa8
    30c8:	svclt	0x00a89a1c
    30cc:	stmdbne	r3!, {r3, r5, r8, r9, ip, pc}^
    30d0:	andeq	lr, r2, #66560	; 0x10400
    30d4:	ldmib	sp, {r1, r3, r4, r8, fp, ip, pc}^
    30d8:	ldmdane	fp, {r1, r4, r8, r9, sl, sp, lr}^
    30dc:	bl	10a9550 <getslabinfo@plt+0x10a8630>
    30e0:	ldmdane	fp, {r3, r9}^
    30e4:			; <UNDEFINED> instruction: 0x46309915
    30e8:	andeq	lr, r2, #66560	; 0x10400
    30ec:	tstls	r0, #2539520	; 0x26c000
    30f0:	bl	10949e4 <getslabinfo@plt+0x1093ac4>
    30f4:	tstls	r1, #201326592	; 0xc000000
    30f8:	ldmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
    30fc:	b	159cd44 <getslabinfo@plt+0x159be24>
    3100:			; <UNDEFINED> instruction: 0xf47f0307
    3104:	cmncs	r4, #7616	; 0x1dc0
    3108:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    310c:	movwcs	r9, #809	; 0x329
    3110:	ldmdbmi	r7!, {r1, r3, r4, r7, r8, sl, sp, lr, pc}
    3114:	ldrb	r4, [sp, #2615]	; 0xa37
    3118:	bge	1a955fc <getslabinfo@plt+0x1a946dc>
    311c:	ldrbtmi	r2, [r9], #-1
    3120:	mrc	7, 5, APSR_nzcv, cr12, cr13, {7}
    3124:	ldcge	6, cr14, [sp, #-908]!	; 0xfffffc74
    3128:			; <UNDEFINED> instruction: 0xf7fd4628
    312c:			; <UNDEFINED> instruction: 0x4628ee32
    3130:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    3134:	cmplt	r0, r3, lsl #12
    3138:	stmdage	sl!, {r4, r5, r9, fp, lr}^
    313c:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
    3140:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3144:			; <UNDEFINED> instruction: 0xf47f2800
    3148:	movwcs	sl, #3890	; 0xf32
    314c:			; <UNDEFINED> instruction: 0x31a8f88d
    3150:			; <UNDEFINED> instruction: 0xf7ffe72d
    3154:	usat	pc, #11, r9, asr #18	; <UNPREDICTABLE>
    3158:	blmi	a95a04 <getslabinfo@plt+0xa94ae4>
    315c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3160:	blls	fe5dd1d0 <getslabinfo@plt+0xfe5dc2b0>
    3164:	qsuble	r4, sl, sl
    3168:	cfldr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
    316c:	blhi	33e468 <getslabinfo@plt+0x33d548>
    3170:	svchi	0x00f0e8bd
    3174:	bmi	7a9628 <getslabinfo@plt+0x7a8708>
    3178:	stmpl	sl, {r1, r2, r3, r4, r8, r9, fp, lr}
    317c:			; <UNDEFINED> instruction: 0xf7ff58cb
    3180:			; <UNDEFINED> instruction: 0xac3dbbed
    3184:			; <UNDEFINED> instruction: 0xf7fd4620
    3188:	strtmi	lr, [r0], -r4, lsl #28
    318c:	mcr	7, 2, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3190:	cmplt	r0, r3, lsl #12
    3194:	stmdage	sl!, {r2, r3, r4, r9, fp, lr}^
    3198:	ldrbtmi	r2, [sl], #-288	; 0xfffffee0
    319c:	mrc	7, 1, APSR_nzcv, cr4, cr13, {7}
    31a0:			; <UNDEFINED> instruction: 0xf47f2800
    31a4:	movwcs	sl, #2898	; 0xb52
    31a8:			; <UNDEFINED> instruction: 0x31a8f88d
    31ac:	bllt	13811b0 <getslabinfo@plt+0x1380290>
    31b0:	bge	1a95610 <getslabinfo@plt+0x1a946f0>
    31b4:	ldrbtmi	r2, [r9], #-1
    31b8:	mrc	7, 3, APSR_nzcv, cr0, cr13, {7}
    31bc:			; <UNDEFINED> instruction: 0xf7fde4ec
    31c0:	svclt	0x0000edfa
    31c4:			; <UNDEFINED> instruction: 0x000123b6
    31c8:	andeq	r2, r1, ip, lsr #7
    31cc:	andeq	r2, r1, r8, ror r3
    31d0:	andeq	r0, r0, r4, asr #1
    31d4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    31d8:	andeq	r2, r1, r0, lsl r3
    31dc:	andeq	r2, r1, r4, lsr r1
    31e0:	andeq	r2, r1, r8, lsl r1
    31e4:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    31e8:	strdeq	r2, [r1], -r6
    31ec:	andeq	r2, r1, r4, ror r0
    31f0:	ldrdeq	r0, [r0], -ip
    31f4:	strdeq	r0, [r0], -r8
    31f8:	andeq	r0, r0, r6, lsr #29
    31fc:	andeq	r0, r0, r2, ror lr
    3200:	andeq	r1, r1, r8, ror sp
    3204:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3208:	andeq	r0, r0, r6, lsl lr
    320c:	andeq	r0, r0, lr, lsl #28
    3210:	svcmi	0x00f0e92d
    3214:	sfmmi	f2, 4, [r6], {5}
    3218:	blmi	fe1af4e4 <getslabinfo@plt+0xfe1ae5c4>
    321c:	ldrbtmi	r2, [ip], #-0
    3220:			; <UNDEFINED> instruction: 0xf8df4985
    3224:			; <UNDEFINED> instruction: 0xf10db218
    3228:	stmiapl	r3!, {r5, r6, r9, fp}^
    322c:	ldrbtmi	r4, [fp], #1145	; 0x479
    3230:	ldmdavs	fp, {r0, r2, r4, r6, r9, sl, lr}
    3234:			; <UNDEFINED> instruction: 0xf04f932f
    3238:			; <UNDEFINED> instruction: 0xf7fd0300
    323c:	stmibmi	r0, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    3240:	sfmge	f2, 4, [r3], #-20	; 0xffffffec
    3244:	ldrsbls	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    3248:	ldrbtmi	r4, [r9], #1145	; 0x479
    324c:	andcs	r4, r0, r6, lsl #12
    3250:	stc	7, cr15, [sl, #1012]!	; 0x3f4
    3254:	andcs	r4, r5, #124, 18	; 0x1f0000
    3258:			; <UNDEFINED> instruction: 0x46074479
    325c:			; <UNDEFINED> instruction: 0xf7fd2000
    3260:			; <UNDEFINED> instruction: 0xf8dfeda4
    3264:	strtmi	lr, [r4], r8, ror #3
    3268:			; <UNDEFINED> instruction: 0x468044fe
    326c:			; <UNDEFINED> instruction: 0x000fe8bb
    3270:	ldm	fp!, {r0, r1, r2, r3, r8, sl, lr, pc}
    3274:	strgt	r0, [pc, #-15]	; 326d <getslabinfo@plt+0x234d>
    3278:	muleq	r7, fp, r8
    327c:	ldrsblt	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
    3280:	stm	r5, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    3284:	ldm	lr!, {r0, r1, r2}
    3288:	stmia	ip!, {r0, r1, r2, r3}
    328c:	ldm	lr!, {r0, r1, r2, r3}
    3290:			; <UNDEFINED> instruction: 0xf8d9000f
    3294:	stmia	ip!, {ip, lr}
    3298:	ldm	lr, {r0, r1, r2, r3}
    329c:	stm	ip, {r0, r1, r2, r3}
    32a0:	stccs	0, cr0, [r0, #-60]	; 0xffffffc4
    32a4:	shadd16mi	fp, sl, r4
    32a8:			; <UNDEFINED> instruction: 0x46594632
    32ac:			; <UNDEFINED> instruction: 0xf7fd2001
    32b0:			; <UNDEFINED> instruction: 0xf8d9edf6
    32b4:	blcs	f2cc <getslabinfo@plt+0xe3ac>
    32b8:	addhi	pc, r2, r0, asr #32
    32bc:			; <UNDEFINED> instruction: 0x9194f8df
    32c0:			; <UNDEFINED> instruction: 0xf8df200a
    32c4:			; <UNDEFINED> instruction: 0xf7fdb194
    32c8:	ldrbtmi	lr, [r9], #3556	; 0xde4
    32cc:	ldrbtmi	r2, [fp], #517	; 0x205
    32d0:			; <UNDEFINED> instruction: 0xf8d92000
    32d4:	ldrbmi	r3, [r9], -r0
    32d8:	addmi	r4, r3, #96, 30	; 0x180
    32dc:	ldrbmi	fp, [r4], -r8, lsl #30
    32e0:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    32e4:	andcs	r4, r5, #2130706432	; 0x7f000000
    32e8:			; <UNDEFINED> instruction: 0x46394e5d
    32ec:	ldrbtmi	r4, [lr], #-3421	; 0xfffff2a3
    32f0:			; <UNDEFINED> instruction: 0x4603447d
    32f4:	movwls	r2, #53248	; 0xd000
    32f8:	ldcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    32fc:	andcs	r4, r5, #51380224	; 0x3100000
    3300:	andcs	r4, r0, r4, lsl #13
    3304:	eorgt	pc, r8, sp, asr #17
    3308:	stcl	7, cr15, [lr, #-1012]	; 0xfffffc0c
    330c:	andcs	r4, r5, #42991616	; 0x2900000
    3310:	andcs	r4, r0, r4, lsl #13
    3314:	eorgt	pc, ip, sp, asr #17
    3318:	stcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    331c:	andcs	r4, r5, #93323264	; 0x5900000
    3320:	andcs	r4, r0, r4, lsl #13
    3324:	eorsgt	pc, r0, sp, asr #17
    3328:	ldc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    332c:	andcs	r4, r5, #59768832	; 0x3900000
    3330:	andcs	r4, r0, r4, lsl #13
    3334:			; <UNDEFINED> instruction: 0xf7fd4667
    3338:			; <UNDEFINED> instruction: 0x4631ed38
    333c:	strmi	r2, [r4], r5, lsl #4
    3340:	strbtmi	r2, [r6], -r0
    3344:	ldc	7, cr15, [r0, #-1012]!	; 0xfffffc0c
    3348:	andcs	r4, r5, #42991616	; 0x2900000
    334c:	andcs	r4, r0, r4, lsl #13
    3350:			; <UNDEFINED> instruction: 0xf7fd4665
    3354:	stmdbmi	r4, {r1, r3, r5, r8, sl, fp, sp, lr, pc}^
    3358:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    335c:	andcs	r4, r0, r2, lsl #13
    3360:	stc	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    3364:	andcs	r4, r5, #1064960	; 0x104000
    3368:	sxtab16mi	r4, r3, r9, ror #8
    336c:			; <UNDEFINED> instruction: 0xf7fd2000
    3370:			; <UNDEFINED> instruction: 0x4621ed1c
    3374:	blls	2aa3ac <getslabinfo@plt+0x2a948c>
    3378:	andslt	pc, ip, sp, asr #17
    337c:	cfstrsls	mvf9, [fp], {2}
    3380:			; <UNDEFINED> instruction: 0xf8cd9300
    3384:	blls	36b3ec <getslabinfo@plt+0x36a4cc>
    3388:	strvs	lr, [r4, #-2509]	; 0xfffff633
    338c:	strls	r9, [r1], #-1795	; 0xfffff8fd
    3390:	andls	r4, r8, #2097152	; 0x200000
    3394:	andcs	r4, r1, r6, lsr sl
    3398:			; <UNDEFINED> instruction: 0xf7fd447a
    339c:			; <UNDEFINED> instruction: 0xf8d9ed80
    33a0:	ldmiblt	fp, {r2, ip, sp}
    33a4:			; <UNDEFINED> instruction: 0xf7fd200a
    33a8:	bmi	cbe980 <getslabinfo@plt+0xcbda60>
    33ac:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    33b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    33b4:	subsmi	r9, sl, pc, lsr #22
    33b8:	eorslt	sp, r1, r7, lsr r1
    33bc:	svchi	0x00f0e8bd
    33c0:			; <UNDEFINED> instruction: 0x46424659
    33c4:			; <UNDEFINED> instruction: 0xf7fd2001
    33c8:	ldrb	lr, [r7, -sl, ror #26]!
    33cc:	strtmi	sl, [r0], -pc, lsl #24
    33d0:	ldcl	7, cr15, [lr], {253}	; 0xfd
    33d4:			; <UNDEFINED> instruction: 0xf7fd4620
    33d8:	ldcge	13, cr14, [r0], {30}
    33dc:	lslslt	r4, r3, #12
    33e0:			; <UNDEFINED> instruction: 0x21204a25
    33e4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    33e8:	stc	7, cr15, [lr, #-1012]	; 0xfffffc0c
    33ec:			; <UNDEFINED> instruction: 0x4640b178
    33f0:	stc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    33f4:	bcs	7cad04 <getslabinfo@plt+0x7c9de4>
    33f8:	blge	c39440 <getslabinfo@plt+0xc38520>
    33fc:	ldrmi	r4, [sl], #-1600	; 0xfffff9c0
    3400:			; <UNDEFINED> instruction: 0xf8022300
    3404:			; <UNDEFINED> instruction: 0xf7fd3c80
    3408:	cdpne	13, 4, cr14, cr2, cr4, {1}
    340c:	strbmi	lr, [r0], -r6
    3410:			; <UNDEFINED> instruction: 0xf88d2300
    3414:			; <UNDEFINED> instruction: 0xf7fd3040
    3418:	mcrne	13, 2, lr, cr2, cr12, {0}
    341c:			; <UNDEFINED> instruction: 0x46234917
    3420:	ldrbtmi	r2, [r9], #-1
    3424:	ldc	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    3428:			; <UNDEFINED> instruction: 0xf7fde7bc
    342c:	svclt	0x0000ecc4
    3430:			; <UNDEFINED> instruction: 0x00011cb6
    3434:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3438:	andeq	r0, r0, r0, lsr lr
    343c:	andeq	r0, r0, r6, lsl pc
    3440:	andeq	r0, r0, r4, ror #28
    3444:	andeq	r1, r1, lr, asr #27
    3448:	andeq	r0, r0, r0, asr #24
    344c:	andeq	r0, r0, r8, lsl #30
    3450:	andeq	r0, r0, r0, lsr ip
    3454:	andeq	r1, r1, lr, asr #26
    3458:	andeq	r0, r0, lr, asr #28
    345c:	andeq	r0, r0, r0, asr #28
    3460:	andeq	r0, r0, lr, lsr lr
    3464:	andeq	r0, r0, r4, asr #28
    3468:	ldrdeq	r0, [r0], -lr
    346c:	ldrdeq	r0, [r0], -r4
    3470:	andeq	r0, r0, r8, lsr #27
    3474:	andeq	r1, r1, r6, lsr #22
    3478:	andeq	r0, r0, r2, lsr fp
    347c:	strdeq	r0, [r0], -sl
    3480:			; <UNDEFINED> instruction: 0x4604495b
    3484:	andcs	fp, r5, #8, 10	; 0x2000000
    3488:	andcs	r4, r0, r9, ror r4
    348c:	stc	7, cr15, [ip], {253}	; 0xfd
    3490:			; <UNDEFINED> instruction: 0xf7fd4621
    3494:	ldmdbmi	r7, {r2, r4, r5, r8, sl, fp, sp, lr, pc}^
    3498:	andcs	r2, r0, r5, lsl #4
    349c:	cfldrdmi	mvd4, [r6, #-484]	; 0xfffffe1c
    34a0:	stc	7, cr15, [r2], {253}	; 0xfd
    34a4:	ldrbtmi	r4, [sp], #-2901	; 0xfffff4ab
    34a8:	stmiapl	fp!, {r0, r8, sp}^
    34ac:			; <UNDEFINED> instruction: 0x4602681b
    34b0:			; <UNDEFINED> instruction: 0xf7fd4620
    34b4:	ldmdbmi	r2, {r8, sl, fp, sp, lr, pc}^
    34b8:	andcs	r2, r0, r5, lsl #4
    34bc:			; <UNDEFINED> instruction: 0xf7fd4479
    34c0:			; <UNDEFINED> instruction: 0x4621ec74
    34c4:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    34c8:	andcs	r4, r5, #1277952	; 0x138000
    34cc:	ldrbtmi	r2, [r9], #-0
    34d0:	stcl	7, cr15, [sl], #-1012	; 0xfffffc0c
    34d4:			; <UNDEFINED> instruction: 0xf7fd4621
    34d8:	stmdbmi	fp, {r1, r4, r8, sl, fp, sp, lr, pc}^
    34dc:	andcs	r2, r0, r5, lsl #4
    34e0:			; <UNDEFINED> instruction: 0xf7fd4479
    34e4:	strtmi	lr, [r1], -r2, ror #24
    34e8:	stc	7, cr15, [r8, #-1012]	; 0xfffffc0c
    34ec:	andcs	r4, r5, #1163264	; 0x11c000
    34f0:	ldrbtmi	r2, [r9], #-0
    34f4:	mrrc	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    34f8:			; <UNDEFINED> instruction: 0xf7fd4621
    34fc:	stmdbmi	r4, {r8, sl, fp, sp, lr, pc}^
    3500:	andcs	r2, r0, r5, lsl #4
    3504:			; <UNDEFINED> instruction: 0xf7fd4479
    3508:			; <UNDEFINED> instruction: 0x4621ec50
    350c:	ldcl	7, cr15, [r6], #1012	; 0x3f4
    3510:	andcs	r4, r5, #64, 18	; 0x100000
    3514:	ldrbtmi	r2, [r9], #-0
    3518:	mcrr	7, 15, pc, r6, cr13	; <UNPREDICTABLE>
    351c:			; <UNDEFINED> instruction: 0xf7fd4621
    3520:	ldmdbmi	sp!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    3524:	andcs	r2, r0, r5, lsl #4
    3528:			; <UNDEFINED> instruction: 0xf7fd4479
    352c:			; <UNDEFINED> instruction: 0x4621ec3e
    3530:	stcl	7, cr15, [r4], #1012	; 0x3f4
    3534:	andcs	r4, r5, #933888	; 0xe4000
    3538:	ldrbtmi	r2, [r9], #-0
    353c:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    3540:			; <UNDEFINED> instruction: 0xf7fd4621
    3544:	ldmdbmi	r6!, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    3548:	andcs	r2, r0, r5, lsl #4
    354c:			; <UNDEFINED> instruction: 0xf7fd4479
    3550:	strtmi	lr, [r1], -ip, lsr #24
    3554:	ldcl	7, cr15, [r2], {253}	; 0xfd
    3558:	andcs	r4, r5, #819200	; 0xc8000
    355c:	ldrbtmi	r2, [r9], #-0
    3560:	stc	7, cr15, [r2], #-1012	; 0xfffffc0c
    3564:			; <UNDEFINED> instruction: 0xf7fd4621
    3568:	stmdbmi	pc!, {r1, r3, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    356c:	andcs	r2, r0, r5, lsl #4
    3570:			; <UNDEFINED> instruction: 0xf7fd4479
    3574:			; <UNDEFINED> instruction: 0x4621ec1a
    3578:	stcl	7, cr15, [r0], {253}	; 0xfd
    357c:	andcs	r4, r5, #704512	; 0xac000
    3580:	ldrbtmi	r2, [r9], #-0
    3584:	ldc	7, cr15, [r0], {253}	; 0xfd
    3588:			; <UNDEFINED> instruction: 0xf7fd4621
    358c:	stmdbmi	r8!, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    3590:	andcs	r2, r0, r5, lsl #4
    3594:			; <UNDEFINED> instruction: 0xf7fd4479
    3598:	strtmi	lr, [r1], -r8, lsl #24
    359c:	stc	7, cr15, [lr], #1012	; 0x3f4
    35a0:	andcs	r4, r5, #36, 18	; 0x90000
    35a4:	ldrbtmi	r2, [r9], #-0
    35a8:	bl	fffc15a4 <getslabinfo@plt+0xfffc0684>
    35ac:			; <UNDEFINED> instruction: 0xf7fd4621
    35b0:	stmdbmi	r1!, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    35b4:	andcs	r2, r0, r5, lsl #4
    35b8:			; <UNDEFINED> instruction: 0xf7fd4479
    35bc:			; <UNDEFINED> instruction: 0x4621ebf6
    35c0:	ldc	7, cr15, [ip], {253}	; 0xfd
    35c4:	andcs	r4, r5, #475136	; 0x74000
    35c8:	ldrbtmi	r2, [r9], #-0
    35cc:	bl	ffb415c8 <getslabinfo@plt+0xffb406a8>
    35d0:	tstcs	r1, fp, lsl fp
    35d4:			; <UNDEFINED> instruction: 0x4602447b
    35d8:			; <UNDEFINED> instruction: 0xf7fd4620
    35dc:	blmi	67e794 <getslabinfo@plt+0x67d874>
    35e0:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    35e4:	blx	fec0a1ec <getslabinfo@plt+0xfec092cc>
    35e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    35ec:	stc	7, cr15, [sl], #-1012	; 0xfffffc0c
    35f0:	andeq	r0, r0, r8, lsl sp
    35f4:	andeq	r0, r0, r0, lsl sp
    35f8:	andeq	r1, r1, lr, lsr #20
    35fc:	andeq	r0, r0, r4, lsl r1
    3600:	andeq	r0, r0, r0, lsl sp
    3604:	andeq	r0, r0, sl, lsl #26
    3608:	andeq	r0, r0, r8, lsr #26
    360c:	andeq	r0, r0, sl, asr #26
    3610:	andeq	r0, r0, ip, asr sp
    3614:	andeq	r0, r0, lr, ror sp
    3618:	andeq	r0, r0, r0, lsr #27
    361c:			; <UNDEFINED> instruction: 0x00000dba
    3620:	ldrdeq	r0, [r0], -ip
    3624:	andeq	r0, r0, r2, lsl #28
    3628:	andeq	r0, r0, r0, lsr #28
    362c:	andeq	r0, r0, r6, lsr lr
    3630:	andeq	r1, r0, r4, asr #6
    3634:	andeq	r0, r0, sl, lsr lr
    3638:	andeq	r0, r0, r4, asr lr
    363c:	andeq	r0, r0, sl, ror lr
    3640:	andeq	r0, r0, ip, lsl #29
    3644:	ldrdeq	r0, [r0], -r8
    3648:	blmi	715ebc <getslabinfo@plt+0x714f9c>
    364c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    3650:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    3654:	strmi	r4, [pc], -r4, lsl #12
    3658:	ldmdavs	fp, {r9, sl, sp}
    365c:			; <UNDEFINED> instruction: 0xf04f9303
    3660:	strls	r0, [r2], -r0, lsl #6
    3664:	stc	7, cr15, [r6], {253}	; 0xfd
    3668:	bicslt	r4, r4, r5, lsl #12
    366c:	biclt	r7, r3, r3, lsr #16
    3670:	andvs	sl, r6, r2, lsl #18
    3674:	strtmi	r2, [r0], -sl, lsl #4
    3678:	bl	16c1674 <getslabinfo@plt+0x16c0754>
    367c:	stmiblt	r9, {r0, r3, r5, fp, sp, lr}
    3680:	adcmi	r9, r3, #2048	; 0x800
    3684:	blcs	332ec <getslabinfo@plt+0x323cc>
    3688:	ldmdavc	fp, {r2, r3, ip, lr, pc}
    368c:	bmi	331be0 <getslabinfo@plt+0x330cc0>
    3690:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    3694:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3698:	subsmi	r9, sl, r3, lsl #22
    369c:	andlt	sp, r5, r9, lsl #2
    36a0:	stmdavs	r9!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    36a4:	ldrtmi	r4, [fp], -r7, lsl #20
    36a8:	strls	r2, [r0], #-1
    36ac:			; <UNDEFINED> instruction: 0xf7fd447a
    36b0:			; <UNDEFINED> instruction: 0xf7fdeba0
    36b4:	svclt	0x0000eb80
    36b8:	andeq	r1, r1, r8, lsl #17
    36bc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    36c0:	andeq	r1, r1, r2, asr #16
    36c4:	andeq	r1, r0, ip, lsl r4
    36c8:	blmi	6d5f38 <getslabinfo@plt+0x6d5018>
    36cc:	ldrblt	r4, [r0, #1146]!	; 0x47a
    36d0:	ldmpl	r3, {r0, r2, r7, ip, sp, pc}^
    36d4:	strmi	r4, [pc], -r4, lsl #12
    36d8:	ldmdavs	fp, {r9, sl, sp}
    36dc:			; <UNDEFINED> instruction: 0xf04f9303
    36e0:	strls	r0, [r2], -r0, lsl #6
    36e4:	bl	ff1c16e0 <getslabinfo@plt+0xff1c07c0>
    36e8:	biclt	r4, ip, r5, lsl #12
    36ec:			; <UNDEFINED> instruction: 0xb1bb7823
    36f0:	andvs	sl, r6, r2, lsl #18
    36f4:			; <UNDEFINED> instruction: 0xf7fd4620
    36f8:	stmdavs	r9!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    36fc:	blls	b1d28 <getslabinfo@plt+0xb0e08>
    3700:	svclt	0x001842a3
    3704:	andle	r2, ip, r0, lsl #22
    3708:	ldmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    370c:	blmi	295f40 <getslabinfo@plt+0x295020>
    3710:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3714:	blls	dd784 <getslabinfo@plt+0xdc864>
    3718:	qaddle	r4, sl, r9
    371c:	ldcllt	0, cr11, [r0, #20]!
    3720:	bmi	1dd7cc <getslabinfo@plt+0x1dc8ac>
    3724:	andcs	r4, r1, fp, lsr r6
    3728:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
    372c:	bl	1841728 <getslabinfo@plt+0x1840808>
    3730:	bl	104172c <getslabinfo@plt+0x104080c>
    3734:	andeq	r1, r1, r8, lsl #16
    3738:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    373c:	andeq	r1, r1, r4, asr #15
    3740:	muleq	r0, lr, r3
    3744:			; <UNDEFINED> instruction: 0x460eb5f0
    3748:	strmi	fp, [r7], -r3, lsl #1
    374c:	rsble	r2, r7, r0, lsl #16
    3750:	stccs	8, cr7, [r0], {4}
    3754:			; <UNDEFINED> instruction: 0xf7fdd064
    3758:			; <UNDEFINED> instruction: 0x463beb70
    375c:	and	r6, r1, r2, lsl #16
    3760:	svcmi	0x0001f813
    3764:	andspl	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    3768:	andpl	pc, r0, r5, lsl r4	; <UNPREDICTABLE>
    376c:	stfcsd	f5, [sp], #-992	; 0xfffffc20
    3770:	stccs	0, cr13, [fp], #-304	; 0xfffffed0
    3774:	ldmdavc	ip, {r1, r8, r9, sl, fp, ip, sp, pc}^
    3778:			; <UNDEFINED> instruction: 0xf8323301
    377c:	streq	r5, [r9, #-20]!	; 0xffffffec
    3780:	cdp	5, 11, cr13, cr2, cr11, {2}
    3784:	ldrmi	r6, [r9], -r4, lsl #22
    3788:	blvc	bfee0c <getslabinfo@plt+0xbfdeec>
    378c:	svcpl	0x0001f811
    3790:	andspl	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    3794:	cfsh64	mvdx0, mvdx7, #29
    3798:	ldrbtle	r7, [r7], #2822	; 0xb06
    379c:	bleq	b3ee20 <getslabinfo@plt+0xb3df00>
    37a0:	blpl	13f270 <getslabinfo@plt+0x13e350>
    37a4:	teqeq	r0, r4, lsr #3	; <UNPREDICTABLE>
    37a8:	svcmi	0x0001f813
    37ac:	bne	43efcc <getslabinfo@plt+0x43e0ac>
    37b0:	andsne	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    37b4:	cdp	5, 11, cr0, cr8, cr9, {0}
    37b8:	vmls.f64	d6, d22, d6
    37bc:	vdiv.f64	d0, d7, d7
    37c0:	strbtle	r7, [pc], #2821	; 37c8 <getslabinfo@plt+0x28a8>
    37c4:			; <UNDEFINED> instruction: 0xf004b1ec
    37c8:	cfstrscs	mvf0, [ip], #-1012	; 0xfffffc0c
    37cc:	ldmdavc	r9, {r1, r4, r5, r8, ip, lr, pc}^
    37d0:			; <UNDEFINED> instruction: 0xf8323301
    37d4:	streq	r4, [r5, #-17]!	; 0xffffffef
    37d8:	cfldr32	mvfx13, [pc, #72]	; 3828 <getslabinfo@plt+0x2908>
    37dc:	vmov.32	r6, d2[1]
    37e0:	ldmdbcc	r0!, {r2, r8, r9, fp, ip, lr}
    37e4:	bne	43f008 <getslabinfo@plt+0x43e0e8>
    37e8:	svcne	0x0001f813
    37ec:	andsmi	pc, r1, r2, lsr r8	; <UNPREDICTABLE>
    37f0:	cdp	5, 11, cr0, cr8, cr4, {1}
    37f4:	vmls.f64	d7, d23, d7
    37f8:	vdiv.f64	d0, d6, d6
    37fc:	ldrbtle	r6, [r0], #2821	; 0xb05
    3800:	tstlt	r8, r1, ror r9
    3804:	bleq	103f2d0 <getslabinfo@plt+0x103e3b0>
    3808:	ldcllt	0, cr11, [r0, #12]!
    380c:	andcs	r7, r1, ip, asr r8
    3810:			; <UNDEFINED> instruction: 0xf8324403
    3814:	streq	r5, [r9, #-20]!	; 0xffffffec
    3818:	cfldrs	mvf13, [pc, #716]	; 3aec <getslabinfo@plt+0x2bcc>
    381c:	ldrb	r0, [r1, sp, lsl #22]
    3820:	bl	a4181c <getslabinfo@plt+0xa408fc>
    3824:	ldrtmi	r4, [r3], -ip, lsl #20
    3828:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    382c:	strls	r2, [r0, -r1]
    3830:	b	ff7c182c <getslabinfo@plt+0xff7c090c>
    3834:	ldrtmi	r4, [r3], -r9, lsl #20
    3838:	andcs	r2, r1, r6, lsl r1
    383c:	smlsdxls	r0, sl, r4, r4
    3840:	b	ff5c183c <getslabinfo@plt+0xff5c091c>
    3844:	andhi	pc, r0, pc, lsr #7
    3848:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    384c:	svccc	0x00b99999
	...
    3858:	andeq	r1, r0, r0, lsr #5
    385c:	andeq	r1, r0, ip, lsl #5
    3860:			; <UNDEFINED> instruction: 0x4604b570
    3864:	b	fefc1860 <getslabinfo@plt+0xfefc0940>
    3868:	strtmi	r4, [r0], -r6, lsl #12
    386c:	b	1fc1868 <getslabinfo@plt+0x1fc0948>
    3870:	strtmi	r4, [r0], -r5, lsl #12
    3874:	bl	941870 <getslabinfo@plt+0x940950>
    3878:	ldmdblt	r5, {r2, r9, sl, lr}^
    387c:	ldmiblt	r6, {r3, r4, r5, r8, ip, sp, pc}
    3880:	b	ffe4187c <getslabinfo@plt+0xffe4095c>
    3884:	stccc	8, cr6, [r9], {4}
    3888:			; <UNDEFINED> instruction: 0xf04fbf18
    388c:			; <UNDEFINED> instruction: 0x462034ff
    3890:	stmdblt	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    3894:	b	ffbc1890 <getslabinfo@plt+0xffbc0970>
    3898:	blcs	81d8ac <getslabinfo@plt+0x81c98c>
    389c:	andvs	sp, r4, r3
    38a0:	ldrbtcc	pc, [pc], #79	; 38a8 <getslabinfo@plt+0x2988>	; <UNPREDICTABLE>
    38a4:			; <UNDEFINED> instruction: 0xf04fe7f3
    38a8:	udf	#847	; 0x34f
    38ac:	cfldr32mi	mvfx11, [r4], {56}	; 0x38
    38b0:	ldrbtmi	r4, [ip], #-2836	; 0xfffff4ec
    38b4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    38b8:			; <UNDEFINED> instruction: 0xffd2f7ff
    38bc:			; <UNDEFINED> instruction: 0xf7fdb128
    38c0:	stmdavs	r3, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    38c4:	blcs	8150e0 <getslabinfo@plt+0x8141c0>
    38c8:	blmi	3f7cf4 <getslabinfo@plt+0x3f6dd4>
    38cc:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    38d0:			; <UNDEFINED> instruction: 0xffc6f7ff
    38d4:			; <UNDEFINED> instruction: 0xbd38b900
    38d8:			; <UNDEFINED> instruction: 0xf7fd2001
    38dc:	stmdbmi	fp, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
    38e0:	andcs	r2, r0, r5, lsl #4
    38e4:			; <UNDEFINED> instruction: 0xf7fd4479
    38e8:	bmi	27e270 <getslabinfo@plt+0x27d350>
    38ec:	ldrbtmi	r6, [sl], #-2089	; 0xfffff7d7
    38f0:	andcs	r4, r0, r3, lsl #12
    38f4:	b	1f418f0 <getslabinfo@plt+0x1f409d0>
    38f8:			; <UNDEFINED> instruction: 0xf7fd2001
    38fc:	svclt	0x0000ea3e
    3900:	andeq	r1, r1, r2, lsr #12
    3904:	strdeq	r0, [r0], -r4
    3908:	ldrdeq	r0, [r0], -r8
    390c:	strdeq	r1, [r0], -r0
    3910:	andeq	r0, r0, r2, asr #11
    3914:	andeq	r0, r0, r0
    3918:	svclt	0x00081e4a
    391c:			; <UNDEFINED> instruction: 0xf0c04770
    3920:	addmi	r8, r8, #36, 2
    3924:	tsthi	r6, r0, asr #4	; <UNPREDICTABLE>
    3928:			; <UNDEFINED> instruction: 0xf0004211
    392c:	blx	fec23d90 <getslabinfo@plt+0xfec22e70>
    3930:	blx	fec80738 <getslabinfo@plt+0xfec7f818>
    3934:	bl	fe8c0340 <getslabinfo@plt+0xfe8bf420>
    3938:			; <UNDEFINED> instruction: 0xf1c30303
    393c:	andge	r0, r4, #2080374784	; 0x7c000000
    3940:	movwne	lr, #15106	; 0x3b02
    3944:	andeq	pc, r0, #79	; 0x4f
    3948:	svclt	0x0000469f
    394c:	andhi	pc, r0, pc, lsr #7
    3950:	svcvc	0x00c1ebb0
    3954:	bl	10b355c <getslabinfo@plt+0x10b263c>
    3958:	svclt	0x00280202
    395c:	sbcvc	lr, r1, r0, lsr #23
    3960:	svcvc	0x0081ebb0
    3964:	bl	10b356c <getslabinfo@plt+0x10b264c>
    3968:	svclt	0x00280202
    396c:	addvc	lr, r1, r0, lsr #23
    3970:	svcvc	0x0041ebb0
    3974:	bl	10b357c <getslabinfo@plt+0x10b265c>
    3978:	svclt	0x00280202
    397c:	subvc	lr, r1, r0, lsr #23
    3980:	svcvc	0x0001ebb0
    3984:	bl	10b358c <getslabinfo@plt+0x10b266c>
    3988:	svclt	0x00280202
    398c:	andvc	lr, r1, r0, lsr #23
    3990:	svcvs	0x00c1ebb0
    3994:	bl	10b359c <getslabinfo@plt+0x10b267c>
    3998:	svclt	0x00280202
    399c:	sbcvs	lr, r1, r0, lsr #23
    39a0:	svcvs	0x0081ebb0
    39a4:	bl	10b35ac <getslabinfo@plt+0x10b268c>
    39a8:	svclt	0x00280202
    39ac:	addvs	lr, r1, r0, lsr #23
    39b0:	svcvs	0x0041ebb0
    39b4:	bl	10b35bc <getslabinfo@plt+0x10b269c>
    39b8:	svclt	0x00280202
    39bc:	subvs	lr, r1, r0, lsr #23
    39c0:	svcvs	0x0001ebb0
    39c4:	bl	10b35cc <getslabinfo@plt+0x10b26ac>
    39c8:	svclt	0x00280202
    39cc:	andvs	lr, r1, r0, lsr #23
    39d0:	svcpl	0x00c1ebb0
    39d4:	bl	10b35dc <getslabinfo@plt+0x10b26bc>
    39d8:	svclt	0x00280202
    39dc:	sbcpl	lr, r1, r0, lsr #23
    39e0:	svcpl	0x0081ebb0
    39e4:	bl	10b35ec <getslabinfo@plt+0x10b26cc>
    39e8:	svclt	0x00280202
    39ec:	addpl	lr, r1, r0, lsr #23
    39f0:	svcpl	0x0041ebb0
    39f4:	bl	10b35fc <getslabinfo@plt+0x10b26dc>
    39f8:	svclt	0x00280202
    39fc:	subpl	lr, r1, r0, lsr #23
    3a00:	svcpl	0x0001ebb0
    3a04:	bl	10b360c <getslabinfo@plt+0x10b26ec>
    3a08:	svclt	0x00280202
    3a0c:	andpl	lr, r1, r0, lsr #23
    3a10:	svcmi	0x00c1ebb0
    3a14:	bl	10b361c <getslabinfo@plt+0x10b26fc>
    3a18:	svclt	0x00280202
    3a1c:	sbcmi	lr, r1, r0, lsr #23
    3a20:	svcmi	0x0081ebb0
    3a24:	bl	10b362c <getslabinfo@plt+0x10b270c>
    3a28:	svclt	0x00280202
    3a2c:	addmi	lr, r1, r0, lsr #23
    3a30:	svcmi	0x0041ebb0
    3a34:	bl	10b363c <getslabinfo@plt+0x10b271c>
    3a38:	svclt	0x00280202
    3a3c:	submi	lr, r1, r0, lsr #23
    3a40:	svcmi	0x0001ebb0
    3a44:	bl	10b364c <getslabinfo@plt+0x10b272c>
    3a48:	svclt	0x00280202
    3a4c:	andmi	lr, r1, r0, lsr #23
    3a50:	svccc	0x00c1ebb0
    3a54:	bl	10b365c <getslabinfo@plt+0x10b273c>
    3a58:	svclt	0x00280202
    3a5c:	sbccc	lr, r1, r0, lsr #23
    3a60:	svccc	0x0081ebb0
    3a64:	bl	10b366c <getslabinfo@plt+0x10b274c>
    3a68:	svclt	0x00280202
    3a6c:	addcc	lr, r1, r0, lsr #23
    3a70:	svccc	0x0041ebb0
    3a74:	bl	10b367c <getslabinfo@plt+0x10b275c>
    3a78:	svclt	0x00280202
    3a7c:	subcc	lr, r1, r0, lsr #23
    3a80:	svccc	0x0001ebb0
    3a84:	bl	10b368c <getslabinfo@plt+0x10b276c>
    3a88:	svclt	0x00280202
    3a8c:	andcc	lr, r1, r0, lsr #23
    3a90:	svccs	0x00c1ebb0
    3a94:	bl	10b369c <getslabinfo@plt+0x10b277c>
    3a98:	svclt	0x00280202
    3a9c:	sbccs	lr, r1, r0, lsr #23
    3aa0:	svccs	0x0081ebb0
    3aa4:	bl	10b36ac <getslabinfo@plt+0x10b278c>
    3aa8:	svclt	0x00280202
    3aac:	addcs	lr, r1, r0, lsr #23
    3ab0:	svccs	0x0041ebb0
    3ab4:	bl	10b36bc <getslabinfo@plt+0x10b279c>
    3ab8:	svclt	0x00280202
    3abc:	subcs	lr, r1, r0, lsr #23
    3ac0:	svccs	0x0001ebb0
    3ac4:	bl	10b36cc <getslabinfo@plt+0x10b27ac>
    3ac8:	svclt	0x00280202
    3acc:	andcs	lr, r1, r0, lsr #23
    3ad0:	svcne	0x00c1ebb0
    3ad4:	bl	10b36dc <getslabinfo@plt+0x10b27bc>
    3ad8:	svclt	0x00280202
    3adc:	sbcne	lr, r1, r0, lsr #23
    3ae0:	svcne	0x0081ebb0
    3ae4:	bl	10b36ec <getslabinfo@plt+0x10b27cc>
    3ae8:	svclt	0x00280202
    3aec:	addne	lr, r1, r0, lsr #23
    3af0:	svcne	0x0041ebb0
    3af4:	bl	10b36fc <getslabinfo@plt+0x10b27dc>
    3af8:	svclt	0x00280202
    3afc:	subne	lr, r1, r0, lsr #23
    3b00:	svcne	0x0001ebb0
    3b04:	bl	10b370c <getslabinfo@plt+0x10b27ec>
    3b08:	svclt	0x00280202
    3b0c:	andne	lr, r1, r0, lsr #23
    3b10:	svceq	0x00c1ebb0
    3b14:	bl	10b371c <getslabinfo@plt+0x10b27fc>
    3b18:	svclt	0x00280202
    3b1c:	sbceq	lr, r1, r0, lsr #23
    3b20:	svceq	0x0081ebb0
    3b24:	bl	10b372c <getslabinfo@plt+0x10b280c>
    3b28:	svclt	0x00280202
    3b2c:	addeq	lr, r1, r0, lsr #23
    3b30:	svceq	0x0041ebb0
    3b34:	bl	10b373c <getslabinfo@plt+0x10b281c>
    3b38:	svclt	0x00280202
    3b3c:	subeq	lr, r1, r0, lsr #23
    3b40:	svceq	0x0001ebb0
    3b44:	bl	10b374c <getslabinfo@plt+0x10b282c>
    3b48:	svclt	0x00280202
    3b4c:	andeq	lr, r1, r0, lsr #23
    3b50:			; <UNDEFINED> instruction: 0x47704610
    3b54:	andcs	fp, r1, ip, lsl #30
    3b58:	ldrbmi	r2, [r0, -r0]!
    3b5c:			; <UNDEFINED> instruction: 0xf281fab1
    3b60:	andseq	pc, pc, #-2147483600	; 0x80000030
    3b64:			; <UNDEFINED> instruction: 0xf002fa20
    3b68:	tstlt	r8, r0, ror r7
    3b6c:	rscscc	pc, pc, pc, asr #32
    3b70:	stmdalt	r6!, {ip, sp, lr, pc}
    3b74:	rscsle	r2, r8, r0, lsl #18
    3b78:	andmi	lr, r3, sp, lsr #18
    3b7c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    3b80:			; <UNDEFINED> instruction: 0x4006e8bd
    3b84:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3b88:	smlatbeq	r3, r1, fp, lr
    3b8c:	svclt	0x00004770
    3b90:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3b94:	svclt	0x00082900
    3b98:	svclt	0x001c2800
    3b9c:	mvnscc	pc, pc, asr #32
    3ba0:	rscscc	pc, pc, pc, asr #32
    3ba4:	stmdalt	ip, {ip, sp, lr, pc}
    3ba8:	stfeqd	f7, [r8], {173}	; 0xad
    3bac:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    3bb0:			; <UNDEFINED> instruction: 0xf80cf000
    3bb4:	ldrd	pc, [r4], -sp
    3bb8:	movwcs	lr, #10717	; 0x29dd
    3bbc:	ldrbmi	fp, [r0, -r4]!
    3bc0:			; <UNDEFINED> instruction: 0xf04fb502
    3bc4:			; <UNDEFINED> instruction: 0xf7fd0008
    3bc8:	stclt	8, cr14, [r2, #-648]	; 0xfffffd78
    3bcc:	svclt	0x00084299
    3bd0:	push	{r4, r7, r9, lr}
    3bd4:			; <UNDEFINED> instruction: 0x46044ff0
    3bd8:	andcs	fp, r0, r8, lsr pc
    3bdc:			; <UNDEFINED> instruction: 0xf8dd460d
    3be0:	svclt	0x0038c024
    3be4:	cmnle	fp, #1048576	; 0x100000
    3be8:			; <UNDEFINED> instruction: 0x46994690
    3bec:			; <UNDEFINED> instruction: 0xf283fab3
    3bf0:	rsbsle	r2, r0, r0, lsl #22
    3bf4:			; <UNDEFINED> instruction: 0xf385fab5
    3bf8:	rsble	r2, r8, r0, lsl #26
    3bfc:			; <UNDEFINED> instruction: 0xf1a21ad2
    3c00:	blx	247488 <getslabinfo@plt+0x246568>
    3c04:	blx	242814 <getslabinfo@plt+0x2418f4>
    3c08:			; <UNDEFINED> instruction: 0xf1c2f30e
    3c0c:	b	12c5894 <getslabinfo@plt+0x12c4974>
    3c10:	blx	a06824 <getslabinfo@plt+0xa05904>
    3c14:	b	1300838 <getslabinfo@plt+0x12ff918>
    3c18:	blx	20682c <getslabinfo@plt+0x20590c>
    3c1c:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    3c20:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3c24:	andcs	fp, r0, ip, lsr pc
    3c28:	movwle	r4, #42497	; 0xa601
    3c2c:	bl	fed0bc38 <getslabinfo@plt+0xfed0ad18>
    3c30:	blx	4c60 <getslabinfo@plt+0x3d40>
    3c34:	blx	840074 <getslabinfo@plt+0x83f154>
    3c38:	bl	198085c <getslabinfo@plt+0x197f93c>
    3c3c:	tstmi	r9, #46137344	; 0x2c00000
    3c40:	bcs	13e88 <getslabinfo@plt+0x12f68>
    3c44:	b	13f7d3c <getslabinfo@plt+0x13f6e1c>
    3c48:	b	13c5db8 <getslabinfo@plt+0x13c4e98>
    3c4c:	b	12061c0 <getslabinfo@plt+0x12052a0>
    3c50:	ldrmi	r7, [r6], -fp, asr #17
    3c54:	bl	fed3bc88 <getslabinfo@plt+0xfed3ad68>
    3c58:	bl	1944880 <getslabinfo@plt+0x1943960>
    3c5c:	ldmne	fp, {r0, r3, r9, fp}^
    3c60:	beq	2be990 <getslabinfo@plt+0x2bda70>
    3c64:			; <UNDEFINED> instruction: 0xf14a1c5c
    3c68:	cfsh32cc	mvfx0, mvfx1, #0
    3c6c:	strbmi	sp, [sp, #-7]
    3c70:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3c74:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    3c78:	adfccsz	f4, f1, #5.0
    3c7c:	blx	178460 <getslabinfo@plt+0x177540>
    3c80:	blx	9418a4 <getslabinfo@plt+0x940984>
    3c84:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    3c88:	vseleq.f32	s30, s28, s11
    3c8c:	blx	94a094 <getslabinfo@plt+0x949174>
    3c90:	b	1101ca0 <getslabinfo@plt+0x1100d80>
    3c94:			; <UNDEFINED> instruction: 0xf1a2040e
    3c98:			; <UNDEFINED> instruction: 0xf1c20720
    3c9c:	blx	205524 <getslabinfo@plt+0x204604>
    3ca0:	blx	1408b0 <getslabinfo@plt+0x13f990>
    3ca4:	blx	1418c8 <getslabinfo@plt+0x1409a8>
    3ca8:	b	11004b8 <getslabinfo@plt+0x10ff598>
    3cac:	blx	9048d0 <getslabinfo@plt+0x9039b0>
    3cb0:	bl	11814d0 <getslabinfo@plt+0x11805b0>
    3cb4:	teqmi	r3, #1073741824	; 0x40000000
    3cb8:	strbmi	r1, [r5], -r0, lsl #21
    3cbc:	tsteq	r3, r1, ror #22
    3cc0:	svceq	0x0000f1bc
    3cc4:	stmib	ip, {r0, ip, lr, pc}^
    3cc8:	pop	{r8, sl, lr}
    3ccc:	blx	fed27c94 <getslabinfo@plt+0xfed26d74>
    3cd0:	msrcc	CPSR_, #132, 6	; 0x10000002
    3cd4:	blx	fee3db24 <getslabinfo@plt+0xfee3cc04>
    3cd8:	blx	fed80700 <getslabinfo@plt+0xfed7f7e0>
    3cdc:	eorcc	pc, r0, #335544322	; 0x14000002
    3ce0:	orrle	r2, fp, r0, lsl #26
    3ce4:	svclt	0x0000e7f3
    3ce8:	mvnsmi	lr, #737280	; 0xb4000
    3cec:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3cf0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3cf4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3cf8:	svc	0x00f8f7fc
    3cfc:	blne	1d94ef8 <getslabinfo@plt+0x1d93fd8>
    3d00:	strhle	r1, [sl], -r6
    3d04:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3d08:	svccc	0x0004f855
    3d0c:	strbmi	r3, [sl], -r1, lsl #8
    3d10:	ldrtmi	r4, [r8], -r1, asr #12
    3d14:	adcmi	r4, r6, #152, 14	; 0x2600000
    3d18:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3d1c:	svclt	0x000083f8
    3d20:	strdeq	r0, [r1], -r2
    3d24:	andeq	r0, r1, r8, ror #31
    3d28:	svclt	0x00004770
    3d2c:	tstcs	r0, r2, lsl #22
    3d30:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    3d34:	stmialt	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3d38:	ldrdeq	r1, [r1], -r0

Disassembly of section .fini:

00003d3c <.fini>:
    3d3c:	push	{r3, lr}
    3d40:	pop	{r3, pc}
