

================================================================
== Vitis HLS Report for 'float_safe_softmax_Pipeline_normalize_blocks'
================================================================
* Date:           Sun Oct 12 09:48:07 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4108|     4108|  41.080 us|  41.080 us|  4108|  4108|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- normalize_blocks  |     4106|     4106|        12|          1|          1|  4096|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.28>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 15 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %exp_x_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sum_31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_31"   --->   Operation 24 'read' 'sum_31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %idx"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc114.7"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = load i16 %idx" [activation_accelerator.cpp:304]   --->   Operation 27 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %i, i32 15" [activation_accelerator.cpp:304]   --->   Operation 28 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %tmp, void %for.inc114.7.split, void %for.end119.exitStub" [activation_accelerator.cpp:304]   --->   Operation 30 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %i, i32 3, i32 14" [activation_accelerator.cpp:311]   --->   Operation 31 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln311 = zext i12 %lshr_ln3" [activation_accelerator.cpp:311]   --->   Operation 32 'zext' 'zext_ln311' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%exp_x_addr = getelementptr i32 %exp_x, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 33 'getelementptr' 'exp_x_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%exp_x_load = load i12 %exp_x_addr" [activation_accelerator.cpp:311]   --->   Operation 34 'load' 'exp_x_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln313_1 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %i, i32 2, i32 14" [activation_accelerator.cpp:313]   --->   Operation 35 'partselect' 'lshr_ln313_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_x_1_addr = getelementptr i32 %exp_x_1, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 36 'getelementptr' 'exp_x_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%exp_x_1_load = load i12 %exp_x_1_addr" [activation_accelerator.cpp:311]   --->   Operation 37 'load' 'exp_x_1_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%exp_x_2_addr = getelementptr i32 %exp_x_2, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 38 'getelementptr' 'exp_x_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.23ns)   --->   "%exp_x_2_load = load i12 %exp_x_2_addr" [activation_accelerator.cpp:311]   --->   Operation 39 'load' 'exp_x_2_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%exp_x_3_addr = getelementptr i32 %exp_x_3, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 40 'getelementptr' 'exp_x_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%exp_x_3_load = load i12 %exp_x_3_addr" [activation_accelerator.cpp:311]   --->   Operation 41 'load' 'exp_x_3_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%exp_x_4_addr = getelementptr i32 %exp_x_4, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 42 'getelementptr' 'exp_x_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%exp_x_4_load = load i12 %exp_x_4_addr" [activation_accelerator.cpp:311]   --->   Operation 43 'load' 'exp_x_4_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%exp_x_5_addr = getelementptr i32 %exp_x_5, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 44 'getelementptr' 'exp_x_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.23ns)   --->   "%exp_x_5_load = load i12 %exp_x_5_addr" [activation_accelerator.cpp:311]   --->   Operation 45 'load' 'exp_x_5_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%exp_x_6_addr = getelementptr i32 %exp_x_6, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 46 'getelementptr' 'exp_x_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%exp_x_6_load = load i12 %exp_x_6_addr" [activation_accelerator.cpp:311]   --->   Operation 47 'load' 'exp_x_6_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%exp_x_7_addr = getelementptr i32 %exp_x_7, i64 0, i64 %zext_ln311" [activation_accelerator.cpp:311]   --->   Operation 48 'getelementptr' 'exp_x_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.23ns)   --->   "%exp_x_7_load = load i12 %exp_x_7_addr" [activation_accelerator.cpp:311]   --->   Operation 49 'load' 'exp_x_7_load' <Predicate = (!tmp)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_1 : Operation 50 [1/1] (0.85ns)   --->   "%add_ln304 = add i16 %i, i16 8" [activation_accelerator.cpp:304]   --->   Operation 50 'add' 'add_ln304' <Predicate = (!tmp)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln304 = store i16 %add_ln304, i16 %idx" [activation_accelerator.cpp:304]   --->   Operation 51 'store' 'store_ln304' <Predicate = (!tmp)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%exp_x_load = load i12 %exp_x_addr" [activation_accelerator.cpp:311]   --->   Operation 52 'load' 'exp_x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 53 [1/2] (1.23ns)   --->   "%exp_x_1_load = load i12 %exp_x_1_addr" [activation_accelerator.cpp:311]   --->   Operation 53 'load' 'exp_x_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%exp_x_2_load = load i12 %exp_x_2_addr" [activation_accelerator.cpp:311]   --->   Operation 54 'load' 'exp_x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%exp_x_3_load = load i12 %exp_x_3_addr" [activation_accelerator.cpp:311]   --->   Operation 55 'load' 'exp_x_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%exp_x_4_load = load i12 %exp_x_4_addr" [activation_accelerator.cpp:311]   --->   Operation 56 'load' 'exp_x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 57 [1/2] (1.23ns)   --->   "%exp_x_5_load = load i12 %exp_x_5_addr" [activation_accelerator.cpp:311]   --->   Operation 57 'load' 'exp_x_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%exp_x_6_load = load i12 %exp_x_6_addr" [activation_accelerator.cpp:311]   --->   Operation 58 'load' 'exp_x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%exp_x_7_load = load i12 %exp_x_7_addr" [activation_accelerator.cpp:311]   --->   Operation 59 'load' 'exp_x_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 60 [9/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 60 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [9/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 61 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [9/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 62 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [9/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 63 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [9/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 64 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [9/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 65 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [9/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 66 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [9/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 67 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.05>
ST_4 : Operation 68 [8/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 68 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [8/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 69 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [8/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 70 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [8/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 71 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [8/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 72 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [8/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 73 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [8/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 74 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [8/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 75 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.05>
ST_5 : Operation 76 [7/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 76 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [7/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 77 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [7/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 78 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [7/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 79 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [7/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 80 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [7/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 81 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [7/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 82 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [7/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 83 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 84 [6/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 84 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [6/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 85 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [6/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 86 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [6/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 87 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [6/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 88 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [6/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 89 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [6/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 90 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [6/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 91 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.05>
ST_7 : Operation 92 [5/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 92 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [5/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 93 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [5/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 94 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [5/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 95 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [5/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 96 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [5/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 97 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [5/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 98 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [5/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 99 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.05>
ST_8 : Operation 100 [4/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 100 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [4/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 101 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 102 [4/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 102 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [4/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 103 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [4/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 104 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 105 [4/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 105 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [4/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 106 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [4/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 107 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.05>
ST_9 : Operation 108 [3/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 108 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [3/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 109 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [3/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 110 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 111 [3/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 111 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [3/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 112 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [3/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 113 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [3/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 114 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 115 [3/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 115 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.05>
ST_10 : Operation 116 [2/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 116 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [2/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 117 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [2/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 118 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [2/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 119 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 120 [2/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 120 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 121 [2/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 121 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [2/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 122 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [2/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 123 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.05>
ST_11 : Operation 124 [1/9] (7.05ns)   --->   "%y = fdiv i32 %exp_x_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 124 'fdiv' 'y' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln313 = bitcast i32 %y" [activation_accelerator.cpp:313]   --->   Operation 125 'bitcast' 'bitcast_ln313' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 126 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 127 [1/9] (7.05ns)   --->   "%y_1 = fdiv i32 %exp_x_1_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 127 'fdiv' 'y_1' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln313_1 = bitcast i32 %y_1" [activation_accelerator.cpp:313]   --->   Operation 128 'bitcast' 'bitcast_ln313_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln313_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_1, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 129 'partselect' 'trunc_ln313_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/9] (7.05ns)   --->   "%y_2 = fdiv i32 %exp_x_2_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 130 'fdiv' 'y_2' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln313_2 = bitcast i32 %y_2" [activation_accelerator.cpp:313]   --->   Operation 131 'bitcast' 'bitcast_ln313_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln313_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_2, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 132 'partselect' 'trunc_ln313_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/9] (7.05ns)   --->   "%y_3 = fdiv i32 %exp_x_3_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 133 'fdiv' 'y_3' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%bitcast_ln313_3 = bitcast i32 %y_3" [activation_accelerator.cpp:313]   --->   Operation 134 'bitcast' 'bitcast_ln313_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln313_3 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_3, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 135 'partselect' 'trunc_ln313_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/9] (7.05ns)   --->   "%y_4 = fdiv i32 %exp_x_4_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 136 'fdiv' 'y_4' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln313_4 = bitcast i32 %y_4" [activation_accelerator.cpp:313]   --->   Operation 137 'bitcast' 'bitcast_ln313_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln313_4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_4, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 138 'partselect' 'trunc_ln313_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/9] (7.05ns)   --->   "%y_5 = fdiv i32 %exp_x_5_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 139 'fdiv' 'y_5' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%bitcast_ln313_5 = bitcast i32 %y_5" [activation_accelerator.cpp:313]   --->   Operation 140 'bitcast' 'bitcast_ln313_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln313_5 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_5, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 141 'partselect' 'trunc_ln313_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/9] (7.05ns)   --->   "%y_6 = fdiv i32 %exp_x_6_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 142 'fdiv' 'y_6' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln313_6 = bitcast i32 %y_6" [activation_accelerator.cpp:313]   --->   Operation 143 'bitcast' 'bitcast_ln313_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln313_6 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_6, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 144 'partselect' 'trunc_ln313_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/9] (7.05ns)   --->   "%y_7 = fdiv i32 %exp_x_7_load, i32 %sum_31_read" [activation_accelerator.cpp:311]   --->   Operation 145 'fdiv' 'y_7' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%bitcast_ln313_7 = bitcast i32 %y_7" [activation_accelerator.cpp:313]   --->   Operation 146 'bitcast' 'bitcast_ln313_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln313_7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln313_7, i32 16, i32 31" [activation_accelerator.cpp:313]   --->   Operation 147 'partselect' 'trunc_ln313_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 170 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.23>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%specpipeline_ln305 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [activation_accelerator.cpp:305]   --->   Operation 148 'specpipeline' 'specpipeline_ln305' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [activation_accelerator.cpp:304]   --->   Operation 149 'specloopname' 'specloopname_ln304' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i13 %lshr_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 150 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 151 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln5, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4" [activation_accelerator.cpp:313]   --->   Operation 152 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 153 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_1, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5" [activation_accelerator.cpp:313]   --->   Operation 154 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 155 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_2, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6" [activation_accelerator.cpp:313]   --->   Operation 156 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln313" [activation_accelerator.cpp:313]   --->   Operation 157 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_3, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7" [activation_accelerator.cpp:313]   --->   Operation 158 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%or_ln313 = or i13 %lshr_ln313_1, i13 1" [activation_accelerator.cpp:313]   --->   Operation 159 'or' 'or_ln313' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln313_1 = zext i13 %or_ln313" [activation_accelerator.cpp:313]   --->   Operation 160 'zext' 'zext_ln313_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 161 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_4, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8" [activation_accelerator.cpp:313]   --->   Operation 162 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 163 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_5, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9" [activation_accelerator.cpp:313]   --->   Operation 164 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 165 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_6, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10" [activation_accelerator.cpp:313]   --->   Operation 166 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln313_1" [activation_accelerator.cpp:313]   --->   Operation 167 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.23ns)   --->   "%store_ln313 = store i16 %trunc_ln313_7, i13 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11" [activation_accelerator.cpp:313]   --->   Operation 168 'store' 'store_ln313' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8192> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln304 = br void %for.inc114.7" [activation_accelerator.cpp:304]   --->   Operation 169 'br' 'br_ln304' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sum_31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exp_x_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                                                                          (alloca           ) [ 0100000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000000000]
sum_31_read                                                                  (read             ) [ 0111111111110]
store_ln0                                                                    (store            ) [ 0000000000000]
br_ln0                                                                       (br               ) [ 0000000000000]
i                                                                            (load             ) [ 0000000000000]
tmp                                                                          (bitselect        ) [ 0111111111110]
empty                                                                        (speclooptripcount) [ 0000000000000]
br_ln304                                                                     (br               ) [ 0000000000000]
lshr_ln3                                                                     (partselect       ) [ 0000000000000]
zext_ln311                                                                   (zext             ) [ 0000000000000]
exp_x_addr                                                                   (getelementptr    ) [ 0110000000000]
lshr_ln313_1                                                                 (partselect       ) [ 0111111111111]
exp_x_1_addr                                                                 (getelementptr    ) [ 0110000000000]
exp_x_2_addr                                                                 (getelementptr    ) [ 0110000000000]
exp_x_3_addr                                                                 (getelementptr    ) [ 0110000000000]
exp_x_4_addr                                                                 (getelementptr    ) [ 0110000000000]
exp_x_5_addr                                                                 (getelementptr    ) [ 0110000000000]
exp_x_6_addr                                                                 (getelementptr    ) [ 0110000000000]
exp_x_7_addr                                                                 (getelementptr    ) [ 0110000000000]
add_ln304                                                                    (add              ) [ 0000000000000]
store_ln304                                                                  (store            ) [ 0000000000000]
exp_x_load                                                                   (load             ) [ 0101111111110]
exp_x_1_load                                                                 (load             ) [ 0101111111110]
exp_x_2_load                                                                 (load             ) [ 0101111111110]
exp_x_3_load                                                                 (load             ) [ 0101111111110]
exp_x_4_load                                                                 (load             ) [ 0101111111110]
exp_x_5_load                                                                 (load             ) [ 0101111111110]
exp_x_6_load                                                                 (load             ) [ 0101111111110]
exp_x_7_load                                                                 (load             ) [ 0101111111110]
y                                                                            (fdiv             ) [ 0000000000000]
bitcast_ln313                                                                (bitcast          ) [ 0000000000000]
trunc_ln5                                                                    (partselect       ) [ 0100000000001]
y_1                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln313_1                                                              (bitcast          ) [ 0000000000000]
trunc_ln313_1                                                                (partselect       ) [ 0100000000001]
y_2                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln313_2                                                              (bitcast          ) [ 0000000000000]
trunc_ln313_2                                                                (partselect       ) [ 0100000000001]
y_3                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln313_3                                                              (bitcast          ) [ 0000000000000]
trunc_ln313_3                                                                (partselect       ) [ 0100000000001]
y_4                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln313_4                                                              (bitcast          ) [ 0000000000000]
trunc_ln313_4                                                                (partselect       ) [ 0100000000001]
y_5                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln313_5                                                              (bitcast          ) [ 0000000000000]
trunc_ln313_5                                                                (partselect       ) [ 0100000000001]
y_6                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln313_6                                                              (bitcast          ) [ 0000000000000]
trunc_ln313_6                                                                (partselect       ) [ 0100000000001]
y_7                                                                          (fdiv             ) [ 0000000000000]
bitcast_ln313_7                                                              (bitcast          ) [ 0000000000000]
trunc_ln313_7                                                                (partselect       ) [ 0100000000001]
specpipeline_ln305                                                           (specpipeline     ) [ 0000000000000]
specloopname_ln304                                                           (specloopname     ) [ 0000000000000]
zext_ln313                                                                   (zext             ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4  (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5  (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6  (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7  (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
or_ln313                                                                     (or               ) [ 0000000000000]
zext_ln313_1                                                                 (zext             ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8  (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9  (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 (getelementptr    ) [ 0000000000000]
store_ln313                                                                  (store            ) [ 0000000000000]
br_ln304                                                                     (br               ) [ 0000000000000]
ret_ln0                                                                      (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_31">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_31"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="exp_x_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_x_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="exp_x_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="exp_x_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="exp_x_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="idx_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sum_31_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_31_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="exp_x_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="12" slack="0"/>
<pin id="94" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="12" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="exp_x_1_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_1_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="12" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_1_load/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="exp_x_2_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_2_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_2_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="exp_x_3_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="12" slack="0"/>
<pin id="133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_3_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_3_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="exp_x_4_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_4_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_4_load/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="exp_x_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="12" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_5_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_5_load/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exp_x_6_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="12" slack="0"/>
<pin id="172" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_6_addr/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_6_load/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="exp_x_7_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="12" slack="0"/>
<pin id="185" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_7_addr/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_7_load/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="13" slack="0"/>
<pin id="198" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4/12 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="13" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="0"/>
<pin id="206" dir="0" index="4" bw="13" slack="1"/>
<pin id="207" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="208" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="209" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/12 store_ln313/12 "/>
</bind>
</comp>

<comp id="211" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="13" slack="0"/>
<pin id="215" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5/12 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="1"/>
<pin id="221" dir="0" index="2" bw="0" slack="0"/>
<pin id="223" dir="0" index="4" bw="13" slack="1"/>
<pin id="224" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="225" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="226" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/12 store_ln313/12 "/>
</bind>
</comp>

<comp id="228" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="13" slack="0"/>
<pin id="232" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6/12 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="13" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="1"/>
<pin id="238" dir="0" index="2" bw="0" slack="0"/>
<pin id="240" dir="0" index="4" bw="13" slack="1"/>
<pin id="241" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="242" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="243" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/12 store_ln313/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="13" slack="0"/>
<pin id="249" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7/12 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="13" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="1"/>
<pin id="255" dir="0" index="2" bw="0" slack="0"/>
<pin id="257" dir="0" index="4" bw="13" slack="1"/>
<pin id="258" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="260" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln313/12 store_ln313/12 "/>
</bind>
</comp>

<comp id="262" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="13" slack="0"/>
<pin id="266" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8/12 "/>
</bind>
</comp>

<comp id="270" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="13" slack="0"/>
<pin id="274" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9/12 "/>
</bind>
</comp>

<comp id="278" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="13" slack="0"/>
<pin id="282" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="13" slack="0"/>
<pin id="290" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11/12 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="0" index="1" bw="32" slack="2"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="2"/>
<pin id="301" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="0" index="1" bw="32" slack="2"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_2/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="0" index="1" bw="32" slack="2"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_3/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="1"/>
<pin id="312" dir="0" index="1" bw="32" slack="2"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_4/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="grp_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="0" index="1" bw="32" slack="2"/>
<pin id="317" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_5/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="32" slack="2"/>
<pin id="321" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_6/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="32" slack="2"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="y_7/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln0_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="0"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="16" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="1" index="3" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="lshr_ln3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="12" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="0" index="2" bw="3" slack="0"/>
<pin id="346" dir="0" index="3" bw="5" slack="0"/>
<pin id="347" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln311_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln311/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="lshr_ln313_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="13" slack="0"/>
<pin id="366" dir="0" index="1" bw="16" slack="0"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="5" slack="0"/>
<pin id="369" dir="1" index="4" bw="13" slack="11"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln313_1/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="add_ln304_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln304/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="store_ln304_store_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="0"/>
<pin id="382" dir="0" index="1" bw="16" slack="0"/>
<pin id="383" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln304/1 "/>
</bind>
</comp>

<comp id="385" class="1004" name="bitcast_ln313_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313/11 "/>
</bind>
</comp>

<comp id="389" class="1004" name="trunc_ln5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="0" index="3" bw="6" slack="0"/>
<pin id="394" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="bitcast_ln313_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313_1/11 "/>
</bind>
</comp>

<comp id="403" class="1004" name="trunc_ln313_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="6" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln313_1/11 "/>
</bind>
</comp>

<comp id="413" class="1004" name="bitcast_ln313_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="0"/>
<pin id="415" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313_2/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="trunc_ln313_2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="16" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="0" index="2" bw="6" slack="0"/>
<pin id="421" dir="0" index="3" bw="6" slack="0"/>
<pin id="422" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln313_2/11 "/>
</bind>
</comp>

<comp id="427" class="1004" name="bitcast_ln313_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313_3/11 "/>
</bind>
</comp>

<comp id="431" class="1004" name="trunc_ln313_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="0" index="2" bw="6" slack="0"/>
<pin id="435" dir="0" index="3" bw="6" slack="0"/>
<pin id="436" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln313_3/11 "/>
</bind>
</comp>

<comp id="441" class="1004" name="bitcast_ln313_4_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313_4/11 "/>
</bind>
</comp>

<comp id="445" class="1004" name="trunc_ln313_4_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="0" index="2" bw="6" slack="0"/>
<pin id="449" dir="0" index="3" bw="6" slack="0"/>
<pin id="450" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln313_4/11 "/>
</bind>
</comp>

<comp id="455" class="1004" name="bitcast_ln313_5_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313_5/11 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln313_5_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="32" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln313_5/11 "/>
</bind>
</comp>

<comp id="469" class="1004" name="bitcast_ln313_6_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313_6/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln313_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="0" index="3" bw="6" slack="0"/>
<pin id="478" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln313_6/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="bitcast_ln313_7_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="0"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln313_7/11 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln313_7_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="32" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln313_7/11 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln313_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="13" slack="11"/>
<pin id="499" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln313/12 "/>
</bind>
</comp>

<comp id="504" class="1004" name="or_ln313_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="13" slack="11"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln313/12 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln313_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="0"/>
<pin id="511" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln313_1/12 "/>
</bind>
</comp>

<comp id="517" class="1005" name="idx_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="16" slack="0"/>
<pin id="519" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="524" class="1005" name="sum_31_read_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2"/>
<pin id="526" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_31_read "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="10"/>
<pin id="538" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="540" class="1005" name="exp_x_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="1"/>
<pin id="542" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="lshr_ln313_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="13" slack="11"/>
<pin id="547" dir="1" index="1" bw="13" slack="11"/>
</pin_list>
<bind>
<opset="lshr_ln313_1 "/>
</bind>
</comp>

<comp id="551" class="1005" name="exp_x_1_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="12" slack="1"/>
<pin id="553" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_1_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="exp_x_2_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="12" slack="1"/>
<pin id="558" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_2_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="exp_x_3_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="12" slack="1"/>
<pin id="563" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_3_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="exp_x_4_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="12" slack="1"/>
<pin id="568" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_4_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="exp_x_5_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="1"/>
<pin id="573" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_5_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="exp_x_6_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="12" slack="1"/>
<pin id="578" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_6_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="exp_x_7_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="1"/>
<pin id="583" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_7_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="exp_x_load_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_load "/>
</bind>
</comp>

<comp id="591" class="1005" name="exp_x_1_load_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_1_load "/>
</bind>
</comp>

<comp id="596" class="1005" name="exp_x_2_load_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_2_load "/>
</bind>
</comp>

<comp id="601" class="1005" name="exp_x_3_load_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_3_load "/>
</bind>
</comp>

<comp id="606" class="1005" name="exp_x_4_load_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_4_load "/>
</bind>
</comp>

<comp id="611" class="1005" name="exp_x_5_load_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_5_load "/>
</bind>
</comp>

<comp id="616" class="1005" name="exp_x_6_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_6_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="exp_x_7_load_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_7_load "/>
</bind>
</comp>

<comp id="626" class="1005" name="trunc_ln5_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="631" class="1005" name="trunc_ln313_1_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="1"/>
<pin id="633" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln313_1 "/>
</bind>
</comp>

<comp id="636" class="1005" name="trunc_ln313_2_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="16" slack="1"/>
<pin id="638" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln313_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="trunc_ln313_3_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="16" slack="1"/>
<pin id="643" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln313_3 "/>
</bind>
</comp>

<comp id="646" class="1005" name="trunc_ln313_4_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln313_4 "/>
</bind>
</comp>

<comp id="651" class="1005" name="trunc_ln313_5_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="1"/>
<pin id="653" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln313_5 "/>
</bind>
</comp>

<comp id="656" class="1005" name="trunc_ln313_6_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="16" slack="1"/>
<pin id="658" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln313_6 "/>
</bind>
</comp>

<comp id="661" class="1005" name="trunc_ln313_7_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln313_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="54" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="54" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="54" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="54" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="54" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="210"><net_src comp="194" pin="3"/><net_sink comp="201" pin=2"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="54" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="227"><net_src comp="211" pin="3"/><net_sink comp="218" pin=2"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="54" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="228" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="54" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="261"><net_src comp="245" pin="3"/><net_sink comp="252" pin=2"/></net>

<net id="267"><net_src comp="18" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="269"><net_src comp="262" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="275"><net_src comp="20" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="283"><net_src comp="22" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="54" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="278" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="291"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="54" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="286" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="330"><net_src comp="38" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="348"><net_src comp="48" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="331" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="50" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="52" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="355"><net_src comp="342" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="362"><net_src comp="352" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="363"><net_src comp="352" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="331" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="58" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="52" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="378"><net_src comp="331" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="294" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="62" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="396"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="397"><net_src comp="64" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="389" pin=3"/></net>

<net id="402"><net_src comp="298" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="64" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="416"><net_src comp="302" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="62" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="64" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="66" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="430"><net_src comp="306" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="62" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="427" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="439"><net_src comp="64" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="440"><net_src comp="66" pin="0"/><net_sink comp="431" pin=3"/></net>

<net id="444"><net_src comp="310" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="441" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="453"><net_src comp="64" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="454"><net_src comp="66" pin="0"/><net_sink comp="445" pin=3"/></net>

<net id="458"><net_src comp="314" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="62" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="455" pin="1"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="64" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="472"><net_src comp="318" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="479"><net_src comp="62" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="64" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="66" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="486"><net_src comp="322" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="62" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="483" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="64" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="66" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="497" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="504" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="514"><net_src comp="509" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="515"><net_src comp="509" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="516"><net_src comp="509" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="520"><net_src comp="80" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="522"><net_src comp="517" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="523"><net_src comp="517" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="527"><net_src comp="84" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="530"><net_src comp="524" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="531"><net_src comp="524" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="533"><net_src comp="524" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="534"><net_src comp="524" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="535"><net_src comp="524" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="539"><net_src comp="334" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="90" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="548"><net_src comp="364" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="554"><net_src comp="103" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="559"><net_src comp="116" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="564"><net_src comp="129" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="569"><net_src comp="142" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="574"><net_src comp="155" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="579"><net_src comp="168" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="584"><net_src comp="181" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="589"><net_src comp="97" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="594"><net_src comp="110" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="599"><net_src comp="123" pin="3"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="604"><net_src comp="136" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="609"><net_src comp="149" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="614"><net_src comp="162" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="619"><net_src comp="175" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="624"><net_src comp="188" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="629"><net_src comp="389" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="201" pin=4"/></net>

<net id="634"><net_src comp="403" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="639"><net_src comp="417" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="644"><net_src comp="431" pin="4"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="252" pin=4"/></net>

<net id="649"><net_src comp="445" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="654"><net_src comp="459" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="659"><net_src comp="473" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="664"><net_src comp="487" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="252" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1 | {12 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {12 }
 - Input state : 
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x | {1 2 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : sum_31 | {1 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x_1 | {1 2 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x_2 | {1 2 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x_3 | {1 2 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x_4 | {1 2 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x_5 | {1 2 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x_6 | {1 2 }
	Port: float_safe_softmax_Pipeline_normalize_blocks : exp_x_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		tmp : 2
		br_ln304 : 3
		lshr_ln3 : 2
		zext_ln311 : 3
		exp_x_addr : 4
		exp_x_load : 5
		lshr_ln313_1 : 2
		exp_x_1_addr : 4
		exp_x_1_load : 5
		exp_x_2_addr : 4
		exp_x_2_load : 5
		exp_x_3_addr : 4
		exp_x_3_load : 5
		exp_x_4_addr : 4
		exp_x_4_load : 5
		exp_x_5_addr : 4
		exp_x_5_load : 5
		exp_x_6_addr : 4
		exp_x_6_load : 5
		exp_x_7_addr : 4
		exp_x_7_load : 5
		add_ln304 : 2
		store_ln304 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		bitcast_ln313 : 1
		trunc_ln5 : 2
		bitcast_ln313_1 : 1
		trunc_ln313_1 : 2
		bitcast_ln313_2 : 1
		trunc_ln313_2 : 2
		bitcast_ln313_3 : 1
		trunc_ln313_3 : 2
		bitcast_ln313_4 : 1
		trunc_ln313_4 : 2
		bitcast_ln313_5 : 1
		trunc_ln313_5 : 2
		bitcast_ln313_6 : 1
		trunc_ln313_6 : 2
		bitcast_ln313_7 : 1
		trunc_ln313_7 : 2
	State 12
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4 : 1
		store_ln313 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5 : 1
		store_ln313 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6 : 1
		store_ln313 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7 : 1
		store_ln313 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8 : 1
		store_ln313 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9 : 1
		store_ln313 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_10 : 1
		store_ln313 : 2
		activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_11 : 1
		store_ln313 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|    add   |    add_ln304_fu_374    |    0    |    23   |
|----------|------------------------|---------|---------|
|   read   | sum_31_read_read_fu_84 |    0    |    0    |
|----------|------------------------|---------|---------|
|          |       grp_fu_294       |    0    |    0    |
|          |       grp_fu_298       |    0    |    0    |
|          |       grp_fu_302       |    0    |    0    |
|   fdiv   |       grp_fu_306       |    0    |    0    |
|          |       grp_fu_310       |    0    |    0    |
|          |       grp_fu_314       |    0    |    0    |
|          |       grp_fu_318       |    0    |    0    |
|          |       grp_fu_322       |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_334       |    0    |    0    |
|----------|------------------------|---------|---------|
|          |     lshr_ln3_fu_342    |    0    |    0    |
|          |   lshr_ln313_1_fu_364  |    0    |    0    |
|          |    trunc_ln5_fu_389    |    0    |    0    |
|          |  trunc_ln313_1_fu_403  |    0    |    0    |
|partselect|  trunc_ln313_2_fu_417  |    0    |    0    |
|          |  trunc_ln313_3_fu_431  |    0    |    0    |
|          |  trunc_ln313_4_fu_445  |    0    |    0    |
|          |  trunc_ln313_5_fu_459  |    0    |    0    |
|          |  trunc_ln313_6_fu_473  |    0    |    0    |
|          |  trunc_ln313_7_fu_487  |    0    |    0    |
|----------|------------------------|---------|---------|
|          |    zext_ln311_fu_352   |    0    |    0    |
|   zext   |    zext_ln313_fu_497   |    0    |    0    |
|          |   zext_ln313_1_fu_509  |    0    |    0    |
|----------|------------------------|---------|---------|
|    or    |     or_ln313_fu_504    |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |    23   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| exp_x_1_addr_reg_551|   12   |
| exp_x_1_load_reg_591|   32   |
| exp_x_2_addr_reg_556|   12   |
| exp_x_2_load_reg_596|   32   |
| exp_x_3_addr_reg_561|   12   |
| exp_x_3_load_reg_601|   32   |
| exp_x_4_addr_reg_566|   12   |
| exp_x_4_load_reg_606|   32   |
| exp_x_5_addr_reg_571|   12   |
| exp_x_5_load_reg_611|   32   |
| exp_x_6_addr_reg_576|   12   |
| exp_x_6_load_reg_616|   32   |
| exp_x_7_addr_reg_581|   12   |
| exp_x_7_load_reg_621|   32   |
|  exp_x_addr_reg_540 |   12   |
|  exp_x_load_reg_586 |   32   |
|     idx_reg_517     |   16   |
| lshr_ln313_1_reg_545|   13   |
| sum_31_read_reg_524 |   32   |
|     tmp_reg_536     |    1   |
|trunc_ln313_1_reg_631|   16   |
|trunc_ln313_2_reg_636|   16   |
|trunc_ln313_3_reg_641|   16   |
|trunc_ln313_4_reg_646|   16   |
|trunc_ln313_5_reg_651|   16   |
|trunc_ln313_6_reg_656|   16   |
|trunc_ln313_7_reg_661|   16   |
|  trunc_ln5_reg_626  |   16   |
+---------------------+--------+
|        Total        |   542  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_110 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_123 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_188 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   23   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   542  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   542  |   95   |
+-----------+--------+--------+--------+
