-makelib ies_lib/xpm -sv \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv" \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib ies_lib/xpm \
  "C:/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib ies_lib/xbip_utils_v3_0_10 \
  "../../../ipstatic/fpga_model_c_addsub_v12_0_i0/hdl/xbip_utils_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_reg_fd_v12_0_6 \
  "../../../ipstatic/fpga_model_c_addsub_v12_0_i0/hdl/c_reg_fd_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_wrapper_v3_0_4 \
  "../../../ipstatic/fpga_model_c_addsub_v12_0_i0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_pipe_v3_0_6 \
  "../../../ipstatic/fpga_model_c_addsub_v12_0_i0/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_dsp48_addsub_v3_0_6 \
  "../../../ipstatic/fpga_model_c_addsub_v12_0_i0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_addsub_v3_0_6 \
  "../../../ipstatic/fpga_model_c_addsub_v12_0_i0/hdl/xbip_addsub_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_addsub_v12_0_14 \
  "../../../ipstatic/fpga_model_c_addsub_v12_0_i0/hdl/c_addsub_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_addsub_v12_0_i0/sim/fpga_model_c_addsub_v12_0_i0.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_addsub_v12_0_i1/sim/fpga_model_c_addsub_v12_0_i1.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_addsub_v12_0_i2/sim/fpga_model_c_addsub_v12_0_i2.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_addsub_v12_0_i3/sim/fpga_model_c_addsub_v12_0_i3.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_addsub_v12_0_i4/sim/fpga_model_c_addsub_v12_0_i4.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_addsub_v12_0_i5/sim/fpga_model_c_addsub_v12_0_i5.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_addsub_v12_0_i6/sim/fpga_model_c_addsub_v12_0_i6.vhd" \
-endlib
-makelib ies_lib/c_gate_bit_v12_0_6 \
  "../../../ipstatic/fpga_model_c_counter_binary_v12_0_i0/hdl/c_gate_bit_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xbip_counter_v3_0_6 \
  "../../../ipstatic/fpga_model_c_counter_binary_v12_0_i0/hdl/xbip_counter_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/c_counter_binary_v12_0_14 \
  "../../../ipstatic/fpga_model_c_counter_binary_v12_0_i0/hdl/c_counter_binary_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_counter_binary_v12_0_i0/sim/fpga_model_c_counter_binary_v12_0_i0.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_c_counter_binary_v12_0_i1/sim/fpga_model_c_counter_binary_v12_0_i1.vhd" \
-endlib
-makelib ies_lib/dist_mem_gen_v8_0_13 \
  "../../../ipstatic/fpga_model_dist_mem_gen_i0/simulation/dist_mem_gen_v8_0.v" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_dist_mem_gen_i0/sim/fpga_model_dist_mem_gen_i0.v" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_dist_mem_gen_i1/sim/fpga_model_dist_mem_gen_i1.v" \
-endlib
-makelib ies_lib/xbip_bram18k_v3_0_6 \
  "../../../ipstatic/fpga_model_mult_gen_v12_0_i0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/mult_gen_v12_0_16 \
  "../../../ipstatic/fpga_model_mult_gen_v12_0_i0/hdl/mult_gen_v12_0_vh_rfs.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_mult_gen_v12_0_i0/sim/fpga_model_mult_gen_v12_0_i0.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/fpga_model_mult_gen_v12_0_i1/sim/fpga_model_mult_gen_v12_0_i1.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/conv_pkg.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/synth_reg.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/synth_reg_w_init.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/srl17e.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/srl33e.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/synth_reg_reg.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/single_reg_w_init.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/xlclockdriver_rd.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/fpga_model_entity_declarations.vhd" \
  "../../../ipstatic/xil_defaultlib/hdl/fpga_model.vhd" \
  "../../../../DACZC706.srcs/sources_1/ip/model_triphases_200khz/sim/model_triphases_200khz.vhd" \
-endlib
-makelib ies_lib/xil_defaultlib \
  glbl.v
-endlib

