# VLSI_Lab_Verilog_Codes

Here Time.v is the time bench code for Task_01 means AND_gate.
