{
  "name": "Multi-Processor System Configuration",
  "version": "1.2.0",
  "description": "4-core system with private L1 caches and shared L2",
  
  "multiprocessor": {
    "enabled": true,
    "num_processors": 4,
    "topology": "symmetric",
    
    "per_processor_cache": {
      "l1": {
        "size": 32768,
        "associativity": 4,
        "block_size": 64,
        "replacement_policy": "LRU",
        "write_policy": {
          "update": "write_back",
          "allocation": "write_allocate"
        }
      }
    },
    
    "shared_cache": {
      "l2": {
        "size": 1048576,
        "associativity": 16,
        "block_size": 64,
        "replacement_policy": "PLRU",
        "write_policy": {
          "update": "write_back",
          "allocation": "write_allocate"
        },
        "partitioning": "none"
      }
    },
    
    "coherence": {
      "protocol": "MESI",
      "directory_type": "distributed",
      "snoop_filter": true,
      "atomic_operations": ["test_and_set", "compare_and_swap", "fetch_and_add"]
    },
    
    "interconnect": {
      "type": "crossbar",
      "latency": {
        "processor_to_l2": 15,
        "coherence_message": 5
      },
      "bandwidth": 10000,
      "arbitration": "round_robin"
    },
    
    "memory_model": {
      "consistency": "total_store_order",
      "barriers": ["acquire", "release", "full"]
    }
  },
  
  "simulation": {
    "parallel_execution": true,
    "synchronization_interval": 1000,
    "coherence_trace": true
  },
  
  "statistics": {
    "per_processor_stats": true,
    "coherence_stats": [
      "invalidations",
      "interventions",
      "writebacks",
      "state_transitions",
      "coherence_traffic"
    ]
  }
}
