# sobel-edge-detector
This is my FYP Verilog HDL project, titled as "ASIC-based Sobel Edge Detection using Stochastic Design", implemented as a conventional binary-encoded (BE) design, and as a non-conventional stochastic computing (SC) design.
