#[doc = "Register `CPSW_NUSS_VBUSP_ECC_sec_status_reg0` reader"]
pub type R = crate::R<CpswNussVbuspEccSecStatusReg0Spec>;
#[doc = "Register `CPSW_NUSS_VBUSP_ECC_sec_status_reg0` writer"]
pub type W = crate::W<CpswNussVbuspEccSecStatusReg0Spec>;
#[doc = "Field `RAMECC0_PEND` reader - 0:0\\]
Interrupt Pending Status for ramecc0_pend"]
pub type Ramecc0PendR = crate::BitReader;
#[doc = "Field `RAMECC0_PEND` writer - 0:0\\]
Interrupt Pending Status for ramecc0_pend"]
pub type Ramecc0PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC1_PEND` reader - 1:1\\]
Interrupt Pending Status for ramecc1_pend"]
pub type Ramecc1PendR = crate::BitReader;
#[doc = "Field `RAMECC1_PEND` writer - 1:1\\]
Interrupt Pending Status for ramecc1_pend"]
pub type Ramecc1PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC2_PEND` reader - 2:2\\]
Interrupt Pending Status for ramecc2_pend"]
pub type Ramecc2PendR = crate::BitReader;
#[doc = "Field `RAMECC2_PEND` writer - 2:2\\]
Interrupt Pending Status for ramecc2_pend"]
pub type Ramecc2PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC3_PEND` reader - 3:3\\]
Interrupt Pending Status for ramecc3_pend"]
pub type Ramecc3PendR = crate::BitReader;
#[doc = "Field `RAMECC3_PEND` writer - 3:3\\]
Interrupt Pending Status for ramecc3_pend"]
pub type Ramecc3PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC4_PEND` reader - 4:4\\]
Interrupt Pending Status for ramecc4_pend"]
pub type Ramecc4PendR = crate::BitReader;
#[doc = "Field `RAMECC4_PEND` writer - 4:4\\]
Interrupt Pending Status for ramecc4_pend"]
pub type Ramecc4PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC5_PEND` reader - 5:5\\]
Interrupt Pending Status for ramecc5_pend"]
pub type Ramecc5PendR = crate::BitReader;
#[doc = "Field `RAMECC5_PEND` writer - 5:5\\]
Interrupt Pending Status for ramecc5_pend"]
pub type Ramecc5PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC6_PEND` reader - 6:6\\]
Interrupt Pending Status for ramecc6_pend"]
pub type Ramecc6PendR = crate::BitReader;
#[doc = "Field `RAMECC6_PEND` writer - 6:6\\]
Interrupt Pending Status for ramecc6_pend"]
pub type Ramecc6PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC7_PEND` reader - 7:7\\]
Interrupt Pending Status for ramecc7_pend"]
pub type Ramecc7PendR = crate::BitReader;
#[doc = "Field `RAMECC7_PEND` writer - 7:7\\]
Interrupt Pending Status for ramecc7_pend"]
pub type Ramecc7PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC8_PEND` reader - 8:8\\]
Interrupt Pending Status for ramecc8_pend"]
pub type Ramecc8PendR = crate::BitReader;
#[doc = "Field `RAMECC8_PEND` writer - 8:8\\]
Interrupt Pending Status for ramecc8_pend"]
pub type Ramecc8PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC9_PEND` reader - 9:9\\]
Interrupt Pending Status for ramecc9_pend"]
pub type Ramecc9PendR = crate::BitReader;
#[doc = "Field `RAMECC9_PEND` writer - 9:9\\]
Interrupt Pending Status for ramecc9_pend"]
pub type Ramecc9PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC10_PEND` reader - 10:10\\]
Interrupt Pending Status for ramecc10_pend"]
pub type Ramecc10PendR = crate::BitReader;
#[doc = "Field `RAMECC10_PEND` writer - 10:10\\]
Interrupt Pending Status for ramecc10_pend"]
pub type Ramecc10PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC11_PEND` reader - 11:11\\]
Interrupt Pending Status for ramecc11_pend"]
pub type Ramecc11PendR = crate::BitReader;
#[doc = "Field `RAMECC11_PEND` writer - 11:11\\]
Interrupt Pending Status for ramecc11_pend"]
pub type Ramecc11PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC12_PEND` reader - 12:12\\]
Interrupt Pending Status for ramecc12_pend"]
pub type Ramecc12PendR = crate::BitReader;
#[doc = "Field `RAMECC12_PEND` writer - 12:12\\]
Interrupt Pending Status for ramecc12_pend"]
pub type Ramecc12PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC13_PEND` reader - 13:13\\]
Interrupt Pending Status for ramecc13_pend"]
pub type Ramecc13PendR = crate::BitReader;
#[doc = "Field `RAMECC13_PEND` writer - 13:13\\]
Interrupt Pending Status for ramecc13_pend"]
pub type Ramecc13PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC14_PEND` reader - 14:14\\]
Interrupt Pending Status for ramecc14_pend"]
pub type Ramecc14PendR = crate::BitReader;
#[doc = "Field `RAMECC14_PEND` writer - 14:14\\]
Interrupt Pending Status for ramecc14_pend"]
pub type Ramecc14PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC15_PEND` reader - 15:15\\]
Interrupt Pending Status for ramecc15_pend"]
pub type Ramecc15PendR = crate::BitReader;
#[doc = "Field `RAMECC15_PEND` writer - 15:15\\]
Interrupt Pending Status for ramecc15_pend"]
pub type Ramecc15PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC16_PEND` reader - 16:16\\]
Interrupt Pending Status for ramecc16_pend"]
pub type Ramecc16PendR = crate::BitReader;
#[doc = "Field `RAMECC16_PEND` writer - 16:16\\]
Interrupt Pending Status for ramecc16_pend"]
pub type Ramecc16PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC17_PEND` reader - 17:17\\]
Interrupt Pending Status for ramecc17_pend"]
pub type Ramecc17PendR = crate::BitReader;
#[doc = "Field `RAMECC17_PEND` writer - 17:17\\]
Interrupt Pending Status for ramecc17_pend"]
pub type Ramecc17PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC18_PEND` reader - 18:18\\]
Interrupt Pending Status for ramecc18_pend"]
pub type Ramecc18PendR = crate::BitReader;
#[doc = "Field `RAMECC18_PEND` writer - 18:18\\]
Interrupt Pending Status for ramecc18_pend"]
pub type Ramecc18PendW<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `RAMECC19_PEND` reader - 19:19\\]
Interrupt Pending Status for ramecc19_pend"]
pub type Ramecc19PendR = crate::BitReader;
#[doc = "Field `RAMECC19_PEND` writer - 19:19\\]
Interrupt Pending Status for ramecc19_pend"]
pub type Ramecc19PendW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Pending Status for ramecc0_pend"]
    #[inline(always)]
    pub fn ramecc0_pend(&self) -> Ramecc0PendR {
        Ramecc0PendR::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Pending Status for ramecc1_pend"]
    #[inline(always)]
    pub fn ramecc1_pend(&self) -> Ramecc1PendR {
        Ramecc1PendR::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Pending Status for ramecc2_pend"]
    #[inline(always)]
    pub fn ramecc2_pend(&self) -> Ramecc2PendR {
        Ramecc2PendR::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Pending Status for ramecc3_pend"]
    #[inline(always)]
    pub fn ramecc3_pend(&self) -> Ramecc3PendR {
        Ramecc3PendR::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Pending Status for ramecc4_pend"]
    #[inline(always)]
    pub fn ramecc4_pend(&self) -> Ramecc4PendR {
        Ramecc4PendR::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Pending Status for ramecc5_pend"]
    #[inline(always)]
    pub fn ramecc5_pend(&self) -> Ramecc5PendR {
        Ramecc5PendR::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Pending Status for ramecc6_pend"]
    #[inline(always)]
    pub fn ramecc6_pend(&self) -> Ramecc6PendR {
        Ramecc6PendR::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Pending Status for ramecc7_pend"]
    #[inline(always)]
    pub fn ramecc7_pend(&self) -> Ramecc7PendR {
        Ramecc7PendR::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Pending Status for ramecc8_pend"]
    #[inline(always)]
    pub fn ramecc8_pend(&self) -> Ramecc8PendR {
        Ramecc8PendR::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Pending Status for ramecc9_pend"]
    #[inline(always)]
    pub fn ramecc9_pend(&self) -> Ramecc9PendR {
        Ramecc9PendR::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Pending Status for ramecc10_pend"]
    #[inline(always)]
    pub fn ramecc10_pend(&self) -> Ramecc10PendR {
        Ramecc10PendR::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Pending Status for ramecc11_pend"]
    #[inline(always)]
    pub fn ramecc11_pend(&self) -> Ramecc11PendR {
        Ramecc11PendR::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Pending Status for ramecc12_pend"]
    #[inline(always)]
    pub fn ramecc12_pend(&self) -> Ramecc12PendR {
        Ramecc12PendR::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Pending Status for ramecc13_pend"]
    #[inline(always)]
    pub fn ramecc13_pend(&self) -> Ramecc13PendR {
        Ramecc13PendR::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Pending Status for ramecc14_pend"]
    #[inline(always)]
    pub fn ramecc14_pend(&self) -> Ramecc14PendR {
        Ramecc14PendR::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Pending Status for ramecc15_pend"]
    #[inline(always)]
    pub fn ramecc15_pend(&self) -> Ramecc15PendR {
        Ramecc15PendR::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Pending Status for ramecc16_pend"]
    #[inline(always)]
    pub fn ramecc16_pend(&self) -> Ramecc16PendR {
        Ramecc16PendR::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Pending Status for ramecc17_pend"]
    #[inline(always)]
    pub fn ramecc17_pend(&self) -> Ramecc17PendR {
        Ramecc17PendR::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Pending Status for ramecc18_pend"]
    #[inline(always)]
    pub fn ramecc18_pend(&self) -> Ramecc18PendR {
        Ramecc18PendR::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Pending Status for ramecc19_pend"]
    #[inline(always)]
    pub fn ramecc19_pend(&self) -> Ramecc19PendR {
        Ramecc19PendR::new(((self.bits >> 19) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Pending Status for ramecc0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc0_pend(&mut self) -> Ramecc0PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc0PendW::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Pending Status for ramecc1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc1_pend(&mut self) -> Ramecc1PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc1PendW::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Pending Status for ramecc2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc2_pend(&mut self) -> Ramecc2PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc2PendW::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Pending Status for ramecc3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc3_pend(&mut self) -> Ramecc3PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc3PendW::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Pending Status for ramecc4_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc4_pend(&mut self) -> Ramecc4PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc4PendW::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Pending Status for ramecc5_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc5_pend(&mut self) -> Ramecc5PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc5PendW::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Pending Status for ramecc6_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc6_pend(&mut self) -> Ramecc6PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc6PendW::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Pending Status for ramecc7_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc7_pend(&mut self) -> Ramecc7PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc7PendW::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Pending Status for ramecc8_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc8_pend(&mut self) -> Ramecc8PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc8PendW::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Pending Status for ramecc9_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc9_pend(&mut self) -> Ramecc9PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc9PendW::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Pending Status for ramecc10_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc10_pend(&mut self) -> Ramecc10PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc10PendW::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Pending Status for ramecc11_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc11_pend(&mut self) -> Ramecc11PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc11PendW::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Pending Status for ramecc12_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc12_pend(&mut self) -> Ramecc12PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc12PendW::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Pending Status for ramecc13_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc13_pend(&mut self) -> Ramecc13PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc13PendW::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Pending Status for ramecc14_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc14_pend(&mut self) -> Ramecc14PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc14PendW::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Pending Status for ramecc15_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc15_pend(&mut self) -> Ramecc15PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc15PendW::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Pending Status for ramecc16_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc16_pend(&mut self) -> Ramecc16PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc16PendW::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Pending Status for ramecc17_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc17_pend(&mut self) -> Ramecc17PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc17PendW::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Pending Status for ramecc18_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc18_pend(&mut self) -> Ramecc18PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc18PendW::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Pending Status for ramecc19_pend"]
    #[inline(always)]
    #[must_use]
    pub fn ramecc19_pend(&mut self) -> Ramecc19PendW<CpswNussVbuspEccSecStatusReg0Spec> {
        Ramecc19PendW::new(self, 19)
    }
}
#[doc = "Interrupt Status Register 0\n\nYou can [`read`](crate::generic::Reg::read) this register and get [`cpsw_nuss_vbusp_ecc_sec_status_reg0::R`](R).  You can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`cpsw_nuss_vbusp_ecc_sec_status_reg0::W`](W). You can also [`modify`](crate::generic::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct CpswNussVbuspEccSecStatusReg0Spec;
impl crate::RegisterSpec for CpswNussVbuspEccSecStatusReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`cpsw_nuss_vbusp_ecc_sec_status_reg0::R`](R) reader structure"]
impl crate::Readable for CpswNussVbuspEccSecStatusReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`cpsw_nuss_vbusp_ecc_sec_status_reg0::W`](W) writer structure"]
impl crate::Writable for CpswNussVbuspEccSecStatusReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets CPSW_NUSS_VBUSP_ECC_sec_status_reg0 to value 0"]
impl crate::Resettable for CpswNussVbuspEccSecStatusReg0Spec {
    const RESET_VALUE: u32 = 0;
}
