#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jan 12 16:07:01 2023
# Process ID: 131961
# Current directory: /home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/synth_1/Top.vds
# Journal file: /home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 132005
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2673.613 ; gain = 0.000 ; free physical = 445 ; free virtual = 6301
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port x is neither a static name nor a globally static expression [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:213]
WARNING: [Synth 8-1565] actual for formal port y is neither a static name nor a globally static expression [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Top' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:50]
	Parameter bit_per_pixel bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'VGA_bitmap_256x160' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/vga_bitmap_256x160.vhd:26' bound to instance 'bitmap' of component 'VGA_bitmap_256x160' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:208]
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_256x160' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/vga_bitmap_256x160.vhd:43]
	Parameter bit_per_pixel bound to: 8 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_256x160' (1#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/vga_bitmap_256x160.vhd:43]
INFO: [Synth 8-3491] module 'display_manager' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:34' bound to instance 'idisplay_manager' of component 'display_manager' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'display_manager' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:56]
INFO: [Synth 8-3491] module 'clock_enable' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/clock_enable.vhd:34' bound to instance 'iclock_enable' of component 'clock_enable' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:181]
INFO: [Synth 8-638] synthesizing module 'clock_enable' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/clock_enable.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'clock_enable' (2#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/clock_enable.vhd:40]
INFO: [Synth 8-3491] module 'gest_display' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_display.vhd:34' bound to instance 'igest_diplay' of component 'gest_display' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:182]
INFO: [Synth 8-638] synthesizing module 'gest_display' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_display.vhd:65]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_display.vhd:314]
WARNING: [Synth 8-614] signal 'addr_ally' is read in the process but is not in the sensitivity list [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_display.vhd:218]
INFO: [Synth 8-256] done synthesizing module 'gest_display' (3#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_display.vhd:65]
INFO: [Synth 8-3491] module 'display_pokemon' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_pokemon.vhd:34' bound to instance 'idisplay_pokemon' of component 'display_pokemon' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:183]
INFO: [Synth 8-638] synthesizing module 'display_pokemon' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_pokemon.vhd:45]
INFO: [Synth 8-3491] module 'rom_pokemons' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_pokemons.vhd:5' bound to instance 'irom' of component 'rom_pokemons' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_pokemon.vhd:70]
INFO: [Synth 8-638] synthesizing module 'rom_pokemons' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_pokemons.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_pokemons' (4#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_pokemons.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display_pokemon' (5#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_pokemon.vhd:45]
INFO: [Synth 8-3491] module 'display_arena' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_arena.vhd:34' bound to instance 'idisplay_arena' of component 'display_arena' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:184]
INFO: [Synth 8-638] synthesizing module 'display_arena' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_arena.vhd:43]
INFO: [Synth 8-3491] module 'rom_arenas' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_arenas.vhd:5' bound to instance 'irom_arenas' of component 'rom_arenas' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_arena.vhd:67]
INFO: [Synth 8-638] synthesizing module 'rom_arenas' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_arenas.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_arenas' (6#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_arenas.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display_arena' (7#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_arena.vhd:43]
INFO: [Synth 8-3491] module 'display_letter' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_letter.vhd:34' bound to instance 'idisplay_letter' of component 'display_letter' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:185]
INFO: [Synth 8-638] synthesizing module 'display_letter' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_letter.vhd:45]
INFO: [Synth 8-3491] module 'rom_letters' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_letters.vhd:5' bound to instance 'irom_letters' of component 'rom_letters' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_letter.vhd:69]
INFO: [Synth 8-638] synthesizing module 'rom_letters' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_letters.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_letters' (8#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_letters.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display_letter' (9#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_letter.vhd:45]
INFO: [Synth 8-3491] module 'display_sentence' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_sentence.vhd:34' bound to instance 'idisplay_sentence' of component 'display_sentence' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:186]
INFO: [Synth 8-638] synthesizing module 'display_sentence' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_sentence.vhd:48]
INFO: [Synth 8-3491] module 'ROM_sentences' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_sentences.vhd:34' bound to instance 'irom_sentences' of component 'ROM_sentences' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_sentence.vhd:68]
INFO: [Synth 8-638] synthesizing module 'ROM_sentences' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_sentences.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM_sentences' (10#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_sentences.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'display_sentence' (11#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_sentence.vhd:48]
INFO: [Synth 8-3491] module 'display_life' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_life.vhd:34' bound to instance 'idisplay_life' of component 'display_life' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:187]
INFO: [Synth 8-638] synthesizing module 'display_life' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_life.vhd:45]
INFO: [Synth 8-3491] module 'rom_life' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_life.vhd:5' bound to instance 'irom_life' of component 'rom_life' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_life.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rom_life' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_life.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'rom_life' (12#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/ROM_life.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'display_life' (13#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_life.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'display_manager' (14#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/display_manager.vhd:56]
INFO: [Synth 8-3491] module 'game_display_interface' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:34' bound to instance 'igame_display_interface' of component 'game_display_interface' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:210]
INFO: [Synth 8-638] synthesizing module 'game_display_interface' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:61]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:101]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:126]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:154]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:157]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:171]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:185]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:199]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:215]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:218]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:232]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:246]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:260]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:277]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:302]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:355]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:380]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:463]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:475]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:488]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:500]
INFO: [Synth 8-256] done synthesizing module 'game_display_interface' (15#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game_display_interface.vhd:61]
INFO: [Synth 8-3491] module 'ClkDiv' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/ClkDiv_5Hz.vhd:24' bound to instance 'iclkdiv_5Hz' of component 'ClkDiv' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:211]
INFO: [Synth 8-638] synthesizing module 'ClkDiv' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/ClkDiv_5Hz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv' (16#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/ClkDiv_5Hz.vhd:30]
INFO: [Synth 8-3491] module 'PmodJSTK' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/PmodJSTK.vhd:25' bound to instance 'iPmodjSTK' of component 'PmodJSTK' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:212]
INFO: [Synth 8-638] synthesizing module 'PmodJSTK' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/PmodJSTK.vhd:37]
INFO: [Synth 8-3491] module 'spiCtrl' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/PmodJSTK.vhd:115]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (17#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/PmodJSTK.vhd:131]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/spiMode0.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (18#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/spiMode0.vhd:55]
INFO: [Synth 8-3491] module 'ClkDiv_66_67kHz' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/ClkDiv_66_67kHz.vhd:24' bound to instance 'SerialClock' of component 'ClkDiv_66_67kHz' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/PmodJSTK.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ClkDiv_66_67kHz' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/ClkDiv_66_67kHz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ClkDiv_66_67kHz' (19#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/ClkDiv_66_67kHz.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'PmodJSTK' (20#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/joystick/PmodJSTK.vhd:37]
INFO: [Synth 8-3491] module 'gest_buttons' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_buttons.vhd:34' bound to instance 'igest_buttons' of component 'gest_buttons' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:213]
INFO: [Synth 8-638] synthesizing module 'gest_buttons' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_buttons.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'gest_buttons' (21#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/gest_buttons.vhd:49]
INFO: [Synth 8-3491] module 'game_logic_top' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:33' bound to instance 'igame_logic' of component 'game_logic_top' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:214]
INFO: [Synth 8-638] synthesizing module 'game_logic_top' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:53]
INFO: [Synth 8-3491] module 'Input2Position' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Input2Position.vhd:34' bound to instance 'position_convertisor' of component 'Input2Position' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'Input2Position' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Input2Position.vhd:44]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Input2Position.vhd:64]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Input2Position.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'Input2Position' (22#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Input2Position.vhd:44]
INFO: [Synth 8-3491] module 'fsm_menu' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:34' bound to instance 'fsm' of component 'fsm_menu' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:193]
INFO: [Synth 8-638] synthesizing module 'fsm_menu' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:48]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:86]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:197]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:220]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:233]
WARNING: [Synth 8-614] signal 'position' is read in the process but is not in the sensitivity list [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:182]
WARNING: [Synth 8-614] signal 'player_id' is read in the process but is not in the sensitivity list [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:182]
INFO: [Synth 8-256] done synthesizing module 'fsm_menu' (23#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:48]
INFO: [Synth 8-3491] module 'Stats_Types' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:34' bound to instance 'stat_table' of component 'Stats_Types' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Stats_Types' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:51]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:62]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:68]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:95]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:122]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:149]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:199]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:205]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:232]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:259]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:286]
INFO: [Synth 8-256] done synthesizing module 'Stats_Types' (24#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:51]
INFO: [Synth 8-3491] module 'type_table' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/type_table.vhd:34' bound to instance 'type_mult_1' of component 'type_table' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:195]
INFO: [Synth 8-638] synthesizing module 'type_table' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/type_table.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'type_table' (25#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/type_table.vhd:40]
INFO: [Synth 8-3491] module 'type_table' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/type_table.vhd:34' bound to instance 'type_mult_2' of component 'type_table' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:196]
INFO: [Synth 8-3491] module 'damage_calculator' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/damage_calculator.vhd:34' bound to instance 'damage_calcul' of component 'damage_calculator' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:197]
INFO: [Synth 8-638] synthesizing module 'damage_calculator' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/damage_calculator.vhd:46]
WARNING: [Synth 8-614] signal 'stab' is read in the process but is not in the sensitivity list [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/damage_calculator.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'damage_calculator' (26#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/damage_calculator.vhd:46]
INFO: [Synth 8-3491] module 'efficiency_test' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:34' bound to instance 'efficiency_info' of component 'efficiency_test' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:198]
INFO: [Synth 8-638] synthesizing module 'efficiency_test' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:40]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:47]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:49]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:62]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:75]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'efficiency_test' (27#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/efficiency_test.vhd:40]
INFO: [Synth 8-3491] module 'life_enabler' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:34' bound to instance 'enable_life' of component 'life_enabler' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:199]
INFO: [Synth 8-638] synthesizing module 'life_enabler' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:52]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:94]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:107]
INFO: [Synth 8-256] done synthesizing module 'life_enabler' (28#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:52]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register1_00' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:200]
INFO: [Synth 8-638] synthesizing module 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'life_register' (29#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:44]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register1_01' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:201]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register1_10' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:202]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register1_11' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:203]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register2_00' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:204]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register2_01' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:205]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register2_10' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:206]
INFO: [Synth 8-3491] module 'life_register' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_register.vhd:34' bound to instance 'life_register2_11' of component 'life_register' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:207]
INFO: [Synth 8-3491] module 'one_dead_tester' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/one_dead_tester.vhd:34' bound to instance 'dead_tester' of component 'one_dead_tester' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:208]
INFO: [Synth 8-638] synthesizing module 'one_dead_tester' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/one_dead_tester.vhd:51]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/one_dead_tester.vhd:65]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/one_dead_tester.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'one_dead_tester' (30#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/one_dead_tester.vhd:51]
INFO: [Synth 8-3491] module 'life_selector' declared at '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_selector.vhd:34' bound to instance 'life_selection' of component 'life_selector' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:209]
INFO: [Synth 8-638] synthesizing module 'life_selector' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_selector.vhd:51]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_selector.vhd:62]
INFO: [Synth 8-226] default block is never used [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_selector.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'life_selector' (31#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_selector.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'game_logic_top' (32#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/game_logic_top.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'Top' (33#1) [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/Top.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2673.613 ; gain = 0.000 ; free physical = 1086 ; free virtual = 6375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2673.613 ; gain = 0.000 ; free physical = 1087 ; free virtual = 6376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2673.613 ; gain = 0.000 ; free physical = 1087 ; free virtual = 6376
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2673.613 ; gain = 0.000 ; free physical = 1080 ; free virtual = 6368
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/xdc/Nexys4_Master.xdc]
Finished Parsing XDC File [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/xdc/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/xdc/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2737.531 ; gain = 0.000 ; free physical = 955 ; free virtual = 6262
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2737.531 ; gain = 0.000 ; free physical = 955 ; free virtual = 6262
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2737.531 ; gain = 63.918 ; free physical = 1032 ; free virtual = 6348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2737.531 ; gain = 63.918 ; free physical = 1032 ; free virtual = 6348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2737.531 ; gain = 63.918 ; free physical = 1032 ; free virtual = 6348
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'scurrent_reg' in module 'gest_display'
INFO: [Synth 8-802] inferred FSM for state register 'scurrent_reg' in module 'display_pokemon'
INFO: [Synth 8-802] inferred FSM for state register 'scurrent_reg' in module 'display_arena'
INFO: [Synth 8-802] inferred FSM for state register 'scurrent_reg' in module 'display_letter'
INFO: [Synth 8-802] inferred FSM for state register 'scurrent_reg' in module 'display_sentence'
INFO: [Synth 8-802] inferred FSM for state register 'scurrent_reg' in module 'display_life'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiCtrl'
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiMode0'
INFO: [Synth 8-802] inferred FSM for state register 'b1_current_reg' in module 'gest_buttons'
INFO: [Synth 8-802] inferred FSM for state register 'b2_current_reg' in module 'gest_buttons'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Input2Position'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm_menu'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'life_enabler'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00000 |                            00000
           display_arena |                            00001 |                            00001
      wait_display_arena |                            00010 |                            00010
            display_ally |                            00011 |                            00011
       wait_display_ally |                            00100 |                            00100
           display_enemy |                            00101 |                            00101
      wait_display_enemy |                            00110 |                            00110
           display_case1 |                            00111 |                            00111
      wait_display_case1 |                            01000 |                            01000
           display_case2 |                            01001 |                            01001
      wait_display_case2 |                            01010 |                            01010
           display_case3 |                            01011 |                            01011
      wait_display_case3 |                            01100 |                            01100
           display_case4 |                            01101 |                            01101
      wait_display_case4 |                            01110 |                            01110
       display_life_ally |                            01111 |                            01111
  wait_display_life_ally |                            10000 |                            10000
      display_life_enemy |                            10001 |                            10001
 wait_display_life_enemy |                            10010 |                            10010
          display_line_1 |                            10011 |                            10011
     wait_display_line_1 |                            10100 |                            10100
          display_line_2 |                            10101 |                            10101
     wait_display_line_2 |                            10110 |                            10110
          display_line_3 |                            10111 |                            10111
     wait_display_line_3 |                            11000 |                            11000
          display_cursor |                            11001 |                            11001
     wait_display_cursor |                            11010 |                            11010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scurrent_reg' using encoding 'sequential' in module 'gest_display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                               00
                 counter |                             0010 |                               01
                 end_all |                             0100 |                               11
                 end_col |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scurrent_reg' using encoding 'one-hot' in module 'display_pokemon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              001 |                               00
                 counter |                              010 |                               01
               end_count |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scurrent_reg' using encoding 'one-hot' in module 'display_arena'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                             0001 |                              000
                 counter |                             0010 |                              010
                 end_all |                             0100 |                              100
                 end_col |                             1000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scurrent_reg' using encoding 'one-hot' in module 'display_letter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                           000001 |                              000
           start_counter |                           000010 |                              001
          display_letter |                           000100 |                              011
     wait_display_letter |                           001000 |                              100
                 counter |                           010000 |                              010
            end_sentence |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scurrent_reg' using encoding 'one-hot' in module 'display_sentence'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
          counter_sprite |                              001 |                              001
              end_sprite |                              010 |                              011
            counter_life |                              011 |                              100
                 end_all |                              100 |                              110
               next_line |                              101 |                              101
                 end_col |                              110 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'scurrent_reg' using encoding 'sequential' in module 'display_life'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                            00001 |                              000
                  stinit |                            00010 |                              001
                  stwait |                            00100 |                              010
                 stcheck |                            01000 |                              011
                  stdone |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    init |                               01 |                               01
                    rxtx |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'spiMode0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                state_up |                               01 |                               01
              state_down |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b1_current_reg' using encoding 'sequential' in module 'gest_buttons'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                state_up |                               01 |                               01
              state_down |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'b2_current_reg' using encoding 'sequential' in module 'gest_buttons'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 topleft |                               00 |                               00
              bottomleft |                               01 |                               10
             bottomright |                               10 |                               11
                topright |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'Input2Position'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                    0000000000001 |                             0000
                    menu |                    0000000000010 |                             0001
             attack_menu |                    0000000000100 |                             0010
             attack_text |                    0000000001000 |                             0011
           damage_calcul |                    0000000010000 |                             0101
             life_calcul |                    0000000100000 |                             0110
       attack_efficiency |                    0000001000000 |                             0100
                     bag |                    0000010000000 |                             1010
            pokemon_menu |                    0000100000000 |                             0111
          pokemon_switch |                    0001000000000 |                             1000
               dead_test |                    0010000000000 |                             1001
                  switch |                    0100000000000 |                             1100
                     run |                    1000000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'fsm_menu'
WARNING: [Synth 8-327] inferring latch for variable 'player_id_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:189]
WARNING: [Synth 8-327] inferring latch for variable 'enable_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'newturn_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:84]
WARNING: [Synth 8-327] inferring latch for variable 'poke1_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:187]
WARNING: [Synth 8-327] inferring latch for variable 'poke2_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:188]
WARNING: [Synth 8-327] inferring latch for variable 'atk_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/FSM_menu.vhd:190]
WARNING: [Synth 8-327] inferring latch for variable 'stab2_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/Stats_Types.vhd:209]
WARNING: [Synth 8-327] inferring latch for variable 'damage_temp3_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/damage_calculator.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'damage_temp2_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/damage_calculator.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'damage_temp1_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/damage_calculator.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'enable1_00_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:109]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                               00 |                               00
                    high |                               01 |                               01
                     low |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'life_enabler'
WARNING: [Synth 8-327] inferring latch for variable 'enable1_01_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:111]
WARNING: [Synth 8-327] inferring latch for variable 'enable1_10_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:113]
WARNING: [Synth 8-327] inferring latch for variable 'enable1_11_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:115]
WARNING: [Synth 8-327] inferring latch for variable 'enable2_00_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'enable2_01_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'enable2_10_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:100]
WARNING: [Synth 8-327] inferring latch for variable 'enable2_11_reg' [/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/sources/design/game/life_enabler.vhd:102]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2737.531 ; gain = 63.918 ; free physical = 980 ; free virtual = 6298
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 8     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 3     
	   4 Input    7 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 5     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---RAMs : 
	             320K Bit	(40961 X 8 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 5     
+---Muxes : 
	   5 Input   40 Bit        Muxes := 1     
	  14 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 7     
	   4 Input   16 Bit        Muxes := 2     
	  14 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 2     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 16    
	   4 Input   13 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	  14 Input   10 Bit        Muxes := 1     
	   9 Input   10 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   4 Input    9 Bit        Muxes := 2     
	   7 Input    9 Bit        Muxes := 2     
	   9 Input    9 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 1     
	   8 Input    9 Bit        Muxes := 4     
	  14 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 5     
	   5 Input    8 Bit        Muxes := 1     
	  14 Input    7 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 25    
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 7     
	   6 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 6     
	   7 Input    6 Bit        Muxes := 2     
	  27 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 20    
	  12 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   8 Input    5 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 6     
	   9 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	  14 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 7     
	   7 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 20    
	   3 Input    2 Bit        Muxes := 5     
	  13 Input    2 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 6     
	   7 Input    2 Bit        Muxes := 8     
	  11 Input    2 Bit        Muxes := 4     
	   6 Input    2 Bit        Muxes := 8     
	  10 Input    2 Bit        Muxes := 3     
	   8 Input    2 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 20    
	   4 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 13    
	  13 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2737.531 ; gain = 63.918 ; free physical = 923 ; free virtual = 6284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+----------------+-----------------------------------------------+---------------+----------------+
|Module Name     | RTL Object                                    | Depth x Width | Implemented As | 
+----------------+-----------------------------------------------+---------------+----------------+
|display_manager | idisplay_sentence/irom_sentences/data_out_reg | 1024x7        | Block RAM      | 
+----------------+-----------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Top         | bitmap/screen_reg | 40 K x 8(READ_FIRST)   | W |   | 40 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 2737.531 ; gain = 63.918 ; free physical = 775 ; free virtual = 6144
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2737.531 ; gain = 63.918 ; free physical = 686 ; free virtual = 6069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Top         | bitmap/screen_reg | 40 K x 8(READ_FIRST)   | W |   | 40 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 16     | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_pokemon/irom/DATA_OUT_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_arena/irom_arenas/DATA_OUT_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_arena/irom_arenas/DATA_OUT_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_arena/irom_arenas/DATA_OUT_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_arena/irom_arenas/DATA_OUT_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_arena/irom_arenas/DATA_OUT_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_arena/irom_arenas/DATA_OUT_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_letter/irom_letters/DATA_OUT_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_life/irom_life/DATA_OUT_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance idisplay_manager/idisplay_sentence/irom_sentences/data_out_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 695 ; free virtual = 6109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 695 ; free virtual = 6109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 695 ; free virtual = 6109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 695 ; free virtual = 6109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 693 ; free virtual = 6107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 691 ; free virtual = 6107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 691 ; free virtual = 6107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |CARRY4   |   113|
|3     |LUT1     |    41|
|4     |LUT2     |   249|
|5     |LUT3     |   150|
|6     |LUT4     |   180|
|7     |LUT5     |   164|
|8     |LUT6     |   379|
|9     |MUXF7    |     9|
|10    |MUXF8    |     2|
|11    |RAMB18E1 |     4|
|15    |RAMB36E1 |    46|
|39    |FDCE     |   233|
|40    |FDPE     |     6|
|41    |FDRE     |   279|
|42    |FDSE     |     1|
|43    |LD       |    31|
|44    |LDC      |     8|
|45    |IBUF     |     3|
|46    |OBUF     |    24|
|47    |OBUFT    |     9|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.531 ; gain = 66.918 ; free physical = 691 ; free virtual = 6107
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 2740.531 ; gain = 3.000 ; free physical = 745 ; free virtual = 6161
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2740.539 ; gain = 66.918 ; free physical = 745 ; free virtual = 6161
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2740.539 ; gain = 0.000 ; free physical = 811 ; free virtual = 6242
INFO: [Netlist 29-17] Analyzing 213 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2772.547 ; gain = 0.000 ; free physical = 746 ; free virtual = 6178
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  LD => LDCE: 31 instances
  LDC => LDCE: 8 instances

Synth Design complete, checksum: 628359ca
INFO: [Common 17-83] Releasing license: Synthesis
223 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:52 . Memory (MB): peak = 2772.547 ; gain = 99.047 ; free physical = 968 ; free virtual = 6401
INFO: [Common 17-1381] The checkpoint '/home/mletemple/Documents/Cours/pokemon_silicium/src_vivado/pokemon_silicium.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 12 16:08:02 2023...
