Analysis & Synthesis report for bjt
Fri Dec 01 20:19:04 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1
 16. Parameter Settings for User Entity Instance: DAC_control:DAC_control_inst
 17. Parameter Settings for User Entity Instance: FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component
 18. Parameter Settings for User Entity Instance: uart_control:uart_control_inst
 19. Parameter Settings for User Entity Instance: uart_control:uart_control_inst|uarttx:uarttx_inst
 20. scfifo Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst"
 22. Elapsed Time Per Partition
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Dec 01 20:19:04 2017       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; bjt                                         ;
; Top-level Entity Name           ; bjt                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 331                                         ;
; Total pins                      ; 10                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 196,608                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; bjt                ; bjt                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                               ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+
; FIFO1.v                          ; yes             ; User Wizard-Generated File   ; D:/Files/S3E1/exp/bjt_encapsulated/FIFO1.v                                 ;         ;
; uart_control.v                   ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/uart_control.v                          ;         ;
; FIFO_control.v                   ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/FIFO_control.v                          ;         ;
; DAC_control.v                    ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/DAC_control.v                           ;         ;
; ADC_control.v                    ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/ADC_control.v                           ;         ;
; uarttx.v                         ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/uarttx.v                                ;         ;
; clockpll.v                       ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/clockpll.v                              ;         ;
; bjt_test.v                       ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/bjt_test.v                              ;         ;
; adc_ltc2308.v                    ; yes             ; User Verilog HDL File        ; D:/Files/S3E1/exp/bjt_encapsulated/adc_ltc2308.v                           ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; d:/applications/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf     ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; d:/applications/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc  ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; d:/applications/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc   ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; d:/applications/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc   ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; d:/applications/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc   ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; d:/applications/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc   ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; d:/applications/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc ;         ;
; db/scfifo_uo81.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Files/S3E1/exp/bjt_encapsulated/db/scfifo_uo81.tdf                      ;         ;
; db/a_dpfifo_5v81.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Files/S3E1/exp/bjt_encapsulated/db/a_dpfifo_5v81.tdf                    ;         ;
; db/a_fefifo_3bf.tdf              ; yes             ; Auto-Generated Megafunction  ; D:/Files/S3E1/exp/bjt_encapsulated/db/a_fefifo_3bf.tdf                     ;         ;
; db/cntr_di7.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Files/S3E1/exp/bjt_encapsulated/db/cntr_di7.tdf                         ;         ;
; db/dpram_0971.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Files/S3E1/exp/bjt_encapsulated/db/dpram_0971.tdf                       ;         ;
; db/altsyncram_3dq1.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Files/S3E1/exp/bjt_encapsulated/db/altsyncram_3dq1.tdf                  ;         ;
; db/cntr_1ib.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Files/S3E1/exp/bjt_encapsulated/db/cntr_1ib.tdf                         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 282       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 457       ;
;     -- 7 input functions                    ; 14        ;
;     -- 6 input functions                    ; 86        ;
;     -- 5 input functions                    ; 75        ;
;     -- 4 input functions                    ; 33        ;
;     -- <=3 input functions                  ; 249       ;
;                                             ;           ;
; Dedicated logic registers                   ; 331       ;
;                                             ;           ;
; I/O pins                                    ; 10        ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 196608    ;
; Total DSP Blocks                            ; 0         ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 118       ;
; Total fan-out                               ; 3580      ;
; Average fan-out                             ; 4.30      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |bjt                                               ; 457 (0)           ; 331 (0)      ; 196608            ; 0          ; 10   ; 0            ; |bjt                                                                                                                                                                        ; work         ;
;    |ADC_control:ADC_control_inst|                  ; 81 (22)           ; 104 (64)     ; 0                 ; 0          ; 0    ; 0            ; |bjt|ADC_control:ADC_control_inst                                                                                                                                           ; work         ;
;       |adc_ltc2308:adc_ltc2308_inst|               ; 59 (59)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |bjt|ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst                                                                                                              ; work         ;
;    |DAC_control:DAC_control_inst|                  ; 189 (189)         ; 105 (105)    ; 0                 ; 0          ; 0    ; 0            ; |bjt|DAC_control:DAC_control_inst                                                                                                                                           ; work         ;
;    |FIFO_control:FIFO_control_inst|                ; 57 (5)            ; 43 (2)       ; 196608            ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst                                                                                                                                         ; work         ;
;       |FIFO1:FIFO1_inst|                           ; 52 (0)            ; 41 (0)       ; 196608            ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst                                                                                                                        ; work         ;
;          |scfifo:scfifo_component|                 ; 52 (0)            ; 41 (0)       ; 196608            ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component                                                                                                ; work         ;
;             |scfifo_uo81:auto_generated|           ; 52 (0)            ; 41 (0)       ; 196608            ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated                                                                     ; work         ;
;                |a_dpfifo_5v81:dpfifo|              ; 52 (2)            ; 41 (0)       ; 196608            ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo                                                ; work         ;
;                   |a_fefifo_3bf:fifo_state|        ; 24 (11)           ; 15 (2)       ; 0                 ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|a_fefifo_3bf:fifo_state                        ; work         ;
;                      |cntr_di7:count_usedw|        ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|a_fefifo_3bf:fifo_state|cntr_di7:count_usedw   ; work         ;
;                   |cntr_1ib:rd_ptr_count|          ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|cntr_1ib:rd_ptr_count                          ; work         ;
;                   |cntr_1ib:wr_ptr|                ; 13 (13)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|cntr_1ib:wr_ptr                                ; work         ;
;                   |dpram_0971:FIFOram|             ; 0 (0)             ; 0 (0)        ; 196608            ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram                             ; work         ;
;                      |altsyncram_3dq1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 196608            ; 0          ; 0    ; 0            ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1 ; work         ;
;    |clockpll:pll|                                  ; 45 (45)           ; 37 (37)      ; 0                 ; 0          ; 0    ; 0            ; |bjt|clockpll:pll                                                                                                                                                           ; work         ;
;    |uart_control:uart_control_inst|                ; 85 (44)           ; 42 (28)      ; 0                 ; 0          ; 0    ; 0            ; |bjt|uart_control:uart_control_inst                                                                                                                                         ; work         ;
;       |uarttx:uarttx_inst|                         ; 41 (41)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |bjt|uart_control:uart_control_inst|uarttx:uarttx_inst                                                                                                                      ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 24           ; 8192         ; 24           ; 196608 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+--------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                      ; IP Include File                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+--------------------------------------------+
; Altera ; FIFO         ; N/A     ; N/A          ; N/A          ; |bjt|FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst ; D:/Files/S3E1/exp/bjt_encapsulated/FIFO1.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                              ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal                                                                  ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------+
; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|config_cmd[0]   ; Stuck at GND due to stuck port data_in                                              ;
; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|config_cmd[1,5] ; Stuck at VCC due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin4_D_yplus[0,1,6..8,12,13]                 ; Stuck at GND due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin4_D_yplus[16,17]                          ; Stuck at VCC due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin4_D_yplus[18,19]                          ; Stuck at GND due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin4_D_yplus[20]                             ; Stuck at VCC due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin4_D_yplus[21..23]                         ; Stuck at GND due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin3_C_yminu[1,2,6,9,12..16]                 ; Stuck at GND due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin3_C_yminu[17]                             ; Stuck at VCC due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin3_C_yminu[18..23]                         ; Stuck at GND due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|pin3_C_yminu[3..5,7,8,10,11]                 ; Merged with DAC_control:DAC_control_inst|pin3_C_yminu[0]                            ;
; DAC_control:DAC_control_inst|pin4_D_yplus[2..5,9..11,14,15]               ; Merged with DAC_control:DAC_control_inst|pin3_C_yminu[0]                            ;
; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|config_cmd[3]   ; Merged with ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|config_cmd[2] ;
; ADC_control:ADC_control_inst|measure_ch[2]                                ; Merged with ADC_control:ADC_control_inst|measure_ch[1]                              ;
; ADC_control:ADC_control_inst|measure_ch[1]                                ; Stuck at GND due to stuck port data_in                                              ;
; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|config_cmd[2]   ; Stuck at GND due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|stepwave[0]                                  ; Stuck at GND due to stuck port data_in                                              ;
; DAC_control:DAC_control_inst|sawtooth[0]                                  ; Stuck at GND due to stuck port data_in                                              ;
; Total Number of Removed Registers = 56                                    ;                                                                                     ;
+---------------------------------------------------------------------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; ADC_control:ADC_control_inst|measure_ch[1] ; Stuck at GND              ; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|config_cmd[2] ;
;                                            ; due to stuck port data_in ;                                                                         ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 331   ;
; Number of registers using Synchronous Clear  ; 168   ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 134   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 213   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------+
; Inverted Register Statistics                                                     ;
+------------------------------------------------------------------------+---------+
; Inverted Register                                                      ; Fan out ;
+------------------------------------------------------------------------+---------+
; DAC_control:DAC_control_inst|pin3_C_yminu[0]                           ; 4       ;
; DAC_control:DAC_control_inst|init                                      ; 8       ;
; DAC_control:DAC_control_inst|stepwave[16]                              ; 3       ;
; ADC_control:ADC_control_inst|config_first                              ; 1       ;
; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|write_pos[3] ; 13      ;
; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|write_pos[1] ; 7       ;
; ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|write_pos[0] ; 8       ;
; Total number of inverted registers = 7                                 ;         ;
+------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |bjt|clockpll:pll|count[12]                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |bjt|DAC_control:DAC_control_inst|counter[5]                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |bjt|clockpll:pll|cnt[15]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |bjt|ADC_control:ADC_control_inst|measure_count[5]                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |bjt|ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst|sdi_index[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |bjt|uart_control:uart_control_inst|datatosend[7]                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |bjt|uart_control:uart_control_inst|uarttx:uarttx_inst|cnt[0]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |bjt|DAC_control:DAC_control_inst|serial_counter[0]                         ;
; 6:1                ; 22 bits   ; 88 LEs        ; 0 LEs                ; 88 LEs                 ; Yes        ; |bjt|DAC_control:DAC_control_inst|stepwave[7]                               ;
; 6:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |bjt|DAC_control:DAC_control_inst|verti_counter[22]                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |bjt|DAC_control:DAC_control_inst|hori_counter[7]                           ;
; 8:1                ; 23 bits   ; 115 LEs       ; 23 LEs               ; 92 LEs                 ; Yes        ; |bjt|DAC_control:DAC_control_inst|sawtooth[11]                              ;
; 258:1              ; 5 bits    ; 860 LEs       ; 50 LEs               ; 810 LEs                ; Yes        ; |bjt|uart_control:uart_control_inst|uarttx:uarttx_inst|cnt[6]               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DAC_control:DAC_control_inst ;
+----------------+--------------------------+-------------------------------+
; Parameter Name ; Value                    ; Type                          ;
+----------------+--------------------------+-------------------------------+
; inidata_1      ; 001010010000000000000001 ; Unsigned Binary               ;
; inidata_2      ; 001110010000000000000001 ; Unsigned Binary               ;
; inidata_3      ; 001000000000000000001111 ; Unsigned Binary               ;
; inidata_4      ; 001100000000000000000000 ; Unsigned Binary               ;
; sawstep        ; 000000000000000100000110 ; Unsigned Binary               ;
; stepstep       ; 000000000010010010010010 ; Unsigned Binary               ;
+----------------+--------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                         ;
+-------------------------+-------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                               ;
; LPM_NUMWORDS            ; 8192        ; Signed Integer                                                               ;
; LPM_WIDTHU              ; 13          ; Signed Integer                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                      ;
; CBXI_PARAMETER          ; scfifo_uo81 ; Untyped                                                                      ;
+-------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_control:uart_control_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; gap            ; 170   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_control:uart_control_inst|uarttx:uarttx_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; paritymode     ; 0     ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                         ;
+----------------------------+-------------------------------------------------------------------------+
; Name                       ; Value                                                                   ;
+----------------------------+-------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                       ;
; Entity Instance            ; FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                            ;
;     -- lpm_width           ; 24                                                                      ;
;     -- LPM_NUMWORDS        ; 8192                                                                    ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                     ;
;     -- USE_EAB             ; ON                                                                      ;
+----------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst"                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Dec 01 20:19:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bjt -c bjt
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file fifo1.v
    Info (12023): Found entity 1: FIFO1
Info (12021): Found 1 design units, including 1 entities, in source file uart_control.v
    Info (12023): Found entity 1: uart_control
Info (12021): Found 1 design units, including 1 entities, in source file fifo_control.v
    Info (12023): Found entity 1: FIFO_control
Info (12021): Found 1 design units, including 1 entities, in source file dac_control.v
    Info (12023): Found entity 1: DAC_control
Info (12021): Found 1 design units, including 1 entities, in source file adc_control.v
    Info (12023): Found entity 1: ADC_control
Info (12021): Found 1 design units, including 1 entities, in source file uarttx.v
    Info (12023): Found entity 1: uarttx
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench
Info (12021): Found 1 design units, including 1 entities, in source file clockpll.v
    Info (12023): Found entity 1: clockpll
Info (12021): Found 1 design units, including 1 entities, in source file bjt_test.v
    Info (12023): Found entity 1: bjt
Info (12021): Found 1 design units, including 1 entities, in source file adc_ltc2308.v
    Info (12023): Found entity 1: adc_ltc2308
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(21): created implicit net for "tx_spi_sclk_wire"
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(22): created implicit net for "adc_clk"
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(23): created implicit net for "adc_clk_delay"
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(24): created implicit net for "UART_CLK"
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(32): created implicit net for "adc_start"
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(35): created implicit net for "loop"
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(57): created implicit net for "measure_done"
Warning (10236): Verilog HDL Implicit Net warning at bjt_test.v(82): created implicit net for "uart_tx_wire"
Info (12127): Elaborating entity "bjt" for the top level hierarchy
Info (12128): Elaborating entity "clockpll" for hierarchy "clockpll:pll"
Info (12128): Elaborating entity "DAC_control" for hierarchy "DAC_control:DAC_control_inst"
Info (12128): Elaborating entity "ADC_control" for hierarchy "ADC_control:ADC_control_inst"
Info (12128): Elaborating entity "adc_ltc2308" for hierarchy "ADC_control:ADC_control_inst|adc_ltc2308:adc_ltc2308_inst"
Info (12128): Elaborating entity "FIFO_control" for hierarchy "FIFO_control:FIFO_control_inst"
Info (12128): Elaborating entity "FIFO1" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "8192"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "13"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_uo81.tdf
    Info (12023): Found entity 1: scfifo_uo81
Info (12128): Elaborating entity "scfifo_uo81" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5v81.tdf
    Info (12023): Found entity 1: a_dpfifo_5v81
Info (12128): Elaborating entity "a_dpfifo_5v81" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_3bf.tdf
    Info (12023): Found entity 1: a_fefifo_3bf
Info (12128): Elaborating entity "a_fefifo_3bf" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|a_fefifo_3bf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf
    Info (12023): Found entity 1: cntr_di7
Info (12128): Elaborating entity "cntr_di7" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|a_fefifo_3bf:fifo_state|cntr_di7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_0971.tdf
    Info (12023): Found entity 1: dpram_0971
Info (12128): Elaborating entity "dpram_0971" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3dq1.tdf
    Info (12023): Found entity 1: altsyncram_3dq1
Info (12128): Elaborating entity "altsyncram_3dq1" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|dpram_0971:FIFOram|altsyncram_3dq1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf
    Info (12023): Found entity 1: cntr_1ib
Info (12128): Elaborating entity "cntr_1ib" for hierarchy "FIFO_control:FIFO_control_inst|FIFO1:FIFO1_inst|scfifo:scfifo_component|scfifo_uo81:auto_generated|a_dpfifo_5v81:dpfifo|cntr_1ib:rd_ptr_count"
Info (12128): Elaborating entity "uart_control" for hierarchy "uart_control:uart_control_inst"
Info (12128): Elaborating entity "uarttx" for hierarchy "uart_control:uart_control_inst|uarttx:uarttx_inst"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 544 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 7 output pins
    Info (21061): Implemented 510 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 626 megabytes
    Info: Processing ended: Fri Dec 01 20:19:04 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


