 
****************************************
Report : qor
Design : conv
Version: K-2015.06
Date   : Fri Nov 22 20:50:11 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               7.00
  Critical Path Length:          2.35
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          5
  Hierarchical Port Count:         20
  Leaf Cell Count:               5906
  Buf/Inv Cell Count:             106
  Buf Cell Count:                   3
  Inv Cell Count:                 103
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      3244
  Sequential Cell Count:         2662
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    13071.839932
  Noncombinational Area: 26998.079783
  Buf/Inv Area:            790.559999
  Total Buffer Area:             5.76
  Total Inverter Area:         784.80
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             40069.919715
  Design Area:           40069.919715


  Design Rules
  -----------------------------------
  Total Number of Nets:          6881
  Nets With Violations:           199
  Max Trans Violations:           199
  Max Cap Violations:              34
  -----------------------------------


  Hostname: docker

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.55
  Mapping Optimization:               10.10
  -----------------------------------------
  Overall Compile Time:               52.48
  Overall Compile Wall Clock Time:   154.47

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
