{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79985,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79998,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000147813,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 7.97843e-05,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 8.30385e-06,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 7.97843e-05,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 3.7536,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 22.5216,
	"finish__design__instance__count__class:timing_repair_buffer": 10,
	"finish__design__instance__area__class:timing_repair_buffer": 47.5456,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 80.0768,
	"finish__design__instance__count__class:multi_input_combinational_cell": 14,
	"finish__design__instance__area__class:multi_input_combinational_cell": 113.859,
	"finish__design__instance__count": 32,
	"finish__design__instance__area": 267.757,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.81587,
	"finish__clock__skew__setup": 0.000122929,
	"finish__clock__skew__hold": 0.000122929,
	"finish__timing__drv__max_slew_limit": 0.876621,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.938101,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 6.62611e-05,
	"finish__power__switching__total": 2.03672e-05,
	"finish__power__leakage__total": 1.44615e-10,
	"finish__power__total": 8.66284e-05,
	"finish__design__io": 11,
	"finish__design__die__area": 2210.88,
	"finish__design__core__area": 1820.5,
	"finish__design__instance__count": 57,
	"finish__design__instance__area": 299.037,
	"finish__design__instance__count__stdcell": 57,
	"finish__design__instance__area__stdcell": 299.037,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.164261,
	"finish__design__instance__utilization__stdcell": 0.164261,
	"finish__design__rows": 15,
	"finish__design__rows:unithd": 15,
	"finish__design__sites": 1455,
	"finish__design__sites:unithd": 1455,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}