rvl_alias "sys_clk" "sys_clk";
BLOCK RESETPATHS;
BLOCK ASYNCPATHS;
BLOCK JTAGPATHS;

BANK 1 VCCIO 1.5 V;
BANK 2 VCCIO 1.5 V;
BANK 3 VCCIO 1.5 V;
BANK 4 VCCIO 1.5 V;
BANK 6 VCCIO 1.8 V;
BANK 7 VCCIO 1.5 V;

LOCATE VREF "BANK_2_VREF" SITE "J26";
# LOCATE VREF "BANK_3_VREF" SITE "V29" ;
# LOCATE VREF "BANK_6_VREF" SITE "V4" ;
LOCATE VREF "BANK_7_VREF" SITE "J7";

################################################################################
#
# CLOCKS AND RESETS AND STROBES
#
################################################################################

IOBUF  PORT "MIB_MASTER_RESET" PULLMODE=NONE IO_TYPE=LVCMOS15;
LOCATE COMP "MIB_MASTER_RESET" SITE "A10"; # GPMC.S22 (DDRCC6.S39)

MAXDELAY FROM PORT "MIB_MASTER_RESET" TO CELL "core_top/sys_clk_resets/ext_arst_sync_flops[0]" 7.5 ns DATAPATH_ONLY; # I'M JUST TRYING TO PUT SOME SORT OF BOUND ON THIS DELAY
# MAXDELAY FROM PORT "MIB_MASTER_RESET" TO CELL "core_top/mib_clk_resets/ext_arst_sync_flops[0]" 7.5 ns DATAPATH_ONLY; # I'M JUST TRYING TO PUT SOME SORT OF BOUND ON THIS DELAY



LOCATE COMP "FPGA1_CLK" SITE "A18" ;
IOBUF  PORT "FPGA1_CLK" PULLMODE=NONE IO_TYPE=LVCMOS15 ;

FREQUENCY PORT "FPGA1_CLK" 125.000000 MHz;
FREQUENCY PORT "ADC_DCLK"  250.000000 MHz;

USE PRIMARY NET "sys_clk";
USE PRIMARY NET "mib_clk";

# SEE LATTICE ECP5 HIGH-SPEED IO GUIDE (TN1265) GDDRX2_RX.ECLK.Centered
USE PRIMARY NET �adc_sclk�;


################################################################################
# CDC SYSTEM CLOCK <---> MIB CLOCK
################################################################################

BLOCK PATH FROM CLKNET "sys_clk" TO CLKNET "mib_clk";
BLOCK PATH FROM CLKNET "mib_clk" TO CLKNET "sys_clk";


################################################################################
# CDC INTERNAL OSCILLATOR <---> SYSTEM CLOCK
################################################################################

BLOCK PATH FROM CLKNET "int_osc_clk" TO CLKNET "sys_clk";
BLOCK PATH FROM CLKNET "sys_clk"     TO CLKNET "int_osc_clk";


################################################################################
# CDC INTERNAL OSCILLATOR <---> MIB CLOCK
################################################################################

BLOCK PATH FROM CLKNET "int_osc_clk" TO CLKNET "mib_clk";
BLOCK PATH FROM CLKNET "mib_clk"     TO CLKNET "int_osc_clk";

################################################################################
# CDC ADC SAMPLE CLOCK <---> SYSTEM CLOCK
################################################################################

BLOCK PATH FROM CLKNET "adc_sclk" TO CLKNET "sys_clk";
BLOCK PATH FROM CLKNET "sys_clk"  TO CLKNET "adc_sclk";

################################################################################
# CDC ADC SAMPLE CLOCK <---> MIB CLOCK
################################################################################

BLOCK PATH FROM CLKNET "adc_sclk" TO CLKNET "mib_clk";
BLOCK PATH FROM CLKNET "mib_clk"  TO CLKNET "adc_sclk";


################################################################################
#
# LEDS
#
################################################################################

# LOCATE COMP "LED_D5" SITE "R6" ;
# IOBUF  PORT "LED_D5" IO_TYPE=LVCMOS33 ;
# 
# LOCATE COMP "LED_D16" SITE "U4" ;
# IOBUF  PORT "LED_D16" IO_TYPE=LVCMOS33 ;
# 
# LOCATE COMP "LED_D17" SITE "T5" ;
# IOBUF  PORT "LED_D17" IO_TYPE=LVCMOS33 ;


################################################################################
#
# ADC FPGA TO CS FPGA00 HIGH SPEED DDR BUS
#
################################################################################

DEFINE PORT GROUP "HS_NORTH_IN_GRP"  "HS_NORTH_IN*[*]";
DEFINE PORT GROUP "HS_NORTH_OUT_GRP" "HS_NORTH_OUT*[*]";
DEFINE PORT GROUP "HS_EAST_IN_GRP"   "HS_EAST_IN*[*]";
DEFINE PORT GROUP "HS_EAST_OUT_GRP"  "HS_EAST_OUT*[*]";
DEFINE PORT GROUP "HS_SOUTH_IN_GRP"  "HS_SOUTH_IN*[*]";
DEFINE PORT GROUP "HS_SOUTH_OUT_GRP" "HS_SOUTH_OUT*[*]";
DEFINE PORT GROUP "HS_WEST_IN_GRP"   "HS_WEST_IN*[*]";
DEFINE PORT GROUP "HS_WEST_OUT_GRP"  "HS_WEST_OUT*[*]";

#
# ASSUMPTIONS:
# SOURCE FPGA CLOCK-TO-OUT DELAY IS BETWEEN 1 TO 5 ns (SEE ECP5 FAMILY DATA SHEET AND MAKE SURE THAT THIS FPGA USED PIO OUTPUT REGISTERS)
# BOARD TRACE DELAY + FPGA-TO-FPGA CLOCK SKEW <= 2 ns;
#

INPUT_SETUP  GROUP  "HS_NORTH_IN_GRP" 1 ns HOLD 1 ns CLKPORT "CLK";
INPUT_SETUP  GROUP  "HS_EAST_IN_GRP"  1 ns HOLD 1 ns CLKPORT "CLK";
INPUT_SETUP  GROUP  "HS_SOUTH_IN_GRP" 1 ns HOLD 1 ns CLKPORT "CLK";
INPUT_SETUP  GROUP  "HS_WEST_IN_GRP"  1 ns HOLD 1 ns CLKPORT "CLK";

CLOCK_TO_OUT GROUP  "HS_NORTH_OUT_GRP" MAX 5 ns MIN 1 ns CLKPORT "CLK" ;
CLOCK_TO_OUT GROUP  "HS_EAST_OUT_GRP"  MAX 5 ns MIN 1 ns CLKPORT "CLK" ;
CLOCK_TO_OUT GROUP  "HS_SOUTH_OUT_GRP" MAX 5 ns MIN 1 ns CLKPORT "CLK" ;
CLOCK_TO_OUT GROUP  "HS_WEST_OUT_GRP"  MAX 5 ns MIN 1 ns CLKPORT "CLK" ;

IOBUF GROUP "HS_NORTH_IN_GRP" IO_TYPE=SSTL15_I TERMINATION=50;
IOBUF GROUP "HS_EAST_IN_GRP"  IO_TYPE=SSTL15_I TERMINATION=50;
IOBUF GROUP "HS_SOUTH_IN_GRP" IO_TYPE=SSTL15_I TERMINATION=50;
IOBUF GROUP "HS_WEST_IN_GRP"  IO_TYPE=SSTL15_I TERMINATION=50;

IOBUF GROUP "HS_NORTH_OUT_GRP" IO_TYPE=SSTL15_I; 
IOBUF GROUP "HS_EAST_OUT_GRP"  IO_TYPE=SSTL15_I; 
IOBUF GROUP "HS_SOUTH_OUT_GRP" IO_TYPE=SSTL15_I; 
IOBUF GROUP "HS_WEST_OUT_GRP"  IO_TYPE=SSTL15_I; 

IOBUF PORT HS_EAST_in[47] IO_TYPE=SSTL15_I TERMINATION=50; 

IOBUF PORT HS_WEST_out[46] IO_TYPE=SSTL15_I; 

# LOCATE COMP "HS_NORTH[0]" SITE "C17"; # IL07_30.LR.G3.S_P
# LOCATE COMP "HS_NORTH[1]" SITE "D17"; # IL07_30.LR.G3.S_N
# LOCATE COMP "HS_NORTH_OUT[2]" SITE "H6"; # IL07_30.LR.G3.D4_P
# LOCATE COMP "HS_NORTH_OUT[3]" SITE "H5"; # IL07_30.LR.G3.D4_N
# LOCATE COMP "HS_NORTH_OUT[4]" SITE "J4"; # IL07_30.LR.G3.D3_P
# LOCATE COMP "HS_NORTH_OUT[5]" SITE "K4"; # IL07_30.LR.G3.D3_N
# LOCATE COMP "HS_NORTH_OUT[6]" SITE "L2"; # IL07_30.LR.G3.D2_P
# LOCATE COMP "HS_NORTH_OUT[7]" SITE "L3"; # IL07_30.LR.G3.D2_N
# LOCATE COMP "HS_NORTH_OUT[8]" SITE "C1"; # IL07_30.LR.G3.D1_P
# LOCATE COMP "HS_NORTH_OUT[9]" SITE "D1"; # IL07_30.LR.G3.D1_N
# LOCATE COMP "HS_NORTH_OUT[10]" SITE "F3"; # IL07_30.LR.G3.D0_P
# LOCATE COMP "HS_NORTH_OUT[11]" SITE "E3"; # IL07_30.LR.G3.D0_N
# LOCATE COMP "HS_NORTH_OUT[12]" SITE "N3"; # IL07_30.LR.G2.S_P
# LOCATE COMP "HS_NORTH_OUT[13]" SITE "N4"; # IL07_30.LR.G2.S_N
# LOCATE COMP "HS_NORTH_OUT[14]" SITE "L7"; # IL07_30.LR.G2.D4_P
# LOCATE COMP "HS_NORTH_OUT[15]" SITE "L6"; # IL07_30.LR.G2.D4_N
# LOCATE COMP "HS_NORTH_OUT[16]" SITE "P6"; # IL07_30.LR.G2.D3_P
# LOCATE COMP "HS_NORTH_OUT[17]" SITE "P7"; # IL07_30.LR.G2.D3_N
# LOCATE COMP "HS_NORTH_OUT[18]" SITE "N6"; # IL07_30.LR.G2.D2_P
# LOCATE COMP "HS_NORTH_OUT[19]" SITE "N7"; # IL07_30.LR.G2.D2_N
# LOCATE COMP "HS_NORTH_OUT[20]" SITE "K5"; # IL07_30.LR.G2.D1_P
# LOCATE COMP "HS_NORTH_OUT[21]" SITE "L4"; # IL07_30.LR.G2.D1_N
# LOCATE COMP "HS_NORTH_OUT[22]" SITE "K6"; # IL07_30.LR.G2.D0_P
# LOCATE COMP "HS_NORTH_OUT[23]" SITE "K7"; # IL07_30.LR.G2.D0_N
# LOCATE COMP "HS_NORTH_OUT[24]" SITE "K2"; # IL07_30.LR.G1.S_P
# LOCATE COMP "HS_NORTH_OUT[25]" SITE "J1"; # IL07_30.LR.G1.S_N
# LOCATE COMP "HS_NORTH_OUT[26]" SITE "K1"; # IL07_30.LR.G1.D4_P
# LOCATE COMP "HS_NORTH_OUT[27]" SITE "L1"; # IL07_30.LR.G1.D4_N
# LOCATE COMP "HS_NORTH_OUT[28]" SITE "J3"; # IL07_30.LR.G1.D3_P
# LOCATE COMP "HS_NORTH_OUT[29]" SITE "K3"; # IL07_30.LR.G1.D3_N
# LOCATE COMP "HS_NORTH_OUT[30]" SITE "H2"; # IL07_30.LR.G1.D2_P
# LOCATE COMP "HS_NORTH_OUT[31]" SITE "H3"; # IL07_30.LR.G1.D2_N
# LOCATE COMP "HS_NORTH_OUT[32]" SITE "F1"; # IL07_30.LR.G1.D1_P
# LOCATE COMP "HS_NORTH_OUT[33]" SITE "H1"; # IL07_30.LR.G1.D1_N
# LOCATE COMP "HS_NORTH_OUT[34]" SITE "F2"; # IL07_30.LR.G1.D0_P
 
# LOCATE COMP "HS_NORTH_IN[35]" SITE "E1"; # IL07_30.LR.G1.D0_N
# LOCATE COMP "HS_NORTH[36]" SITE "B1"; # IL07_30.LR.G0.S_P
# LOCATE COMP "HS_NORTH[37]" SITE "C2"; # IL07_30.LR.G0.S_N
# LOCATE COMP "HS_NORTH[38]" SITE "D3"; # IL07_30.LR.G0.D4_P
# LOCATE COMP "HS_NORTH[39]" SITE "D2"; # IL07_30.LR.G0.D4_N
# LOCATE COMP "HS_NORTH[40]" SITE "F4"; # IL07_30.LR.G0.D3_P
# LOCATE COMP "HS_NORTH[41]" SITE "F5"; # IL07_30.LR.G0.D3_N
# LOCATE COMP "HS_NORTH[42]" SITE "D4"; # IL07_30.LR.G0.D2_P
# LOCATE COMP "HS_NORTH[43]" SITE "E4"; # IL07_30.LR.G0.D2_N
# LOCATE COMP "HS_NORTH[44]" SITE "C4"; # IL07_30.LR.G0.D1_P
# LOCATE COMP "HS_NORTH[45]" SITE "C3"; # IL07_30.LR.G0.D1_N
# LOCATE COMP "HS_NORTH[46]" SITE "C5"; # IL07_30.LR.G0.D0_P
# LOCATE COMP "HS_NORTH[47]" SITE "D5"; # IL07_30.LR.G0.D0_N


LOCATE COMP "HS_EAST_OUT[2]"  SITE "H27"; # IL12_30.LR.G3.D4_P
LOCATE COMP "HS_EAST_OUT[3]"  SITE "H28"; # IL12_30.LR.G3.D4_N
LOCATE COMP "HS_EAST_OUT[4]"  SITE "J29"; # IL12_30.LR.G3.D3_P
LOCATE COMP "HS_EAST_OUT[5]"  SITE "K29"; # IL12_30.LR.G3.D3_N
LOCATE COMP "HS_EAST_OUT[6]"  SITE "L31"; # IL12_30.LR.G3.D2_P
LOCATE COMP "HS_EAST_OUT[7]"  SITE "L30"; # IL12_30.LR.G3.D2_N
LOCATE COMP "HS_EAST_OUT[8]"  SITE "C32"; # IL12_30.LR.G3.D1_P
LOCATE COMP "HS_EAST_OUT[9]"  SITE "D32"; # IL12_30.LR.G3.D1_N
LOCATE COMP "HS_EAST_OUT[10]" SITE "F30"; # IL12_30.LR.G3.D0_P
LOCATE COMP "HS_EAST_OUT[11]" SITE "E30"; # IL12_30.LR.G3.D0_N
LOCATE COMP "HS_EAST_OUT[12]" SITE "N30"; # IL12_30.LR.G2.S_P
LOCATE COMP "HS_EAST_OUT[13]" SITE "N29"; # IL12_30.LR.G2.S_N
LOCATE COMP "HS_EAST_OUT[14]" SITE "K27"; # IL12_30.LR.G2.D0_P
LOCATE COMP "HS_EAST_OUT[15]" SITE "K26"; # IL12_30.LR.G2.D0_N
LOCATE COMP "HS_EAST_OUT[16]" SITE "P27"; # IL12_30.LR.G2.D3_P
LOCATE COMP "HS_EAST_OUT[17]" SITE "P26"; # IL12_30.LR.G2.D3_N
LOCATE COMP "HS_EAST_OUT[18]" SITE "L26"; # IL12_30.LR.G2.D4_P
LOCATE COMP "HS_EAST_OUT[19]" SITE "L27"; # IL12_30.LR.G2.D4_N
LOCATE COMP "HS_EAST_OUT[20]" SITE "K28"; # IL12_30.LR.G2.D1_P
LOCATE COMP "HS_EAST_OUT[21]" SITE "L29"; # IL12_30.LR.G2.D1_N
LOCATE COMP "HS_EAST_OUT[22]" SITE "N27"; # IL12_30.LR.G2.D2_P
LOCATE COMP "HS_EAST_OUT[23]" SITE "N26"; # IL12_30.LR.G2.D2_N
LOCATE COMP "HS_EAST_OUT[24]" SITE "K31"; # IL12_30.LR.G1.S_P
LOCATE COMP "HS_EAST_OUT[25]" SITE "J32"; # IL12_30.LR.G1.S_N
LOCATE COMP "HS_EAST_OUT[26]" SITE "K32"; # IL12_30.LR.G1.D4_P
LOCATE COMP "HS_EAST_OUT[27]" SITE "L32"; # IL12_30.LR.G1.D4_N
LOCATE COMP "HS_EAST_OUT[28]" SITE "H31"; # IL12_30.LR.G1.D2_P
LOCATE COMP "HS_EAST_OUT[29]" SITE "H30"; # IL12_30.LR.G1.D2_N
LOCATE COMP "HS_EAST_OUT[30]" SITE "F32"; # IL12_30.LR.G1.D1_P
LOCATE COMP "HS_EAST_OUT[31]" SITE "H32"; # IL12_30.LR.G1.D1_N
LOCATE COMP "HS_EAST_OUT[32]" SITE "J30"; # IL12_30.LR.G1.D3_P
LOCATE COMP "HS_EAST_OUT[33]" SITE "K30"; # IL12_30.LR.G1.D3_N
LOCATE COMP "HS_EAST_OUT[34]" SITE "F31"; # IL12_30.LR.G1.D0_P
LOCATE COMP "HS_EAST_IN[35]" SITE "E32"; # IL12_30.LR.G1.D0_N
LOCATE COMP "HS_EAST_OUT_LAST[36]" SITE "B32"; # IL12_30.LR.G0.S_P

# LOCATE COMP "HS_EAST_out[47]" SITE "C30"; # IL12_30.LR.G0.D1_N

# LOCATE COMP "HS_EAST[0]"  SITE "B29"; # IL12_30.LR.G3.S_P -- CAN'T USE DUE TO BEING IN BANK 1
# LOCATE COMP "HS_EAST[1]"  SITE "B30"; # IL12_30.LR.G3.S_N -- CAN'T USE DUE TO BEING IN BANK 1
# LOCATE COMP "HS_EAST[37]" SITE "C31"; # IL12_30.LR.G0.S_N
LOCATE COMP "HS_EAST_OUT_SAT[38]" SITE "D30"; # IL12_30.LR.G0.D4_P
LOCATE COMP "HS_EAST_IN_GPIO[39]" SITE "D31"; # IL12_30.LR.G0.D4_N
LOCATE COMP "HS_EAST_IN_GPIO[40]" SITE "F29"; # IL12_30.LR.G0.D3_P
# LOCATE COMP "HS_EAST[41]" SITE "F28"; # IL12_30.LR.G0.D3_N
# LOCATE COMP "HS_EAST[42]" SITE "D29"; # IL12_30.LR.G0.D2_P
# LOCATE COMP "HS_EAST[43]" SITE "E29"; # IL12_30.LR.G0.D2_N
# LOCATE COMP "HS_EAST[44]" SITE "C28"; # IL12_30.LR.G0.D0_P
# LOCATE COMP "HS_EAST[45]" SITE "D28"; # IL12_30.LR.G0.D0_N
# LOCATE COMP "HS_EAST[46]" SITE "C29"; # IL12_30.LR.G0.D1_P


# LOCATE COMP "HS_WEST_OUT[0]"  SITE "P4";  # IL68_30.DDR.G0.D0_N
# LOCATE COMP "HS_WEST_OUT[1]"  SITE "P5";  # IL68_30.DDR.G0.D0_P
# LOCATE COMP "HS_WEST_OUT[2]"  SITE "R7";  # IL68_30.DDR.G0.D1_N
# LOCATE COMP "HS_WEST_OUT[3]"  SITE "T7";  # IL68_30.DDR.G0.D0_P
# LOCATE COMP "HS_WEST_OUT[4]"  SITE "R4";  # IL68_30.DDR.G0.S_N
# LOCATE COMP "HS_WEST_OUT[5]"  SITE "T5";  # IL68_30.DDR.G0.D4_P
# LOCATE COMP "HS_WEST_OUT[6]"  SITE "U3";  # IL68_30.DDR.G1.D2_P 
# LOCATE COMP "HS_WEST_OUT[7]"  SITE "U2";  # IL68_30.DDR.G1.D3_N 
# LOCATE COMP "HS_WEST_OUT[8]"  SITE "R3";  # IL68_30.DDR.G1.D1_N
# LOCATE COMP "HS_WEST_OUT[9]"  SITE "T3";  # IL68_30.DDR.G1.D0_P
# LOCATE COMP "HS_WEST_OUT[10]" SITE "N1";  # IL68_30.DDR.G1.D2_N
# LOCATE COMP "HS_WEST_OUT[11]" SITE "P1";  # IL68_30.DDR.G1.D1_P
# LOCATE COMP "HS_WEST_OUT[12]" SITE "Y3";  # IL68_30.DDR.G1.D3_P
# LOCATE COMP "HS_WEST_OUT[13]" SITE "W3";  # IL68_30.DDR.G1.D4_N
# LOCATE COMP "HS_WEST_OUT[14]" SITE "P2";  # IL68_30.DDR.G1.D0_N
# LOCATE COMP "HS_WEST_OUT[15]" SITE "P3";  # IL68_30.DDR.G0.S_P
# LOCATE COMP "HS_WEST_OUT[16]" SITE "R1";  # IL68_30.DDR.G1.S_N
# LOCATE COMP "HS_WEST_OUT[17]" SITE "T2";  # IL68_30.DDR.G1.D4_P
# LOCATE COMP "HS_WEST_OUT[18]" SITE "Y7";  # IL68_30.DDR.G2.D0_N 
# LOCATE COMP "HS_WEST_OUT[19]" SITE "Y6";  # IL68_30.DDR.G1.S_P  
# LOCATE COMP "HS_WEST_OUT[20]" SITE "AC7"; # IL68_30.DDR.G2.D4_N 
# LOCATE COMP "HS_WEST_OUT[21]" SITE "AD7"; # IL68_30.DDR.G2.D3_P 
# LOCATE COMP "HS_WEST_OUT[22]" SITE "AB7"; # IL68_30.DDR.G2.D3_N 
# LOCATE COMP "HS_WEST_OUT[23]" SITE "AC6"; # IL68_30.DDR.G2.D2_P 
# LOCATE COMP "HS_WEST_OUT[24]" SITE "Y4";  # IL68_30.DDR.G2.D2_N 
# LOCATE COMP "HS_WEST_OUT[25]" SITE "W4";  # IL68_30.DDR.G2.D1_P 
# LOCATE COMP "HS_WEST_OUT[26]" SITE "W5";  # IL68_30.DDR.G2.D0_P 
# LOCATE COMP "HS_WEST_OUT[27]" SITE "Y5";  # IL68_30.DDR.G2.D1_N 
# LOCATE COMP "HS_WEST_OUT[28]" SITE "AB5"; # IL68_30.DDR.G2.S_N  
# LOCATE COMP "HS_WEST_OUT[29]" SITE "AB6"; # IL68_30.DDR.G2.D4_P 
# LOCATE COMP "HS_WEST_OUT[30]" SITE "AC5"; # IL68_30.DDR.G3.D1_N 
# LOCATE COMP "HS_WEST_OUT[31]" SITE "AD4"; # IL68_30.DDR.G3.D0_P 
# LOCATE COMP "HS_WEST_OUT[32]" SITE "AE2"; # IL68_30.DDR.G3.D3_P 
# LOCATE COMP "HS_WEST_OUT[33]" SITE "AC2"; # IL68_30.DDR.G3.D4_N 
# LOCATE COMP "HS_WEST_OUT[34]" SITE "W2";  # IL68_30.DDR.G3.D2_N
# LOCATE COMP "HS_WEST[35]" SITE "Y1";  # IL68_30.DDR.G3.D1_P
# LOCATE COMP "HS_WEST[36]" SITE "AB4"; # IL68_30.DDR.G2.S_P
#LOCATE COMP "HS_WEST[37]" SITE "AB3"; # IL68_30.DDR.G3.D0_N
#LOCATE COMP "HS_WEST[38]" SITE "AE3"; # IL68_30.DDR.G3.D2_P
#LOCATE COMP "HS_WEST[39]" SITE "AD3"; # IL68_30.DDR.G3.D3_N
#LOCATE COMP "HS_WEST[40]" SITE "U7";  # IL68_30.DDR.G0.D2_P
#LOCATE COMP "HS_WEST[41]" SITE "U6";  # IL68_30.DDR.G0.D3_N
#LOCATE COMP "HS_WEST[42]" SITE "T4";  # IL68_30.DDR.G0.D4_N
#LOCATE COMP "HS_WEST[43]" SITE "U5";  # IL68_30.DDR.G0.D3_P
#LOCATE COMP "HS_WEST[44]" SITE "R6";  # IL68_30.DDR.G0.D2_N
#LOCATE COMP "HS_WEST[45]" SITE "T6";  # IL68_30.DDR.G0.D1_P
LOCATE COMP "HS_WEST_out[46]" SITE "AC3"; # IL68_30.DDR.G3.S_N


# LOCATE COMP "LS_NORTH[0]"  SITE "B8"; # IL07_30.TB.G13.D6
# LOCATE COMP "LS_NORTH[1]"  SITE "D8"; # IL07_30.TB.G13.D5_P
# LOCATE COMP "LS_NORTH[2]"  SITE "C8"; # IL07_30.TB.G13.D5_N
# LOCATE COMP "LS_NORTH[3]"  SITE "F8"; # IL07_30.TB.G13.D4_P
# LOCATE COMP "LS_NORTH[4]"  SITE "E8"; # IL07_30.TB.G13.D4_N
# LOCATE COMP "LS_NORTH[5]"  SITE "B7"; # IL07_30.TB.G13.D3_P
# LOCATE COMP "LS_NORTH[6]"  SITE "A7"; # IL07_30.TB.G13.D3_N
# LOCATE COMP "LS_NORTH[7]"  SITE "D7"; # IL07_30.TB.G13.D2_P
# LOCATE COMP "LS_NORTH[8]"  SITE "C7"; # IL07_30.TB.G13.D2_N
# LOCATE COMP "LS_NORTH[9]"  SITE "A4"; # IL07_30.TB.G13.D1_P
# LOCATE COMP "LS_NORTH[10]" SITE "A5"; # IL07_30.TB.G13.D1_N
# LOCATE COMP "LS_NORTH[11]" SITE "A2"; # IL07_30.TB.G13.D0_P
# LOCATE COMP "LS_NORTH[12]" SITE "A3"; # IL07_30.TB.G13.D0_N
# LOCATE COMP "LS_NORTH[13]" SITE "B3"; # IL07_30.TB.G13.C_P
# LOCATE COMP "LS_NORTH[14]" SITE "B4"; # IL07_30.TB.G13.C_N
# LOCATE COMP "LS_NORTH[15]" SITE "D10"; # IL07_30.TB.G8.D3_P
# LOCATE COMP "LS_NORTH[16]" SITE "C10"; # IL07_30.TB.G8.D3_N
# LOCATE COMP "LS_NORTH[17]" SITE "D11"; # IL07_30.TB.G8.D2_P
# LOCATE COMP "LS_NORTH[18]" SITE "C11"; # IL07_30.TB.G8.D2_N
# LOCATE COMP "LS_NORTH[19]" SITE "C9"; # IL07_30.TB.G8.D1_P
# LOCATE COMP "LS_NORTH[20]" SITE "A9"; # IL07_30.TB.G8.D1_N
# LOCATE COMP "LS_NORTH[21]" SITE "F9"; # IL07_30.TB.G8.D0_P
# LOCATE COMP "LS_NORTH[22]" SITE "D9"; # IL07_30.TB.G8.D0_N

# LOCATE COMP "LS_EAST[0]" SITE "C23"; # IL12_30.TB.G13.D6
# LOCATE COMP "LS_EAST[1]" SITE "A19"; # IL12_30.TB.G13.D1_P
# LOCATE COMP "LS_EAST[2]" SITE "B19"; # IL12_30.TB.G13.D1_N
# LOCATE COMP "LS_EAST[3]" SITE "D18"; # IL12_30.TB.G13.D0_P
# LOCATE COMP "LS_EAST[4]" SITE "F18"; # IL12_30.TB.G13.D0_N
# LOCATE COMP "LS_EAST[5]" SITE "E19"; # IL12_30.TB.G13.D3_P
# LOCATE COMP "LS_EAST[6]" SITE "F19"; # IL12_30.TB.G13.D3_N
# LOCATE COMP "LS_EAST[7]" SITE "D20"; # IL12_30.TB.G13.D5_P
# LOCATE COMP "LS_EAST[8]" SITE "F20"; # IL12_30.TB.G13.D5_N
# LOCATE COMP "LS_EAST[9]" SITE "C19"; # IL12_30.TB.G13.D2_P
# LOCATE COMP "LS_EAST[10]" SITE "D19"; # IL12_30.TB.G13.D2_N
# LOCATE COMP "LS_EAST[11]" SITE "A20"; # IL12_30.TB.G13.D4_P
# LOCATE COMP "LS_EAST[12]" SITE "C20"; # IL12_30.TB.G13.D4_N
# LOCATE COMP "LS_EAST[13]" SITE "E17"; # IL12_30.TB.G13.C_P
# LOCATE COMP "LS_EAST[14]" SITE "F17"; # IL12_30.TB.G13.C_N
# LOCATE COMP "LS_EAST[15]" SITE "A23"; # IL12_30.TB.G8.D3_P
# LOCATE COMP "LS_EAST[16]" SITE "B23"; # IL12_30.TB.G8.D3_N
# LOCATE COMP "LS_EAST[17]" SITE "C22"; # IL12_30.TB.G8.D1_P
# LOCATE COMP "LS_EAST[18]" SITE "D22"; # IL12_30.TB.G8.D1_N
# LOCATE COMP "LS_EAST[19]" SITE "E22"; # IL12_30.TB.G8.D2_P
# LOCATE COMP "LS_EAST[20]" SITE "F22"; # IL12_30.TB.G8.D2_N
# LOCATE COMP "LS_EAST[21]" SITE "A22"; # IL12_30.TB.G8.D0_P
# LOCATE COMP "LS_EAST[22]" SITE "B22"; # IL12_30.TB.G8.D0_N

# LOCATE COMP "LS_WEST[0]"  SITE "AD1"; # IL68_30.SDR.G13.C_N
# LOCATE COMP "LS_WEST[1]"  SITE "AE1"; # IL68_30.SDR.G8.D3_P
# LOCATE COMP "LS_WEST[2]"  SITE "V1";  # IL68_30.SDR.G13.D1_N
# LOCATE COMP "LS_WEST[3]"  SITE "W1";  # IL68_30.SDR.G13.D0_P
# LOCATE COMP "LS_WEST[4]"  SITE "AC1"; # IL68_30.SDR.G13.D3_P
# LOCATE COMP "LS_WEST[5]"  SITE "AB1"; # IL68_30.SDR.G13.D4_N
# LOCATE COMP "LS_WEST[6]"  SITE "U1";  # IL68_30.SDR.G13.C_P
# LOCATE COMP "LS_WEST[7]"  SITE "T1";  # IL68_30.SDR.G13.D0_N
# LOCATE COMP "LS_WEST[8]"  SITE "AE5"; # IL68_30.SDR.G13.D3_N
# LOCATE COMP "LS_WEST[9]"  SITE "AE4"; # IL68_30.SDR.G13.D2_P
# LOCATE COMP "LS_WEST[10]" SITE "AE6"; # IL68_30.SDR.G13.D1_P
# LOCATE COMP "LS_WEST[11]" SITE "AD6"; # IL68_30.SDR.G13.D2_N
# LOCATE COMP "LS_WEST[12]" SITE "AM2"; # IL68_30.SDR.G8.D1_P
# LOCATE COMP "LS_WEST[13]" SITE "AL1"; # IL68_30.SDR.G8.D2_N
# LOCATE COMP "LS_WEST[14]" SITE "AK1"; # IL68_30.SDR.G8.D0_P
# LOCATE COMP "LS_WEST[15]" SITE "AJ1"; # IL68_30.SDR.G8.D1_N
# LOCATE COMP "LS_WEST[16]" SITE "AH1"; # IL68_30.DDR.G3.S_P
# LOCATE COMP "LS_WEST[17]" SITE "AG1"; # IL68_30.SDR.G8.D0_N
# LOCATE COMP "LS_WEST[18]" SITE "V6";  # IL68_30.SDR.G13.D5_N
# LOCATE COMP "LS_WEST[19]" SITE "V7";  # IL68_30.SDR.G13.D4_P
# LOCATE COMP "LS_WEST[20]" SITE "AG3"; # IL68_30.SDR.G8.D3_N
# LOCATE COMP "LS_WEST[21]" SITE "AH3"; # IL68_30.SDR.G8.D2_P
# LOCATE COMP "LS_WEST[22]" SITE "U4";  # IL68_30.SDR.G13.D5_P


################################################################################
#
# ADC DATA INTERFACE
#
################################################################################

DEFINE PORT GROUP "ADC_DIN_GRP" "ADC_D[*]";

INPUT_SETUP GROUP "ADC_DIN_GRP" 1ns HOLD 1ns CLKPORT "ADC_DCLK" ;

IOBUF PORT  "ADC_DCLK"    IO_TYPE=LVDS DIFFRESISTOR=100;
IOBUF GROUP "ADC_DIN_GRP" IO_TYPE=LVDS DIFFRESISTOR=100;

LOCATE COMP "ADC_DCLK"  SITE "R7" ;
LOCATE COMP "ADC_D[0]"  SITE "R4" ; #Invert
LOCATE COMP "ADC_D[1]"  SITE "N1" ; #Invert
LOCATE COMP "ADC_D[2]"  SITE "R1" ;  #Invert
LOCATE COMP "ADC_D[3]"  SITE "AB7" ; #Invert
LOCATE COMP "ADC_D[4]"  SITE "AB5" ; #Invert
LOCATE COMP "ADC_D[5]"  SITE "R3" ; #Invert (not truelvds)
LOCATE COMP "ADC_D[6]"  SITE "P2" ; #Invert
LOCATE COMP "ADC_D[7]"  SITE "Y5" ; # Not truelvds
LOCATE COMP "ADC_D[8]"  SITE "W3" ;  # Not truelvds
LOCATE COMP "ADC_D[9]"  SITE "Y7" ; #Invert
LOCATE COMP "ADC_D[10]" SITE "Y4" ; #Invert
LOCATE COMP "ADC_D[11]" SITE "T4" ; #Invert (not truelvds)
LOCATE COMP "ADC_D[12]" SITE "U2" ; # not truelvds
LOCATE COMP "ADC_D[13]" SITE "P5" ; 
LOCATE COMP "ADC_D[14]" SITE "AC7" ; #Invert (not truelvds)
LOCATE COMP "ADC_D[15]" SITE "R6" ; #


################################################################################
#
# MIB/GPMC BUS
#
################################################################################

DEFINE PORT GROUP "MIB_AD_GRP" "MIB_AD[*]";

#
#
# ASSUMPTIONS:
# SLAVE FPGA CLOCK-TO-OUT DELAY IS BETWEEN 1 TO 5 ns (SEE ECP5 FAMILY DATA SHEET AND MAKE SURE THAT ADC FPGA USED PIO OUTPUT REGISTERS)
# BOARD TRACE DELAY + FPGA-TO-FPGA CLOCK SKEW <= 2 ns;
# PLL CMD CLOCK SKEW BETWEEN FPGAS WORST CASE IS 8 ns (ASSUMING 125MHz SYSTEM CLOCK DIVIDED BY 5 TO PRODUCE 25MHz COMMAND CLOCK)
#

INPUT_SETUP GROUP "MIB_AD_GRP"        1 ns HOLD 1 ns CLKPORT "CLK";
# INPUT_SETUP PORT  "MIB_START"         1 ns HOLD 1 ns CLKPORT "CLK";
# INPUT_SETUP PORT  "MIB_RD_WR_N"       1 ns HOLD 1 ns CLKPORT "CLK";
# INPUT_SETUP PORT  "MIB_TBIT"          1 ns HOLD 1 ns CLKPORT "CLK";

# TODO: NEED TO LOOK INTO WHY 5 ns WAS THE BEST I COULD DO FOR MAX CLOCK_TO_OUT DELAY (PROBABLY DUE TO THE FPGA BANK WE'RE USING)

CLOCK_TO_OUT GROUP "MIB_AD_GRP"    MAX 5 ns MIN 1 ns CLKPORT "CLK";
# CLOCK_TO_OUT PORT  "MIB_SLAVE_ACK" MAX 5 ns MIN 1 ns CLKPORT "CLK";

IOBUF GROUP "MIB_AD_GRP"        PULLMODE=NONE IO_TYPE=LVCMOS15;
# IOBUF PORT  "MIB_START"         PULLMODE=NONE IO_TYPE=LVCMOS15;
# IOBUF PORT  "MIB_RD_WR_N"       PULLMODE=NONE IO_TYPE=LVCMOS15;
# IOBUF PORT  "MIB_SLAVE_ACK"     PULLMODE=NONE IO_TYPE=LVCMOS15;
# IOBUF PORT  "MIB_TBIT"          PULLMODE=NONE IO_TYPE=LVCMOS15;


# LOCATE COMP "MIB_AD[0]"     SITE "A16";  # DDRCC6.S17
# LOCATE COMP "MIB_AD[1]"     SITE "D16";  # DDRCC6.S43
# LOCATE COMP "MIB_AD[2]"     SITE "C16";  # DDRCC6.S19
# LOCATE COMP "MIB_AD[3]"     SITE "F16";  # DDRCC6.S20
# LOCATE COMP "MIB_AD[4]"     SITE "E16";  # DDRCC6.S21
# LOCATE COMP "MIB_AD[5]"     SITE "C15";  # DDRCC6.S22
# LOCATE COMP "MIB_AD[6]"     SITE "A15";  # DDRCC6.S23
# LOCATE COMP "MIB_AD[7]"     SITE "F15";  # DDRCC6.S24
# LOCATE COMP "MIB_AD[8]"     SITE "D15";  # DDRCC6.S25
# LOCATE COMP "MIB_AD[9]"     SITE "B14";  # DDRCC6.S26
# LOCATE COMP "MIB_AD[10]"    SITE "A14";  # DDRCC6.S27
# LOCATE COMP "MIB_AD[11]"    SITE "D14";  # DDRCC6.S28
# LOCATE COMP "MIB_AD[12]"    SITE "C14";  # DDRCC6.S29
# LOCATE COMP "MIB_AD[13]"    SITE "F14";  # DDRCC6.S30
# LOCATE COMP "MIB_AD[14]"    SITE "E14";  # DDRCC6.S10
# LOCATE COMP "MIB_AD[15]"    SITE "A13";  # DDRCC6.S8 
# LOCATE COMP "MIB_AD[16]"    SITE "C13";  # DDRCC6.S16
# LOCATE COMP "MIB_AD[17]"    SITE "W5";   # DDRCC6.S34
# LOCATE COMP "MIB_AD[18]"    SITE "Y4";   # DDRCC6.S35
# LOCATE COMP "MIB_AD[19]" 	  SITE "W4";   # DDRCC6.S36
# LOCATE COMP "MIB_AD[20]" 	  SITE "AC6";  # GPMC.S21 (DDRCC6.S38)
# LOCATE COMP "MIB_RD_WR_N"   SITE "P3";   # DDRCC6.S16
# LOCATE COMP "MIB_START"     SITE "W5";   # DDRCC6.S34
# LOCATE COMP "MIB_TBIT"      SITE "Y4";   # DDRCC6.S35
# LOCATE COMP "MIB_SLAVE_ACK" SITE "W4";   # DDRCC6.S36
# LOCATE COMP "MIB_COUNTER_LOCK" SITE "AC6"; # GPMC.S21 (DDRCC6.S38)


################################################################################
#
# DSA Control
#
################################################################################

# LOCATE COMP "DSA_CTRL_A[0]"  SITE "AK29" ;
# LOCATE COMP "DSA_CTRL_A[1]"  SITE "AH30" ;
# LOCATE COMP "DSA_CTRL_A[2]"  SITE "AJ32" ;
# LOCATE COMP "DSA_CTRL_A[3]"  SITE "AM31" ;
# LOCATE COMP "DSA_CTRL_A[4]"  SITE "AL30" ;
# LOCATE COMP "DSA_CTRL_A[5]"  SITE "AM30" ;
# 
# IOBUF  PORT "DSA_CTRL_A[0]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_A[1]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_A[2]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_A[3]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_A[4]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_A[5]" IO_TYPE=LVCMOS33 ;
# 
# LOCATE COMP "DSA_CTRL_B[0]"  SITE "AJ29" ;
# LOCATE COMP "DSA_CTRL_B[1]"  SITE "AJ30" ;
# LOCATE COMP "DSA_CTRL_B[2]"  SITE "AG28" ;
# LOCATE COMP "DSA_CTRL_B[3]"  SITE "AH28" ;
# LOCATE COMP "DSA_CTRL_B[4]"  SITE "AJ28" ;
# LOCATE COMP "DSA_CTRL_B[5]"  SITE "AK28" ;
# 
# IOBUF  PORT "DSA_CTRL_B[0]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_B[1]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_B[2]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_B[3]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_B[4]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "DSA_CTRL_B[5]" IO_TYPE=LVCMOS33 ;


################################################################################
#
# VGA-CTRL (controlling the ADC gain)
#
################################################################################

# LOCATE COMP "VGA_CTRL_A[0]"  SITE "AK31" ;
# LOCATE COMP "VGA_CTRL_A[1]"  SITE "AL32" ;
# LOCATE COMP "VGA_CTRL_A[2]"  SITE "AK32" ;
# LOCATE COMP "VGA_CTRL_A[2]"  SITE "AJ31" ;

# IOBUF  PORT "VGA_CTRL_A[0]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "VGA_CTRL_A[1]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "VGA_CTRL_A[2]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "VGA_CTRL_A[2]" IO_TYPE=LVCMOS33 ;

# LOCATE COMP "VGA_CTRL_B[0]"  SITE "AG29" ;
# LOCATE COMP "VGA_CTRL_B[1]"  SITE "AM29" ;
# LOCATE COMP "VGA_CTRL_B[2]"  SITE "AL28" ;
# LOCATE COMP "VGA_CTRL_B[2]"  SITE "AM28" ;

# IOBUF  PORT "VGA_CTRL_B[0]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "VGA_CTRL_B[1]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "VGA_CTRL_B[2]" IO_TYPE=LVCMOS33 ;
# IOBUF  PORT "VGA_CTRL_B[2]" IO_TYPE=LVCMOS33 ;