Warning: Design 'Conv' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : resources
Design : Conv
Version: L-2016.03-SP5-5
Date   : Sun Feb 23 21:29:27 2020
****************************************


No resource sharing information to report.

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayWrapper_IDTYPE_WDTYPE_ODTYPE_16_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper
****************************************

No implementations to report
 
****************************************
Design : SystolicArrayLooper_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| mult_x_1       | DW_mult_uns    | a_width=16 | mult_32617 (design.v:32617) |
                |                | b_width=16 |                            |
| add_x_7        | DW01_add       | width=34   | add_32739 (design.v:32739) |
| add_x_8        | DW01_inc       | width=16   | add_32755 (design.v:32755) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_1           | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| add_x_7            | DW01_add         | apparch (area)     |                |
| add_x_8            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_loopIndicesOut_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_loopIndicesOut_rsci_loopIndicesOut_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_loopIndicesOut_rsci_loopIndicesOut_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid158_width48
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_paramsOut_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_paramsOut_rsci_paramsOut_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_paramsOut_rsci_paramsOut_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid157_width144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayLooper_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid156_width144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_struct
****************************************

No implementations to report
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_171      | DW01_dec       | width=13   | add_14214 (design.v:14214) |
| add_x_504      | DW01_inc       | width=16   | add_18612 (design.v:18612) |
| add_x_505      | DW01_add       | width=17   | add_18614 (design.v:18614) |
| add_x_506      | DW01_add       | width=6    | add_18616 (design.v:18616) |
| DP_OP_743J1_122_5484            |            |                            |
|                | DP_OP_743J1_122_5484 |      |                            |
| DP_OP_744J1_123_666             |            |                            |
|                | DP_OP_744J1_123_666 |       |                            |
| DP_OP_745J1_124_7340            |            |                            |
|                | DP_OP_745J1_124_7340 |      |                            |
| DP_OP_746J1_125_7340            |            |                            |
|                | DP_OP_746J1_125_7340 |      |                            |
| DP_OP_747J1_126_7340            |            |                            |
|                | DP_OP_747J1_126_7340 |      |                            |
| DP_OP_748J1_127_9097            |            |                            |
|                | DP_OP_748J1_127_9097 |      |                            |
=============================================================================

Datapath Report for DP_OP_743J1_122_5484
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_743J1_122_5484 | mult_14218 (design.v:14218)                         |
|                      | sub_add_14210 (design.v:14210)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 16    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| O1    | PO   | Unsigned | 32    | I1 * I2 (design.v:14218)                 |
| O2    | PO   | Signed   | 32    | $signed(1'b1) - O1 (design.v:14210)      |
==============================================================================

Datapath Report for DP_OP_744J1_123_666
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_744J1_123_666  | add_14210_ni (design.v:14210)                       |
|                      | add_14210_2 (design.v:14210)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 33    |                                          |
| I2    | PI   | Unsigned | 32    |                                          |
| O1    | PO   | Unsigned | 33    | I1 + I2 + $unsigned(1'b1) (design.v:14210) |
==============================================================================

Datapath Report for DP_OP_745J1_124_7340
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_745J1_124_7340 | add_14221 (design.v:14221)                          |
|                      | ne_14230 (design.v:14230)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 16    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| T660  | IFO  | Signed   | 16    | O1[15:0]                                 |
| O1    | PO   | Signed   | 17    | I1 + $signed(1'b1) (design.v:14221)      |
| O2    | PO   | Unsigned | 1     | I2 != $unsigned(T660) (design.v:14230)   |
==============================================================================

Datapath Report for DP_OP_746J1_125_7340
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_746J1_125_7340 | add_14224 (design.v:14224)                          |
|                      | ne_14232 (design.v:14232)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 16    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| T662  | IFO  | Signed   | 16    | O1[15:0]                                 |
| O1    | PO   | Signed   | 17    | I1 + $signed(1'b1) (design.v:14224)      |
| O2    | PO   | Unsigned | 1     | I2 != $unsigned(T662) (design.v:14232)   |
==============================================================================

Datapath Report for DP_OP_747J1_126_7340
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_747J1_126_7340 | add_14227 (design.v:14227)                          |
|                      | ne_14234 (design.v:14234)                           |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 16    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| T664  | IFO  | Signed   | 16    | O1[15:0]                                 |
| O1    | PO   | Signed   | 17    | I1 + $signed(1'b1) (design.v:14227)      |
| O2    | PO   | Unsigned | 1     | I2 != $unsigned(T664) (design.v:14234)   |
==============================================================================

Datapath Report for DP_OP_748J1_127_9097
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_748J1_127_9097 | add_14702 (design.v:14702)                          |
|                      | add_14704 (design.v:14704)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 32    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| T203  | IFO  | Unsigned | 33    | I1 + I2 (design.v:14702)                 |
| T688  | IFO  | Unsigned | 32    | T203[32:1]                               |
| O1    | PO   | Unsigned | 32    | T688 + $unsigned(31'b1111111111111111111111111110001) (design.v:14704) |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_add_14210 (design.v:14210)' in design 'SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_14210_ni (design.v:14210) add_14210_2 (design.v:14210)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_504          | DW01_inc         | apparch (area)     |                |
| add_x_171          | DW01_dec         | apparch (area)     |                |
| add_x_505          | DW01_add         | apparch (area)     |                |
| add_x_506          | DW01_add         | apparch (area)     |                |
| DP_OP_743J1_122_5484                  |                    |                |
|                    | DP_OP_743J1_122_5484 | str (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_744J1_123_666                   |                    |                |
|                    | DP_OP_744J1_123_666 | str (area)      |                |
| DP_OP_745J1_124_7340                  |                    |                |
|                    | DP_OP_745J1_124_7340 | str (area)     |                |
| DP_OP_746J1_125_7340                  |                    |                |
|                    | DP_OP_746J1_125_7340 | str (area)     |                |
| DP_OP_747J1_126_7340                  |                    |                |
|                    | DP_OP_747J1_126_7340 | str (area)     |                |
| DP_OP_748J1_127_9097                  |                    |                |
|                    | DP_OP_748J1_127_9097 | str (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_15_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_15_i_1_accumulation_buffer_rsc_0_15_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_15_i_1_accumulation_buffer_rsc_0_15_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_14_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_14_i_1_accumulation_buffer_rsc_0_14_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_14_i_1_accumulation_buffer_rsc_0_14_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_13_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_13_i_1_accumulation_buffer_rsc_0_13_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_13_i_1_accumulation_buffer_rsc_0_13_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_12_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_12_i_1_accumulation_buffer_rsc_0_12_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_12_i_1_accumulation_buffer_rsc_0_12_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_11_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_11_i_1_accumulation_buffer_rsc_0_11_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_11_i_1_accumulation_buffer_rsc_0_11_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_10_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_10_i_1_accumulation_buffer_rsc_0_10_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_10_i_1_accumulation_buffer_rsc_0_10_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_9_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_9_i_1_accumulation_buffer_rsc_0_9_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_9_i_1_accumulation_buffer_rsc_0_9_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_8_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_8_i_1_accumulation_buffer_rsc_0_8_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_8_i_1_accumulation_buffer_rsc_0_8_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_7_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_7_i_1_accumulation_buffer_rsc_0_7_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_7_i_1_accumulation_buffer_rsc_0_7_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_6_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_6_i_1_accumulation_buffer_rsc_0_6_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_6_i_1_accumulation_buffer_rsc_0_6_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_5_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_5_i_1_accumulation_buffer_rsc_0_5_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_5_i_1_accumulation_buffer_rsc_0_5_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_4_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_4_i_1_accumulation_buffer_rsc_0_4_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_4_i_1_accumulation_buffer_rsc_0_4_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_3_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_3_i_1_accumulation_buffer_rsc_0_3_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_3_i_1_accumulation_buffer_rsc_0_3_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_2_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_2_i_1_accumulation_buffer_rsc_0_2_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_2_i_1_accumulation_buffer_rsc_0_2_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_1_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_1_i_1_accumulation_buffer_rsc_0_1_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_1_i_1_accumulation_buffer_rsc_0_1_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_0_i_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_0_i_1_accumulation_buffer_rsc_0_0_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_accumulation_buffer_rsc_0_0_i_1_accumulation_buffer_rsc_0_0_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_loopIndicesIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_loopIndicesIn_rsci_loopIndicesIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_loopIndicesIn_rsci_loopIndicesIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid104_width48
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid103_width144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_output_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_output_rsci_output_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_output_rsci_output_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid102_width256
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_rsci_weight_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_weight_rsci_weight_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid101_width128
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_input_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_input_rsci_input_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_run_input_rsci_input_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid100_width128
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_1_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid7_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid6_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_1_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid54_width16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid53_width16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ProcessingElement_IDTYPE_ODTYPE
****************************************

No implementations to report
 
****************************************
Design : ProcessingElement_IDTYPE_ODTYPE_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| DP_OP_3J12_125_1785             |            |                            |
|                | DP_OP_3J12_125_1785 |       |                            |
=============================================================================

Datapath Report for DP_OP_3J12_125_1785
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_3J12_125_1785  | mult_3946 (design.v:3946) add_3947 (design.v:3947)  |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 8     |                                          |
| I2    | PI   | Signed   | 8     |                                          |
| I3    | PI   | Unsigned | 16    |                                          |
| T0    | IFO  | Signed   | 16    | I1 * I2 (design.v:3946)                  |
| O1    | PO   | Unsigned | 16    | T0 + I3 (design.v:3947)                  |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| DP_OP_3J12_125_1785                   |                    |                |
|                    | DP_OP_3J12_125_1785 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4              |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid5_width16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid4_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid3_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid2_width16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid1_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_2_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid147_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid9_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid8_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_3_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid146_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid12_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid11_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_4_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid145_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid15_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid14_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_5_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid144_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid18_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid17_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_6_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid143_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid21_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid20_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_7_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid142_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid24_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid23_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_8_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid141_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid27_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid26_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_9_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid140_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid30_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid29_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_10_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid139_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid33_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid32_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_11_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid138_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid36_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid35_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_12_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid137_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid39_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid38_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_13_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid136_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid42_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid41_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_14_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid135_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid45_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid44_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_15_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid134_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid48_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid47_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_IDTYPE_16_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid133_width1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid51_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid50_width8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_2_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_2_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid131_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid56_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid55_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_2_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_2_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid131_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid56_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid55_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_3_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_3_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid130_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid59_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid58_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_3_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_3_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid130_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid59_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid58_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_4_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_4_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid129_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid62_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid61_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_4_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_4_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid129_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid62_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid61_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_5_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_5_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid128_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid65_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid64_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_5_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_5_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid128_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid65_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid64_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_6_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_6_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid127_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid68_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid67_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_6_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_6_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid127_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid68_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid67_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_7_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_7_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid126_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid71_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid70_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_7_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_7_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid126_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid71_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid70_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_8_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_8_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid125_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid74_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid73_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_8_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_8_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid125_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid74_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid73_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_9_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_9_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid124_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid77_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid76_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_9_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_9_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid124_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid77_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid76_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_10_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_10_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid123_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid80_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid79_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_10_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_10_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid123_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid80_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid79_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_11_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_11_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid122_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid83_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid82_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_11_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_11_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid122_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid83_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid82_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_12_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_12_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid121_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid86_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid85_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_12_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_12_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid121_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid86_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid85_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_13_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_13_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid120_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid89_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid88_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_13_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_13_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid120_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid89_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid88_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_14_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_14_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid119_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid92_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid91_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_14_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_14_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid119_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid92_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid91_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_15_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_15_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid118_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid95_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid94_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_15_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_15_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid118_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid95_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid94_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_16_run_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid117_width1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid98_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid97_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Fifo_ODTYPE_16_run_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid117_width1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_out_dreg_v2_rscid98_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_v1_rscid97_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_164_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_163_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_162_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_161_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_160_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_159_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_158_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_157_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_156_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_155_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_154_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_153_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_152_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_151_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_150_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : SystolicArrayCore_IDTYPE_WDTYPE_ODTYPE_16_16_sram_512_128_sram_512_128_rwport_149_16_12_256_16_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid164_width48_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid164_width48_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_48_1_0_0_0_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_48_1_0_0_0_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_48_1_0_0_0_1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid163_width144_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid163_width144_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_struct
****************************************

No implementations to report
 
****************************************
Design : WeightDoublefeSAqem_cns_bctl
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ne_x_3         | DW_cmp         | width=2    | ne_21751 (design.v:21751)  |
| eq_x_4         | DW_cmp         | width=2    | eq_21754 (design.v:21754)  |
| add_x_12       | DW01_add       | width=2    | add_21736 (design.v:21736) |
|                |                |            | add_21736_2 (design.v:21736) |
| add_x_13       | DW01_add       | width=2    | add_21736 (design.v:21736) |
|                |                |            | add_21736_2 (design.v:21736) |
| add_x_14       | DW01_add       | width=2    | add_21740 (design.v:21740) |
|                |                |            | add_21740_2 (design.v:21740) |
| add_x_15       | DW01_add       | width=2    | add_21740 (design.v:21740) |
|                |                |            | add_21740_2 (design.v:21740) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ne_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : sram_512_128_WRAPPER_DEPTH4096_WRAPPER_WIDTH128_WRAPPER_ADDR_BITS12_SRAM_DEPTH256_SRAM_WIDTH32_SRAM_ADDR_BITS8_num_inst_depth16_num_inst_width4_0
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=16 | sll_4216 (design.v:4216)   |
|                |                | SH_width=4 | sll_4217 (design.v:4217)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
===============================================================================

 
****************************************
Design : sram_512_128_WRAPPER_DEPTH4096_WRAPPER_WIDTH128_WRAPPER_ADDR_BITS12_SRAM_DEPTH256_SRAM_WIDTH32_SRAM_ADDR_BITS8_num_inst_depth16_num_inst_width4_1
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=16 | sll_4216 (design.v:4216)   |
|                |                | SH_width=4 | sll_4217 (design.v:4217)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : unreg_hier_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : unreg_hier_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_weightDoubleBufferReaderParams_cnsi
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_weightDoubleBufferReaderParams_cnsi_weightDoubleBufferReaderParams_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_weightDoubleBufferReaderParams_cnsi_weightDoubleBufferReaderParams_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid19_width144_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_weightDoubleBufferWriterParams_cnsi
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_weightDoubleBufferWriterParams_cnsi_weightDoubleBufferWriterParams_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_weightDoubleBufferWriterParams_cnsi_weightDoubleBufferWriterParams_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid18_width144_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBuffer_384_16_16_run_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid17_width144_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16
****************************************

No implementations to report
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=5    | add_24904 (design.v:24904) |
| add_x_3        | DW01_inc       | width=65   | add_24907 (design.v:24907) |
| mult_x_4       | DW_mult_uns    | a_width=32 | mult_24951 (design.v:24951) |
                |                | b_width=16 |                            |
| mult_x_11      | DW_mult_uns    | a_width=5  | mult_25007 (design.v:25007) |
                |                | b_width=5  |                            |
| mult_x_12      | DW_mult_uns    | a_width=16 | mult_25009 (design.v:25009) |
                |                | b_width=16 |                            |
| add_x_13       | DW01_inc       | width=32   | add_25011 (design.v:25011) |
| add_x_14       | DW01_inc       | width=5    | add_25018 (design.v:25018) |
| mult_x_16      | DW_mult_uns    | a_width=48 | mult_25023 (design.v:25023) |
                |                | b_width=16 |                            |
| add_x_17       | DW01_dec       | width=64   | add_25024 (design.v:25024) |
| add_x_18       | DW01_add       | width=5    | add_25026 (design.v:25026) |
| DP_OP_44J5_122_507              |            |                            |
|                | DP_OP_44J5_122_507 |        |                            |
| DP_OP_45J5_123_2648             |            |                            |
|                | DP_OP_45J5_123_2648 |       |                            |
| DP_OP_46J5_124_8762             |            |                            |
|                | DP_OP_46J5_124_8762 |       |                            |
| DP_OP_47J5_125_365              |            |                            |
|                | DP_OP_47J5_125_365 |        |                            |
=============================================================================

Datapath Report for DP_OP_44J5_122_507
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_44J5_122_507   | mult_24802 (design.v:24802)                         |
|                      | add_24804 (design.v:24804)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| I3    | PI   | Unsigned | 5     |                                          |
| T0    | IFO  | Unsigned | 5     | I1 * I2 (design.v:24802)                 |
| O1    | PO   | Unsigned | 5     | T0 + I3 (design.v:24804)                 |
==============================================================================

Datapath Report for DP_OP_45J5_123_2648
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_45J5_123_2648  | mult_24898 (design.v:24898)                         |
|                      | sub_add_24900 (design.v:24900)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 16    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| T3    | IFO  | Unsigned | 32    | I1 * I2 (design.v:24898)                 |
| O1    | PO   | Signed   | 32    | $signed(1'b1) - T3 (design.v:24900)      |
==============================================================================

Datapath Report for DP_OP_46J5_124_8762
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_46J5_124_8762  | add_24900_ni (design.v:24900)                       |
|                      | add_24900_2 (design.v:24900)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 33    |                                          |
| I2    | PI   | Unsigned | 32    |                                          |
| O1    | PO   | Unsigned | 33    | I1 + I2 + $unsigned(1'b1) (design.v:24900) |
==============================================================================

Datapath Report for DP_OP_47J5_125_365
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_47J5_125_365   | add_24912 (design.v:24912)                          |
|                      | add_24915 (design.v:24915)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| T9    | IFO  | Unsigned | 6     | I1 + I2 (design.v:24912)                 |
| T34   | IFO  | Unsigned | 5     | T9[5:1]                                  |
| O1    | PO   | Unsigned | 6     | T34 + $unsigned(6'b101101) (design.v:24915) |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_add_24900 (design.v:24900)' in design 'WeightDoubleBufferReader_384_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_24900_ni (design.v:24900) add_24900_2 (design.v:24900)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_3            | DW01_inc         | apparch (area)     |                |
| mult_x_4           | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix8              |
| mult_x_11          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_12          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| add_x_13           | DW01_inc         | apparch (area)     |                |
| mult_x_16          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix8              |
| add_x_17           | DW01_dec         | apparch (area)     |                |
| add_x_18           | DW01_add         | apparch (area)     |                |
| add_x_2            | DW01_inc         | apparch (area)     |                |
| add_x_14           | DW01_inc         | apparch (area)     |                |
| DP_OP_44J5_122_507 | DP_OP_44J5_122_507 | str (area)       |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_45J5_123_2648                   |                    |                |
|                    | DP_OP_45J5_123_2648 | str (area)      |                |
|                    |                  | mult_arch: benc_radix4              |
| DP_OP_46J5_124_8762                   |                    |                |
|                    | DP_OP_46J5_124_8762 | str (area)      |                |
| DP_OP_47J5_125_365 | DP_OP_47J5_125_365 | str (area)       |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsc_req_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsc_req_obj_din_rsc_req_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsc_req_obj_din_rsc_req_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_in_sync_v2_valid1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsc_rls_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsc_rls_obj_din_rsc_rls_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_io_sync_v2_valid0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_dout_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_dout_rsci_dout_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_dout_rsci_dout_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid9_width128_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsci_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsci_1_din_rsc_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_din_rsci_1_din_rsc_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid7_width144_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferReader_384_16_16_sram_512_128_sram_512_128_rwport_8_128_12_384_128_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16
****************************************

No implementations to report
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=5    | add_24219 (design.v:24219) |
| ne_x_2         | DW_cmp         | width=2    | ne_24321 (design.v:24321)  |
| add_x_3        | DW01_inc       | width=9    | add_24323 (design.v:24323) |
| add_x_4        | DW01_inc       | width=4    | add_24325 (design.v:24325) |
| add_x_5        | DW01_inc       | width=65   | add_24328 (design.v:24328) |
| ne_x_6         | DW_cmp         | width=2    | ne_24332 (design.v:24332)  |
| ne_x_7         | DW_cmp         | width=2    | ne_24334 (design.v:24334)  |
| ne_x_8         | DW_cmp         | width=2    | ne_24336 (design.v:24336)  |
| add_x_9        | DW01_inc       | width=6    | add_24348 (design.v:24348) |
| mult_x_10      | DW_mult_uns    | a_width=16 | mult_24388 (design.v:24388) |
                |                | b_width=16 |                            |
| mult_x_11      | DW_mult_uns    | a_width=32 | mult_24390 (design.v:24390) |
                |                | b_width=16 |                            |
| sub_x_30       | DW01_sub       | width=5    | sub_add_24523 (design.v:24523) |
| mult_x_32      | DW_mult_uns    | a_width=5  | mult_24530 (design.v:24530) |
                |                | b_width=5  |                            |
| mult_x_33      | DW_mult_uns    | a_width=48 | mult_24531 (design.v:24531) |
                |                | b_width=16 |                            |
| add_x_34       | DW01_dec       | width=64   | add_24532 (design.v:24532) |
| DP_OP_74J12_122_1074            |            |                            |
|                | DP_OP_74J12_122_1074 |      |                            |
| DP_OP_75J12_123_4812            |            |                            |
|                | DP_OP_75J12_123_4812 |      |                            |
| DP_OP_76J12_124_6808            |            |                            |
|                | DP_OP_76J12_124_6808 |      |                            |
=============================================================================

Datapath Report for DP_OP_74J12_122_1074
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_74J12_122_1074 | add_24351 (design.v:24351)                          |
|                      | add_24354 (design.v:24354)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| T9    | IFO  | Unsigned | 6     | I1 + I2 (design.v:24351)                 |
| T46   | IFO  | Unsigned | 5     | T9[5:1]                                  |
| O1    | PO   | Unsigned | 6     | T46 + $unsigned(6'b101101) (design.v:24354) |
==============================================================================

Datapath Report for DP_OP_75J12_123_4812
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_75J12_123_4812 | mult_add_24518_aco (design.v:24518)                 |
|                      | add_24518_aco (design.v:24518)                      |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 5     |                                          |
| I2    | PI   | Unsigned | 1     |                                          |
| I3    | PI   | Unsigned | 5     |                                          |
| T39   | IFO  | Unsigned | 5     | I1 * I2 (design.v:24518)                 |
| O1    | PO   | Unsigned | 5     | I3 + T39 (design.v:24518)                |
==============================================================================

Datapath Report for DP_OP_76J12_124_6808
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_76J12_124_6808 | add_24523_ni (design.v:24523)                       |
|                      | add_24523_2 (design.v:24523)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 6     |                                          |
| I2    | PI   | Unsigned | 5     |                                          |
| O1    | PO   | Unsigned | 6     | I1 + I2 + $unsigned(1'b1) (design.v:24523) |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_add_24523 (design.v:24523)' in design 'WeightDoubleBufferWriter_384_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_24523_ni (design.v:24523) add_24523_2 (design.v:24523)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
| add_x_5            | DW01_inc         | apparch (area)     |                |
| mult_x_10          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| mult_x_11          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix8              |
| mult_x_32          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| mult_x_33          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix8              |
| add_x_34           | DW01_dec         | apparch (area)     |                |
| ne_x_2             | DW_cmp           | apparch (area)     |                |
| add_x_4            | DW01_inc         | apparch (area)     |                |
| ne_x_6             | DW_cmp           | apparch (area)     |                |
| ne_x_7             | DW_cmp           | apparch (area)     |                |
| ne_x_8             | DW_cmp           | apparch (area)     |                |
| add_x_9            | DW01_inc         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| DP_OP_74J12_122_1074                  |                    |                |
|                    | DP_OP_74J12_122_1074 | str (area)     |                |
| DP_OP_75J12_123_4812                  |                    |                |
|                    | DP_OP_75J12_123_4812 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_76J12_124_6808                  |                    |                |
|                    | DP_OP_76J12_124_6808 | str (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_dout_rsc_req_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_in_sync_v2_valid1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_dout_rsc_rls_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_dout_rsc_rls_obj_dout_rsc_rls_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_io_sync_v2_valid0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_dout_rsci_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_dout_rsci_1_dout_rsc_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_din_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_din_rsci_din_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_din_rsci_din_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid2_width16_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid1_width144_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : WeightDoubleBufferWriter_384_16_16_sram_512_128_sram_512_128_rwport_3_128_12_384_128_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid16_width144_sz_width1_fifo_sz1_log2_sz0_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid16_width144_sz_width1_fifo_sz1_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid15_width144_sz_width1_fifo_sz1_log2_sz0_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid15_width144_sz_width1_fifo_sz1_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_struct
****************************************

No implementations to report
 
****************************************
Design : InputDoubleBDjtfoem_cns_bctl
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ne_x_3         | DW_cmp         | width=2    | ne_25862 (design.v:25862)  |
| eq_x_4         | DW_cmp         | width=2    | eq_25865 (design.v:25865)  |
| add_x_12       | DW01_add       | width=2    | add_25847 (design.v:25847) |
|                |                |            | add_25847_2 (design.v:25847) |
| add_x_13       | DW01_add       | width=2    | add_25847 (design.v:25847) |
|                |                |            | add_25847_2 (design.v:25847) |
| add_x_14       | DW01_add       | width=2    | add_25851 (design.v:25851) |
|                |                |            | add_25851_2 (design.v:25851) |
| add_x_15       | DW01_add       | width=2    | add_25851 (design.v:25851) |
|                |                |            | add_25851_2 (design.v:25851) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ne_x_3             | DW_cmp           | apparch (area)     |                |
| eq_x_4             | DW_cmp           | apparch (area)     |                |
| add_x_12           | DW01_add         | apparch (area)     |                |
| add_x_13           | DW01_add         | apparch (area)     |                |
| add_x_14           | DW01_add         | apparch (area)     |                |
| add_x_15           | DW01_add         | apparch (area)     |                |
===============================================================================

 
****************************************
Design : sram_512_128_WRAPPER_DEPTH4096_WRAPPER_WIDTH128_WRAPPER_ADDR_BITS12_SRAM_DEPTH256_SRAM_WIDTH32_SRAM_ADDR_BITS8_num_inst_depth16_num_inst_width4_2
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=16 | sll_4216 (design.v:4216)   |
|                |                | SH_width=4 | sll_4217 (design.v:4217)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
===============================================================================

 
****************************************
Design : sram_512_128_WRAPPER_DEPTH4096_WRAPPER_WIDTH128_WRAPPER_ADDR_BITS12_SRAM_DEPTH256_SRAM_WIDTH32_SRAM_ADDR_BITS8_num_inst_depth16_num_inst_width4_3
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| ash_1          | DW_leftsh      | A_width=16 | sll_4216 (design.v:4216)   |
|                |                | SH_width=4 | sll_4217 (design.v:4217)   |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| ash_1              | DW_leftsh        | astr (area)        |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : unreg_hier_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : unreg_hier_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_inputDoubleBufferReaderParams_cnsi
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_inputDoubleBufferReaderParams_cnsi_inputDoubleBufferReaderParams_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_inputDoubleBufferReaderParams_cnsi_inputDoubleBufferReaderParams_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid19_width144_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_inputDoubleBufferWriterParams_cnsi
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_inputDoubleBufferWriterParams_cnsi_inputDoubleBufferWriterParams_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_inputDoubleBufferWriterParams_cnsi_inputDoubleBufferWriterParams_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid18_width144_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBuffer_512_16_16_run_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid17_width144_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16
****************************************

No implementations to report
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_16       | DW01_inc       | width=33   | add_29250 (design.v:29250) |
| mult_x_18      | DW_mult_uns    | a_width=16 | mult_29254 (design.v:29254) |
                |                | b_width=16 |                            |
| sub_x_19       | DW01_sub       | width=16   | sub_add_29259 (design.v:29259) |
| sub_x_29       | DW01_sub       | width=16   | sub_add_29296 (design.v:29296) |
| sub_x_30       | DW01_sub       | width=16   | sub_add_29306 (design.v:29306) |
| sub_x_31       | DW01_sub       | width=16   | sub_add_29316 (design.v:29316) |
| sub_x_32       | DW01_sub       | width=16   | sub_add_29324 (design.v:29324) |
| sub_x_34       | DW01_sub       | width=16   | sub_add_29334 (design.v:29334) |
| add_x_35       | DW01_inc       | width=33   | add_29344 (design.v:29344) |
| add_x_36       | DW01_add       | width=10   | add_29349 (design.v:29349) |
| add_x_50       | DW01_inc       | width=9    | add_29608 (design.v:29608) |
| add_x_52       | DW01_add       | width=10   | add_29613 (design.v:29613) |
| add_x_53       | DW01_inc       | width=16   | add_29616 (design.v:29616) |
| add_x_55       | DW01_dec       | width=32   | add_29626 (design.v:29626) |
| add_x_56       | DW01_add       | width=9    | add_29628 (design.v:29628) |
| add_x_59       | DW01_inc       | width=16   | add_29635 (design.v:29635) |
| add_x_60       | DW01_inc       | width=16   | add_29637 (design.v:29637) |
| add_x_61       | DW01_inc       | width=16   | add_29643 (design.v:29643) |
| add_x_62       | DW01_inc       | width=16   | add_29649 (design.v:29649) |
| add_x_64       | DW01_inc       | width=16   | add_29658 (design.v:29658) |
| DP_OP_169J3_122_7998            |            |                            |
|                | DP_OP_169J3_122_7998 |      |                            |
| DP_OP_170J3_123_9913            |            |                            |
|                | DP_OP_170J3_123_9913 |      |                            |
| DP_OP_171J3_124_9913            |            |                            |
|                | DP_OP_171J3_124_9913 |      |                            |
| DP_OP_172J3_125_9913            |            |                            |
|                | DP_OP_172J3_125_9913 |      |                            |
| DP_OP_173J3_126_9913            |            |                            |
|                | DP_OP_173J3_126_9913 |      |                            |
| DP_OP_174J3_127_9913            |            |                            |
|                | DP_OP_174J3_127_9913 |      |                            |
| DP_OP_175J3_128_9913            |            |                            |
|                | DP_OP_175J3_128_9913 |      |                            |
| DP_OP_176J3_129_1662            |            |                            |
|                | DP_OP_176J3_129_1662 |      |                            |
=============================================================================

Datapath Report for DP_OP_169J3_122_7998
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_169J3_122_7998 | mult_29084 (design.v:29084)                         |
|                      | mult_29087 (design.v:29087)                         |
|                      | add_29099 (design.v:29099)                          |
|                      | add_29075 (design.v:29075)                          |
|                      | add_29081 (design.v:29081)                          |
|                      | add_29102 (design.v:29102)                          |
|                      | mult_29096 (design.v:29096)                         |
|                      | add_29093 (design.v:29093)                          |
|                      | mult_29090 (design.v:29090)                         |
|                      | mult_29072 (design.v:29072)                         |
|                      | mult_29078 (design.v:29078)                         |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 9     |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Unsigned | 9     |                                          |
| I4    | PI   | Unsigned | 9     |                                          |
| I5    | PI   | Unsigned | 9     |                                          |
| I6    | PI   | Unsigned | 9     |                                          |
| I7    | PI   | Unsigned | 9     |                                          |
| I8    | PI   | Unsigned | 9     |                                          |
| I9    | PI   | Unsigned | 9     |                                          |
| I10   | PI   | Unsigned | 9     |                                          |
| T160  | IFO  | Unsigned | 9     | I1 * I2 * I3 ( design.v:29084 design.v:29087 ) |
| T6    | IFO  | Unsigned | 9     | I6 * I7 (design.v:29090)                 |
| T7    | IFO  | Unsigned | 9     | T6 + I5 (design.v:29093)                 |
| T8    | IFO  | Unsigned | 9     | T7 * I2 (design.v:29096)                 |
| T0    | IFO  | Unsigned | 9     | I6 * I8 (design.v:29072)                 |
| T2    | IFO  | Unsigned | 9     | I9 * I10 (design.v:29078)                |
| O1    | PO   | Unsigned | 9     | T160 + T8 + T0 + I4 + T2 ( design.v:29075 design.v:29081 design.v:29099 design.v:29102 ) |
==============================================================================

Datapath Report for DP_OP_170J3_123_9913
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_170J3_123_9913 | add_29316_ni (design.v:29316)                       |
|                      | add_29316_2 (design.v:29316)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 17    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| O1    | PO   | Unsigned | 17    | I1 + I2 + $unsigned(1'b1) (design.v:29316) |
==============================================================================

Datapath Report for DP_OP_171J3_124_9913
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_171J3_124_9913 | add_29259_ni (design.v:29259)                       |
|                      | add_29259_2 (design.v:29259)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 17    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| O1    | PO   | Unsigned | 17    | I1 + I2 + $unsigned(1'b1) (design.v:29259) |
==============================================================================

Datapath Report for DP_OP_172J3_125_9913
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_172J3_125_9913 | add_29296_ni (design.v:29296)                       |
|                      | add_29296_2 (design.v:29296)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 17    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| O1    | PO   | Unsigned | 17    | I1 + I2 + $unsigned(1'b1) (design.v:29296) |
==============================================================================

Datapath Report for DP_OP_173J3_126_9913
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_173J3_126_9913 | add_29306_ni (design.v:29306)                       |
|                      | add_29306_2 (design.v:29306)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 17    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| O1    | PO   | Unsigned | 17    | I1 + I2 + $unsigned(1'b1) (design.v:29306) |
==============================================================================

Datapath Report for DP_OP_174J3_127_9913
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_174J3_127_9913 | add_29324_ni (design.v:29324)                       |
|                      | add_29324_2 (design.v:29324)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 17    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| O1    | PO   | Unsigned | 17    | I1 + I2 + $unsigned(1'b1) (design.v:29324) |
==============================================================================

Datapath Report for DP_OP_175J3_128_9913
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_175J3_128_9913 | add_29334_ni (design.v:29334)                       |
|                      | add_29334_2 (design.v:29334)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 17    |                                          |
| I2    | PI   | Unsigned | 16    |                                          |
| O1    | PO   | Unsigned | 17    | I1 + I2 + $unsigned(1'b1) (design.v:29334) |
==============================================================================

Datapath Report for DP_OP_176J3_129_1662
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_176J3_129_1662 | add_29236 (design.v:29236)                          |
|                      | mult_29238 (design.v:29238)                         |
|                      | add_29241 (design.v:29241)                          |
|                      | mult_29603 (design.v:29603)                         |
|                      | mult_29606 (design.v:29606)                         |
|                      | add_29248 (design.v:29248)                          |
|                      | mult_29245 (design.v:29245)                         |
|                      | add_29243 (design.v:29243)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 9     |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Unsigned | 9     |                                          |
| I4    | PI   | Unsigned | 9     |                                          |
| I5    | PI   | Unsigned | 9     |                                          |
| I6    | PI   | Unsigned | 9     |                                          |
| T22   | IFO  | Signed   | 9     | I1 + $signed(1'b1) (design.v:29236)      |
| T23   | IFO  | Unsigned | 9     | I2 * T22 (design.v:29238)                |
| T25   | IFO  | Signed   | 9     | I6 + $signed(1'b1) (design.v:29243)      |
| T26   | IFO  | Unsigned | 9     | I2 * T25 (design.v:29245)                |
| O1    | PO   | Unsigned | 9     | T23 + I3 (design.v:29241)                |
| O2    | PO   | Unsigned | 9     | I4 * O1 * O3 ( design.v:29603 design.v:29606 ) |
| O3    | PO   | Unsigned | 9     | T26 + I5 (design.v:29248)                |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_add_29316 (design.v:29316)' in design 'InputDoubleBufferReader_512_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_29316_ni (design.v:29316) add_29316_2 (design.v:29316)'.  (HDL-120)

Information: Operator associated with resources 'sub_add_29259 (design.v:29259)' in design 'InputDoubleBufferReader_512_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_29259_ni (design.v:29259) add_29259_2 (design.v:29259)'.  (HDL-120)

Information: Operator associated with resources 'sub_add_29296 (design.v:29296)' in design 'InputDoubleBufferReader_512_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_29296_ni (design.v:29296) add_29296_2 (design.v:29296)'.  (HDL-120)

Information: Operator associated with resources 'sub_add_29306 (design.v:29306)' in design 'InputDoubleBufferReader_512_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_29306_ni (design.v:29306) add_29306_2 (design.v:29306)'.  (HDL-120)

Information: Operator associated with resources 'sub_add_29324 (design.v:29324)' in design 'InputDoubleBufferReader_512_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_29324_ni (design.v:29324) add_29324_2 (design.v:29324)'.  (HDL-120)

Information: Operator associated with resources 'sub_add_29334 (design.v:29334)' in design 'InputDoubleBufferReader_512_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_29334_ni (design.v:29334) add_29334_2 (design.v:29334)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| mult_x_18          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| add_x_50           | DW01_inc         | apparch (area)     |                |
| add_x_52           | DW01_add         | apparch (area)     |                |
| add_x_53           | DW01_inc         | apparch (area)     |                |
| add_x_55           | DW01_dec         | apparch (area)     |                |
| add_x_56           | DW01_add         | apparch (area)     |                |
| add_x_59           | DW01_inc         | apparch (area)     |                |
| add_x_60           | DW01_inc         | apparch (area)     |                |
| add_x_61           | DW01_inc         | apparch (area)     |                |
| add_x_62           | DW01_inc         | apparch (area)     |                |
| add_x_64           | DW01_inc         | apparch (area)     |                |
| add_x_16           | DW01_inc         | apparch (area)     |                |
| sub_x_19           | DW01_sub         | apparch (area)     |                |
| sub_x_29           | DW01_sub         | apparch (area)     |                |
| sub_x_30           | DW01_sub         | apparch (area)     |                |
| sub_x_31           | DW01_sub         | apparch (area)     |                |
| sub_x_32           | DW01_sub         | apparch (area)     |                |
| sub_x_34           | DW01_sub         | apparch (area)     |                |
| add_x_35           | DW01_inc         | apparch (area)     |                |
| add_x_36           | DW01_add         | apparch (area)     |                |
| DP_OP_169J3_122_7998                  |                    |                |
|                    | DP_OP_169J3_122_7998 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
|                    |                  | mult_arch: and     |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_170J3_123_9913                  |                    |                |
|                    | DP_OP_170J3_123_9913 | str (area)     |                |
| DP_OP_171J3_124_9913                  |                    |                |
|                    | DP_OP_171J3_124_9913 | str (area)     |                |
| DP_OP_172J3_125_9913                  |                    |                |
|                    | DP_OP_172J3_125_9913 | str (area)     |                |
| DP_OP_173J3_126_9913                  |                    |                |
|                    | DP_OP_173J3_126_9913 | str (area)     |                |
| DP_OP_174J3_127_9913                  |                    |                |
|                    | DP_OP_174J3_127_9913 | str (area)     |                |
| DP_OP_175J3_128_9913                  |                    |                |
|                    | DP_OP_175J3_128_9913 | str (area)     |                |
| DP_OP_176J3_129_1662                  |                    |                |
|                    | DP_OP_176J3_129_1662 | str (area)     |                |
|                    |                  | mult_arch: and     |                |
|                    |                  | mult_arch: and     |                |
|                    |                  | mult_arch: benc_radix4              |
|                    |                  | mult_arch: and     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsc_req_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsc_req_obj_din_rsc_req_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsc_req_obj_din_rsc_req_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_in_sync_v2_valid1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsc_rls_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsc_rls_obj_din_rsc_rls_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_io_sync_v2_valid0_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_dout_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_dout_rsci_dout_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_dout_rsci_dout_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid9_width128_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsci_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsci_1_din_rsc_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_din_rsci_1_din_rsc_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid7_width144_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferReader_512_16_16_sram_512_128_sram_512_128_rwport_8_128_12_512_128_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16
****************************************

No implementations to report
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_1        | DW01_add       | width=9    | add_28266 (design.v:28266) |
| ne_x_2         | DW_cmp         | width=2    | ne_28358 (design.v:28358)  |
| add_x_3        | DW01_inc       | width=9    | add_28359 (design.v:28359) |
| mult_x_4       | DW_mult_uns    | a_width=16 | mult_28361 (design.v:28361) |
                |                | b_width=16 |                            |
| add_x_6        | DW01_inc       | width=4    | add_28364 (design.v:28364) |
| add_x_7        | DW01_inc       | width=33   | add_28367 (design.v:28367) |
| ne_x_8         | DW_cmp         | width=2    | ne_28370 (design.v:28370)  |
| ne_x_9         | DW_cmp         | width=2    | ne_28372 (design.v:28372)  |
| ne_x_10        | DW_cmp         | width=2    | ne_28374 (design.v:28374)  |
| add_x_11       | DW01_add       | width=10   | add_28375 (design.v:28375) |
| add_x_12       | DW01_inc       | width=10   | add_28391 (design.v:28391) |
| add_x_31       | DW01_dec       | width=9    | add_28553 (design.v:28553) |
| add_x_32       | DW01_add       | width=10   | add_28555 (design.v:28555) |
| mult_x_33      | DW_mult_uns    | a_width=9  | mult_28564 (design.v:28564) |
                |                | b_width=9  |                            |
| add_x_34       | DW01_add       | width=9    | add_28567 (design.v:28567) |
| add_x_35       | DW01_inc       | width=33   | add_28574 (design.v:28574) |
| sub_x_36       | DW01_sub       | width=9    | sub_add_28576 (design.v:28576) |
| mult_x_37      | DW_mult_uns    | a_width=9  | mult_28591 (design.v:28591) |
                |                | b_width=9  |                            |
| add_x_38       | DW01_dec       | width=32   | add_28593 (design.v:28593) |
| DP_OP_82J7_122_6961             |            |                            |
|                | DP_OP_82J7_122_6961 |       |                            |
| DP_OP_83J7_123_134              |            |                            |
|                | DP_OP_83J7_123_134 |        |                            |
| DP_OP_84J7_124_134              |            |                            |
|                | DP_OP_84J7_124_134 |        |                            |
=============================================================================

Datapath Report for DP_OP_82J7_122_6961
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_82J7_122_6961  | add_28576_ni (design.v:28576)                       |
|                      | add_28576_2 (design.v:28576)                        |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 10    |                                          |
| I2    | PI   | Unsigned | 9     |                                          |
| O1    | PO   | Unsigned | 10    | I1 + I2 + $unsigned(1'b1) (design.v:28576) |
==============================================================================

Datapath Report for DP_OP_83J7_123_134
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_83J7_123_134   | add_28579 (design.v:28579)                          |
|                      | mult_28581 (design.v:28581)                         |
|                      | add_28584 (design.v:28584)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 9     |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Unsigned | 9     |                                          |
| T38   | IFO  | Signed   | 9     | I1 + $signed(1'b1) (design.v:28579)      |
| T39   | IFO  | Unsigned | 9     | I2 * T38 (design.v:28581)                |
| O1    | PO   | Unsigned | 9     | T39 + I3 (design.v:28584)                |
==============================================================================

Datapath Report for DP_OP_84J7_124_134
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_84J7_124_134   | mult_28586 (design.v:28586)                         |
|                      | add_28589 (design.v:28589)                          |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Signed   | 9     |                                          |
| I2    | PI   | Signed   | 9     |                                          |
| I3    | PI   | Unsigned | 9     |                                          |
| T41   | IFO  | Unsigned | 9     | I1 * I2 (design.v:28586)                 |
| O1    | PO   | Unsigned | 9     | T41 + I3 (design.v:28589)                |
==============================================================================


Datapath Extraction Report

Information: Operator associated with resources 'sub_add_28576 (design.v:28576)' in design 'InputDoubleBufferWriter_512_16_16_run' breaks the datapath extraction because there is leakage due to truncation on its fanout to operator of resources 'add_28576_ni (design.v:28576) add_28576_2 (design.v:28576)'.  (HDL-120)


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_1            | DW01_add         | apparch (area)     |                |
| add_x_3            | DW01_inc         | apparch (area)     |                |
| mult_x_4           | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: benc_radix4              |
| add_x_32           | DW01_add         | apparch (area)     |                |
| mult_x_33          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| add_x_34           | DW01_add         | apparch (area)     |                |
| mult_x_37          | DW_mult_uns      | apparch (area)     |                |
|                    |                  | mult_arch: and     |                |
| add_x_38           | DW01_dec         | apparch (area)     |                |
| ne_x_2             | DW_cmp           | apparch (area)     |                |
| add_x_6            | DW01_inc         | apparch (area)     |                |
| add_x_7            | DW01_inc         | apparch (area)     |                |
| ne_x_8             | DW_cmp           | apparch (area)     |                |
| ne_x_9             | DW_cmp           | apparch (area)     |                |
| ne_x_10            | DW_cmp           | apparch (area)     |                |
| add_x_11           | DW01_add         | apparch (area)     |                |
| add_x_12           | DW01_inc         | apparch (area)     |                |
| add_x_31           | DW01_dec         | apparch (area)     |                |
| add_x_35           | DW01_inc         | apparch (area)     |                |
| sub_x_36           | DW01_sub         | apparch (area)     |                |
| DP_OP_82J7_122_6961                   |                    |                |
|                    | DP_OP_82J7_122_6961 | str (area)      |                |
| DP_OP_83J7_123_134 | DP_OP_83J7_123_134 | str (area)       |                |
|                    |                  | mult_arch: and     |                |
| DP_OP_84J7_124_134 | DP_OP_84J7_124_134 | str (area)       |                |
|                    |                  | mult_arch: and     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_dout_rsc_req_obj_dout_rsc_req_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_in_sync_v2_valid1_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_dout_rsc_rls_obj
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_dout_rsc_rls_obj_dout_rsc_rls_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : mgc_io_sync_v2_valid0_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_dout_rsci_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_dout_rsci_1_dout_rsc_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_din_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_din_rsci_din_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid2_width16_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_paramsIn_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_paramsIn_rsci_paramsIn_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_run_paramsIn_rsci_paramsIn_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid1_width144_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : InputDoubleBufferWriter_512_16_16_sram_512_128_sram_512_128_rwport_3_128_12_512_128_gen
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid15_width144_sz_width1_fifo_sz2_log2_sz1_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid15_width144_sz_width1_fifo_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16
****************************************

No implementations to report
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run
****************************************

Resource Report for this hierarchy in file ./inputs/design.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| add_x_2        | DW01_inc       | width=5    | add_32272 (design.v:32272) |
=============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| add_x_2            | DW01_inc         | apparch (area)     |                |
===============================================================================


No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci_serialOutChannel_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_serialOutChannel_rsci_serialOutChannel_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid6_width16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inputChannel_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inputChannel_rsci_inputChannel_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : Serializer_PackedInt_16UL_16UL_ODTYPE_16_run_inputChannel_rsci_inputChannel_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid5_width256
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_run_fsm
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_staller
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel3_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel3_rsci_outputChannel3_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel3_rsci_outputChannel3_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid4_width144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel2_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel2_rsci_outputChannel2_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel2_rsci_outputChannel2_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid3_width144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel1_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel1_rsci_outputChannel1_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_outputChannel1_rsci_outputChannel1_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_out_wait_v1_rscid2_width144
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_inputChannel_rsci
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_inputChannel_rsci_inputChannel_wait_dp
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ParamsDeserializer_run_inputChannel_rsci_inputChannel_wait_ctrl
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_in_wait_v1_rscid1_width16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid172_width128_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid172_width128_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_128_1_0_0_0_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_128_1_0_0_0_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_128_1_0_0_0_1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid171_width128_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid171_width128_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_128_1_0_0_0_1_3
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_128_1_0_0_0_1_4
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_128_1_0_0_0_1_5
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_6
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid173_width256_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid173_width256_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_256_1_0_0_0_1_0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_16
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_256_1_0_0_0_1_1
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_17
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_256_1_0_0_0_1_2
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_18
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid174_width144_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid174_width144_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_7
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_19
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_20
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_21
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_8
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid170_width144_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid170_width144_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_10
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_11
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_23
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_12
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_24
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_9
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_pipe_v5_rscid169_width144_sz_width1_fifo_sz3_log2_sz2_ph_clk1_ph_en0_ph_arst0_ph_srst0
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_fifo_wait_core_v5_rscid169_width144_sz_width1_fifo_sz3_ph_clk1_ph_en0_ph_arst0_ph_srst0_ph_log22
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_13
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_25
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_14
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_26
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_144_1_0_0_0_1_15
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_0_0_0_1_27
****************************************

No implementations to report

No resource sharing information to report.
 
****************************************
Design : ccs_genreg_v1_1_1_1_0_0_0_10
****************************************

No implementations to report
1
