<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>geopm-service: src/msr_data_arch.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">geopm-service
   &#160;<span id="projectnumber">2.0.0~rc2+dev28gcacfa817</span>
   </div>
   <div id="projectbrief">GEOPM Systemd Service</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">msr_data_arch.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;config.h&quot;</code><br />
<code>#include &lt;string&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for msr_data_arch.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="msr__data__arch_8cpp__incl.png" border="0" usemap="#src_2msr__data__arch_8cpp" alt=""/></div>
<map name="src_2msr__data__arch_8cpp" id="src_2msr__data__arch_8cpp">
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacegeopm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html">geopm</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:aaa3931d6122e741e4b2481652efab7b8"><td class="memItemLeft" align="right" valign="top">const std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#aaa3931d6122e741e4b2481652efab7b8">geopm::arch_msr_json</a> (void)</td></tr>
<tr class="separator:aaa3931d6122e741e4b2481652efab7b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237a817edff87305673eafe819649ad4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a237a817edff87305673eafe819649ad4">geopm::toggled</a> (on then off in back-to-back clock cycles) when an <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted. When cleared</td></tr>
<tr class="separator:a237a817edff87305673eafe819649ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1776b7b3f4cc7634ec13a3024309986"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#af1776b7b3f4cc7634ec13a3024309986">toggled</a> (on then off in back-to-back clock cycles) when an <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted. When cleared</td></tr>
<tr class="separator:af1776b7b3f4cc7634ec13a3024309986"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:abf239eba2b263217eb5d5fe9532de2dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#abf239eba2b263217eb5d5fe9532de2dc">geopm::__pad0__</a></td></tr>
<tr class="separator:abf239eba2b263217eb5d5fe9532de2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9bd0ad2fd058ca8ecee6641ea5c562"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a7e9bd0ad2fd058ca8ecee6641ea5c562">geopm::end_bit</a></td></tr>
<tr class="separator:a7e9bd0ad2fd058ca8ecee6641ea5c562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0d5ca983e188d2023d6e80925da7f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#aea0d5ca983e188d2023d6e80925da7f1">geopm::function</a></td></tr>
<tr class="separator:aea0d5ca983e188d2023d6e80925da7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae27ee1ada82e0a044531e2a5d13b26e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#ae27ee1ada82e0a044531e2a5d13b26e7">geopm::units</a></td></tr>
<tr class="separator:ae27ee1ada82e0a044531e2a5d13b26e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca8f8c13a18214d96859812c423ff92c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#aca8f8c13a18214d96859812c423ff92c">geopm::scalar</a></td></tr>
<tr class="separator:aca8f8c13a18214d96859812c423ff92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38b44f28d501236af3ced14f9980f7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a38b44f28d501236af3ced14f9980f7f4">geopm::behavior</a></td></tr>
<tr class="separator:a38b44f28d501236af3ced14f9980f7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d68eb54303ba4a7cca2fb9d1df0a76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a28d68eb54303ba4a7cca2fb9d1df0a76">geopm::writeable</a></td></tr>
<tr class="separator:a28d68eb54303ba4a7cca2fb9d1df0a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b3de7ab19d245baba79050ce53c9bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#ae3b3de7ab19d245baba79050ce53c9bc">geopm::description</a></td></tr>
<tr class="separator:ae3b3de7ab19d245baba79050ce53c9bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae496399d1ecaa7984c23fb005c008f6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#ae496399d1ecaa7984c23fb005c008f6e">geopm::USR</a></td></tr>
<tr class="separator:ae496399d1ecaa7984c23fb005c008f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae300b1a910b36a5b346d7c85d3f5a902"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#ae300b1a910b36a5b346d7c85d3f5a902">geopm::OS</a></td></tr>
<tr class="separator:ae300b1a910b36a5b346d7c85d3f5a902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219453725ef5e4e4ad651993aa69efff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a219453725ef5e4e4ad651993aa69efff">geopm::EDGE</a></td></tr>
<tr class="separator:a219453725ef5e4e4ad651993aa69efff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07c84a33044590e796ae184e8bc8e0a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a07c84a33044590e796ae184e8bc8e0a9">geopm::observed</a></td></tr>
<tr class="separator:a07c84a33044590e796ae184e8bc8e0a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74e586f26c8be8c67dd5a3eed850d37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#aa74e586f26c8be8c67dd5a3eed850d37">geopm::PC</a></td></tr>
<tr class="separator:aa74e586f26c8be8c67dd5a3eed850d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1562f33afd40995b7f30943f6e5aa30d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi pins are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a1562f33afd40995b7f30943f6e5aa30d">geopm::pins</a></td></tr>
<tr class="separator:a1562f33afd40995b7f30943f6e5aa30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e453139bffc67261434426ba15f6a9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a7e453139bffc67261434426ba15f6a9a">geopm::INT</a></td></tr>
<tr class="separator:a7e453139bffc67261434426ba15f6a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8492642987a0470473097c1298ba0a11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter overflows toggle the PMi generate an interrupt when the counter&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a8492642987a0470473097c1298ba0a11">geopm::overflows</a></td></tr>
<tr class="separator:a8492642987a0470473097c1298ba0a11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f8d87974016d73e428ef6fe247030a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a7f8d87974016d73e428ef6fe247030a9">geopm::ANYTHREAD</a></td></tr>
<tr class="separator:a7f8d87974016d73e428ef6fe247030a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bde3462470e4e528765c98b9147832"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a30bde3462470e4e528765c98b9147832">geopm::Otherwise</a></td></tr>
<tr class="separator:a30bde3462470e4e528765c98b9147832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3f278c0eee469d622639ed85f67e28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the event signal instead of counting all instances where the event is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only event counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment event counts when the event occurs on any hardware thread from the configured thread s core only increment event counts when the configured thread triggers the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#abe3f278c0eee469d622639ed85f67e28">geopm::event</a></td></tr>
<tr class="separator:abe3f278c0eee469d622639ed85f67e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a290197c3f21569ebdf60fcf05005df63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a290197c3f21569ebdf60fcf05005df63">geopm::EN</a></td></tr>
<tr class="separator:a290197c3f21569ebdf60fcf05005df63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795e06705b6beb4ac6d9a9fdf8932cb4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a795e06705b6beb4ac6d9a9fdf8932cb4">geopm::INV</a></td></tr>
<tr class="separator:a795e06705b6beb4ac6d9a9fdf8932cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96ae6e1888b001fe0aa84eec6e5c1a02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a96ae6e1888b001fe0aa84eec6e5c1a02">geopm::cutoff</a></td></tr>
<tr class="separator:a96ae6e1888b001fe0aa84eec6e5c1a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74931ba00100382d340d7a7bed88fe67"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a74931ba00100382d340d7a7bed88fe67">geopm::CMASK</a></td></tr>
<tr class="separator:a74931ba00100382d340d7a7bed88fe67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45ee15e7353b817b58da7a6416f69701"><td class="memItemLeft" align="right" valign="top"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacegeopm.html#a45ee15e7353b817b58da7a6416f69701">geopm::zero</a></td></tr>
<tr class="separator:a45ee15e7353b817b58da7a6416f69701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85c6c08994ae3406ab1e38af9d14ec36"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a85c6c08994ae3406ab1e38af9d14ec36">__pad0__</a></td></tr>
<tr class="separator:a85c6c08994ae3406ab1e38af9d14ec36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c18d935ae5cedff1eea162645e891e2"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a2c18d935ae5cedff1eea162645e891e2">domain</a></td></tr>
<tr class="separator:a2c18d935ae5cedff1eea162645e891e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58620c334dc58739b122d585e5430ea"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ab58620c334dc58739b122d585e5430ea">fields</a></td></tr>
<tr class="separator:ab58620c334dc58739b122d585e5430ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ac26bd5621084872169221c9e978501"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5ac26bd5621084872169221c9e978501">end_bit</a></td></tr>
<tr class="separator:a5ac26bd5621084872169221c9e978501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab704977cf734a20ea35de2b1789849d7"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ab704977cf734a20ea35de2b1789849d7">function</a></td></tr>
<tr class="separator:ab704977cf734a20ea35de2b1789849d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefe17e8b61f95e43673edc7bab4aa985"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#aefe17e8b61f95e43673edc7bab4aa985">units</a></td></tr>
<tr class="separator:aefe17e8b61f95e43673edc7bab4aa985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1617fa1d4e6a1cdc441448818af93dd4"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a1617fa1d4e6a1cdc441448818af93dd4">scalar</a></td></tr>
<tr class="separator:a1617fa1d4e6a1cdc441448818af93dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27c7191d987903030bae03b78922848c"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a></td></tr>
<tr class="separator:a27c7191d987903030bae03b78922848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3804e260cfde3249c86d56c3ecfb35"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a0d3804e260cfde3249c86d56c3ecfb35">writeable</a></td></tr>
<tr class="separator:a0d3804e260cfde3249c86d56c3ecfb35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c4c497a4861b34052841a98788238c"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#af0c4c497a4861b34052841a98788238c">description</a></td></tr>
<tr class="separator:af0c4c497a4861b34052841a98788238c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a5d8ed86c5bf7d3f811c76fe2e927be"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5a5d8ed86c5bf7d3f811c76fe2e927be">UMASK</a></td></tr>
<tr class="separator:a5a5d8ed86c5bf7d3f811c76fe2e927be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75a59dc1d290f0b64a266d716b80f1f0"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a75a59dc1d290f0b64a266d716b80f1f0">USR</a></td></tr>
<tr class="separator:a75a59dc1d290f0b64a266d716b80f1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2dd13514fed51ed20b1e8582e173240"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ab2dd13514fed51ed20b1e8582e173240">OS</a></td></tr>
<tr class="separator:ab2dd13514fed51ed20b1e8582e173240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004db9bc637ebc1e20e4b402ca520a28"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a004db9bc637ebc1e20e4b402ca520a28">EDGE</a></td></tr>
<tr class="separator:a004db9bc637ebc1e20e4b402ca520a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32236b1ad4ef92549e85e49f2f9737cd"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a32236b1ad4ef92549e85e49f2f9737cd">observed</a></td></tr>
<tr class="separator:a32236b1ad4ef92549e85e49f2f9737cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74db8c17bbe4f45ed6fa562b3f86a54"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ad74db8c17bbe4f45ed6fa562b3f86a54">PC</a></td></tr>
<tr class="separator:ad74db8c17bbe4f45ed6fa562b3f86a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2270a30bffa48fc1534cfcd39a38faf3"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi pins are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a></td></tr>
<tr class="separator:a2270a30bffa48fc1534cfcd39a38faf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97641a89098e2c02d11a620413bfc92"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#aa97641a89098e2c02d11a620413bfc92">INT</a></td></tr>
<tr class="separator:aa97641a89098e2c02d11a620413bfc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c22d942df4a5ec7e461686c98e4009"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter overflows toggle the PMi generate an interrupt when the counter&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a></td></tr>
<tr class="separator:ae2c22d942df4a5ec7e461686c98e4009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae55cad26e097ee1cae9cd40a360c4ed9"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ae55cad26e097ee1cae9cd40a360c4ed9">ANYTHREAD</a></td></tr>
<tr class="separator:ae55cad26e097ee1cae9cd40a360c4ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c55c65b9a169caba329f50a78167350"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a8c55c65b9a169caba329f50a78167350">Otherwise</a></td></tr>
<tr class="separator:a8c55c65b9a169caba329f50a78167350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e998b895dc13193b51725e174840757"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the event signal instead of counting all instances where the event is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only event counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment event counts when the event occurs on any hardware thread from the configured thread s core only increment event counts when the configured thread triggers the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a></td></tr>
<tr class="separator:a5e998b895dc13193b51725e174840757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5080f6b7a3b17f4f836cff68e946cf37"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5080f6b7a3b17f4f836cff68e946cf37">EN</a></td></tr>
<tr class="separator:a5080f6b7a3b17f4f836cff68e946cf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19642cf04becb0c9aee29b8103ba8445"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a19642cf04becb0c9aee29b8103ba8445">INV</a></td></tr>
<tr class="separator:a19642cf04becb0c9aee29b8103ba8445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc0aabaf716a4f93777b02a993fcf6a"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#aecc0aabaf716a4f93777b02a993fcf6a">cutoff</a></td></tr>
<tr class="separator:aecc0aabaf716a4f93777b02a993fcf6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5339a0c8072536a0cb6b603df1021759"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a></td></tr>
<tr class="separator:a5339a0c8072536a0cb6b603df1021759"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a1dcbc12d2029d0c296da59571f428"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a96a1dcbc12d2029d0c296da59571f428">zero</a></td></tr>
<tr class="separator:a96a1dcbc12d2029d0c296da59571f428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae77d2ae4d00c56f0c663d5d759850c71"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ae77d2ae4d00c56f0c663d5d759850c71">value</a></td></tr>
<tr class="separator:ae77d2ae4d00c56f0c663d5d759850c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12cc3c8bdefb2c6792e5b017ffd2c97"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ab12cc3c8bdefb2c6792e5b017ffd2c97">IA32_PERFEVTSEL2</a></td></tr>
<tr class="separator:ab12cc3c8bdefb2c6792e5b017ffd2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39e8e466f7a739f20c8bdea632448c5c"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a39e8e466f7a739f20c8bdea632448c5c">IA32_PERFEVTSEL3</a></td></tr>
<tr class="separator:a39e8e466f7a739f20c8bdea632448c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abde49472362d28cb03d25157ea7d255a"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#abde49472362d28cb03d25157ea7d255a">IA32_PMC0</a></td></tr>
<tr class="separator:abde49472362d28cb03d25157ea7d255a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ec7181f9392b2bf77eb56ae6ed4fdb0"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a3ec7181f9392b2bf77eb56ae6ed4fdb0">aggregation</a></td></tr>
<tr class="separator:a3ec7181f9392b2bf77eb56ae6ed4fdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55eddca92f005080413d65ff7000874a"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a55eddca92f005080413d65ff7000874a">IA32_PMC1</a></td></tr>
<tr class="separator:a55eddca92f005080413d65ff7000874a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2683e6e027046aadd1790ebe98fc06aa"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a2683e6e027046aadd1790ebe98fc06aa">IA32_PMC2</a></td></tr>
<tr class="separator:a2683e6e027046aadd1790ebe98fc06aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97e22155ffca2a317bc53cc6effa24b"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ad97e22155ffca2a317bc53cc6effa24b">IA32_PMC3</a></td></tr>
<tr class="separator:ad97e22155ffca2a317bc53cc6effa24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf232ccd090a7cf6d12da3d61ca6c26"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a2cf232ccd090a7cf6d12da3d61ca6c26">FIXED_CTR0</a></td></tr>
<tr class="separator:a2cf232ccd090a7cf6d12da3d61ca6c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a946e4dc343770863b0cfac98a490289d"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a946e4dc343770863b0cfac98a490289d">FIXED_CTR1</a></td></tr>
<tr class="separator:a946e4dc343770863b0cfac98a490289d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cc4579b9796784c2a726e1221db6f2"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a12cc4579b9796784c2a726e1221db6f2">FIXED_CTR2</a></td></tr>
<tr class="separator:a12cc4579b9796784c2a726e1221db6f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9385632d689b8cd3ad1cb86d963f481"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#af9385632d689b8cd3ad1cb86d963f481">FIXED_CTR_CTRL</a></td></tr>
<tr class="separator:af9385632d689b8cd3ad1cb86d963f481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49d56c70d4c855c0af070e7ae407b9b7"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a49d56c70d4c855c0af070e7ae407b9b7">EN0_USR</a></td></tr>
<tr class="separator:a49d56c70d4c855c0af070e7ae407b9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bdb1ff0d1283b65cbdac4c426f78874"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a6bdb1ff0d1283b65cbdac4c426f78874">EN0_PMI</a></td></tr>
<tr class="separator:a6bdb1ff0d1283b65cbdac4c426f78874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5aa34a2b00a27d109664c82f5a6aeb3d"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5aa34a2b00a27d109664c82f5a6aeb3d">EN1_OS</a></td></tr>
<tr class="separator:a5aa34a2b00a27d109664c82f5a6aeb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adffc7714df40db5a556c01a6e0c8ce22"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#adffc7714df40db5a556c01a6e0c8ce22">EN1_USR</a></td></tr>
<tr class="separator:adffc7714df40db5a556c01a6e0c8ce22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40c2b5a8274b34d217f289aae5c1821"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#af40c2b5a8274b34d217f289aae5c1821">EN1_PMI</a></td></tr>
<tr class="separator:af40c2b5a8274b34d217f289aae5c1821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe9190f093137626a84ff63a0a1e76b"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a1fe9190f093137626a84ff63a0a1e76b">EN2_OS</a></td></tr>
<tr class="separator:a1fe9190f093137626a84ff63a0a1e76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5275868944feed42620d8af0a6ae7c06"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5275868944feed42620d8af0a6ae7c06">EN2_USR</a></td></tr>
<tr class="separator:a5275868944feed42620d8af0a6ae7c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3b312d24cf08021c9b59b5522feb0d6"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#aa3b312d24cf08021c9b59b5522feb0d6">EN2_PMI</a></td></tr>
<tr class="separator:aa3b312d24cf08021c9b59b5522feb0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed73f08229987bfeac034b35d8a53ea"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a0ed73f08229987bfeac034b35d8a53ea">PERF_GLOBAL_CTRL</a></td></tr>
<tr class="separator:a0ed73f08229987bfeac034b35d8a53ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad160e50babc5b6a2ca66db345f576217"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ad160e50babc5b6a2ca66db345f576217">EN_PMC1</a></td></tr>
<tr class="separator:ad160e50babc5b6a2ca66db345f576217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a103041448ef7d9f6fcb504ecc7582e31"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a103041448ef7d9f6fcb504ecc7582e31">EN_PMC2</a></td></tr>
<tr class="separator:a103041448ef7d9f6fcb504ecc7582e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6389daaef5c56fe8de23ee9a2d58d13b"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a6389daaef5c56fe8de23ee9a2d58d13b">EN_PMC3</a></td></tr>
<tr class="separator:a6389daaef5c56fe8de23ee9a2d58d13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d7384aa7f6e35d294bc996de0ae7bba"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a8d7384aa7f6e35d294bc996de0ae7bba">EN_FIXED_CTR0</a></td></tr>
<tr class="separator:a8d7384aa7f6e35d294bc996de0ae7bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb0d30c6ceca4793e7fe69bd4c76fed"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a0eb0d30c6ceca4793e7fe69bd4c76fed">EN_FIXED_CTR1</a></td></tr>
<tr class="separator:a0eb0d30c6ceca4793e7fe69bd4c76fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7f84029e3cbb622376dd9ee9441fbc"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a5c7f84029e3cbb622376dd9ee9441fbc">EN_FIXED_CTR2</a></td></tr>
<tr class="separator:a5c7f84029e3cbb622376dd9ee9441fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13ffe9824284a4587c5b03590c5937cd"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a13ffe9824284a4587c5b03590c5937cd">PERF_GLOBAL_OVF_CTRL</a></td></tr>
<tr class="separator:a13ffe9824284a4587c5b03590c5937cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afd47788170b56e05181e2bbe6dddf7"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a2afd47788170b56e05181e2bbe6dddf7">CLEAR_OVF_PMC1</a></td></tr>
<tr class="separator:a2afd47788170b56e05181e2bbe6dddf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb9e9b8ea48a5a9c4296023fcb0dcb3"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#aabb9e9b8ea48a5a9c4296023fcb0dcb3">CLEAR_OVF_PMC2</a></td></tr>
<tr class="separator:aabb9e9b8ea48a5a9c4296023fcb0dcb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f1c7ae8d519b386303984385f39e37d"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a1f1c7ae8d519b386303984385f39e37d">CLEAR_OVF_PMC3</a></td></tr>
<tr class="separator:a1f1c7ae8d519b386303984385f39e37d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3057645ec733ae6ed225e042819502"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a8f3057645ec733ae6ed225e042819502">CLEAR_OVF_FIXED_CTR0</a></td></tr>
<tr class="separator:a8f3057645ec733ae6ed225e042819502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959de2acf19d03cc0eb794da069b7c8e"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a959de2acf19d03cc0eb794da069b7c8e">CLEAR_OVF_FIXED_CTR1</a></td></tr>
<tr class="separator:a959de2acf19d03cc0eb794da069b7c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a56955c8d0301a6702fadc65708ce4"><td class="memItemLeft" align="right" valign="top">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#a92a56955c8d0301a6702fadc65708ce4">CLEAR_OVF_FIXED_CTR2</a></td></tr>
<tr class="separator:a92a56955c8d0301a6702fadc65708ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade6d6d18a46c8aa95eed5e179d003e45"><td class="memItemLeft" align="right" valign="top">return&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="msr__data__arch_8cpp.html#ade6d6d18a46c8aa95eed5e179d003e45">result</a></td></tr>
<tr class="separator:ade6d6d18a46c8aa95eed5e179d003e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Function Documentation</h2>
<a id="af1776b7b3f4cc7634ec13a3024309986"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1776b7b3f4cc7634ec13a3024309986">&#9670;&nbsp;</a></span>toggled()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are toggled </td>
          <td>(</td>
          <td class="paramtype">on then off in back-to-back clock&#160;</td>
          <td class="paramname"><em>cycles</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a85c6c08994ae3406ab1e38af9d14ec36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85c6c08994ae3406ab1e38af9d14ec36">&#9670;&nbsp;</a></span>__pad0__</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 __pad0__</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3ec7181f9392b2bf77eb56ae6ed4fdb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ec7181f9392b2bf77eb56ae6ed4fdb0">&#9670;&nbsp;</a></span>aggregation</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> aggregation</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae55cad26e097ee1cae9cd40a360c4ed9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae55cad26e097ee1cae9cd40a360c4ed9">&#9670;&nbsp;</a></span>ANYTHREAD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter ANYTHREAD</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a27c7191d987903030bae03b78922848c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c7191d987903030bae03b78922848c">&#9670;&nbsp;</a></span>behavior</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default behavior of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default behavior of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default behavior of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the behavior</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8f3057645ec733ae6ed225e042819502"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f3057645ec733ae6ed225e042819502">&#9670;&nbsp;</a></span>CLEAR_OVF_FIXED_CTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the CLEAR_OVF_FIXED_CTR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a959de2acf19d03cc0eb794da069b7c8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a959de2acf19d03cc0eb794da069b7c8e">&#9670;&nbsp;</a></span>CLEAR_OVF_FIXED_CTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the CLEAR_OVF_FIXED_CTR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a92a56955c8d0301a6702fadc65708ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a56955c8d0301a6702fadc65708ce4">&#9670;&nbsp;</a></span>CLEAR_OVF_FIXED_CTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the CLEAR_OVF_FIXED_CTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2afd47788170b56e05181e2bbe6dddf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afd47788170b56e05181e2bbe6dddf7">&#9670;&nbsp;</a></span>CLEAR_OVF_PMC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the CLEAR_OVF_PMC1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabb9e9b8ea48a5a9c4296023fcb0dcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb9e9b8ea48a5a9c4296023fcb0dcb3">&#9670;&nbsp;</a></span>CLEAR_OVF_PMC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the CLEAR_OVF_PMC2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f1c7ae8d519b386303984385f39e37d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1c7ae8d519b386303984385f39e37d">&#9670;&nbsp;</a></span>CLEAR_OVF_PMC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the CLEAR_OVF_PMC3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5339a0c8072536a0cb6b603df1021759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5339a0c8072536a0cb6b603df1021759">&#9670;&nbsp;</a></span>CMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set CMASK count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set CMASK count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the CMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aecc0aabaf716a4f93777b02a993fcf6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecc0aabaf716a4f93777b02a993fcf6a">&#9670;&nbsp;</a></span>cutoff</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the cutoff</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af0c4c497a4861b34052841a98788238c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c4c497a4861b34052841a98788238c">&#9670;&nbsp;</a></span>description</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the description</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c18d935ae5cedff1eea162645e891e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c18d935ae5cedff1eea162645e891e2">&#9670;&nbsp;</a></span>domain</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the domain</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a004db9bc637ebc1e20e4b402ca520a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a004db9bc637ebc1e20e4b402ca520a28">&#9670;&nbsp;</a></span>EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> EDGE</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5080f6b7a3b17f4f836cff68e946cf37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5080f6b7a3b17f4f836cff68e946cf37">&#9670;&nbsp;</a></span>EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the EN</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6bdb1ff0d1283b65cbdac4c426f78874"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bdb1ff0d1283b65cbdac4c426f78874">&#9670;&nbsp;</a></span>EN0_PMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> EN0_PMI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49d56c70d4c855c0af070e7ae407b9b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49d56c70d4c855c0af070e7ae407b9b7">&#9670;&nbsp;</a></span>EN0_USR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> EN0_USR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5aa34a2b00a27d109664c82f5a6aeb3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5aa34a2b00a27d109664c82f5a6aeb3d">&#9670;&nbsp;</a></span>EN1_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the EN1_OS</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af40c2b5a8274b34d217f289aae5c1821"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40c2b5a8274b34d217f289aae5c1821">&#9670;&nbsp;</a></span>EN1_PMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the EN1_PMI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adffc7714df40db5a556c01a6e0c8ce22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adffc7714df40db5a556c01a6e0c8ce22">&#9670;&nbsp;</a></span>EN1_USR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the EN1_USR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1fe9190f093137626a84ff63a0a1e76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe9190f093137626a84ff63a0a1e76b">&#9670;&nbsp;</a></span>EN2_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the EN2_OS</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa3b312d24cf08021c9b59b5522feb0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3b312d24cf08021c9b59b5522feb0d6">&#9670;&nbsp;</a></span>EN2_PMI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the EN2_PMI</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5275868944feed42620d8af0a6ae7c06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5275868944feed42620d8af0a6ae7c06">&#9670;&nbsp;</a></span>EN2_USR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the EN2_USR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8d7384aa7f6e35d294bc996de0ae7bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d7384aa7f6e35d294bc996de0ae7bba">&#9670;&nbsp;</a></span>EN_FIXED_CTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the EN_FIXED_CTR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0eb0d30c6ceca4793e7fe69bd4c76fed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb0d30c6ceca4793e7fe69bd4c76fed">&#9670;&nbsp;</a></span>EN_FIXED_CTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the EN_FIXED_CTR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c7f84029e3cbb622376dd9ee9441fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c7f84029e3cbb622376dd9ee9441fbc">&#9670;&nbsp;</a></span>EN_FIXED_CTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the EN_FIXED_CTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad160e50babc5b6a2ca66db345f576217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad160e50babc5b6a2ca66db345f576217">&#9670;&nbsp;</a></span>EN_PMC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the EN_PMC1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a103041448ef7d9f6fcb504ecc7582e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a103041448ef7d9f6fcb504ecc7582e31">&#9670;&nbsp;</a></span>EN_PMC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the EN_PMC2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6389daaef5c56fe8de23ee9a2d58d13b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6389daaef5c56fe8de23ee9a2d58d13b">&#9670;&nbsp;</a></span>EN_PMC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the EN_PMC3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ac26bd5621084872169221c9e978501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ac26bd5621084872169221c9e978501">&#9670;&nbsp;</a></span>end_bit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the end_bit</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5e998b895dc13193b51725e174840757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e998b895dc13193b51725e174840757">&#9670;&nbsp;</a></span>event</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the event signal instead of counting all instances where the event is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only event counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment event counts when the event occurs on any hardware thread from the configured thread s core only increment event counts when the configured thread triggers the increment the event count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single event is counted when the number of event occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the event signal instead of counting all instances where the event is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only event counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment event counts when the event occurs on any hardware thread from the configured thread s core only increment event counts when the configured thread triggers the increment the event count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single event is counted when the number of event occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the event signal instead of counting all instances where the event is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only event counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment event counts when the event occurs on any hardware thread from the configured thread s core only increment event counts when the configured thread triggers the event</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab58620c334dc58739b122d585e5430ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab58620c334dc58739b122d585e5430ea">&#9670;&nbsp;</a></span>fields</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the fields</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2cf232ccd090a7cf6d12da3d61ca6c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cf232ccd090a7cf6d12da3d61ca6c26">&#9670;&nbsp;</a></span>FIXED_CTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the MSR::FIXED_CTR0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a946e4dc343770863b0cfac98a490289d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a946e4dc343770863b0cfac98a490289d">&#9670;&nbsp;</a></span>FIXED_CTR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the MSR::FIXED_CTR1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a12cc4579b9796784c2a726e1221db6f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cc4579b9796784c2a726e1221db6f2">&#9670;&nbsp;</a></span>FIXED_CTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the MSR::FIXED_CTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9385632d689b8cd3ad1cb86d963f481"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9385632d689b8cd3ad1cb86d963f481">&#9670;&nbsp;</a></span>FIXED_CTR_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> FIXED_CTR_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab704977cf734a20ea35de2b1789849d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab704977cf734a20ea35de2b1789849d7">&#9670;&nbsp;</a></span>function</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the function</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab12cc3c8bdefb2c6792e5b017ffd2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12cc3c8bdefb2c6792e5b017ffd2c97">&#9670;&nbsp;</a></span>IA32_PERFEVTSEL2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> IA32_PERFEVTSEL2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a39e8e466f7a739f20c8bdea632448c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39e8e466f7a739f20c8bdea632448c5c">&#9670;&nbsp;</a></span>IA32_PERFEVTSEL3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> IA32_PERFEVTSEL3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abde49472362d28cb03d25157ea7d255a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abde49472362d28cb03d25157ea7d255a">&#9670;&nbsp;</a></span>IA32_PMC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> IA32_PMC0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a55eddca92f005080413d65ff7000874a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55eddca92f005080413d65ff7000874a">&#9670;&nbsp;</a></span>IA32_PMC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> IA32_PMC1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2683e6e027046aadd1790ebe98fc06aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2683e6e027046aadd1790ebe98fc06aa">&#9670;&nbsp;</a></span>IA32_PMC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> IA32_PMC2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad97e22155ffca2a317bc53cc6effa24b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97e22155ffca2a317bc53cc6effa24b">&#9670;&nbsp;</a></span>IA32_PMC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> IA32_PMC3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa97641a89098e2c02d11a620413bfc92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97641a89098e2c02d11a620413bfc92">&#9670;&nbsp;</a></span>INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi INT</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19642cf04becb0c9aee29b8103ba8445"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19642cf04becb0c9aee29b8103ba8445">&#9670;&nbsp;</a></span>INV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the INV</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a32236b1ad4ef92549e85e49f2f9737cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32236b1ad4ef92549e85e49f2f9737cd">&#9670;&nbsp;</a></span>observed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is observed</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2dd13514fed51ed20b1e8582e173240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2dd13514fed51ed20b1e8582e173240">&#9670;&nbsp;</a></span>OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> OS</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8c55c65b9a169caba329f50a78167350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c55c65b9a169caba329f50a78167350">&#9670;&nbsp;</a></span>Otherwise</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core Otherwise</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2c22d942df4a5ec7e461686c98e4009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2c22d942df4a5ec7e461686c98e4009">&#9670;&nbsp;</a></span>overflows</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter overflows toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter overflows toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter overflows toggle the PMi generate an interrupt when the counter overflows</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad74db8c17bbe4f45ed6fa562b3f86a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74db8c17bbe4f45ed6fa562b3f86a54">&#9670;&nbsp;</a></span>PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is PC</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ed73f08229987bfeac034b35d8a53ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ed73f08229987bfeac034b35d8a53ea">&#9670;&nbsp;</a></span>PERF_GLOBAL_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the PERF_GLOBAL_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13ffe9824284a4587c5b03590c5937cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13ffe9824284a4587c5b03590c5937cd">&#9670;&nbsp;</a></span>PERF_GLOBAL_OVF_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the PERF_GLOBAL_OVF_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2270a30bffa48fc1534cfcd39a38faf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2270a30bffa48fc1534cfcd39a38faf3">&#9670;&nbsp;</a></span>pins</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi pins are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi pins are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi pins are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi pins</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade6d6d18a46c8aa95eed5e179d003e45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade6d6d18a46c8aa95eed5e179d003e45">&#9670;&nbsp;</a></span>result</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">return result</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1617fa1d4e6a1cdc441448818af93dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1617fa1d4e6a1cdc441448818af93dd4">&#9670;&nbsp;</a></span>scalar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the scalar</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a5d8ed86c5bf7d3f811c76fe2e927be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a5d8ed86c5bf7d3f811c76fe2e927be">&#9670;&nbsp;</a></span>UMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> UMASK</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefe17e8b61f95e43673edc7bab4aa985"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefe17e8b61f95e43673edc7bab4aa985">&#9670;&nbsp;</a></span>units</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the units</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a75a59dc1d290f0b64a266d716b80f1f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75a59dc1d290f0b64a266d716b80f1f0">&#9670;&nbsp;</a></span>USR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> USR</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae77d2ae4d00c56f0c663d5d759850c71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae77d2ae4d00c56f0c663d5d759850c71">&#9670;&nbsp;</a></span>value</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> value</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0d3804e260cfde3249c86d56c3ecfb35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3804e260cfde3249c86d56c3ecfb35">&#9670;&nbsp;</a></span>writeable</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> generate an interrupt when the generate an interrupt when the generate an interrupt when the writeable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96a1dcbc12d2029d0c296da59571f428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96a1dcbc12d2029d0c296da59571f428">&#9670;&nbsp;</a></span>zero</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IA32_PERFEVTSEL1 count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non a single <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is counted when the number of <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurrences is greater or equal to the set <a class="el" href="msr__data__arch_8cpp.html#a5339a0c8072536a0cb6b603df1021759">CMASK</a> count rising edges of the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> signal instead of counting all instances where the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> is the processor s PMi <a class="el" href="msr__data__arch_8cpp.html#a2270a30bffa48fc1534cfcd39a38faf3">pins</a> are only <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counter <a class="el" href="msr__data__arch_8cpp.html#ae2c22d942df4a5ec7e461686c98e4009">overflows</a> toggle the PMi generate an interrupt when the counter increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> occurs on any hardware thread from the configured thread s core only increment <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> counts when the configured thread triggers the increment the <a class="el" href="msr__data__arch_8cpp.html#a5e998b895dc13193b51725e174840757">event</a> count when the number of occurrences is less than the configured instead of the default <a class="el" href="msr__data__arch_8cpp.html#a27c7191d987903030bae03b78922848c">behavior</a> of counting when the number of occurrences is greater than or equal to the all events are counted When non zero</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
