// Seed: 3733614565
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_14,
      id_5,
      id_4,
      id_4,
      id_14
  );
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  input logic [7:0] id_8;
  inout wire id_7;
  output reg id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  string id_18 = "";
  always id_6 = id_8[-1 : 1+""];
  assign id_9 = id_10;
  genvar id_19;
  assign id_15 = id_8;
  integer [-1 'h0 : '0] id_20;
  ;
endmodule
