<bibdata type="standard">
  <title type="title-main" format="text/plain">IEEE Draft Standard for Design and Verification of Low Power Integrated Circuits</title>
  <title type="main" format="text/plain">IEEE Draft Standard for Design and Verification of Low Power Integrated Circuits</title>
  <uri type="src">https://ieeexplore.ieee.org/document/6413156</uri>
  <docidentifier type="IEEE">IEEE Std P1801/D13, January 2013</docidentifier>
  <docidentifier type="ISBN">978-0-7381-8184-4</docidentifier>
  <docnumber>P1801/D13, Jan 2013</docnumber>
  <date type="created">
    <on>2013-01-16</on>
  </date>
  <date type="published">
    <on>2013-01-16</on>
  </date>
  <date type="issued">
    <on>2013-01-16</on>
  </date>
  <contributor>
    <role type="publisher"/>
    <organization>
      <name>Institute of Electrical and Electronics Engineers</name>
      <abbreviation>IEEE</abbreviation>
      <uri>http://www.ieee.org</uri>
    </organization>
  </contributor>
  <language>en</language>
  <script>Latn</script>
  <abstract format="text/plain" language="en" script="Latn">The power supplied to elements in an electronic design affects the way circuits operate. Although this is obvious when stated, todays set of high-level design languages have not had a consistent way to concisely represent the regions of a design with different power provisions, nor the states of those regions or domains. This standard provides an HDL-independent way of annotating a design with power intent. In addition, the level-shifting and isolation between power domains may be described for a specific implementation, from high-level constraints to particular configurations. When the logic in a power domain receives different power supply levels, the logic state of portions of the design may be preserved with various state-retention strategies. This standard provides mechanisms for the refined and specific description of intent, effect, and implementation of various retention strategies. Incorporating components into designs is greatly assisted by the encapsulation and specification of the characteristics of the power environment of the design and the power requirements and capabilities of the components; this information encapsulation mechanism is also described in this standard. The analysis of the various power modes of a design is enabled with a combination of the description of the power modes and the collection, generation, and propagation of switching information.</abstract>
  <copyright>
    <from>2013</from>
    <owner>
      <organization>
        <name>Institute of Electrical and Electronics Engineers</name>
        <abbreviation>IEEE</abbreviation>
        <uri>http://www.ieee.org</uri>
      </organization>
    </owner>
  </copyright>
  <relation type="updates">
    <description format="text/plain" language="en" script="Latn">revises</description>
    <bibitem>
      <formattedref format="text/plain">IEEE Std 1801-2009</formattedref>
    </bibitem>
  </relation>
  <keyword>IEEE standards</keyword>
  <keyword>Low-power electronics</keyword>
  <keyword>Integrated circuits</keyword>
  <keyword>Design methodology</keyword>
  <keyword>Power quality</keyword>
  <keyword>Power system planning</keyword>
  <keyword>corruption semantics</keyword>
  <keyword>interface specification</keyword>
  <keyword>IP reuse</keyword>
  <keyword>isolation</keyword>
  <keyword>level-shifting</keyword>
  <keyword>powerawaredesign</keyword>
  <keyword>power intent</keyword>
  <keyword>power domains</keyword>
  <keyword>power modes</keyword>
  <keyword>power states</keyword>
  <keyword>progressive design refinement</keyword>
  <keyword>retention</keyword>
  <keyword>retention strategies</keyword>
</bibdata>