../common_files/srs_cons_var.fdc
../common_files/tdm_cons_var.fdc
FB1_uD_pinloc.fdc
FB1_uD_iostd.fdc
FB1_uD_attr.fdc
-type fpga_constraint /home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc 
FB1_uD_timing.fdc
../common_files/clockgen_cons.fdc
FB1_uD_haps_timing.fdc
