set ::env(PROJECT_NAME) wrapper_io_reg_max
set ::env(DESIGN_TOP) wrapper_io_reg_max
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/ql_design/io_reg_max/wrapper_rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/ql_design/io_reg_max/wrapper_rtl/wrapper_io_reg_max.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
