// Seed: 1361082924
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1
);
  assign id_1 = 1'b0;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    input supply1 id_0,
    input wand id_1,
    input wor id_2
    , id_27,
    input wor id_3,
    output supply1 id_4,
    output tri0 id_5,
    output wor id_6,
    input tri0 id_7,
    input wor id_8,
    input uwire id_9,
    output supply1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14,
    output tri id_15,
    input wor id_16,
    output wor id_17,
    output wire id_18,
    output wire id_19,
    output wire id_20,
    input wire id_21,
    output tri0 id_22,
    input supply0 id_23,
    input tri1 id_24,
    input wand id_25
);
  module_0 modCall_1 (
      id_27,
      id_27,
      id_27,
      id_27
  );
endmodule
