{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745694463448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745694463453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 03:07:42 2025 " "Processing started: Sun Apr 27 03:07:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745694463453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694463453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off any_wave -c any_wave " "Command: quartus_map --read_settings_files=on --write_settings_files=off any_wave -c any_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694463453 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745694463616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745694463616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/sin.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/sin.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin " "Found entity 1: sin" {  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/square.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/square.v" { { "Info" "ISGN_ENTITY_NAME" "1 square " "Found entity 1: square" {  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/triangular.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/triangular.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangular " "Found entity 1: triangular" {  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_config/sawtooth.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_config/sawtooth.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawtooth " "Found entity 1: sawtooth" {  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/any_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/any_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 any_wave " "Found entity 1: any_wave" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/count.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "srv/count.v" "" { Text "D:/FPGAProject/any_wave/srv/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srv/ax_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file srv/ax_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 ax_debounce " "Found entity 1: ax_debounce" {  } { { "srv/ax_debounce.v" "" { Text "D:/FPGAProject/any_wave/srv/ax_debounce.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst_n any_wave.v(23) " "Verilog HDL Implicit Net warning at any_wave.v(23): created implicit net for \"rst_n\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button1_negedge any_wave.v(24) " "Verilog HDL Implicit Net warning at any_wave.v(24): created implicit net for \"button1_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button2_negedge any_wave.v(45) " "Verilog HDL Implicit Net warning at any_wave.v(45): created implicit net for \"button2_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "button3_negedge any_wave.v(66) " "Verilog HDL Implicit Net warning at any_wave.v(66): created implicit net for \"button3_negedge\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "any_wave " "Elaborating entity \"any_wave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1745694469486 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "any_wave.v(121) " "Verilog HDL Case Statement warning at any_wave.v(121): incomplete case statement has no default case item" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 121 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1745694469487 "|any_wave"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dout_temp any_wave.v(119) " "Verilog HDL Always Construct warning at any_wave.v(119): inferring latch(es) for variable \"dout_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[0\] any_wave.v(119) " "Inferred latch for \"dout_temp\[0\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[1\] any_wave.v(119) " "Inferred latch for \"dout_temp\[1\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[2\] any_wave.v(119) " "Inferred latch for \"dout_temp\[2\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[3\] any_wave.v(119) " "Inferred latch for \"dout_temp\[3\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[4\] any_wave.v(119) " "Inferred latch for \"dout_temp\[4\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[5\] any_wave.v(119) " "Inferred latch for \"dout_temp\[5\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[6\] any_wave.v(119) " "Inferred latch for \"dout_temp\[6\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout_temp\[7\] any_wave.v(119) " "Inferred latch for \"dout_temp\[7\]\" at any_wave.v(119)" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469488 "|any_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:count_m1 " "Elaborating entity \"count\" for hierarchy \"count:count_m1\"" {  } { { "srv/any_wave.v" "count_m1" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ax_debounce ax_debounce:ax_debounce_m1 " "Elaborating entity \"ax_debounce\" for hierarchy \"ax_debounce:ax_debounce_m1\"" {  } { { "srv/any_wave.v" "ax_debounce_m1" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin sin:Rom_sin " "Elaborating entity \"sin\" for hierarchy \"sin:Rom_sin\"" {  } { { "srv/any_wave.v" "Rom_sin" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sin:Rom_sin\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sin:Rom_sin\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sin.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sin:Rom_sin\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sin:Rom_sin\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469521 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sin:Rom_sin\|altsyncram:altsyncram_component " "Instantiated megafunction \"sin:Rom_sin\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sin_wave.mif " "Parameter \"init_file\" = \"./mif/sin_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469521 ""}  } { { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dha1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dha1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dha1 " "Found entity 1: altsyncram_dha1" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dha1 sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated " "Elaborating entity \"altsyncram_dha1\" for hierarchy \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square square:Rom_square " "Elaborating entity \"square\" for hierarchy \"square:Rom_square\"" {  } { { "srv/any_wave.v" "Rom_square" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram square:Rom_square\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"square:Rom_square\|altsyncram:altsyncram_component\"" {  } { { "ip_config/square.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "square:Rom_square\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"square:Rom_square\|altsyncram:altsyncram_component\"" {  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square:Rom_square\|altsyncram:altsyncram_component " "Instantiated megafunction \"square:Rom_square\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/square_wave.mif " "Parameter \"init_file\" = \"./mif/square_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469560 ""}  } { { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kra1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kra1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kra1 " "Found entity 1: altsyncram_kra1" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kra1 square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated " "Elaborating entity \"altsyncram_kra1\" for hierarchy \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawtooth sawtooth:Rom_sawtooth " "Elaborating entity \"sawtooth\" for hierarchy \"sawtooth:Rom_sawtooth\"" {  } { { "srv/any_wave.v" "Rom_sawtooth" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sawtooth.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\"" {  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component " "Instantiated megafunction \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/sawtooth_wave.mif " "Parameter \"init_file\" = \"./mif/sawtooth_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469598 ""}  } { { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2b1 " "Found entity 1: altsyncram_s2b1" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2b1 sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated " "Elaborating entity \"altsyncram_s2b1\" for hierarchy \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triangular triangular:Rom_triangular " "Elaborating entity \"triangular\" for hierarchy \"triangular:Rom_triangular\"" {  } { { "srv/any_wave.v" "Rom_triangular" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram triangular:Rom_triangular\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"triangular:Rom_triangular\|altsyncram:altsyncram_component\"" {  } { { "ip_config/triangular.v" "altsyncram_component" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "triangular:Rom_triangular\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"triangular:Rom_triangular\|altsyncram:altsyncram_component\"" {  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "triangular:Rom_triangular\|altsyncram:altsyncram_component " "Instantiated megafunction \"triangular:Rom_triangular\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./mif/triangular_wave.mif " "Parameter \"init_file\" = \"./mif/triangular_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1745694469634 ""}  } { { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1745694469634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8b1 " "Found entity 1: altsyncram_s8b1" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745694469658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694469658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s8b1 triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated " "Elaborating entity \"altsyncram_s8b1\" for hierarchy \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469658 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469670 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469670 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst_n " "Net \"rst_n\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "rst_n" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 23 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[7\] " "Net \"address\[7\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[7\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[6\] " "Net \"address\[6\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[6\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[5\] " "Net \"address\[5\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[5\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[4\] " "Net \"address\[4\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[4\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[3\] " "Net \"address\[3\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[3\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[2\] " "Net \"address\[2\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[2\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[1\] " "Net \"address\[1\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[1\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "address\[0\] " "Net \"address\[0\]\" is missing source, defaulting to GND" {  } { { "srv/any_wave.v" "address\[0\]" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 11 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1745694469671 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1745694469671 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[3\] " "LATCH primitive \"dout_temp\[3\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[4\] " "LATCH primitive \"dout_temp\[4\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[5\] " "LATCH primitive \"dout_temp\[5\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[6\] " "LATCH primitive \"dout_temp\[6\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[7\] " "LATCH primitive \"dout_temp\[7\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[1\] " "LATCH primitive \"dout_temp\[1\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[0\] " "LATCH primitive \"dout_temp\[0\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dout_temp\[2\] " "LATCH primitive \"dout_temp\[2\]\" is permanently enabled" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 119 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1745694469700 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[0\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[1\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[2\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[3\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[4\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[5\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[6\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[7\] " "Synthesized away node \"triangular:Rom_triangular\|altsyncram:altsyncram_component\|altsyncram_s8b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s8b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s8b1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/triangular.v" "" { Text "D:/FPGAProject/any_wave/ip_config/triangular.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 108 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|triangular:Rom_triangular|altsyncram:altsyncram_component|altsyncram_s8b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[0\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[1\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[2\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[3\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[4\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[5\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[6\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[7\] " "Synthesized away node \"sawtooth:Rom_sawtooth\|altsyncram:altsyncram_component\|altsyncram_s2b1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_s2b1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_s2b1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sawtooth.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sawtooth.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 101 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|sawtooth:Rom_sawtooth|altsyncram:altsyncram_component|altsyncram_s2b1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[0\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[1\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[2\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[3\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[4\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[5\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[6\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[7\] " "Synthesized away node \"square:Rom_square\|altsyncram:altsyncram_component\|altsyncram_kra1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kra1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_kra1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/square.v" "" { Text "D:/FPGAProject/any_wave/ip_config/square.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 94 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694469701 "|any_wave|square:Rom_square|altsyncram:altsyncram_component|altsyncram_kra1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1745694469701 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1745694469701 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "78 " "78 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1745694469949 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"sin:Rom_sin\|altsyncram:altsyncram_component\|altsyncram_dha1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_dha1.tdf" "" { Text "D:/FPGAProject/any_wave/db/altsyncram_dha1.tdf" 31 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ip_config/sin.v" "" { Text "D:/FPGAProject/any_wave/ip_config/sin.v" 84 0 0 } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 86 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694469953 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1745694470046 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1745694470046 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694470069 "|any_wave|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key2 " "No output dependent on input pin \"key2\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694470069 "|any_wave|key2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key3 " "No output dependent on input pin \"key3\"" {  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1745694470069 "|any_wave|key3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1745694470069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1745694470069 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1745694470069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1745694470069 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1745694470069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1745694470069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745694470087 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 03:07:50 2025 " "Processing ended: Sun Apr 27 03:07:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745694470087 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745694470087 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745694470087 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745694470087 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1745694471511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745694471516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 03:07:50 2025 " "Processing started: Sun Apr 27 03:07:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745694471516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1745694471516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off any_wave -c any_wave " "Command: quartus_fit --read_settings_files=off --write_settings_files=off any_wave -c any_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1745694471516 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1745694471564 ""}
{ "Info" "0" "" "Project  = any_wave" {  } {  } 0 0 "Project  = any_wave" 0 0 "Fitter" 0 0 1745694471565 ""}
{ "Info" "0" "" "Revision = any_wave" {  } {  } 0 0 "Revision = any_wave" 0 0 "Fitter" 0 0 1745694471565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1745694471608 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1745694471609 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "any_wave EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"any_wave\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1745694471612 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745694471648 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1745694471648 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1745694471713 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1745694471716 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745694471775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745694471775 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1745694471775 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1745694471775 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745694471776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745694471776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745694471776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745694471776 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1745694471776 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1745694471776 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1745694471777 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1745694471779 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 12 " "No exact pin location assignment(s) for 8 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1745694471934 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "any_wave.sdc " "Synopsys Design Constraints File file not found: 'any_wave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1745694472036 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1745694472036 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1745694472037 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1745694472037 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1745694472037 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1745694472044 ""}  } { { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1745694472044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1745694472151 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1745694472151 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1745694472151 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1745694472152 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1745694472152 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1745694472152 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 23 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1745694472153 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1745694472153 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1745694472153 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rst_n " "Node \"rst_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1745694472158 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1745694472158 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745694472158 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1745694472160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1745694472443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745694472463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1745694472470 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1745694472549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745694472549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1745694472666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/FPGAProject/any_wave/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1745694472850 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1745694472850 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1745694472896 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1745694472896 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1745694472896 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745694472898 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1745694472966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745694472970 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745694473050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1745694473050 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1745694473145 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1745694473354 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1745694473491 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "4 Cyclone IV E " "4 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key1 3.3-V LVTTL M16 " "Pin key1 uses I/O standard 3.3-V LVTTL at M16" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { key1 } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key1" } } } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745694473493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key2 3.3-V LVTTL M15 " "Pin key2 uses I/O standard 3.3-V LVTTL at M15" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { key2 } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key2" } } } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745694473493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "key3 3.3-V LVTTL E16 " "Pin key3 uses I/O standard 3.3-V LVTTL at E16" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { key3 } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745694473493 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "srv/any_wave.v" "" { Text "D:/FPGAProject/any_wave/srv/any_wave.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGAProject/any_wave/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1745694473493 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1745694473493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGAProject/any_wave/output_files/any_wave.fit.smsg " "Generated suppressed messages file D:/FPGAProject/any_wave/output_files/any_wave.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1745694473628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6468 " "Peak virtual memory: 6468 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745694473781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 03:07:53 2025 " "Processing ended: Sun Apr 27 03:07:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745694473781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745694473781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745694473781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1745694473781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1745694475153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745694475158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 03:07:54 2025 " "Processing started: Sun Apr 27 03:07:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745694475158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1745694475158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off any_wave -c any_wave " "Command: quartus_asm --read_settings_files=off --write_settings_files=off any_wave -c any_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1745694475158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1745694475290 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1745694475458 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1745694475470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745694475782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 03:07:55 2025 " "Processing ended: Sun Apr 27 03:07:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745694475782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745694475782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745694475782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1745694475782 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1745694476363 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1745694477203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745694477208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 03:07:56 2025 " "Processing started: Sun Apr 27 03:07:56 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745694477208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta any_wave -c any_wave " "Command: quartus_sta any_wave -c any_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477208 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1745694477257 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "any_wave.sdc " "Synopsys Design Constraints File file not found: 'any_wave.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477471 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477472 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1745694477472 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477472 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477472 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1745694477473 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1745694477476 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1745694477482 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.602 " "Worst-case setup slack is -2.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.602             -20.816 clk  " "   -2.602             -20.816 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 3.089 " "Worst-case hold slack is 3.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.089               0.000 clk  " "    3.089               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477484 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -31.809 clk  " "   -3.201             -31.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477490 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1745694477497 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477509 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477640 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1745694477642 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.275 " "Worst-case setup slack is -2.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275             -18.200 clk  " "   -2.275             -18.200 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.813 " "Worst-case hold slack is 2.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.813               0.000 clk  " "    2.813               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201             -31.809 clk  " "   -3.201             -31.809 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477651 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1745694477659 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477723 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1745694477724 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477724 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.324 " "Worst-case setup slack is -0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477726 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.324              -2.592 clk  " "   -0.324              -2.592 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477726 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.049 " "Worst-case hold slack is 1.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.049               0.000 clk  " "    1.049               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477727 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477731 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.856 clk  " "   -3.000             -14.856 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745694477731 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477731 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477956 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4863 " "Peak virtual memory: 4863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745694477981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 03:07:57 2025 " "Processing ended: Sun Apr 27 03:07:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745694477981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745694477981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745694477981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694477981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1745694479342 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745694479346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 27 03:07:58 2025 " "Processing started: Sun Apr 27 03:07:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745694479346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745694479346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off any_wave -c any_wave " "Command: quartus_eda --read_settings_files=off --write_settings_files=off any_wave -c any_wave" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1745694479346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1745694479556 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave_8_1200mv_85c_slow.vo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave_8_1200mv_85c_slow.vo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479610 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave_8_1200mv_0c_slow.vo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave_8_1200mv_0c_slow.vo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479621 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave_min_1200mv_0c_fast.vo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave_min_1200mv_0c_fast.vo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave.vo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave.vo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479641 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave_8_1200mv_85c_v_slow.sdo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479650 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave_8_1200mv_0c_v_slow.sdo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479657 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave_min_1200mv_0c_v_fast.sdo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479664 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "any_wave_v.sdo D:/FPGAProject/any_wave/simulation/modelsim/ simulation " "Generated file any_wave_v.sdo in folder \"D:/FPGAProject/any_wave/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1745694479671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745694479691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 27 03:07:59 2025 " "Processing ended: Sun Apr 27 03:07:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745694479691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745694479691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745694479691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745694479691 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1745694480272 ""}
