CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 32
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 64
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 96
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 128
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 160
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 192
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 224
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 256
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 288
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 320
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 352
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 384
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 416
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 448
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 480
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 512
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 544
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 576
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 608
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 640
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 672
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 704
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 736
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 768
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 1 --dim-i 800
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 32
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 64
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 96
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 128
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 160
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 192
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 224
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 256
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 288
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 320
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 352
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 384
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 416
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 448
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 480
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 512
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 544
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 576
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 608
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 640
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 672
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 704
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 736
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 768
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 2 --dim-i 800
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 32
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 64
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 96
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 128
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 160
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 192
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 224
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 256
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 288
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 320
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 352
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 384
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 416
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 448
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 480
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 512
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 544
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 576
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 608
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 640
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 672
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 704
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 736
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 768
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 0 --fc-i 3 --dim-i 800
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 32
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 64
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 96
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 128
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 160
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 192
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 224
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 256
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 288
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 320
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 352
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 384
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 416
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 448
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 480
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 512
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 544
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 576
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 608
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 640
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 672
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 704
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 736
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 768
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 1 --dim-i 800
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 32
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 64
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 96
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 128
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 160
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 192
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 224
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 256
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 288
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 320
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 352
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 384
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 416
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 448
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 480
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 512
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 544
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 576
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 608
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 640
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 672
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 704
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 736
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 768
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 2 --dim-i 800
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 32
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 64
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 96
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 128
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 160
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 192
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 224
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 256
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 288
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 320
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 352
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 384
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 416
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 448
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 480
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 512
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 544
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 576
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 608
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 640
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 672
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 704
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 736
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 768
CUDA_VISIBLE_DEVICES=5 python -m torch.distributed.launch --nproc_per_node 1 --master_port 12345 main_swin_calkl_s2_loss.py --cfg configs/swin_tiny_patch4_window7_224.yaml --data-path /mnt/ramdisk/ImageNet/ --resume pretrainmodel/swin_base_patch4_window7_224.pth --batch-size 64  --layer-i 3 --eval  --block-i 1 --fc-i 3 --dim-i 800
