/usr/bin/env time -v /home/moises-leiva/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.32 (git sha1 UNKNOWN, clang 18.1.3 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `aigmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `alumacc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_eqn' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `anlogic_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `assertpmux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `async2sync' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `attrmvcp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `autoname' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `blackbox' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bugpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `bwmuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `check' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chformal' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `chtype' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clean_zerowidth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clk2fflogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `clkbufmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connect_rpc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `connwrappers' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_fixup' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `coolrunner2_sop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `copy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `cutpoint' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `debug' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `delete' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `deminout' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `demuxmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `design' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffinit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflegalize' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dfflibmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dffunmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `dump' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `echo' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ecp5_gsr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `edgetypes' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `efinix_fixcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_add' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_induct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_make' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_mark' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_purge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_remove' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_simple' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_status' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `equiv_struct' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `expose' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_counter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_fa' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extract_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `extractinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flatten' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `flowmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fmcombine' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `formalff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `freduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_detect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_expand' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_export' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_extract' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_info' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fsm_recode' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `fst2tb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `gatemate_foldinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `glift' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `greenpak4_dffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `help' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hierarchy' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `hilomap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `history' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_braminit' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ice40_wrapcarry' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `insbuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `iopadmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `log' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `logger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ls' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `ltp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `lut2mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `maccmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bmux2rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_bram' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_collect' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_libmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_map' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_memx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_narrow' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_nordff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `memory_unpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `miter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `mutate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxcover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `muxpack' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `nlutmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `onehot' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_demorgan' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_expr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_ffinv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_lut_ins' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_feedback' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_priority' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_mem_widen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_merge' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_muxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_reduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `opt_share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `paramap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `peepopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `plugin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmux2shiftx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `pmuxtree' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `portlist' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `prep' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `printattrs' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_arst' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_clean' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dff' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_dlatch' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_init' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_memwr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_mux' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_prune' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rmdead' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `proc_rom' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qbfsat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `qwp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_liberty' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `recover_names' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rename' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `rmports' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scatter' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scc' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `scratchpad' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `script' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `select' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setattr' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setparam' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `setundef' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `share' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `show' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `shregmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sim' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `simplemap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitcells' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `splitnets' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `sta' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `stat' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `submod' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `supercover' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_achronix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_anlogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_coolrunner2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_easic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ecp5' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_efinix' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_fabulous' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gatemate' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_gowin' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_greenpak4' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_ice40' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_intel_alm' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_machxo2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_nexus' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_quicklogic' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_sf2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synth_xilinx' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `synthprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tcl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `techmap' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tee' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_abcloop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_autotb' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_cell' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `test_pmgen' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `torder' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `tribuf' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `uniquify' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verific' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defaults' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `verilog_defines' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `viz' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wbflip' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `wreduce' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_aiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_blif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_btor' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_cxxrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_edif' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_file' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_firrtl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_ilang' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_intersynth' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_jny' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_json' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_rtlil' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_simplec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smt2' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_smv' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_spice' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_table' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_verilog' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `write_xaiger' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dffopt' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_dsp' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xilinx_srl' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `xprop' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `zinit' -> skip.

1. Executing Verilog-2005 frontend: /home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v
Using parmys as partial mapper
Using Yosys read_verilog command
Parsing Verilog input from `/home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/vtr_primitives.v' to AST representation.
Generating RTLIL representation for module `\LUT_K'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\fpga_interconnect'.
Generating RTLIL representation for module `\mux'.
Generating RTLIL representation for module `\adder'.
Generating RTLIL representation for module `\multiply'.
Generating RTLIL representation for module `\single_port_ram'.
Generating RTLIL representation for module `\dual_port_ram'.
Successfully finished Verilog frontend.
parmys_arch pass finished.

2. Executing Verilog-2005 frontend: KS_16b.v
Parsing SystemVerilog input from `KS_16b.v' to AST representation.
Generating RTLIL representation for module `\GPGenerator'.
Generating RTLIL representation for module `\CarryOperator'.
Generating RTLIL representation for module `\UBPriKSA_15_0'.
Generating RTLIL representation for module `\UBZero_0_0'.
Generating RTLIL representation for module `\KS_16b'.
Generating RTLIL representation for module `\UBPureKSA_15_0'.
Successfully finished Verilog frontend.

3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module UBPureKSA_15_0.
Found 0 SCCs in module KS_16b.
Found 0 SCCs in module UBZero_0_0.
Skipping module \UBPriKSA_15_0 as it contains processes (run 'proc' pass first).
Found 0 SCCs in module CarryOperator.
Found 0 SCCs in module GPGenerator.
Skipping module \dual_port_ram as it contains processes (run 'proc' pass first).
Skipping module \single_port_ram as it contains processes (run 'proc' pass first).
Found 0 SCCs in module multiply.
Found 0 SCCs in module adder.
Found 0 SCCs in module mux.
Found 0 SCCs in module fpga_interconnect.
Skipping module \DFF as it contains processes (run 'proc' pass first).
Found 0 SCCs in module LUT_K.
Found 0 SCCs.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Finding top of design hierarchy..
root of   2 design levels: UBPureKSA_15_0      
root of   3 design levels: KS_16b              
root of   0 design levels: UBZero_0_0          
root of   1 design levels: UBPriKSA_15_0       
root of   0 design levels: CarryOperator       
root of   0 design levels: GPGenerator         
root of   0 design levels: dual_port_ram       
root of   0 design levels: single_port_ram     
root of   0 design levels: multiply            
root of   0 design levels: adder               
root of   0 design levels: mux                 
root of   0 design levels: fpga_interconnect   
root of   0 design levels: DFF                 
root of   0 design levels: LUT_K               
Automatically selected KS_16b as design top module.

4.2. Analyzing design hierarchy..
Top module:  \KS_16b
Used module:     \UBPureKSA_15_0
Used module:         \UBPriKSA_15_0
Used module:             \CarryOperator
Used module:             \GPGenerator

4.3. Analyzing design hierarchy..
Top module:  \KS_16b
Used module:     \UBPureKSA_15_0
Used module:         \UBPriKSA_15_0
Used module:             \CarryOperator
Used module:             \GPGenerator
Removing unused module `\UBZero_0_0'.
Removing unused module `\dual_port_ram'.
Removing unused module `\single_port_ram'.
Removing unused module `\multiply'.
Removing unused module `\adder'.
Removing unused module `\mux'.
Removing unused module `\fpga_interconnect'.
Removing unused module `\DFF'.
Removing unused module `\LUT_K'.
Removed 9 unused modules.
Mapping positional arguments of cell UBPureKSA_15_0.U0 (UBPriKSA_15_0).
Mapping positional arguments of cell UBPriKSA_15_0.U64 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U63 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U62 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U61 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U60 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U59 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U58 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U57 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U56 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U55 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U54 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U53 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U52 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U51 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U50 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U49 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U48 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U47 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U46 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U45 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U44 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U43 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U42 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U41 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U40 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U39 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U38 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U37 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U36 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U35 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U34 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U33 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U32 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U31 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U30 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U29 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U28 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U27 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U26 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U25 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U24 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U23 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U22 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U21 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U20 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U19 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U18 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U17 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U16 (CarryOperator).
Mapping positional arguments of cell UBPriKSA_15_0.U15 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U14 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U13 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U12 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U11 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U10 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U9 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U8 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U7 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U6 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U5 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U4 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U3 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U2 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U1 (GPGenerator).
Mapping positional arguments of cell UBPriKSA_15_0.U0 (GPGenerator).

5. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPureKSA_15_0.
Optimizing module UBPriKSA_15_0.

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Finding unused cells or wires in module \UBPureKSA_15_0..
Warning: Ignoring module UBPriKSA_15_0 because it contains processes (run 'proc' command first).
Removed 0 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

7. Executing CHECK pass (checking for obvious problems).
Checking module CarryOperator...
Checking module GPGenerator...
Checking module KS_16b...
Checking module UBPriKSA_15_0...
Checking module UBPureKSA_15_0...
Found and reported 0 problems.

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPriKSA_15_0.
Optimizing module UBPureKSA_15_0.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CarryOperator'.
Finding identical cells in module `\GPGenerator'.
Finding identical cells in module `\KS_16b'.
Finding identical cells in module `\UBPriKSA_15_0'.
Finding identical cells in module `\UBPureKSA_15_0'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CarryOperator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GPGenerator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Warning: Ignoring module UBPriKSA_15_0 because it contains processes (run 'proc' command first).
Running muxtree optimizer on module \UBPureKSA_15_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CarryOperator.
  Optimizing cells in module \GPGenerator.
  Optimizing cells in module \KS_16b.
  Optimizing cells in module \UBPriKSA_15_0.
  Optimizing cells in module \UBPureKSA_15_0.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CarryOperator'.
Finding identical cells in module `\GPGenerator'.
Finding identical cells in module `\KS_16b'.
Finding identical cells in module `\UBPriKSA_15_0'.
Finding identical cells in module `\UBPureKSA_15_0'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Warning: Ignoring module UBPriKSA_15_0 because it contains processes (run 'proc' command first).
Finding unused cells or wires in module \UBPureKSA_15_0..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPriKSA_15_0.
Optimizing module UBPureKSA_15_0.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$KS_16b.v:139$43 in module UBPriKSA_15_0.
Removed a total of 0 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

9.4. Executing PROC_INIT pass (extract init attributes).

9.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst in `\UBPriKSA_15_0.$proc$KS_16b.v:139$43'.

9.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\UBPriKSA_15_0.$proc$KS_16b.v:139$43'.
     1/17: $0\S[16:0] [16]
     2/17: $0\S[16:0] [15]
     3/17: $0\S[16:0] [14]
     4/17: $0\S[16:0] [13]
     5/17: $0\S[16:0] [12]
     6/17: $0\S[16:0] [11]
     7/17: $0\S[16:0] [10]
     8/17: $0\S[16:0] [9]
     9/17: $0\S[16:0] [8]
    10/17: $0\S[16:0] [7]
    11/17: $0\S[16:0] [6]
    12/17: $0\S[16:0] [5]
    13/17: $0\S[16:0] [4]
    14/17: $0\S[16:0] [3]
    15/17: $0\S[16:0] [2]
    16/17: $0\S[16:0] [1]
    17/17: $0\S[16:0] [0]

9.7. Executing PROC_DLATCH pass (convert process syncs to latches).

9.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\UBPriKSA_15_0.\S' using process `\UBPriKSA_15_0.$proc$KS_16b.v:139$43'.
  created $adff cell `$procdff$92' with positive edge clock and positive level reset.

9.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `UBPriKSA_15_0.$proc$KS_16b.v:139$43'.
Cleaned up 0 empty switches.

9.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPriKSA_15_0.
Optimizing module UBPureKSA_15_0.

10. Executing FSM pass (extract and optimize FSM).

10.1. Executing FSM_DETECT pass (finding FSMs in design).

10.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Finding unused cells or wires in module \UBPriKSA_15_0..
Finding unused cells or wires in module \UBPureKSA_15_0..
Removed 0 unused cells and 17 unused wires.
<suppressed ~1 debug messages>

10.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPriKSA_15_0.
Optimizing module UBPureKSA_15_0.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CarryOperator'.
Finding identical cells in module `\GPGenerator'.
Finding identical cells in module `\KS_16b'.
Finding identical cells in module `\UBPriKSA_15_0'.
Finding identical cells in module `\UBPureKSA_15_0'.
Removed a total of 0 cells.

11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CarryOperator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GPGenerator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \UBPriKSA_15_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \UBPureKSA_15_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CarryOperator.
  Optimizing cells in module \GPGenerator.
  Optimizing cells in module \KS_16b.
  Optimizing cells in module \UBPriKSA_15_0.
  Optimizing cells in module \UBPureKSA_15_0.
Performed a total of 0 changes.

11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CarryOperator'.
Finding identical cells in module `\GPGenerator'.
Finding identical cells in module `\KS_16b'.
Finding identical cells in module `\UBPriKSA_15_0'.
Finding identical cells in module `\UBPureKSA_15_0'.
Removed a total of 0 cells.

11.6. Executing OPT_DFF pass (perform DFF optimizations).

11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Finding unused cells or wires in module \UBPriKSA_15_0..
Finding unused cells or wires in module \UBPureKSA_15_0..

11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPriKSA_15_0.
Optimizing module UBPureKSA_15_0.

11.9. Finished OPT passes. (There is nothing left to do.)

12. Executing WREDUCE pass (reducing word size of cells).

13. Executing PEEPOPT pass (run peephole optimizers).

14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Finding unused cells or wires in module \UBPriKSA_15_0..
Finding unused cells or wires in module \UBPureKSA_15_0..

15. Executing SHARE pass (SAT-based resource sharing).

16. Executing OPT pass (performing simple optimizations).

16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPriKSA_15_0.
Optimizing module UBPureKSA_15_0.

16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CarryOperator'.
Finding identical cells in module `\GPGenerator'.
Finding identical cells in module `\KS_16b'.
Finding identical cells in module `\UBPriKSA_15_0'.
Finding identical cells in module `\UBPureKSA_15_0'.
Removed a total of 0 cells.

16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \CarryOperator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \GPGenerator..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \UBPriKSA_15_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \UBPureKSA_15_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \CarryOperator.
  Optimizing cells in module \GPGenerator.
  Optimizing cells in module \KS_16b.
  Optimizing cells in module \UBPriKSA_15_0.
  Optimizing cells in module \UBPureKSA_15_0.
Performed a total of 0 changes.

16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\CarryOperator'.
Finding identical cells in module `\GPGenerator'.
Finding identical cells in module `\KS_16b'.
Finding identical cells in module `\UBPriKSA_15_0'.
Finding identical cells in module `\UBPureKSA_15_0'.
Removed a total of 0 cells.

16.6. Executing OPT_SHARE pass.

16.7. Executing OPT_DFF pass (perform DFF optimizations).

16.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Finding unused cells or wires in module \UBPriKSA_15_0..
Finding unused cells or wires in module \UBPureKSA_15_0..

16.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module CarryOperator.
Optimizing module GPGenerator.
Optimizing module KS_16b.
Optimizing module UBPriKSA_15_0.
Optimizing module UBPureKSA_15_0.

16.10. Finished OPT passes. (There is nothing left to do.)

17. Executing MEMORY pass.

17.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

17.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

17.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

17.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Finding unused cells or wires in module \UBPriKSA_15_0..
Finding unused cells or wires in module \UBPureKSA_15_0..

17.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

17.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \CarryOperator..
Finding unused cells or wires in module \GPGenerator..
Finding unused cells or wires in module \KS_16b..
Finding unused cells or wires in module \UBPriKSA_15_0..
Finding unused cells or wires in module \UBPureKSA_15_0..

17.10. Executing MEMORY_COLLECT pass (generating $mem cells).

18. Executing FLATTEN pass (flatten design).
Deleting now unused module CarryOperator.
Deleting now unused module GPGenerator.
Deleting now unused module UBPriKSA_15_0.
Deleting now unused module UBPureKSA_15_0.
<suppressed ~67 debug messages>

19. Executing OPT pass (performing simple optimizations).

19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.
<suppressed ~33 debug messages>

19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \KS_16b.
Performed a total of 0 changes.

19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

19.6. Executing OPT_SHARE pass.

19.7. Executing OPT_DFF pass (perform DFF optimizations).

19.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..
Removed 15 unused cells and 31 unused wires.
<suppressed ~16 debug messages>

19.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.
<suppressed ~15 debug messages>

19.10. Rerunning OPT passes. (Maybe there is more to do..)

19.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

19.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \KS_16b.
Performed a total of 0 changes.

19.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

19.14. Executing OPT_SHARE pass.

19.15. Executing OPT_DFF pass (perform DFF optimizations).

19.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..

19.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

19.18. Finished OPT passes. (There is nothing left to do.)

20. Executing TECHMAP pass (map to technology primitives).

20.1. Executing Verilog-2005 frontend: /home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v
Parsing Verilog input from `/home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adff2dff.v' to AST representation.
Generating RTLIL representation for module `\adff2dff'.
Successfully finished Verilog frontend.

20.2. Continuing TECHMAP pass.
Using template $paramod$bbe81299932f07db744bea012b7376249167ccb0\adff2dff for cells of type $adff.
No more expansions possible.
<suppressed ~94 debug messages>

21. Executing TECHMAP pass (map to technology primitives).

21.1. Executing Verilog-2005 frontend: /home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v
Parsing Verilog input from `/home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/adffe2dff.v' to AST representation.
Generating RTLIL representation for module `\adffe2dff'.
Successfully finished Verilog frontend.

21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

22. Executing TECHMAP pass (map to technology primitives).

22.1. Executing Verilog-2005 frontend: /home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v
Parsing Verilog input from `/home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldff2dff.v' to AST representation.
Generating RTLIL representation for module `\aldff2dff'.
Successfully finished Verilog frontend.

22.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

23. Executing TECHMAP pass (map to technology primitives).

23.1. Executing Verilog-2005 frontend: /home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v
Parsing Verilog input from `/home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/parmys/aldffe2dff.v' to AST representation.
Generating RTLIL representation for module `\aldffe2dff'.
Successfully finished Verilog frontend.

23.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

24. Executing OPT pass (performing simple optimizations).

24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \KS_16b.
Performed a total of 0 changes.

24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

24.6. Executing OPT_SHARE pass.

24.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $techmap$flatten\U0.\U0.$procdff$92.$procdff$102 ($dff) from module KS_16b (D = { \U0.U0.U64.Go $flatten\U0.\U0.$0\S[16:0] [15:1] \U0.U0.U0.Po }, Q = \U0.U0.S, rval = 17'00000000000000000).

24.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..
Removed 1 unused cells and 6 unused wires.
<suppressed ~2 debug messages>

24.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

24.10. Rerunning OPT passes. (Maybe there is more to do..)

24.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

24.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \KS_16b.
Performed a total of 0 changes.

24.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

24.14. Executing OPT_SHARE pass.

24.15. Executing OPT_DFF pass (perform DFF optimizations).

24.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..

24.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

24.18. Finished OPT passes. (There is nothing left to do.)

25. Starting parmys pass.
Reading Configuration file
Architecture: EArch.xml
Reading FPGA Architecture file
Using Lut input width of: 4
--------------------------------------------------------------------
Creating Odin-II Netlist from Design
--------------------------------------------------------------------
High-level Synthesis Begin

Elaboration Time: 0.0ms
--------------------------------------------------------------------
Successful Elaboration of the design by Odin-II
Performing Optimization on the Netlist

Optimization Time: 0.3ms
--------------------------------------------------------------------
Successful Optimization of netlist by Odin-II
Performing Partial Technology Mapping to the target device

Techmap Time: 0.1ms
--------------------------------------------------------------------
Successful Partial Technology Mapping by Odin-II

Total Synthesis Time: 0.4ms
--------------------------------------------------------------------

Hard Multiplier Distribution
============================


Total # of multipliers = 0

Hard adder Distribution
============================


Total # of chains = 0

Hard adder chain Details
============================


The Number of Hard Block adders in the Longest Chain: 0


The Total Number of Hard Block adders: 0


Geometric mean adder/subtractor chain length: -nan

Hard MINUS Distribution
============================


Total # of chains = 0

Hard sub chain Details
============================


The Number of Hard Block subs in the Longest Chain: 0


The Total Number of Hard Block subs: 0

	==== Stats ====
Number of <INPUT_NODE> node:              34
Number of <OUTPUT_NODE> node:             17
Number of <GENERIC> node:                 180
Total estimated number of lut:            187
Total number of node:                     180
Longest path:                             12
Average path:                             6


--------------------------------------------------------------------
Updating the Design
--------------------------------------------------------------------
parmys pass finished.

26. Executing OPT pass (performing simple optimizations).

26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \KS_16b.
Performed a total of 0 changes.

26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

26.6. Executing OPT_SHARE pass.

26.7. Executing OPT_DFF pass (perform DFF optimizations).

26.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..
Removed 0 unused cells and 20 unused wires.
<suppressed ~1 debug messages>

26.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

26.10. Rerunning OPT passes. (Maybe there is more to do..)

26.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \KS_16b..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

26.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \KS_16b.
Performed a total of 0 changes.

26.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

26.14. Executing OPT_SHARE pass.

26.15. Executing OPT_DFF pass (perform DFF optimizations).

26.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..

26.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

26.18. Finished OPT passes. (There is nothing left to do.)

27. Executing TECHMAP pass (map to technology primitives).

27.1. Executing Verilog-2005 frontend: /home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/moises-leiva/vtr-verilog-to-routing/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

27.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
No more expansions possible.
<suppressed ~253 debug messages>

28. Executing OPT pass (performing simple optimizations).

28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

28.3. Executing OPT_DFF pass (perform DFF optimizations).

28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..

28.5. Finished fast OPT passes.

29. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

30. Executing OPT pass (performing simple optimizations).

30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module KS_16b.

30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\KS_16b'.
Removed a total of 0 cells.

30.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \KS_16b..

30.4. Finished fast OPT passes.

31. Printing statistics.

=== KS_16b ===

   Number of wires:                247
   Number of wire bits:            247
   Number of public wires:          51
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                213
     $_AND_                         99
     $_DFF_P_                       17
     $_MUX_                         17
     $_OR_                          49
     $_XOR_                         31

32. Executing HIERARCHY pass (managing design hierarchy).

32.1. Finding top of design hierarchy..
root of   0 design levels: KS_16b              
Automatically selected KS_16b as design top module.

32.2. Analyzing design hierarchy..
Top module:  \KS_16b

32.3. Analyzing design hierarchy..
Top module:  \KS_16b
Removed 0 unused modules.

33. Executing BLIF backend.

Warnings: 1 unique messages, 3 total
End of script. Logfile hash: a838aaecad, CPU: user 0.15s system 0.00s, MEM: 19.86 MB peak
Yosys 0.32 (git sha1 UNKNOWN, clang 18.1.3 -fPIC -Os)
Time spent: 25% 20x opt_expr (0 sec), 13% 16x opt_clean (0 sec), ...
	Command being timed: "/home/moises-leiva/vtr-verilog-to-routing/build/bin/yosys -c synthesis.tcl"
	User time (seconds): 0.14
	System time (seconds): 0.00
	Percent of CPU this job got: 80%
	Elapsed (wall clock) time (h:mm:ss or m:ss): 0:00.18
	Average shared text size (kbytes): 0
	Average unshared data size (kbytes): 0
	Average stack size (kbytes): 0
	Average total size (kbytes): 0
	Maximum resident set size (kbytes): 20336
	Average resident set size (kbytes): 0
	Major (requiring I/O) page faults: 172
	Minor (reclaiming a frame) page faults: 1704
	Voluntary context switches: 133
	Involuntary context switches: 0
	Swaps: 0
	File system inputs: 27120
	File system outputs: 232
	Socket messages sent: 0
	Socket messages received: 0
	Signals delivered: 0
	Page size (bytes): 4096
	Exit status: 0
