============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 15 2019  06:28:40 pm
  Module:                 DPA1
  Technology libraries:   fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
                          fast_vdd1v0 1.0
                          slow_vdd1v0 1.0
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

    Instance            Module          Cell Count  Cell Area  Net Area   Total Area  Wireload     
---------------------------------------------------------------------------------------------------
DPA1                                          1150   2984.277     0.000     2984.277    <none> (D) 
  inc_add_60_34 increment_unsigned_204         251    669.994     0.000      669.994    <none> (D) 

 (D) = wireload is default in technology library
