Analysis & Synthesis report for PLCPU
Sun Feb  2 18:20:44 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_mmk1:auto_generated
 17. Parameter Settings for User Entity Instance: IF_stage:if_stage|PC_src_mux:pc_src_mux
 18. Parameter Settings for User Entity Instance: IF_stage:if_stage|PC_register:pc_reg
 19. Parameter Settings for User Entity Instance: IF_ID_buffer:if_id_buffer
 20. Parameter Settings for User Entity Instance: ID_stage:id_stage
 21. Parameter Settings for User Entity Instance: ID_stage:id_stage|Immed_Gen_unit:immed_gen
 22. Parameter Settings for User Entity Instance: ID_stage:id_stage|BranchResolver:BR
 23. Parameter Settings for User Entity Instance: ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU
 24. Parameter Settings for User Entity Instance: ID_stage:id_stage|control_unit:cu
 25. Parameter Settings for User Entity Instance: ID_stage:id_stage|StallDetectionUnit:SDU
 26. Parameter Settings for User Entity Instance: ID_EX_buffer1:id_ex_buffer1
 27. Parameter Settings for User Entity Instance: FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1
 28. Parameter Settings for User Entity Instance: FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper2
 29. Parameter Settings for User Entity Instance: FORWARDING_stage:forwarding_stage|MUX_4x1:store_rs2_mux
 30. Parameter Settings for User Entity Instance: ID_EX_buffer2:id_ex_buffer2
 31. Parameter Settings for User Entity Instance: EX_stage:ex_stage
 32. Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU_OPER:alu_oper
 33. Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU:alu
 34. Parameter Settings for User Entity Instance: MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: MEM_WB_buffer:mem_wb_buffer
 36. altsyncram Parameter Settings by Entity Instance
 37. Port Connectivity Checks: "EX_stage:ex_stage|ALU:alu"
 38. Port Connectivity Checks: "ID_EX_buffer2:id_ex_buffer2"
 39. Port Connectivity Checks: "ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU"
 40. Port Connectivity Checks: "ID_stage:id_stage"
 41. Port Connectivity Checks: "IF_stage:if_stage|PC_src_mux:pc_src_mux"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Feb  2 18:20:44 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; PLCPU                                          ;
; Top-level Entity Name              ; PL_CPU                                         ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 4,185                                          ;
;     Total combinational functions  ; 3,102                                          ;
;     Dedicated logic registers      ; 1,620                                          ;
; Total registers                    ; 1620                                           ;
; Total pins                         ; 66                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; PL_CPU             ; PLCPU              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+
; MUX_4x1.v                        ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v                       ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v                           ;         ;
; REG_FILE.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/REG_FILE.v                      ;         ;
; ALU_OPER.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v                      ;         ;
; IF_ID_buffer.v                   ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_ID_buffer.v                  ;         ;
; ID_EX_buffer.v                   ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v                  ;         ;
; EX_MEM_buffer.v                  ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_MEM_buffer.v                 ;         ;
; MEM_WB_buffer.v                  ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_WB_buffer.v                 ;         ;
; control_unit.v                   ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/control_unit.v                  ;         ;
; PC_register.v                    ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PC_register.v                   ;         ;
; Immed_Gen_unit.v                 ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v                ;         ;
; IF_stage.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v                      ;         ;
; ID_stage.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v                      ;         ;
; EX_stage.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v                      ;         ;
; MEM_stage.v                      ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_stage.v                     ;         ;
; WB_stage.v                       ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/WB_stage.v                      ;         ;
; IM.v                             ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v                            ;         ;
; DM.v                             ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DM.v                            ;         ;
; CompareEqual.v                   ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/CompareEqual.v                  ;         ;
; DataMemory_IP.v                  ; yes             ; User Wizard-Generated File             ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v                 ;         ;
; PL_CPU.v                         ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v                        ;         ;
; opcodes.txt                      ; yes             ; Auto-Found File                        ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/opcodes.txt                     ;         ;
; im_init.init                     ; yes             ; Auto-Found Unspecified File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/im_init.init                    ;         ;
; forwarda.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarda.v                      ;         ;
; forwardb.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardb.v                      ;         ;
; forwardc.v                       ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardc.v                      ;         ;
; pc_src_mux.v                     ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/pc_src_mux.v                    ;         ;
; branchresolver.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v                ;         ;
; branchpredictor.v                ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchpredictor.v               ;         ;
; stalldetectionunit.v             ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/stalldetectionunit.v            ;         ;
; forwarding_stage.v               ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarding_stage.v              ;         ;
; branchdecision.v                 ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchdecision.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mmk1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/db/altsyncram_mmk1.tdf          ;         ;
; datamem_mif.mif                  ; yes             ; Auto-Found Memory Initialization File  ; D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/datamem_mif.mif                 ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,185     ;
;                                             ;           ;
; Total combinational functions               ; 3102      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 2324      ;
;     -- 3 input functions                    ; 583       ;
;     -- <=2 input functions                  ; 195       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2930      ;
;     -- arithmetic mode                      ; 172       ;
;                                             ;           ;
; Total registers                             ; 1620      ;
;     -- Dedicated logic registers            ; 1620      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
; Total memory bits                           ; 32768     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 1759      ;
; Total fan-out                               ; 17949     ;
; Average fan-out                             ; 3.67      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name        ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |PL_CPU                                         ; 3102 (57)           ; 1620 (32)                 ; 32768       ; 0            ; 0       ; 0         ; 66   ; 0            ; |PL_CPU                                                                                                                         ; PL_CPU             ; work         ;
;    |EX_MEM_buffer:ex_mem_buffer|                ; 0 (0)               ; 84 (84)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|EX_MEM_buffer:ex_mem_buffer                                                                                             ; EX_MEM_buffer      ; work         ;
;    |EX_stage:ex_stage|                          ; 695 (2)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|EX_stage:ex_stage                                                                                                       ; EX_stage           ; work         ;
;       |ALU:alu|                                 ; 634 (634)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|EX_stage:ex_stage|ALU:alu                                                                                               ; ALU                ; work         ;
;       |ALU_OPER:alu_oper|                       ; 31 (31)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|EX_stage:ex_stage|ALU_OPER:alu_oper                                                                                     ; ALU_OPER           ; work         ;
;       |BranchDecision:BDU|                      ; 28 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|EX_stage:ex_stage|BranchDecision:BDU                                                                                    ; BranchDecision     ; work         ;
;          |compare_equal:cmp1|                   ; 28 (28)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|EX_stage:ex_stage|BranchDecision:BDU|compare_equal:cmp1                                                                 ; compare_equal      ; work         ;
;    |FORWARDING_stage:forwarding_stage|          ; 294 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|FORWARDING_stage:forwarding_stage                                                                                       ; FORWARDING_stage   ; work         ;
;       |MUX_4x1:alu_oper1|                       ; 98 (98)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1                                                                     ; MUX_4x1            ; work         ;
;       |MUX_4x1:alu_oper2|                       ; 100 (100)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper2                                                                     ; MUX_4x1            ; work         ;
;       |MUX_4x1:store_rs2_mux|                   ; 96 (96)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|FORWARDING_stage:forwarding_stage|MUX_4x1:store_rs2_mux                                                                 ; MUX_4x1            ; work         ;
;    |ID_EX_buffer1:id_ex_buffer1|                ; 134 (134)           ; 141 (141)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_EX_buffer1:id_ex_buffer1                                                                                             ; ID_EX_buffer1      ; work         ;
;    |ID_EX_buffer2:id_ex_buffer2|                ; 87 (87)             ; 151 (151)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_EX_buffer2:id_ex_buffer2                                                                                             ; ID_EX_buffer2      ; work         ;
;    |ID_stage:id_stage|                          ; 1482 (31)           ; 1059 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_stage:id_stage                                                                                                       ; ID_stage           ; work         ;
;       |BranchResolver:BR|                       ; 17 (11)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_stage:id_stage|BranchResolver:BR                                                                                     ; BranchResolver     ; work         ;
;          |BranchPredictor:BPU|                  ; 6 (6)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU                                                                 ; BranchPredictor    ; work         ;
;       |Immed_Gen_unit:immed_gen|                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_stage:id_stage|Immed_Gen_unit:immed_gen                                                                              ; Immed_Gen_unit     ; work         ;
;       |REG_FILE:reg_file|                       ; 1406 (1406)         ; 1056 (1056)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_stage:id_stage|REG_FILE:reg_file                                                                                     ; REG_FILE           ; work         ;
;       |StallDetectionUnit:SDU|                  ; 19 (19)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_stage:id_stage|StallDetectionUnit:SDU                                                                                ; StallDetectionUnit ; work         ;
;       |control_unit:cu|                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|ID_stage:id_stage|control_unit:cu                                                                                       ; control_unit       ; work         ;
;    |IF_ID_buffer:if_id_buffer|                  ; 75 (75)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|IF_ID_buffer:if_id_buffer                                                                                               ; IF_ID_buffer       ; work         ;
;    |IF_stage:if_stage|                          ; 235 (31)            ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|IF_stage:if_stage                                                                                                       ; IF_stage           ; work         ;
;       |IM:inst_mem|                             ; 78 (78)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|IF_stage:if_stage|IM:inst_mem                                                                                           ; IM                 ; work         ;
;       |PC_register:pc_reg|                      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|IF_stage:if_stage|PC_register:pc_reg                                                                                    ; PC_register        ; work         ;
;       |PC_src_mux:pc_src_mux|                   ; 126 (126)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|IF_stage:if_stage|PC_src_mux:pc_src_mux                                                                                 ; PC_src_mux         ; work         ;
;    |MEM_WB_buffer:mem_wb_buffer|                ; 4 (4)               ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|MEM_WB_buffer:mem_wb_buffer                                                                                             ; MEM_WB_buffer      ; work         ;
;    |MEM_stage:mem_stage|                        ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|MEM_stage:mem_stage                                                                                                     ; MEM_stage          ; work         ;
;       |DM:data_mem|                             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|MEM_stage:mem_stage|DM:data_mem                                                                                         ; DM                 ; work         ;
;          |DataMemory_IP:DataMemory|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory                                                                ; DataMemory_IP      ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;                |altsyncram_mmk1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_mmk1:auto_generated ; altsyncram_mmk1    ; work         ;
;    |WB_stage:wb_stage|                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|WB_stage:wb_stage                                                                                                       ; WB_stage           ; work         ;
;    |forwardA:FA|                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|forwardA:FA                                                                                                             ; forwardA           ; work         ;
;    |forwardB:FB|                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PL_CPU|forwardB:FB                                                                                                             ; forwardB           ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_mmk1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; DataMem_MIF.mif ;
+------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |PL_CPU|MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory ; DataMemory_IP.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                         ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                          ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
; EX_stage:ex_stage|ALU:alu|res[0]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[1]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[2]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[3]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[4]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[5]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[6]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[7]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[8]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[9]                    ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[10]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[11]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[12]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[13]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[14]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[15]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[16]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[17]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[18]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[19]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[20]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[21]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[22]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[23]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[24]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[25]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[26]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[27]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[28]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[29]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[30]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU:alu|res[31]                   ; EX_stage:ex_stage|ALU:alu|Mux34              ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[2]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[0]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[1]       ; EX_stage:ex_stage|ALU_OPER:alu_oper|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 36  ;                                              ;                        ;
+-----------------------------------------------------+----------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                           ;
+-----------------------------------------------------+--------------------------------------------------------+
; Register name                                       ; Reason for Removal                                     ;
+-----------------------------------------------------+--------------------------------------------------------+
; ID_EX_buffer1:id_ex_buffer1|EX1_PFC[10..31]         ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][31] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][30] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][29] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][28] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][27] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][26] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][25] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][24] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][23] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][22] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][21] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][20] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][19] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][18] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][17] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][16] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][15] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][14] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][13] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][12] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][11] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][10] ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][9]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][8]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][7]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][6]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][5]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][4]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][3]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][2]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][1]  ; Stuck at GND due to stuck port data_in                 ;
; ID_stage:id_stage|REG_FILE:reg_file|reg_file[0][0]  ; Stuck at GND due to stuck port data_in                 ;
; ID_EX_buffer1:id_ex_buffer1|EX1_opcode[7]           ; Merged with ID_EX_buffer1:id_ex_buffer1|EX1_opcode[11] ;
; IF_ID_buffer:if_id_buffer|ID_opcode[7]              ; Merged with IF_ID_buffer:if_id_buffer|ID_opcode[11]    ;
; IF_ID_buffer:if_id_buffer|ID_INST[6,8,9]            ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[10]      ;
; ID_EX_buffer2:id_ex_buffer2|EX2_opcode[7]           ; Merged with ID_EX_buffer2:id_ex_buffer2|EX2_opcode[11] ;
; IF_ID_buffer:if_id_buffer|ID_INST[12]               ; Merged with IF_ID_buffer:if_id_buffer|ID_INST[11]      ;
; EX_MEM_buffer:ex_mem_buffer|MEM_opcode[7]           ; Merged with EX_MEM_buffer:ex_mem_buffer|MEM_opcode[11] ;
; ID_EX_buffer1:id_ex_buffer1|EX1_is_jal              ; Stuck at GND due to stuck port data_in                 ;
; ID_EX_buffer2:id_ex_buffer2|EX2_is_jal              ; Stuck at GND due to stuck port data_in                 ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[31]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[31]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[31]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[30]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[30]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[30]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[29]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[29]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[29]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[28]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[28]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[28]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[27]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[27]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[27]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[26]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[26]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[26]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[25]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[25]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[25]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[24]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[24]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[24]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[23]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[23]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[23]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[22]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[22]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[22]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[21]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[21]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[21]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[20]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[20]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[20]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[19]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[19]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[19]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[18]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[18]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[18]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[17]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[17]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[17]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[16]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[16]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[16]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[15]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[15]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[15]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[14]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[14]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[14]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[13]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[13]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[13]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[12]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[12]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[12]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[11]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[11]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[11]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[10]              ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[10]              ; Lost fanout                                            ;
; IF_ID_buffer:if_id_buffer|ID_PC[10]                 ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[9]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[9]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[8]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[8]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[7]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[7]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[6]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[6]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[5]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[5]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[4]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[4]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[3]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[3]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[2]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[2]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[1]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[1]               ; Lost fanout                                            ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[0]               ; Lost fanout                                            ;
; ID_EX_buffer1:id_ex_buffer1|EX1_PC[0]               ; Lost fanout                                            ;
; Total Number of Removed Registers = 150             ;                                                        ;
+-----------------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[16] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[16], IF_ID_buffer:if_id_buffer|ID_PC[16] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[31] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[31], IF_ID_buffer:if_id_buffer|ID_PC[31] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[30] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[30], IF_ID_buffer:if_id_buffer|ID_PC[30] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[29] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[29], IF_ID_buffer:if_id_buffer|ID_PC[29] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[28] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[28], IF_ID_buffer:if_id_buffer|ID_PC[28] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[27] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[27], IF_ID_buffer:if_id_buffer|ID_PC[27] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[26] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[26], IF_ID_buffer:if_id_buffer|ID_PC[26] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[25] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[25], IF_ID_buffer:if_id_buffer|ID_PC[25] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[24] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[24], IF_ID_buffer:if_id_buffer|ID_PC[24] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[23] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[23], IF_ID_buffer:if_id_buffer|ID_PC[23] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[22] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[22], IF_ID_buffer:if_id_buffer|ID_PC[22] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[21] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[21], IF_ID_buffer:if_id_buffer|ID_PC[21] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[20] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[20], IF_ID_buffer:if_id_buffer|ID_PC[20] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[19] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[19], IF_ID_buffer:if_id_buffer|ID_PC[19] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[18] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[18], IF_ID_buffer:if_id_buffer|ID_PC[18] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[17] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[17], IF_ID_buffer:if_id_buffer|ID_PC[17] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[15] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[15], IF_ID_buffer:if_id_buffer|ID_PC[15] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[14] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[14], IF_ID_buffer:if_id_buffer|ID_PC[14] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[13] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[13], IF_ID_buffer:if_id_buffer|ID_PC[13] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[12] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[12], IF_ID_buffer:if_id_buffer|ID_PC[12] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[11] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[11], IF_ID_buffer:if_id_buffer|ID_PC[11] ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[10] ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[10], IF_ID_buffer:if_id_buffer|ID_PC[10] ;
; ID_EX_buffer1:id_ex_buffer1|EX1_is_jal ; Stuck at GND              ; ID_EX_buffer2:id_ex_buffer2|EX2_is_jal                                      ;
;                                        ; due to stuck port data_in ;                                                                             ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[9]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[9]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[8]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[8]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[7]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[7]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[6]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[6]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[5]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[5]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[4]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[4]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[3]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[3]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[2]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[2]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[1]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[1]                                       ;
; ID_EX_buffer2:id_ex_buffer2|EX2_PC[0]  ; Lost Fanouts              ; ID_EX_buffer1:id_ex_buffer1|EX1_PC[0]                                       ;
+----------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1620  ;
; Number of registers using Synchronous Clear  ; 97    ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 1556  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1069  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------+
; Inverted Register Statistics                               ;
+--------------------------------------------------+---------+
; Inverted Register                                ; Fan out ;
+--------------------------------------------------+---------+
; IF_stage:if_stage|PC_register:pc_reg|DataOut[0]  ; 43      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[1]  ; 45      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[2]  ; 39      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[3]  ; 43      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[4]  ; 41      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[5]  ; 7       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[6]  ; 7       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[7]  ; 7       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[8]  ; 18      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[9]  ; 16      ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[10] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[11] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[12] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[13] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[14] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[15] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[16] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[17] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[18] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[19] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[20] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[21] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[22] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[23] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[24] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[25] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[26] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[27] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[28] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[29] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[30] ; 3       ;
; IF_stage:if_stage|PC_register:pc_reg|DataOut[31] ; 3       ;
; Total number of inverted registers = 32          ;         ;
+--------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 59 bits   ; 118 LEs       ; 59 LEs               ; 59 LEs                 ; Yes        ; |PL_CPU|IF_ID_buffer:if_id_buffer|ID_PC[10]                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |PL_CPU|ID_EX_buffer1:id_ex_buffer1|EX1_PFC[3]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |PL_CPU|ID_EX_buffer1:id_ex_buffer1|EX1_forward_to_B[25]     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |PL_CPU|IF_ID_buffer:if_id_buffer|ID_opcode[5]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PL_CPU|IF_ID_buffer:if_id_buffer|ID_rd_ind[3]               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |PL_CPU|IF_ID_buffer:if_id_buffer|ID_rs1_ind[4]              ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |PL_CPU|ID_EX_buffer1:id_ex_buffer1|EX1_forward_to_B[13]     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |PL_CPU|ID_EX_buffer1:id_ex_buffer1|EX1_forward_to_B[2]      ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |PL_CPU|ID_stage:id_stage|REG_FILE:reg_file|Read_data1[28]   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; Yes        ; |PL_CPU|ID_stage:id_stage|REG_FILE:reg_file|Read_data2[29]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |PL_CPU|ID_stage:id_stage|StallDetectionUnit:SDU|IF_ID_flush ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |PL_CPU|EX_stage:ex_stage|ALU:alu|Mux25                      ;
; 15:1               ; 8 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; No         ; |PL_CPU|EX_stage:ex_stage|ALU:alu|Mux15                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |PL_CPU|EX_stage:ex_stage|ALU:alu|Mux29                      ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; No         ; |PL_CPU|EX_stage:ex_stage|ALU:alu|Mux9                       ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |PL_CPU|EX_stage:ex_stage|ALU:alu|Mux30                      ;
; 17:1               ; 2 bits    ; 22 LEs        ; 16 LEs               ; 6 LEs                  ; No         ; |PL_CPU|EX_stage:ex_stage|ALU:alu|Mux5                       ;
; 18:1               ; 2 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |PL_CPU|EX_stage:ex_stage|ALU:alu|Mux33                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_mmk1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_stage:if_stage|PC_src_mux:pc_src_mux ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; bit_with       ; 32    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_stage:if_stage|PC_register:pc_reg ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; initialaddr    ; -1    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IF_ID_buffer:if_id_buffer ;
+----------------+--------------+----------------------------------------+
; Parameter Name ; Value        ; Type                                   ;
+----------------+--------------+----------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                        ;
; addu           ; 000000100001 ; Unsigned Binary                        ;
; sub            ; 000000100010 ; Unsigned Binary                        ;
; subu           ; 000000100011 ; Unsigned Binary                        ;
; and_           ; 000000100100 ; Unsigned Binary                        ;
; or_            ; 000000100101 ; Unsigned Binary                        ;
; xor_           ; 000000100110 ; Unsigned Binary                        ;
; nor_           ; 000000100111 ; Unsigned Binary                        ;
; sll            ; 000000000000 ; Unsigned Binary                        ;
; srl            ; 000000000010 ; Unsigned Binary                        ;
; slt            ; 000000101010 ; Unsigned Binary                        ;
; sgt            ; 000000101011 ; Unsigned Binary                        ;
; jr             ; 000000001000 ; Unsigned Binary                        ;
; addi           ; 001000000000 ; Unsigned Binary                        ;
; andi           ; 001100000000 ; Unsigned Binary                        ;
; ori            ; 001101000000 ; Unsigned Binary                        ;
; xori           ; 001110000000 ; Unsigned Binary                        ;
; lw             ; 100011000000 ; Unsigned Binary                        ;
; sw             ; 101011000000 ; Unsigned Binary                        ;
; slti           ; 001010000000 ; Unsigned Binary                        ;
; beq            ; 000100000000 ; Unsigned Binary                        ;
; bne            ; 000101000000 ; Unsigned Binary                        ;
; j              ; 000010000000 ; Unsigned Binary                        ;
; jal            ; 000011000000 ; Unsigned Binary                        ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                        ;
+----------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; add            ; 000000100000 ; Unsigned Binary                ;
; addu           ; 000000100001 ; Unsigned Binary                ;
; sub            ; 000000100010 ; Unsigned Binary                ;
; subu           ; 000000100011 ; Unsigned Binary                ;
; and_           ; 000000100100 ; Unsigned Binary                ;
; or_            ; 000000100101 ; Unsigned Binary                ;
; xor_           ; 000000100110 ; Unsigned Binary                ;
; nor_           ; 000000100111 ; Unsigned Binary                ;
; sll            ; 000000000000 ; Unsigned Binary                ;
; srl            ; 000000000010 ; Unsigned Binary                ;
; slt            ; 000000101010 ; Unsigned Binary                ;
; sgt            ; 000000101011 ; Unsigned Binary                ;
; jr             ; 000000001000 ; Unsigned Binary                ;
; addi           ; 001000000000 ; Unsigned Binary                ;
; andi           ; 001100000000 ; Unsigned Binary                ;
; ori            ; 001101000000 ; Unsigned Binary                ;
; xori           ; 001110000000 ; Unsigned Binary                ;
; lw             ; 100011000000 ; Unsigned Binary                ;
; sw             ; 101011000000 ; Unsigned Binary                ;
; slti           ; 001010000000 ; Unsigned Binary                ;
; beq            ; 000100000000 ; Unsigned Binary                ;
; bne            ; 000101000000 ; Unsigned Binary                ;
; j              ; 000010000000 ; Unsigned Binary                ;
; jal            ; 000011000000 ; Unsigned Binary                ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|Immed_Gen_unit:immed_gen ;
+----------------+--------------+---------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                    ;
+----------------+--------------+---------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                         ;
; addu           ; 000000100001 ; Unsigned Binary                                         ;
; sub            ; 000000100010 ; Unsigned Binary                                         ;
; subu           ; 000000100011 ; Unsigned Binary                                         ;
; and_           ; 000000100100 ; Unsigned Binary                                         ;
; or_            ; 000000100101 ; Unsigned Binary                                         ;
; xor_           ; 000000100110 ; Unsigned Binary                                         ;
; nor_           ; 000000100111 ; Unsigned Binary                                         ;
; sll            ; 000000000000 ; Unsigned Binary                                         ;
; srl            ; 000000000010 ; Unsigned Binary                                         ;
; slt            ; 000000101010 ; Unsigned Binary                                         ;
; sgt            ; 000000101011 ; Unsigned Binary                                         ;
; jr             ; 000000001000 ; Unsigned Binary                                         ;
; addi           ; 001000000000 ; Unsigned Binary                                         ;
; andi           ; 001100000000 ; Unsigned Binary                                         ;
; ori            ; 001101000000 ; Unsigned Binary                                         ;
; xori           ; 001110000000 ; Unsigned Binary                                         ;
; lw             ; 100011000000 ; Unsigned Binary                                         ;
; sw             ; 101011000000 ; Unsigned Binary                                         ;
; slti           ; 001010000000 ; Unsigned Binary                                         ;
; beq            ; 000100000000 ; Unsigned Binary                                         ;
; bne            ; 000101000000 ; Unsigned Binary                                         ;
; j              ; 000010000000 ; Unsigned Binary                                         ;
; jal            ; 000011000000 ; Unsigned Binary                                         ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                         ;
+----------------+--------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|BranchResolver:BR ;
+----------------+--------------+--------------------------------------------------+
; Parameter Name ; Value        ; Type                                             ;
+----------------+--------------+--------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                  ;
; addu           ; 000000100001 ; Unsigned Binary                                  ;
; sub            ; 000000100010 ; Unsigned Binary                                  ;
; subu           ; 000000100011 ; Unsigned Binary                                  ;
; and_           ; 000000100100 ; Unsigned Binary                                  ;
; or_            ; 000000100101 ; Unsigned Binary                                  ;
; xor_           ; 000000100110 ; Unsigned Binary                                  ;
; nor_           ; 000000100111 ; Unsigned Binary                                  ;
; sll            ; 000000000000 ; Unsigned Binary                                  ;
; srl            ; 000000000010 ; Unsigned Binary                                  ;
; slt            ; 000000101010 ; Unsigned Binary                                  ;
; sgt            ; 000000101011 ; Unsigned Binary                                  ;
; jr             ; 000000001000 ; Unsigned Binary                                  ;
; addi           ; 001000000000 ; Unsigned Binary                                  ;
; andi           ; 001100000000 ; Unsigned Binary                                  ;
; ori            ; 001101000000 ; Unsigned Binary                                  ;
; xori           ; 001110000000 ; Unsigned Binary                                  ;
; lw             ; 100011000000 ; Unsigned Binary                                  ;
; sw             ; 101011000000 ; Unsigned Binary                                  ;
; slti           ; 001010000000 ; Unsigned Binary                                  ;
; beq            ; 000100000000 ; Unsigned Binary                                  ;
; bne            ; 000101000000 ; Unsigned Binary                                  ;
; j              ; 000010000000 ; Unsigned Binary                                  ;
; jal            ; 000011000000 ; Unsigned Binary                                  ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                  ;
+----------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU ;
+----------------+--------------+----------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                 ;
+----------------+--------------+----------------------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                                      ;
; addu           ; 000000100001 ; Unsigned Binary                                                      ;
; sub            ; 000000100010 ; Unsigned Binary                                                      ;
; subu           ; 000000100011 ; Unsigned Binary                                                      ;
; and_           ; 000000100100 ; Unsigned Binary                                                      ;
; or_            ; 000000100101 ; Unsigned Binary                                                      ;
; xor_           ; 000000100110 ; Unsigned Binary                                                      ;
; nor_           ; 000000100111 ; Unsigned Binary                                                      ;
; sll            ; 000000000000 ; Unsigned Binary                                                      ;
; srl            ; 000000000010 ; Unsigned Binary                                                      ;
; slt            ; 000000101010 ; Unsigned Binary                                                      ;
; sgt            ; 000000101011 ; Unsigned Binary                                                      ;
; jr             ; 000000001000 ; Unsigned Binary                                                      ;
; addi           ; 001000000000 ; Unsigned Binary                                                      ;
; andi           ; 001100000000 ; Unsigned Binary                                                      ;
; ori            ; 001101000000 ; Unsigned Binary                                                      ;
; xori           ; 001110000000 ; Unsigned Binary                                                      ;
; lw             ; 100011000000 ; Unsigned Binary                                                      ;
; sw             ; 101011000000 ; Unsigned Binary                                                      ;
; slti           ; 001010000000 ; Unsigned Binary                                                      ;
; beq            ; 000100000000 ; Unsigned Binary                                                      ;
; bne            ; 000101000000 ; Unsigned Binary                                                      ;
; j              ; 000010000000 ; Unsigned Binary                                                      ;
; jal            ; 000011000000 ; Unsigned Binary                                                      ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                                      ;
+----------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|control_unit:cu ;
+----------------+--------------+------------------------------------------------+
; Parameter Name ; Value        ; Type                                           ;
+----------------+--------------+------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                ;
; addu           ; 000000100001 ; Unsigned Binary                                ;
; sub            ; 000000100010 ; Unsigned Binary                                ;
; subu           ; 000000100011 ; Unsigned Binary                                ;
; and_           ; 000000100100 ; Unsigned Binary                                ;
; or_            ; 000000100101 ; Unsigned Binary                                ;
; xor_           ; 000000100110 ; Unsigned Binary                                ;
; nor_           ; 000000100111 ; Unsigned Binary                                ;
; sll            ; 000000000000 ; Unsigned Binary                                ;
; srl            ; 000000000010 ; Unsigned Binary                                ;
; slt            ; 000000101010 ; Unsigned Binary                                ;
; sgt            ; 000000101011 ; Unsigned Binary                                ;
; jr             ; 000000001000 ; Unsigned Binary                                ;
; addi           ; 001000000000 ; Unsigned Binary                                ;
; andi           ; 001100000000 ; Unsigned Binary                                ;
; ori            ; 001101000000 ; Unsigned Binary                                ;
; xori           ; 001110000000 ; Unsigned Binary                                ;
; lw             ; 100011000000 ; Unsigned Binary                                ;
; sw             ; 101011000000 ; Unsigned Binary                                ;
; slti           ; 001010000000 ; Unsigned Binary                                ;
; beq            ; 000100000000 ; Unsigned Binary                                ;
; bne            ; 000101000000 ; Unsigned Binary                                ;
; j              ; 000010000000 ; Unsigned Binary                                ;
; jal            ; 000011000000 ; Unsigned Binary                                ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                ;
+----------------+--------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_stage:id_stage|StallDetectionUnit:SDU ;
+----------------+--------------+-------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                  ;
+----------------+--------------+-------------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                       ;
; addu           ; 000000100001 ; Unsigned Binary                                       ;
; sub            ; 000000100010 ; Unsigned Binary                                       ;
; subu           ; 000000100011 ; Unsigned Binary                                       ;
; and_           ; 000000100100 ; Unsigned Binary                                       ;
; or_            ; 000000100101 ; Unsigned Binary                                       ;
; xor_           ; 000000100110 ; Unsigned Binary                                       ;
; nor_           ; 000000100111 ; Unsigned Binary                                       ;
; sll            ; 000000000000 ; Unsigned Binary                                       ;
; srl            ; 000000000010 ; Unsigned Binary                                       ;
; slt            ; 000000101010 ; Unsigned Binary                                       ;
; sgt            ; 000000101011 ; Unsigned Binary                                       ;
; jr             ; 000000001000 ; Unsigned Binary                                       ;
; addi           ; 001000000000 ; Unsigned Binary                                       ;
; andi           ; 001100000000 ; Unsigned Binary                                       ;
; ori            ; 001101000000 ; Unsigned Binary                                       ;
; xori           ; 001110000000 ; Unsigned Binary                                       ;
; lw             ; 100011000000 ; Unsigned Binary                                       ;
; sw             ; 101011000000 ; Unsigned Binary                                       ;
; slti           ; 001010000000 ; Unsigned Binary                                       ;
; beq            ; 000100000000 ; Unsigned Binary                                       ;
; bne            ; 000101000000 ; Unsigned Binary                                       ;
; j              ; 000010000000 ; Unsigned Binary                                       ;
; jal            ; 000011000000 ; Unsigned Binary                                       ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                       ;
+----------------+--------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_buffer1:id_ex_buffer1 ;
+----------------+--------------+------------------------------------------+
; Parameter Name ; Value        ; Type                                     ;
+----------------+--------------+------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                          ;
; addu           ; 000000100001 ; Unsigned Binary                          ;
; sub            ; 000000100010 ; Unsigned Binary                          ;
; subu           ; 000000100011 ; Unsigned Binary                          ;
; and_           ; 000000100100 ; Unsigned Binary                          ;
; or_            ; 000000100101 ; Unsigned Binary                          ;
; xor_           ; 000000100110 ; Unsigned Binary                          ;
; nor_           ; 000000100111 ; Unsigned Binary                          ;
; sll            ; 000000000000 ; Unsigned Binary                          ;
; srl            ; 000000000010 ; Unsigned Binary                          ;
; slt            ; 000000101010 ; Unsigned Binary                          ;
; sgt            ; 000000101011 ; Unsigned Binary                          ;
; jr             ; 000000001000 ; Unsigned Binary                          ;
; addi           ; 001000000000 ; Unsigned Binary                          ;
; andi           ; 001100000000 ; Unsigned Binary                          ;
; ori            ; 001101000000 ; Unsigned Binary                          ;
; xori           ; 001110000000 ; Unsigned Binary                          ;
; lw             ; 100011000000 ; Unsigned Binary                          ;
; sw             ; 101011000000 ; Unsigned Binary                          ;
; slti           ; 001010000000 ; Unsigned Binary                          ;
; beq            ; 000100000000 ; Unsigned Binary                          ;
; bne            ; 000101000000 ; Unsigned Binary                          ;
; j              ; 000010000000 ; Unsigned Binary                          ;
; jal            ; 000011000000 ; Unsigned Binary                          ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                          ;
+----------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FORWARDING_stage:forwarding_stage|MUX_4x1:store_rs2_mux ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ID_EX_buffer2:id_ex_buffer2 ;
+----------------+--------------+------------------------------------------+
; Parameter Name ; Value        ; Type                                     ;
+----------------+--------------+------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                          ;
; addu           ; 000000100001 ; Unsigned Binary                          ;
; sub            ; 000000100010 ; Unsigned Binary                          ;
; subu           ; 000000100011 ; Unsigned Binary                          ;
; and_           ; 000000100100 ; Unsigned Binary                          ;
; or_            ; 000000100101 ; Unsigned Binary                          ;
; xor_           ; 000000100110 ; Unsigned Binary                          ;
; nor_           ; 000000100111 ; Unsigned Binary                          ;
; sll            ; 000000000000 ; Unsigned Binary                          ;
; srl            ; 000000000010 ; Unsigned Binary                          ;
; slt            ; 000000101010 ; Unsigned Binary                          ;
; sgt            ; 000000101011 ; Unsigned Binary                          ;
; jr             ; 000000001000 ; Unsigned Binary                          ;
; addi           ; 001000000000 ; Unsigned Binary                          ;
; andi           ; 001100000000 ; Unsigned Binary                          ;
; ori            ; 001101000000 ; Unsigned Binary                          ;
; xori           ; 001110000000 ; Unsigned Binary                          ;
; lw             ; 100011000000 ; Unsigned Binary                          ;
; sw             ; 101011000000 ; Unsigned Binary                          ;
; slti           ; 001010000000 ; Unsigned Binary                          ;
; beq            ; 000100000000 ; Unsigned Binary                          ;
; bne            ; 000101000000 ; Unsigned Binary                          ;
; j              ; 000010000000 ; Unsigned Binary                          ;
; jal            ; 000011000000 ; Unsigned Binary                          ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                          ;
+----------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage ;
+----------------+--------------+--------------------------------+
; Parameter Name ; Value        ; Type                           ;
+----------------+--------------+--------------------------------+
; add            ; 000000100000 ; Unsigned Binary                ;
; addu           ; 000000100001 ; Unsigned Binary                ;
; sub            ; 000000100010 ; Unsigned Binary                ;
; subu           ; 000000100011 ; Unsigned Binary                ;
; and_           ; 000000100100 ; Unsigned Binary                ;
; or_            ; 000000100101 ; Unsigned Binary                ;
; xor_           ; 000000100110 ; Unsigned Binary                ;
; nor_           ; 000000100111 ; Unsigned Binary                ;
; sll            ; 000000000000 ; Unsigned Binary                ;
; srl            ; 000000000010 ; Unsigned Binary                ;
; slt            ; 000000101010 ; Unsigned Binary                ;
; sgt            ; 000000101011 ; Unsigned Binary                ;
; jr             ; 000000001000 ; Unsigned Binary                ;
; addi           ; 001000000000 ; Unsigned Binary                ;
; andi           ; 001100000000 ; Unsigned Binary                ;
; ori            ; 001101000000 ; Unsigned Binary                ;
; xori           ; 001110000000 ; Unsigned Binary                ;
; lw             ; 100011000000 ; Unsigned Binary                ;
; sw             ; 101011000000 ; Unsigned Binary                ;
; slti           ; 001010000000 ; Unsigned Binary                ;
; beq            ; 000100000000 ; Unsigned Binary                ;
; bne            ; 000101000000 ; Unsigned Binary                ;
; j              ; 000010000000 ; Unsigned Binary                ;
; jal            ; 000011000000 ; Unsigned Binary                ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                ;
+----------------+--------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU_OPER:alu_oper ;
+----------------+--------------+--------------------------------------------------+
; Parameter Name ; Value        ; Type                                             ;
+----------------+--------------+--------------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                                  ;
; addu           ; 000000100001 ; Unsigned Binary                                  ;
; sub            ; 000000100010 ; Unsigned Binary                                  ;
; subu           ; 000000100011 ; Unsigned Binary                                  ;
; and_           ; 000000100100 ; Unsigned Binary                                  ;
; or_            ; 000000100101 ; Unsigned Binary                                  ;
; xor_           ; 000000100110 ; Unsigned Binary                                  ;
; nor_           ; 000000100111 ; Unsigned Binary                                  ;
; sll            ; 000000000000 ; Unsigned Binary                                  ;
; srl            ; 000000000010 ; Unsigned Binary                                  ;
; slt            ; 000000101010 ; Unsigned Binary                                  ;
; sgt            ; 000000101011 ; Unsigned Binary                                  ;
; jr             ; 000000001000 ; Unsigned Binary                                  ;
; addi           ; 001000000000 ; Unsigned Binary                                  ;
; andi           ; 001100000000 ; Unsigned Binary                                  ;
; ori            ; 001101000000 ; Unsigned Binary                                  ;
; xori           ; 001110000000 ; Unsigned Binary                                  ;
; lw             ; 100011000000 ; Unsigned Binary                                  ;
; sw             ; 101011000000 ; Unsigned Binary                                  ;
; slti           ; 001010000000 ; Unsigned Binary                                  ;
; beq            ; 000100000000 ; Unsigned Binary                                  ;
; bne            ; 000101000000 ; Unsigned Binary                                  ;
; j              ; 000010000000 ; Unsigned Binary                                  ;
; jal            ; 000011000000 ; Unsigned Binary                                  ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                                  ;
+----------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EX_stage:ex_stage|ALU:alu ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; bit_width      ; 32    ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                   ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; DataMem_MIF.mif      ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_mmk1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MEM_WB_buffer:mem_wb_buffer ;
+----------------+--------------+------------------------------------------+
; Parameter Name ; Value        ; Type                                     ;
+----------------+--------------+------------------------------------------+
; add            ; 000000100000 ; Unsigned Binary                          ;
; addu           ; 000000100001 ; Unsigned Binary                          ;
; sub            ; 000000100010 ; Unsigned Binary                          ;
; subu           ; 000000100011 ; Unsigned Binary                          ;
; and_           ; 000000100100 ; Unsigned Binary                          ;
; or_            ; 000000100101 ; Unsigned Binary                          ;
; xor_           ; 000000100110 ; Unsigned Binary                          ;
; nor_           ; 000000100111 ; Unsigned Binary                          ;
; sll            ; 000000000000 ; Unsigned Binary                          ;
; srl            ; 000000000010 ; Unsigned Binary                          ;
; slt            ; 000000101010 ; Unsigned Binary                          ;
; sgt            ; 000000101011 ; Unsigned Binary                          ;
; jr             ; 000000001000 ; Unsigned Binary                          ;
; addi           ; 001000000000 ; Unsigned Binary                          ;
; andi           ; 001100000000 ; Unsigned Binary                          ;
; ori            ; 001101000000 ; Unsigned Binary                          ;
; xori           ; 001110000000 ; Unsigned Binary                          ;
; lw             ; 100011000000 ; Unsigned Binary                          ;
; sw             ; 101011000000 ; Unsigned Binary                          ;
; slti           ; 001010000000 ; Unsigned Binary                          ;
; beq            ; 000100000000 ; Unsigned Binary                          ;
; bne            ; 000101000000 ; Unsigned Binary                          ;
; j              ; 000010000000 ; Unsigned Binary                          ;
; jal            ; 000011000000 ; Unsigned Binary                          ;
; hlt_inst       ; 111111000000 ; Unsigned Binary                          ;
+----------------+--------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                        ;
; Entity Instance                           ; MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 1024                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX_stage:ex_stage|ALU:alu"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ZF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; CF   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_EX_buffer2:id_ex_buffer2"                                                                      ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; EX2_rs1_ind        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_rs2_ind        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_rs1            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_is_oper2_immed ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_is_jr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; EX2_forward_to_B   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU"                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ID_stage:id_stage"                                                                                 ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; ID_is_j             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; is_branch_and_taken ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "IF_stage:if_stage|PC_src_mux:pc_src_mux" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; inf  ; Input ; Info     ; Stuck at GND                              ;
; ing  ; Input ; Info     ; Stuck at GND                              ;
; inh  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 1620                        ;
;     CLR               ; 390                         ;
;     CLR SCLR          ; 92                          ;
;     CLR SCLR SLD      ; 5                           ;
;     ENA CLR           ; 1069                        ;
;     plain             ; 64                          ;
; cycloneiii_lcell_comb ; 3134                        ;
;     arith             ; 172                         ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 104                         ;
;     normal            ; 2962                        ;
;         1 data inputs ; 36                          ;
;         2 data inputs ; 123                         ;
;         3 data inputs ; 479                         ;
;         4 data inputs ; 2324                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.69                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Feb  2 18:20:28 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PLCPU -c PLCPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux_4x1.v
    Info (12023): Found entity 1: BITWISEand2 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v Line: 2
    Info (12023): Found entity 2: MUX_4x1 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v Line: 11
Warning (12019): Can't analyze file -- file MUX_8x1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg_file.v
    Info (12023): Found entity 1: REG_FILE File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/REG_FILE.v Line: 2
Warning (12019): Can't analyze file -- file Branch_flag_Gen.v is missing
Warning (12019): Can't analyze file -- file Branch_or_Jump_TargGen.v is missing
Warning (12019): Can't analyze file -- file forward_unit.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu_oper.v
    Info (12023): Found entity 1: ALU_OPER File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 15
Warning (12019): Can't analyze file -- file comparator.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file if_id_buffer.v
    Info (12023): Found entity 1: IF_ID_buffer File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_ID_buffer.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file id_ex_buffer.v
    Info (12023): Found entity 1: ID_EX_buffer1 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 1
    Info (12023): Found entity 2: ID_EX_buffer2 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file ex_mem_buffer.v
    Info (12023): Found entity 1: EX_MEM_buffer File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_MEM_buffer.v Line: 2
Warning (10238): Verilog Module Declaration warning at MEM_WB_buffer.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "MEM_WB_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_WB_buffer.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file mem_wb_buffer.v
    Info (12023): Found entity 1: MEM_WB_buffer File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_WB_buffer.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/control_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pc_register.v
    Info (12023): Found entity 1: PC_register File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PC_register.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file immed_gen_unit.v
    Info (12023): Found entity 1: Immed_Gen_unit File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file if_stage.v
    Info (12023): Found entity 1: IF_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file id_stage.v
    Info (12023): Found entity 1: ID_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ex_stage.v
    Info (12023): Found entity 1: EX_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mem_stage.v
    Info (12023): Found entity 1: MEM_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_stage.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file wb_stage.v
    Info (12023): Found entity 1: WB_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/WB_stage.v Line: 3
Warning (12019): Can't analyze file -- file exception_detect_unit.v is missing
Warning (12019): Can't analyze file -- file MUX_2x1.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file im.v
    Info (12023): Found entity 1: IM File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dm.v
    Info (12023): Found entity 1: DM File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bcd7seg.v
    Info (12023): Found entity 1: bcd7seg File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/bcd7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file compareequal.v
    Info (12023): Found entity 1: compare_equal File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/CompareEqual.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file datamemory_ip.v
    Info (12023): Found entity 1: DataMemory_IP File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 40
Warning (10275): Verilog HDL Module Instantiation warning at PL_CPU.v(192): ignored dangling comma in List of Port Connections File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 192
Info (12021): Found 1 design units, including 1 entities, in source file pl_cpu.v
    Info (12023): Found entity 1: PL_CPU File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_sim.v
    Info (12023): Found entity 1: PipeLine_sim File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PipeLine_sim.v Line: 45
Info (12127): Elaborating entity "PL_CPU" for the top level hierarchy
Warning (12125): Using design file forwarda.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardA File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarda.v Line: 1
Info (12128): Elaborating entity "forwardA" for hierarchy "forwardA:FA" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 73
Warning (12125): Using design file forwardb.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardB File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardb.v Line: 1
Info (12128): Elaborating entity "forwardB" for hierarchy "forwardB:FB" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 83
Warning (12125): Using design file forwardc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: forwardC File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwardc.v Line: 1
Info (12128): Elaborating entity "forwardC" for hierarchy "forwardC:FC" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 89
Info (12128): Elaborating entity "IF_stage" for hierarchy "IF_stage:if_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 95
Warning (12125): Using design file pc_src_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: PC_src_mux File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/pc_src_mux.v Line: 1
Info (12128): Elaborating entity "PC_src_mux" for hierarchy "IF_stage:if_stage|PC_src_mux:pc_src_mux" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 16
Info (12128): Elaborating entity "PC_register" for hierarchy "IF_stage:if_stage|PC_register:pc_reg" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 18
Info (12128): Elaborating entity "IM" for hierarchy "IF_stage:if_stage|IM:inst_mem" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IF_stage.v Line: 20
Warning (10030): Net "InstMem.data_a" at IM.v(8) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 8
Warning (10030): Net "InstMem.waddr_a" at IM.v(8) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 8
Warning (10030): Net "InstMem.we_a" at IM.v(8) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 8
Info (12128): Elaborating entity "IF_ID_buffer" for hierarchy "IF_ID_buffer:if_id_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 98
Info (12128): Elaborating entity "ID_stage" for hierarchy "ID_stage:id_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 110
Info (12128): Elaborating entity "REG_FILE" for hierarchy "ID_stage:id_stage|REG_FILE:reg_file" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at REG_FILE.v(15): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/REG_FILE.v Line: 15
Info (12128): Elaborating entity "Immed_Gen_unit" for hierarchy "ID_stage:id_stage|Immed_Gen_unit:immed_gen" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 30
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(22): truncated value with size 37 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 22
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(24): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 24
Warning (10230): Verilog HDL assignment warning at Immed_Gen_unit.v(27): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/Immed_Gen_unit.v Line: 27
Warning (12125): Using design file branchresolver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchResolver File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v Line: 2
Info (12128): Elaborating entity "BranchResolver" for hierarchy "ID_stage:id_stage|BranchResolver:BR" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 42
Warning (10230): Verilog HDL assignment warning at branchresolver.v(26): truncated value with size 32 to match size of target (3) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v Line: 26
Warning (12125): Using design file branchpredictor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchPredictor File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchpredictor.v Line: 1
Info (12128): Elaborating entity "BranchPredictor" for hierarchy "ID_stage:id_stage|BranchResolver:BR|BranchPredictor:BPU" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchresolver.v Line: 24
Info (12128): Elaborating entity "control_unit" for hierarchy "ID_stage:id_stage|control_unit:cu" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 44
Warning (12125): Using design file stalldetectionunit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: StallDetectionUnit File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/stalldetectionunit.v Line: 1
Info (12128): Elaborating entity "StallDetectionUnit" for hierarchy "ID_stage:id_stage|StallDetectionUnit:SDU" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_stage.v Line: 47
Info (12128): Elaborating entity "ID_EX_buffer1" for hierarchy "ID_EX_buffer1:id_ex_buffer1" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 129
Warning (12125): Using design file forwarding_stage.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FORWARDING_stage File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarding_stage.v Line: 1
Info (12128): Elaborating entity "FORWARDING_stage" for hierarchy "FORWARDING_stage:forwarding_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 138
Info (12128): Elaborating entity "MUX_4x1" for hierarchy "FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/forwarding_stage.v Line: 21
Info (12128): Elaborating entity "BITWISEand2" for hierarchy "FORWARDING_stage:forwarding_stage|MUX_4x1:alu_oper1|BITWISEand2:sel0" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MUX_4x1.v Line: 20
Info (12128): Elaborating entity "ID_EX_buffer2" for hierarchy "ID_EX_buffer2:id_ex_buffer2" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 147
Info (12128): Elaborating entity "EX_stage" for hierarchy "EX_stage:ex_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 153
Info (12128): Elaborating entity "ALU_OPER" for hierarchy "EX_stage:ex_stage|ALU_OPER:alu_oper" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 16
Warning (10270): Verilog HDL Case Statement warning at ALU_OPER.v(25): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU_OPER.v(25): inferring latch(es) for variable "ALU_OP", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[0]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[1]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[2]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (10041): Inferred latch for "ALU_OP[3]" at ALU_OPER.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Info (12128): Elaborating entity "ALU" for hierarchy "EX_stage:ex_stage|ALU:alu" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 18
Warning (10230): Verilog HDL assignment warning at ALU.v(46): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 46
Warning (10230): Verilog HDL assignment warning at ALU.v(50): truncated value with size 32 to match size of target (1) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 50
Warning (10270): Verilog HDL Case Statement warning at ALU.v(25): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "CF", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Warning (10240): Verilog HDL Always Construct warning at ALU.v(25): inferring latch(es) for variable "res", which holds its previous value in one or more paths through the always construct File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[0]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[1]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[2]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[3]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[4]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[5]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[6]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[7]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[8]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[9]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[10]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[11]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[12]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[13]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[14]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[15]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[16]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[17]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[18]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[19]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[20]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[21]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[22]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[23]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[24]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[25]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[26]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[27]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[28]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[29]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[30]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "res[31]" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Info (10041): Inferred latch for "CF" at ALU.v(25) File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
Warning (12125): Using design file branchdecision.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchDecision File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchdecision.v Line: 1
Info (12128): Elaborating entity "BranchDecision" for hierarchy "EX_stage:ex_stage|BranchDecision:BDU" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/EX_stage.v Line: 22
Info (12128): Elaborating entity "compare_equal" for hierarchy "EX_stage:ex_stage|BranchDecision:BDU|compare_equal:cmp1" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/branchdecision.v Line: 15
Info (12128): Elaborating entity "EX_MEM_buffer" for hierarchy "EX_MEM_buffer:ex_mem_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 180
Info (12128): Elaborating entity "MEM_stage" for hierarchy "MEM_stage:mem_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 183
Info (12128): Elaborating entity "DM" for hierarchy "MEM_stage:mem_stage|DM:data_mem" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/MEM_stage.v Line: 10
Info (12128): Elaborating entity "DataMemory_IP" for hierarchy "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DM.v Line: 36
Info (12128): Elaborating entity "altsyncram" for hierarchy "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 86
Info (12130): Elaborated megafunction instantiation "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 86
Info (12133): Instantiated megafunction "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/DataMemory_IP.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataMem_MIF.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mmk1.tdf
    Info (12023): Found entity 1: altsyncram_mmk1 File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/db/altsyncram_mmk1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mmk1" for hierarchy "MEM_stage:mem_stage|DM:data_mem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_mmk1:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MEM_WB_buffer" for hierarchy "MEM_WB_buffer:mem_wb_buffer" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 192
Info (12128): Elaborating entity "WB_stage" for hierarchy "WB_stage:wb_stage" File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PL_CPU.v Line: 195
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "IF_stage:if_stage|IM:inst_mem|InstMem" is uninferred due to asynchronous read logic File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/IM.v Line: 8
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[2] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[4] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[5] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[6] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[7] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[8] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[9] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[10] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[11] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[12] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[13] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[14] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[15] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[16] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[17] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[18] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[19] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[20] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[21] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[22] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[23] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[24] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[25] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[26] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[27] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[28] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[29] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[30] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU:alu|res[31] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[2] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer2:id_ex_buffer2|EX2_opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 180
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[3] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer2:id_ex_buffer2|EX2_opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 180
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[0] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer2:id_ex_buffer2|EX2_opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 180
Warning (13012): Latch EX_stage:ex_stage|ALU_OPER:alu_oper|ALU_OP[1] has unsafe behavior File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ALU_OPER.v Line: 25
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ID_EX_buffer2:id_ex_buffer2|EX2_opcode[11] File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/ID_EX_buffer.v Line: 180
Info (13000): Registers with preset signals will power-up high File: D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PC_register.v Line: 17
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 86 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PLCPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4350 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 4252 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Sun Feb  2 18:20:44 2025
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SILICORE/PipeLine/PipeLine/PLCPU.map.smsg.


