[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADM706RARZ-REEL7 production of ANALOG DEVICES from the text:3 V, Voltage Monitoring \nMicroprocessor  Supervisory Circuits  \nData Sheet ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T \nRev.  E Document Feedback  \nInformation furnished by Analog Devices  is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without noti ce. No \nlicense is granted by implication or otherwise under any patent or patent rights of Analog Devices. \nTrademarks and registered trademarks are the property of their respective owners.  O\nne Technology Way, P.O. Box 9106,  Norwood, MA 02062- 9106, U.S.A . \nTel: 781.329.4700  © 2007 –2016  Analog Devices, Inc. All rights reserved.  \nTechnical Support  www.analog.co m  FEATURES  \nPrecision supply voltage monitor  \n2.63 V ( ADM706P , ADM706R , ADM708R ) \n2.93 V ( ADM706S , ADM708S ) \n3.08 V ( ADM706T , ADM708T ) \n100 µA quiescent current  \n200 ms reset pulse w idth  \nDebounced manual reset input ( MR) \nIndependent watchdog timer  \n1.6 sec timeout  (ADM706P , ADM706R , ADM706S , \nADM706T ) \nReset output  \nActive high ( ADM706P ) \nActive low ( ADM706R , ADM706S , ADM706T ) \nBoth active high and active low ( ADM708R , ADM708S , \nADM708T ) \nVoltage monitor for power  fail or low battery w arning  \nGuaranteed RESET  valid with V CC = 1 V \nSuperior upgrade for MAX706P/R/S/T, MAX708R/S/T  \nAPPLICATIONS  \nMicroprocessor systems  \nComputers \nControllers  \nIntelligent instruments  \nCritical microprocessor  monitoring  \nBattery  operated systems  \nPortable i nstruments FUNCTIONAL BLOCK DIA GRAM S \nWATCHDOG\nTRANSITION\nDETECT ORWATCHDOG\nINPUT (WDI)\nPOWER-F AIL\nINPUT (PFI) POWER-F AIL\nOUTPUT (PFO)WATCHDOG\nOUTPUT (WDO)\nRESET,\n(P = RESET)\n*VOLT AGE REFERENCE = 2.63V (P/R), 2.93V (S), 3.08V (T)ADM706P/ADM706R/\nADM706S/ADM706TRESET AND\nWATCHDOG\nTIMEBASE\nRESET\nGENERAT ORMRVCC\n70μA\nVCCWATCHDOG\nTIMER\nVREF*\n1.25V\n06435-001\nF\nigure 1. ADM706P /ADM706R /ADM706S /ADM706T  \n1.25VPOWER-F AIL\nINPUT (PFI)RESET\n* VOLT AGE REFERENCE = 2.63V (R), 2.93V (S), 3.08V (T)RESET\nGENERAT ORMRVCC\n70μA\nVCCRESET\n06435-002VREF*\nPOWER-F AIL\nOUTPUT (PFO)ADM708R/ADM708S/\nADM708T\nF\nigure 2. ADM708R /ADM708S /ADM708T  \nGENERAL DESCRIPTION  \nThe ADM706P /ADM706R /ADM706S /ADM706T  and the \nADM708R /ADM708S /ADM708T  microprocessor supervisory \ncircuits are suitable for  monitoring either 3 V or 3.3 V  power \nsupplies. \nThe ADM706P /ADM706R /ADM706S /ADM706T  provide \npower  supply monitoring circuitry that generate  a reset output \nduring power -up, power- down , and brownout conditions. The \nreset output remains operational with V CC as low as 1 V . \nIndependent watchdog monitoring circ uitry is also provided. This  \nactivate s if the watchdog input does  not toggle within 1.6 sec.  \nIn addition, there is a 1.25 V threshold detector for  a power  fail \nwarning, low battery detection, or to monitor an additional \npower supply. An active low debounced MR input is also \nincluded.  The ADM706R , ADM706S , and ADM706T  are identical except \nfor the reset threshold monitor levels, which  are 2.63 V , 2.93 V ,  and \n3.08 V , respectively. The ADM706P  is identical to the ADM706R  \nin that the reset threshold is 2.63 V . It differs only in that it has \nan active high reset output.  \nThe ADM708R /ADM708S /ADM708T  provide similar  functio -\nnality as the ADM706R /ADM706S /ADM706T  and only differ \nin that a watchdog timer function is not available. Instead, a n \nactive high reset output (RESET)  is provided  in addition to the  \nactive low ( RESET ) output . \nAll device s are available in narrow 8 -lead PDIP and 8 -lead \nSOIC packages.  \nADM706P/ADM706R/ADM706S/ADM706 T, ADM708R/ADM708S/ADM708T Data Sheet\n \nRev. E | Page 2 of 16 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ....................................................................................... 1 \xa0\nFunctional Block Diagrams ............................................................. 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\nRevision History ............................................................................... 2 \xa0\nSpecifications ..................................................................................... 3 \xa0\nAbsolute Maximum Ratings ............................................................ 5 \xa0\nESD Caution .................................................................................. 5 \xa0\nPin Configurations and Function Descriptions ........................... 6 \xa0\nTypical Performance Characteristics ............................................. 8 \xa0\nCircuit Information ........................................................................ 10 \xa0\nPower Fail Reset .......................................................................... 10 \xa0Manual Reset ............................................................................... 10 \xa0\nWatchdog Timer (ADM706P/ADM706R/ \nADM706S/ADM706T) .............................................................. 10 \xa0\nPower Fail Comparator .............................................................. 11 \xa0\nAdding Hysteresis to the Power Fail Comparator ................. 11 \xa0\nValid RESET  Below 1 V V CC ..................................................... 11 \xa0\nApplications Information .............................................................. 12 \xa0\nMonitoring Additional Supply Levels ...................................... 12 \xa0\nMicroprocessors with Bidirectional RESET  ........................... 12 \xa0\nOutline Dimensions ....................................................................... 13 \xa0\nOrdering Guide .......................................................................... 14 \xa0\n \n \nREVISION HISTORY \n1/16—Rev. D to Rev. E \nChanges to Table 3 ............................................................................ 6 Changes to Table 4 ............................................................................ 7 \nChanges to Power Fail Comparator Section, Figure 17, \nand Figure 18 ................................................................................... 10 Changes to Figure 20 and Figure 22 ............................................. 12 Changes to Ordering Guide .......................................................... 14  \n10/14—Rev. C to Rev. D \nChanges to Pin 4 Description; Table 3 ........................................... 6 Changes to Pin 4 Description; Table 4 ........................................... 7 Changes to Ordering Guide .......................................................... 14  5/08—Rev. B to Rev. C Changes to Applications Section ..................................................... 1 Changes to Table 2 ............................................................................. 5 \nChanges to Table 3 ............................................................................. 6 \nChanges to Figure 8 ........................................................................... 7 Changes to Figure 16 ......................................................................... 9  2/07—Rev. A to Rev. B \nUpdated Format .................................................................. Universal \nChanges to Table 1 ............................................................................. 3 Updated Outline Dimensions ....................................................... 12 \nChanges to Ordering Guide .......................................................... 13 \n \n \nData Sheet  ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  \n \nRev. E | Page 3  of 16 SPECIFICATIONS \nVCC = 2.70 V to 5.5 V ( ADM706P /ADM706R /ADM708R ), V CC = 3.00 V to 5.5 V (ADM70x S), V CC = 3.15 V to 5.5 V (ADM70x T), T A = \nTMIN to T MAX unless otherwise noted.  \nTable 1.  \nParameter  Min  Typ  Max  Unit  Test Conditions/Comments  \nPOWER SUPPLY       \nVCC Operating Voltage Range  1.0  5.5 V  \nSupply Current   100 200 μA VCC < 3.6 V  \n  150 350 μA VCC < 5.5 V  \nLOGIC OUTPUT       \nReset Threshold (V RST) 2.55  2.63  2.70  V ADM706P /ADM706R /ADM708R  \n 2.85  2.93  3.00  V ADM706S /ADM708S  \n 3.00  3.08  3.15  V ADM706T /ADM708T  \nReset Threshold Hysteresis   20  mV  \nRESET PULSE WIDTH  160 200 280 ms ADM706P /ADM706R /ADM708R , VCC = 3 V  \n 160 200 280 ms ADM706S /ADM708S /ADM706T /ADM708T , \nVCC = 3.3 V  \n  200  ms VCC = 5.0 V  \nRESET  OUTPUT  VOLTAGE ( ADM706R /ADM708R / \nADM706S /ADM708S /ADM706T /ADM708T )      \nVOH 0.8 × V CC   V VRST (max) < V CC < 3.6 V, I SOURCE  = 500 μ A \nVOL   0.3 V VRST (max) < V CC < 3.6 V, I SINK = 1.2 mA  \nVOH VCC − 1.5 V    V 4.5 V < V CC < 5.5 V, I SOURCE  = 800 μ A \nVOL   0.4 V 4.5 V < V CC < 5.5 V, I SINK = 3.2 mA  \nVOL   0.3  V VCC = 1 V, I SINK = 100 μA  \nRESET OUTPUT VOLTAGE ( ADM706P )      \nVOH VCC − 0.6 V    V VRST (max) < V CC < 3.6 V, I SOURCE  = 215 μ A \nVOL   0.3 V VRST (max) < V CC < 3.6 V, I SINK = 1.2 mA  \nVOH VCC − 1.5 V    V 4.5 V < V CC < 5.5 V, I SOURCE  = 800 μ A \nVOL   0.4 V 4.5 V < V CC < 5.5 V, I SINK = 3.2 mA  \nRESET OUTPUT VOLTAGE  \n(ADM708R /ADM708S /ADM708T )      \nVOH 0.8 × V CC   V VRST (max) < V CC < 3.6 V, I SOURCE  = 500 μ A \nVOL   0.3 V VRST (max) < V CC < 3.6 V, I SINK = 500 μ A \nVOH VCC − 1.5 V    V 4.5 V < V CC < 5.5 V, I SOURCE  = 800 μ A \nVOL   0.4 V 4.5 V < V CC < 5.5 V, I SINK = 1.2 mA  \nWATCHDOG INPUT  (ADM706P /ADM706R / \nADM706S /ADM706T )      \nWatchdog Timeout Period  1.00  1.60  2.25  sec ADM706P /ADM706R : VCC = 3 V;  \nADM706S /ADM706T : VCC = 3.3 V;  \nVIL = 0.4 V, V IH = V CC × 0.8 V  \nWDI Pulse Width  100   ns VRST (max) < V CC < 3.6 V  \n 50   ns 4.5 V < V CC < 5.5 V  \nWDI Input Threshold       \nVIL   0.6 V VRST (max) < V CC < 3.6 V  \nVIH 0.7 × V CC   V VRST (max) < V CC < 3.6 V  \nVIL   0.8 V VCC = 5.0 V  \nVIH 3.5   V VCC = 5.0 V  \nWDI Input Current  −1.0 +0.02  +1.0 μA WDI = 0 V or V CC \nADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  Data Sheet  \n \nRev. E | Page 4  of 16 Parameter  Min  Typ  Max  Unit  Test Conditions/Comments  \nWDO  OUTPUT VOLTAGE       \nVOH 0.8 × V CC   V VRST (max) < V CC < 3.6 V, I SOURCE  = 500 μ A \n VCC − 1.5 V   V 4.5 V < V CC < 5.5 V, I SOURCE  = 800 μ A \nVOL   0.3 V VRST (max) < V CC < 3.6 V, I SINK = 500 μA  \n   0.4 V 4.5 V < V CC < 5.5 V, I SINK = 1.2 mA  \nMANUAL RESET INPUT       \nMR Pull-Up Current ( MR = 0 V)  25 70 250 μA VRST (max) < V CC < 3.6 V  \n 100 250 600 μA 4.5 V < V CC < 5.5 V  \nMR Pulse Width  500   ns VRST (max) < V CC < 3.6 V  \n 150   ns 4.5 V < V CC < 5.5 V  \nMR INPUT THRESHOLD       \nVIL   0.6 V VRST (max) < V CC < 3.6 V  \nVIH 0.7 × V CC   V VRST (max) < V CC < 3.6 V  \nVIL   0.8 V 4.5 V < V CC < 5.5 V  \nVIH  2.0    V  4.5 V < V CC < 5.5 V  \nMR TO RESET OUTPUT DELAY    750 ns VRST (max) < V CC < 3.6 V  \n   250 ns 4.5 V < V CC < 5.5 V  \nPOWER  FAIL INPUT       \nPFI Input Threshold  1.2 1.25  1.3 V ADM706P /ADM706R /ADM708R , VCC = 3 V  \nADM706S /ADM708S /ADM706T /ADM708T , \nVCC = 3.3 V, PFI falling  \nPFI Input Current  −25  +0.01  +25  nA  \nPFO  OUTPUT VOLTAGE       \nVOH 0.8 × V CC   V VRST (max) < V CC < 3.6 V, I SOURCE  = 500 μ A \nVOL   0.3 V VRST (max) < V CC < 3.6 V, I SINK = 1.2 mA  \nVOH VCC − 1.5 V    V 4.5 V < V CC < 5.5 V, I SOURCE  = 800 μ A \nVOL   0.4 V 4.5 V < V CC < 5.5 V, I SINK = 3.2 mA  \n \n \nData Sheet  ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  \n \nRev. E | Page 5  of 16 ABSOLUTE MAXIMUM RAT INGS  \nTA = 25° C unless otherwise noted . \nTable 2.  \nParameter  Rating  \nVCC −0.3 V to +6 V  \nAll Other Inputs  −0.3 V to V CC + 0.3 V  \nInput Current   \nVCC 20 mA  \nGND  20 mA  \nDigital Output Current  20 mA  \nPower Dissipation, N -8 (PDIP) 727 mW  \nθJA Thermal Impedance  135° C/W  \nPower Dissipation, R -8 (SOIC ) 470 mW  \nθJA Thermal Impedance  110° C/W  \nOperating Temperature Range   \nIndustrial (Version A)  −40°C to +85° C \nLead Temperature (Soldering, 10 sec)  300° C \nVapor  Phase (60 sec)  215° C \nInfrared (15 sec ) 220° C \nStorage Temperature Range  −65°C to +150° C \nESD Rating  >4.5 kV Stresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these \nor any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliabilit y. \nESD CAUTION  \n \n \n \n \nADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  Data Sheet  \n \nRev. E | Page 6  of 16 PIN CONFIGURATIONS AND FUNCTION DESCRIPT IONS \nRESET ADM706 P\nTOP VIEW\n(Not to Scale)1\n2\n3\n4 58\n7\n6\n06435-003MR\nPFOWDIWDO\nVCC\nGND\nPFI\n \nFigure 3. ADM706P  RESET\nTOP VIEW\n(Not to Scale)1\n2\n3\n4 58\n7\n6\n06435-004MR\nPFOWDIVCC\nGND\nPFIWDOADM706R/\nADM706S/\nADM706T\n \nFigure 4. ADM706R /ADM706S /ADM706T  \nTable 3. Pin Function D escriptions ADM706P /ADM706R /ADM706S /ADM706T  \nPin No.  Mnemonic  Description  \n1  MR  Manual Reset Input. When taken below 0.6 V , a RESET /RESET  is generated. MR can be driven \nfrom TTL, CMOS logic , or from a manual reset switch because it is internally debounced. An \ninternal 70 μ A pull-up current holds t he input high when floating.  \n2  VCC Power Supply Input. Place a 0.1  µF decoupling capacitor between  the VCC and GND pin s. \n3  GND  Ground. Ground reference for all signals (0 V). \n4  PFI Power  Fail Input. PFI is the noninverting input to the power fail comparator. When PFI is less \nthan 1.25 V, PFO  goes low. If unused, PFI connect s to GND.  \n5  PFO  Power  Fail Output. PFO  is the output from the power  fail comparator. It goes low when PFI is \nless than 1.25 V.  \n6  WDI  Watchdog Input. If WDI remains either high or low for longer than the watchdog timeout period,  the \nwatchdog output , WDO , goes low. The timer resets with each transition at the WDI input. Either \na high  to low or a low  to high transition clear s the counter. The internal timer is also cleared \nwhenever reset is asserted . \n7 (ADM706R /ADM706S / \nADM706T  Only)  RESET  Logic Output. RESET  goes low for 200 ms when triggered. It is triggered either by V CC being \nbelow the reset threshold or by a low signal on the MR input. RESET  remain s low whenever V CC \nis below the reset threshold. It remains low for 200 ms after V CC goes above the reset threshold \nor MR goes from low to high. A watchdog timeout does not trigger RESET  unless WDO  is \nconnected to MR. \n7 (ADM706P  Only)  RESET  Logic Output. RESET is an active high outpu t suitable for systems that use active high reset logic.  It is \nthe inverse of RESET .  \n8  WDO  Watchdog Output. WDO  goes low if the internal watchdog timer times out as a result of inactivity  on \nthe WDI input. It remains low until the watchdog timer is cleared. WDO  also goes low during \nlow line conditions. Whenever V CC is below the reset threshold, WDO  remains low. As soon as V CC \ngoes above the reset threshold, WDO  goes high immediately.  \nData Sheet  ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  \n \nRev. E | Page 7  of 16 RESET\nTOP VIEW\n(Not to Scale)1\n2\n3\n4 58\n7\n6\n06435-005MR\nPFONCVCC\nGND\nPFI\nNC = NO CONNECTRESETADM708R/\nADM708S/\nADM708T\n \nFigure 5. ADM708R /ADM708S /ADM708T  \nTable 4. Pin Function Descriptions ADM708R /ADM708S /ADM708T  \nPin No.  Mnemonic  Description  \n1  MR  Manual Reset Input. When taken below 0.6 V , a RESET /RESET  is generated. MR can be driven from TTL, CMOS \nlogic , or from a manual reset switch because it is internally debounced. An internal 70 μ A pull-up current holds \nthe input high when floating.  \n2  VCC Power Supply Input. Place a 0.1  µF decoupling capacitor between  the VCC and GND pin s. \n3  GND  Ground. Ground reference for all signals (0 V). \n4  PFI Power  Fail Input. PFI is the noninverting input to the power  fail comparator. When PFI is less than 1.25 V, PFO  \ngoes low. If unused, PFI must  connec t to GND.  \n5  PFO  Power  Fail Output. PFO  is the output from the power fail comparator. It goes low when PFI is less than 1.25 V. \n6  NC No Connect.  \n7  RESET  Logic Output. RESET  goes low for 200 ms when triggered. It is triggered either by V CC being below the reset \nthreshold or by a low signal on the MR input. RESET  remains low whenever V CC is below the reset threshold. It \nremains low for 200 ms after V CC goes above the reset threshold or MR goes from low to high. A watchdog \ntimeout does not trigger RESET  unless WDO  is connected to MR. \n8  RESET  Logic Output. RESET is an active high output suitable for systems that  use active high reset logic. It is the \ninverse of RESET .  \n \n \nADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  Data Sheet  \n \nRev. E | Page 8  of 16 TYPICAL PERFORMANCE CHARACTERISTICS \n06435-013RESETVCC\n400ms/DIV \nFigure 6. ADM706R /ADM706S /ADM706T  and the  \nADM708R /ADM708S /ADM708T  RESET  Output Voltage vs. Supply Voltage  06435-014RESETVCC\n400ms/DIV \nFigure 7. RESET Output Voltage vs. Supply Voltage  \n \n06435-0153V1.2V\n0V1.3V\nPFI\n500ns/DIVVCC = 3.3V\nTA = 25°C\nPFO\n \nFigure 8. PFI Assertion Response Time  \n \n06435-0160V1.3V\nPFI\n3V1.2V\n500ns/DIVVCC = 3.3V\nTA = 25°C\nPFO\n \nFigure 9. PFI Deassertion Response Time \n \n06435-0170V 0V3V 3V\n100ns/DIVVCC = V RT\nTA = 25°C\nRESET RESET\n \nFigure 10. RESET , RESET Assertion  \n \n06435-0180V 0V3V 3V\n100ns/DIVVCC = VRT\nTA = 25°C\nRESET RESET\n \nFigure 11. RESET , RESET Deassertion  \n \nData Sheet  ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  \n \nRev. E | Page 9  of 16 06435-0190V2V\n3V3V\n2µs/DIVTA = 25°C\nRESETVCC\n \nFigure 12. ADM706R /ADM706S /ADM706T  and the  \nADM708R /ADM708S /ADM708T  RESET  Response Time  \n \nADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  Data Sheet  \n \nRev. E | Page 10 of 16 CIRCUIT INFORMATION \nWATCHDOG\nTRANSITION\nDETECT ORWATCHDOG\nINPUT (WDI)\nPOWER- FAIL\nINPUT (PFI) POWER- FAIL\nOUTPUT (PFO)WATCHDOG\nOUTPUT (WDO)\nRESE T,\n(P = RESET)\n*VOLT AGE REFERENCE = 2.63V (P/R), 2.93V (S), 3.08V (T)RESET AND\nWATCHDOG\nTIMEBASE\nRESET\nGENER ATORMRVCC\n70μA\nVCCWATCHDOG\nTIMER\nVREF*\n1.25V\n06435-006ADM706P/ADM706R/\nADM706S/ADM706T\n \nFigure 13. ADM706P /ADM706R /ADM706S /ADM706T  Functional Block \nDiagram  \n1.25VPOWER- FAIL\nINPUT (PFI)RESET\n*VOLTAGE REFERENCE = 2.63V (R), 2.93V (S), 3.08V (T)RESET\nGENER ATORMRVCC\n70μA\nVCCRESET\n06435-007VREF*\nPOWER- FAIL\nOUTPUT (PFO)ADM708R/ADM708S/\nADM708T\n \nFigure 14. ADM708R /ADM708S /ADM708T  Functional Block Diagram  \nPOWER  FAIL RESET  \nThe reset output provides a reset (RESET or RESET ) output \nsignal to the microprocessor whenev er the V CC input is below \nthe reset threshold. The actual reset threshold voltage is  dependent \non whether a P , R, S, or T suffix device is used. An internal timer  \nholds the reset output active for 200 ms after the voltage on V CC \nrises above the threshold. This is intended as a power -on reset \nsignal for the microprocessor. It allows time for both the power \nsupply and the microprocessor to stabilize after power -up. If a \npower supply brownout or interruption occurs, the reset line i s \nsimilarly activated and remains active for 200  ms after the supply \nrecovers . If another interruption occurs during an active reset \nperiod, the reset timeout period continues for an additional 200 ms.  \nThe reset output is guaranteed to remain valid with V CC as low \nas 1 V . This ensures that the microprocessor is held in a stable \nshutdown  condition as the power supply starts up.  \nThe ADM706P  provides an active high RESET signal; the \nADM706R /ADM706S /ADM706T  provide  an active low RESET  \nsignal; and the ADM708R /ADM706S /ADM706T  provide both \nRESET and RESET .  MANUAL RESET  \nThe MR input allows other reset sources, such as a manual reset \nswitch, to generate a processor reset. The input is effectively \ndebounced by the timeout period (200 ms typical). The MR \ninput is TTL -/CMOS -compatible; it can also be driven by any \nlogic reset output. If unused, the MR input can be tied high or \nleft floating.  \nVCC\nRESET\nMR\nWDOVRT\nMR EXTERNAL LY\nDRIVEN LOW\n06435-008VRT\ntRS tRS\nNOTES\nRESET = COMPLEMENT OF RESET \nFigure 15. RESET , MR, and WDO  Timing  \nWATCHDOG TIMER ( ADM706P /ADM706R / \nADM706S /ADM706T ) \nThe watchdog timer circuit monitor s the activity of the \nmicroprocessor to check that it is not stalled in an indefinite loop.  \nAn output line on the processor is used to toggle the watchd og \ninput (WDI) line. If this line is not toggled within the timeout period (1.6 s ec), the watchdog output (\nWDO ) is driven low. The \nWDO  output is connected to a nonmaskable interrupt (NMI)  on \nthe processor. Therefore, if the watchdog timer times out, an \ninterrupt is generated. The interrupt service routine is used to \nrectify the problem.  \nThe watchdog timer is cleared either by a high to low or by a \nlow to high transition on WDI. Pulses as narrow as 50 ns are \ndetected. The timer is also cleared by RESET/ RESET  going \nactive. Therefore, the watchdog timeout period begins after \nreset goes inactive.  \nWhen V CC falls below the reset threshold, WDO  is forced low \nwhether or not the watchdog timer has timed out. Normally , \nthis generates an interrupt , but it is overridden by RESET/ RESET  \ngoing active.  \ntWP\nWDI\nWDO\nRESET\ntRSRESET EXTERNAL LY\nTRIGGERED B Y MRtWDtWD tWD\n06435-009 \nFigure 16. Watchdog Timing  \nData Sheet  ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  \n \nRev. E | Page 11 of 16 POWER  FAIL COMPARATOR  \nThe powe r fail comparator is an independent comparator that \nmonitor s the input power supply. The inverting input  of the  \ncomparator  internally connect s to a 1.25 V reference voltage. \nThe noninverting input is available at the PFI input. This input \nmonitor s the inpu t power supply via a resistive divider network. \nWhen the voltage on the PFI input drops below 1.25 V , the \ncomparator output ( PFO ) goes low , indicating a power failure. \nFor early warning of power failure, the comparator monitor s the \nprereg ulator input by choosing an appropriate resistive divider \nnetwork. The PFO  output interrupt s the processor to implement a  \nshutdown procedure before the power is lost.  \nAs the voltage on the PFI pin is limited to V CC + 0.3 V,  i t  i s  \nrecommended to connect the PFI pin with a S chottky diode  to \nthe RESET  pin, as shown in Figure 17. This help s with  clamping \nthe PFI pin voltage during device power up and operation.   \nRESET\nOUTPUTRESETINPUT\nPOWER\nR1\nR2POWER- FAIL\nINPUT1.25V\nPFIPFOPOWER- FAIL\nOUTPUT\n06435-010ADM706R/ADM706S/\nADM706T/ADM708R/\nADM708S/ADM708T\n \nFigure 17. Power Fail Comparator  \nADDING HYSTERESIS TO  THE POWER  FAIL \nCOMPARATOR  \nFor increased noise immunity, hysteresis can  be added to the \npower  fail comparator. Because the comparator circuit is non -\ninverting, hysteresis is added simply by connecting a resistor between  the \nPFO  output and the PFI input as shown in Figure 18. \nWhen PFO  is low, Resistor R3 sinks current from the  summing \njunction at the PFI pin. When PFO  is high,  Resistor  R3 sources \ncurrent into the PFI summing junction. This results in differing \ntrip levels for the comparator. Further noise immunity is achieved  \nby connecting a capacitor between PFI and  GND.  \n06435-0 11INPUT\nPOWER\nTO µP NMI\nR33.3V\nVCCR1\nR21.25V\nPFIPFOADM663 A\n3.3V\n0V\n0VVL\nVINVH–\n+\nPFOADM706R/ADM706S/\nADM706T/ADM708R/\nADM708S/ADM708TTO µP RESET\nRESET\n \nFigure 18. Adding Hysteresis to the Power Fail Comparator  \n\uf8fa\uf8fa\n\uf8fb\uf8f9\n\uf8ef\uf8ef\n\uf8f0\uf8ee\n\uf8f7\uf8f7\n\uf8f8\uf8f6\n\uf8ec\uf8ec\n\uf8ed\uf8eb\n×++= R1R3R2R3R2VH 125.1  \n\uf8f7\n\uf8f8\uf8f6\uf8ec\n\uf8ed\uf8eb −− +=R3V\nR2R1 VCC\nL25.1 25.125.1  \n\uf8f7\n\uf8f8\uf8f6\uf8ec\n\uf8ed\uf8eb+=R2R2R1VMID 25.1  \nVALID RESET  BELOW 1 V V CC \nThe ADM706R /ADM706S /ADM706T , ADM708R /ADM708S / \nADM708T  are guaranteed to provide a valid reset level with V CC \nas low as 1 V . Refer to the Typical Performance Characteristics  \nsection.  As V CC drops below 1 V , the internal  transistor does not \nhave sufficient drive to hold it on so the voltage on RESET  is no \nlonger held at 0 V . A pull- down resistor, as shown in Figure 19, can \nconnect externally to hold the line low if it is required.  \nGNDRESET\nR1\n06435-012ADM706R/ADM706S/\nADM706T/ADM708R/\nADM708S/ADM708T\n \nFigure 19. RESET  Valid Below 1 V  \n \nADM706P/ADM706R/ADM706S/ADM706 T, ADM708R/ADM708S/ADM708T Data Sheet\n \nRev. E | Page 12 of 16 APPLICATIONS INFORMATION \nA typical operating circuit is shown in Figure 20. The unregulated \ndc input supply is monitored using the PFI input via the resistive divider network. Resistor R1 and Resistor R2 are to be selected so that when the supply voltage drops below the desired level \n(for example, 5 V), the voltage on PFI drops below the 1.25 V \nthreshold, thereby generating an interrupt to the microprocessor. Monitoring the preregulator input gives additional time to execute \nan orderly shutdown procedure before power is lost. \n06435-020RESET\nGNDMR\nPFIWDI\nPFO\nRESETVCC3.3V\nWDOVCC\nI/O LINE\nINTERRUPTNMIMANUAL\nRESET\nGNDGNDIN OUTADM666A\nMICROPROCESSORADM706R/\nADM706S/\nADM706TUNREGULATED\nDC\n \nFigure 20. Typical Application Circuit \nMicroprocessor activity is monitored using the WDI input. This \nis driven using an output line from the processor. The software \nroutines toggle this line at least once every 1.6 sec. If a problem \noccurs and this line is not toggled, WDO  goes low and a nonmask-\nable interrupt is generated. This interrupt routine is to be used \nto clear the problem. \nIf, in the event of inactivity on the WDI line, a system reset is \nrequired, the WDO  output is to be connected to the input as \nshown in Figure 21. \n06435-021RESET\nGNDI/O LINE\nMRPFIWDI\nWDORESET\nMICROPROCESSORADM706R/\nADM706S/\nADM706T\n \nFigure 21. RESET  from WDO  MONITORING ADDITIONAL SUPPLY LEVELS \nIt is possible to use the power fail comparator to monitor a second \nsupply as shown in Figure 22. The two sensing resistors, R1 and \nR2, are selected such that the voltage on PFI drops below 1.25 V at \nthe minimum acceptable input supply. The PFO  output can \nconnect to the MR input so a reset generates when the supply drops \nout of tolerance. In this case, if either supply drops out of tolerance, \na reset is generated. \n06435-022RESET\nGNDMRPFIWDI\nPFORESETVCC\nR1\nR2VX +3V/+3.3V\nADM706R/\nADM706S/\nADM706TMICROPROCESSOR\n \nFigure 22. Monitoring 3 V/3.3 V and an Additional Supply, V X  \nMICROPROCESSORS WITH BIDIRECTIONAL RESET  \nTo prevent contention for microprocessors with a bidirectional \nreset line, a current limiting resistor is to be inserted between \nthe ADM706R /ADM706S /ADM706T , ADM708R /ADM708S / \nADM708T  RESET  output pin and the microprocessor reset pin. \nThis limits the current to a safe level if there are conflicting output reset levels. A suitable resistor value is 4.7 kΩ. If the reset output is required for other uses, it must be buffered as shown in Figure 23. \n06435-023RESET\nGNDRESET\nGNDBUFFERED\nRESET+3V/+3.3V\nVCC\nADM706R/ADM706S/\nADM706T/ADM708R/\nADM708S/ADM708TMICROPROCESSOR\n \nFigure 23. Bidirectional Input/Output RESET  \n \nData Sheet  ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  \n \nRev. E | Page 13 of 16 OUTLINE DIMENSIONS \nCOMPLIANT TO JEDEC S TANDARDS MS-001\nCONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF INCH EQUI VALENTS FOR\nREFERENCE ON LYAND ARE NOT APPROPRI ATE FOR USE IN DESIGN.\nCORNER LEADS M AY BE CONFIGURED AS WHOLE OR HALF LEADS.\n070606- A0.022 (0.56)\n0.018 (0.46)\n0.014 (0.36)SEATING\nPLANE0.015\n(0.38)\nMIN0.210 (5.33)\nMAX\n0.150 (3.81)\n0.130 (3.30)\n0.115 (2.92)\n0.070 (1.78)\n0.060 (1.52)\n0.045 (1.14)8\n145 0.280 (7. 11)\n0.250 (6.35)\n0.240 (6.10)\n0.100 (2.54)\nBSC0.400 (10.16)\n0.365 (9.27)\n0.355 (9.02)\n0.060 (1.52)\nMAX\n0.430 (10.92)\nMAX0.014 (0.36)\n0.010 (0.25)\n0.008 (0.20)0.325 (8.26)\n0.310 (7.87)\n0.300 (7.62)\n0.195 (4.95)\n0.130 (3.30)\n0.115 (2.92)\n0.015 (0.38)\nGAUGE\nPLANE\n0.005 (0.13)\nMIN\n \nFigure 24. 8 -Lead Plastic Dual In -Line Package [PDIP ]  \nNarrow Body  \n(N-8) \nDimension shown in inches and (millimeters)  \nCONTROLLING DIMENSIONS ARE INMILLIMETERS; INCH DIMENSIONS\n(INPARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIV ALENTS FOR\nREFERENCE ONLYAND ARE NOT APPROPRIA TEFOR USE INDESIGN.COMPLIANT TOJEDEC STANDARDS MS-012-AA\n012407-A0.25 (0.0098)\n0.17 (0.0067)1.27 (0.0500)\n0.40 (0.0157)0.50 (0.0196)\n0.25 (0.0099)45°\n8°\n0°1.75 (0.0688)\n1.35 (0.0532)\nSEATING\nPLANE0.25 (0.0098)\n0.10 (0.0040)418 55.00 (0.1968)\n4.80 (0.1890)\n4.00 (0.1574)\n3.80 (0.1497)\n1.27 (0.0500)\nBSC6.20 (0.2441)\n5.80 (0.2284)\n0.51 (0.0201)\n0.31 (0.0122)COPLANARITY\n0.10\n \nFigure 25. 8 -Lead Standard Small Outline Package [ SOIC _N]  \nNarrow Body  \n(R-8) \nDimensions shown in millimeters  and ( inches ) \nADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  Data Sheet  \n \nRev. E | Page 14 of 16 ORDERING GUIDE  \nModel1 Temperature Range  Package Description  Package Option  \nADM706P ANZ  −40°C to +85°C  8-Lead Plastic Dual In -Line Package [PDIP]  N-8  \nADM706P ARZ  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706P ARZ -REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706R ANZ  −40°C to +85°C  8-Lead Plastic Dual In -Line Package [PDIP]  N-8  \nADM706R AR  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706R ARZ  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706R ARZ -REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706R ARZ -REEL7  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706S ANZ  −40°C to +85°C  8-Lead Plastic Dual In -Line Package [PDIP]  N-8  \nADM706S AR  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706S AR-REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706S ARZ  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706S ARZ -REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706T ANZ  −40°C to +85°C  8-Lead Plastic Dual In -Line Package [PDIP]  N-8  \nADM706T AR  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706T AR-REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706T ARZ  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM706T ARZ -REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708R ANZ  −40°C to +85°C  8-Lead Plastic Dual In -Line Package [PDIP]  N-8  \nADM708R AR  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708R AR-REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708R ARZ  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708R ARZ -REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708S ANZ  −40°C to +85°C  8-Lead Plastic Dual In -Line Package [PDIP]  N-8  \nADM708S AR  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708S AR-REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708S ARZ  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708S ARZ -REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708T ANZ  −40°C to +85°C  8-Lead Plastic Dual In -Line Package [PDIP]  N-8  \nADM708T AR  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708T ARZ  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \nADM708T ARZ -REEL  −40°C to +85°C  8-Lead Small Outline Package [SOIC_N]  R-8  \n \n1 Z = RoHS Compliant Part.  \n \n \nData Sheet  ADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  \n \nRev. E | Page 15 of 16 NOTES \nADM706P/ADM706R/ADM706S/ADM706T, ADM708R/ADM708S/ADM708T  Data Sheet  \n \nRev. E | Page 16 of 16 NOTES \n \n \n©2007 –2016  Analog Devices, Inc. All rights reserved. Trademarks and   \n registered trademarks are the property of their respective owners.  \n  D00089- 0-1/16(E)  \n \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 ADM706ANZ\xa0 ADM706ARZ\xa0 ADM706ARZ-REEL\xa0 ADM706ARZ-REEL7\xa0 ADM706PARZ\xa0 ADM706RANZ\xa0\nADM706RARZ\xa0 ADM706RARZ-REEL\xa0 ADM706RARZ-REEL7\xa0 ADM706SARZ-REEL\xa0 ADM706TARZ\xa0 ADM706TARZ-\nREEL\xa0 ADM708ANZ\xa0 ADM708ARMZ-REEL\xa0 ADM708ARZ\xa0 ADM708ARZ-REEL\xa0 ADM708RARZ-REEL\xa0 ADM708SARZ\xa0\nADM708SARZ-REEL\xa0 ADM708TARZ\xa0 ADM708TARZ-REEL\n'}]
!==============================================================================!
### Component Summary: ADM706RARZ-REEL7

**Key Specifications:**
- **Voltage Ratings:**
  - Operating Voltage Range: 1.0 V to 5.5 V
  - Reset Threshold Voltage (V_RST): 2.63 V (for ADM706R)
  
- **Current Ratings:**
  - Supply Current: 100 µA (at V_CC < 3.6 V), 150 µA (at V_CC < 5.5 V)

- **Power Consumption:**
  - Quiescent Current: 100 µA typical

- **Operating Temperature Range:**
  - Industrial: -40°C to +85°C

- **Package Type:**
  - 8-Lead Small Outline Package (SOIC_N)

- **Special Features:**
  - Active low reset output
  - Debounced manual reset input (MR)
  - Independent watchdog timer with a 1.6 sec timeout
  - Guaranteed reset valid with V_CC as low as 1 V
  - Power fail detection with a threshold of 1.25 V

- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

### Description:
The ADM706RARZ-REEL7 is a microprocessor supervisory circuit designed for monitoring power supply voltages in microprocessor systems. It provides a reset output during power-up, power-down, and brownout conditions, ensuring that the microprocessor operates reliably. The device features a reset output that remains valid even when the supply voltage drops to as low as 1 V, making it suitable for battery-operated and portable instruments.

### Typical Applications:
- **Microprocessor Systems:** Ensures proper reset during power fluctuations.
- **Computers and Controllers:** Monitors supply voltage to prevent system failures.
- **Intelligent Instruments:** Provides critical monitoring for reliable operation.
- **Battery Operated Systems:** Detects low battery conditions and initiates shutdown procedures.
- **Portable Instruments:** Maintains operational integrity during power supply variations.

The ADM706RARZ-REEL7 is an essential component for applications requiring precise voltage monitoring and reliable reset functionality, particularly in environments where power stability is critical.