# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI_Stream_Example.srcs/sources_1/new/AXI_Master.vhd" \
"../../../../AXI_Stream_Example.srcs/sources_1/new/AXI_Slave.vhd" \
"../../../../AXI_Stream_Example.srcs/sim_1/new/AXI_stream_tb.vhd" \

# Do not sort compile order
nosort
