---
title: Verilog 개요
author: LJY
date: 2023-03-28 00:06:00 +0900
categories: [Programming Language, Verilog]
tags: [Verilog, IDE]
pin: true
---

# Modeling style

## Structural style
* Gate primitive
* Modules / User-defined primitives (UDPs)

## Dataflow style
* continuous assignment (assign statement)

## Behavioral style
* procedural statement (always & initial statement)

## Mixed style
* RTL(Register Transistor Logic) = synthesizable behavioral + dataflow construct