<stg><name>Cipher</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="33" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %round = alloca i32 1

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %storemerge = alloca i32 1

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %storemerge1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1536" op_0_bw="1536" op_1_bw="1536">
<![CDATA[
entry:3 %RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val

]]></Node>
<StgValue><ssdm name="RoundKey_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536">
<![CDATA[
entry:17 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:43 %store_ln415 = store i4 1, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536">
<![CDATA[
entry:17 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_r_addr"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buf_r_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:19 %temp = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:20 %buf_r_load = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buf_r_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buf_r_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:19 %temp = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:20 %buf_r_load = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:22 %buf_r_load_1 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:24 %buf_r_load_2 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_r_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buf_r_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:22 %buf_r_load_1 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:24 %buf_r_load_2 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:27 %temp_1 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:28 %buf_r_load_4 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buf_r_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buf_r_addr_7"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:27 %temp_1 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:28 %buf_r_load_4 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:31 %temp_2 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:32 %buf_r_load_6 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_r_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buf_r_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:31 %temp_2 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:32 %buf_r_load_6 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:35 %temp_3 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %buf_r_load_8 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buf_r_addr_10"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buf_r_addr_11"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:35 %temp_3 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %buf_r_load_8 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:38 %buf_r_load_9 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_9"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:40 %buf_r_load_10 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:42 %store_ln287 = store i8 %temp_3, i8 %storemerge

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:21 %store_ln272 = store i8 %buf_r_load, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:23 %store_ln273 = store i8 %buf_r_load_1, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:38 %buf_r_load_9 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_9"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:40 %buf_r_load_10 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %store_ln290 = store i8 %buf_r_load_10, i8 %storemerge1

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:25 %store_ln274 = store i8 %buf_r_load_2, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:26 %store_ln275 = store i8 %temp, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:29 %store_ln279 = store i8 %buf_r_load_4, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:30 %store_ln280 = store i8 %temp_1, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="89" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:33 %store_ln283 = store i8 %buf_r_load_6, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:34 %store_ln284 = store i8 %temp_2, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:37 %store_ln288 = store i8 %buf_r_load_8, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:39 %store_ln289 = store i8 %buf_r_load_9, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
entry:44 %br_ln428 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %round_1 = load i4 %round

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:1 %storemerge_load = load i8 %storemerge

]]></Node>
<StgValue><ssdm name="storemerge_load"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:2 %storemerge1_load = load i8 %storemerge1

]]></Node>
<StgValue><ssdm name="storemerge1_load"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc:3 %store_ln290 = store i8 %storemerge1_load, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc:4 %store_ln291 = store i8 %storemerge_load, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:5 %icmp_ln428 = icmp_eq  i4 %round_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln428"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln428 = br i1 %icmp_ln428, void %for.inc.split, void %for.inc.i64.preheader

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:5 %add_ln424 = add i4 %round_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln415 = store i4 %add_ln424, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="104" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:2 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="105" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:2 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="106" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="1536" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.split:3 %call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln424"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="107" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="1536" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.split:3 %call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln424"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="108" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:4 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="109" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:4 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="110" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:6 %temp_4 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:7 %buf_r_load_13 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="112" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:6 %temp_4 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="113" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:7 %buf_r_load_13 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>

<operation id="114" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:9 %buf_r_load_14 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="115" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:11 %buf_r_load_15 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="116" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:9 %buf_r_load_14 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="117" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:11 %buf_r_load_15 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_15"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:14 %temp_5 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="119" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:15 %buf_r_load_17 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="120" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:14 %temp_5 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:15 %buf_r_load_17 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_17"/></StgValue>
</operation>

<operation id="122" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:18 %temp_6 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="123" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:19 %buf_r_load_19 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="124" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:18 %temp_6 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="125" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:19 %buf_r_load_19 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_19"/></StgValue>
</operation>

<operation id="126" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:22 %temp_7 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="127" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:23 %buf_r_load_21 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_21"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="128" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:22 %temp_7 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:23 %buf_r_load_21 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_21"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:25 %buf_r_load_22 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_22"/></StgValue>
</operation>

<operation id="131" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:27 %buf_r_load_23 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_23"/></StgValue>
</operation>

<operation id="132" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln287 = store i8 %temp_7, i8 %storemerge

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="133" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:8 %store_ln272 = store i8 %buf_r_load_13, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="134" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:10 %store_ln273 = store i8 %buf_r_load_14, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="135" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:25 %buf_r_load_22 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_22"/></StgValue>
</operation>

<operation id="136" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:27 %buf_r_load_23 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_23"/></StgValue>
</operation>

<operation id="137" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln290 = store i8 %buf_r_load_23, i8 %storemerge1

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="138" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:12 %store_ln274 = store i8 %buf_r_load_15, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="139" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:13 %store_ln275 = store i8 %temp_4, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="140" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:16 %store_ln279 = store i8 %buf_r_load_17, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="141" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:17 %store_ln280 = store i8 %temp_5, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="142" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:20 %store_ln283 = store i8 %buf_r_load_19, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="143" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:21 %store_ln284 = store i8 %temp_6, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln415 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln415"/></StgValue>
</operation>

<operation id="145" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln424"/></StgValue>
</operation>

<operation id="146" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:24 %store_ln288 = store i8 %buf_r_load_21, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="147" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:26 %store_ln289 = store i8 %buf_r_load_22, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:31 %br_ln428 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="149" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i64.preheader:0 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="150" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i64.preheader:0 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>

<operation id="151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
for.inc.i64.preheader:1 %ret_ln436 = ret

]]></Node>
<StgValue><ssdm name="ret_ln436"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
