$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 $ en $end
  $var wire  4 # x [3:0] $end
  $var wire  2 % y [1:0] $end
  $scope module yxbmq $end
   $var wire  1 $ en $end
   $var wire 32 & i [31:0] $end
   $var wire  4 # x [3:0] $end
   $var wire  2 % y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
0$
b00 %
b00000000000000000000000000000000 &
#2
b0001 #
#3
b0010 #
#4
b0011 #
#5
b0100 #
#6
b0101 #
#7
b0110 #
#8
b0111 #
#9
b1000 #
#10
b1001 #
#11
b1010 #
#12
b1011 #
#13
b1100 #
#14
b1101 #
#15
b1110 #
#16
b1111 #
#17
b0000 #
1$
b00000000000000000000000000000100 &
#18
b0001 #
#19
b0010 #
b01 %
#20
b0011 #
#21
b0100 #
b10 %
#22
b0101 #
#23
b0110 #
#24
b0111 #
#25
b1000 #
b11 %
#26
b1001 #
#27
b1010 #
#28
b1011 #
#29
b1100 #
#30
b1101 #
#31
b1110 #
#32
b1111 #
#33
