vlib work

vlog iterator.v

vsim iterator

log {/*}

add wave {/*}

force {reset} 0
force {clock} 1 1ns, 0 2ns -r 2ns
run 5ms