# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_func_synth.v" \

sv xil_defaultlib  \
"../../../../../Athestia_sv.srcs/sources_1/new/Dilithium_pkg.sv" \
"../../../../../Athestia_sv.srcs/sources_1/new/Power2round.sv" \
"../../../../../Athestia_sv.srcs/sim_1/new/tb.sv" \

# Do not sort compile order
nosort
