 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : s386
Version: L-2016.03-SP5-1
Date   : Sun Mar 10 14:46:26 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: v13_D_6 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v1 (in)                                  0.00       2.40 f
  U98/Y (INVX1_RVT)                        0.02 *     2.42 r
  U92/Y (NAND2X0_RVT)                      0.06 *     2.48 f
  U91/Y (NOR3X0_RVT)                       0.12 *     2.59 r
  U105/Y (NAND3X0_RVT)                     0.08 *     2.67 f
  U80/Y (INVX1_RVT)                        0.06 *     2.73 r
  U87/Y (AO22X1_RVT)                       0.10 *     2.83 r
  v13_D_6 (out)                            0.00 *     2.83 r
  data arrival time                                   2.83

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  output external delay                   -2.00       4.85
  data required time                                  4.85
  -----------------------------------------------------------
  data required time                                  4.85
  data arrival time                                  -2.83
  -----------------------------------------------------------
  slack (MET)                                         2.02


  Startpoint: v3 (input port clocked by ideal_clock1)
  Endpoint: v13_D_11 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v3 (in)                                  0.00       2.40 f
  U97/Y (INVX1_RVT)                        0.02 *     2.42 r
  U96/Y (AND3X1_RVT)                       0.08 *     2.50 r
  U84/Y (NAND2X0_RVT)                      0.06 *     2.56 f
  U74/Y (INVX1_RVT)                        0.06 *     2.62 r
  U110/Y (AO21X1_RVT)                      0.06 *     2.68 r
  U109/Y (NAND3X0_RVT)                     0.04 *     2.72 f
  U108/Y (NAND3X0_RVT)                     0.06 *     2.78 r
  v13_D_11 (out)                           0.00 *     2.78 r
  data arrival time                                   2.78

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  output external delay                   -2.00       4.85
  data required time                                  4.85
  -----------------------------------------------------------
  data required time                                  4.85
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                         2.07


  Startpoint: v3 (input port clocked by ideal_clock1)
  Endpoint: v13_D_7 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v3 (in)                                  0.00       2.40 f
  U97/Y (INVX1_RVT)                        0.02 *     2.42 r
  U96/Y (AND3X1_RVT)                       0.08 *     2.50 r
  U84/Y (NAND2X0_RVT)                      0.06 *     2.56 f
  U74/Y (INVX1_RVT)                        0.06 *     2.62 r
  U77/Y (AO21X1_RVT)                       0.06 *     2.68 r
  U76/Y (AND2X1_RVT)                       0.06 *     2.74 r
  v13_D_7 (out)                            0.00 *     2.74 r
  data arrival time                                   2.74

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  output external delay                   -2.00       4.85
  data required time                                  4.85
  -----------------------------------------------------------
  data required time                                  4.85
  data arrival time                                  -2.74
  -----------------------------------------------------------
  slack (MET)                                         2.11


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: v13_D_9 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v1 (in)                                  0.00       2.40 f
  U98/Y (INVX1_RVT)                        0.02 *     2.42 r
  U115/Y (AND3X1_RVT)                      0.08 *     2.49 r
  U114/Y (NAND4X0_RVT)                     0.09 *     2.58 f
  U113/Y (NAND2X0_RVT)                     0.10 *     2.68 r
  v13_D_9 (out)                            0.00 *     2.68 r
  data arrival time                                   2.68

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  output external delay                   -2.00       4.85
  data required time                                  4.85
  -----------------------------------------------------------
  data required time                                  4.85
  data arrival time                                  -2.68
  -----------------------------------------------------------
  slack (MET)                                         2.17


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_8 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U107/Y (NAND4X0_RVT)                     0.10 *     2.50 f
  U111/Y (NOR2X0_RVT)                      0.12 *     2.62 r
  v13_D_8 (out)                            0.00 *     2.62 r
  data arrival time                                   2.62

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  output external delay                   -2.00       4.85
  data required time                                  4.85
  -----------------------------------------------------------
  data required time                                  4.85
  data arrival time                                  -2.62
  -----------------------------------------------------------
  slack (MET)                                         2.23


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_10 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v0 (in)                                  0.00       2.40 r
  U100/Y (AO21X1_RVT)                      0.07 *     2.47 r
  U99/Y (AND3X1_RVT)                       0.08 *     2.55 r
  v13_D_10 (out)                           0.00 *     2.55 r
  data arrival time                                   2.55

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  output external delay                   -2.00       4.85
  data required time                                  4.85
  -----------------------------------------------------------
  data required time                                  4.85
  data arrival time                                  -2.55
  -----------------------------------------------------------
  slack (MET)                                         2.30


  Startpoint: v0 (input port clocked by ideal_clock1)
  Endpoint: v13_D_12 (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v0 (in)                                  0.00       2.40 f
  U102/Y (INVX1_RVT)                       0.02 *     2.42 r
  U116/Y (AND4X1_RVT)                      0.11 *     2.53 r
  v13_D_12 (out)                           0.00 *     2.53 r
  data arrival time                                   2.53

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  output external delay                   -2.00       4.85
  data required time                                  4.85
  -----------------------------------------------------------
  data required time                                  4.85
  data arrival time                                  -2.53
  -----------------------------------------------------------
  slack (MET)                                         2.32


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_0/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v1 (in)                                  0.00       2.40 f
  U98/Y (INVX1_RVT)                        0.02 *     2.42 r
  U92/Y (NAND2X0_RVT)                      0.06 *     2.48 f
  U91/Y (NOR3X0_RVT)                       0.12 *     2.59 r
  U75/Y (AND2X1_RVT)                       0.08 *     2.67 r
  U123/Y (NAND3X0_RVT)                     0.07 *     2.75 f
  U122/Y (NAND2X0_RVT)                     0.07 *     2.82 r
  DFF_0/d (dff_0)                          0.00       2.82 r
  DFF_0/q_reg/D (DFFX1_RVT)                0.00 *     2.82 r
  data arrival time                                   2.82

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  DFF_0/q_reg/CLK (DFFX1_RVT)              0.00       6.85 r
  library setup time                      -0.06       6.79
  data required time                                  6.79
  -----------------------------------------------------------
  data required time                                  6.79
  data arrival time                                  -2.82
  -----------------------------------------------------------
  slack (MET)                                         3.97


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_1/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v1 (in)                                  0.00       2.40 f
  U98/Y (INVX1_RVT)                        0.02 *     2.42 r
  U92/Y (NAND2X0_RVT)                      0.06 *     2.48 f
  U91/Y (NOR3X0_RVT)                       0.12 *     2.59 r
  U105/Y (NAND3X0_RVT)                     0.08 *     2.67 f
  U80/Y (INVX1_RVT)                        0.06 *     2.73 r
  U117/Y (AO22X1_RVT)                      0.07 *     2.81 r
  DFF_1/d (dff_5)                          0.00       2.81 r
  DFF_1/q_reg/D (DFFX1_RVT)                0.00 *     2.81 r
  data arrival time                                   2.81

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  DFF_1/q_reg/CLK (DFFX1_RVT)              0.00       6.85 r
  library setup time                      -0.05       6.80
  data required time                                  6.80
  -----------------------------------------------------------
  data required time                                  6.80
  data arrival time                                  -2.81
  -----------------------------------------------------------
  slack (MET)                                         3.99


  Startpoint: v2 (input port clocked by ideal_clock1)
  Endpoint: DFF_4/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v2 (in)                                  0.00       2.40 f
  U133/Y (NAND2X0_RVT)                     0.03 *     2.43 r
  U146/Y (NAND2X0_RVT)                     0.05 *     2.49 f
  U137/Y (OA22X1_RVT)                      0.09 *     2.58 f
  U136/Y (OA22X1_RVT)                      0.07 *     2.65 f
  U135/Y (OAI22X1_RVT)                     0.09 *     2.73 r
  U134/Y (AND2X1_RVT)                      0.06 *     2.79 r
  DFF_4/d (dff_2)                          0.00       2.79 r
  DFF_4/q_reg/D (DFFX1_RVT)                0.00 *     2.79 r
  data arrival time                                   2.79

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  DFF_4/q_reg/CLK (DFFX1_RVT)              0.00       6.85 r
  library setup time                      -0.05       6.80
  data required time                                  6.80
  -----------------------------------------------------------
  data required time                                  6.80
  data arrival time                                  -2.79
  -----------------------------------------------------------
  slack (MET)                                         4.01


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_2/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v1 (in)                                  0.00       2.40 r
  U98/Y (INVX1_RVT)                        0.02 *     2.42 f
  U104/Y (OA21X1_RVT)                      0.09 *     2.50 f
  U83/Y (INVX1_RVT)                        0.03 *     2.53 r
  U82/Y (AO22X1_RVT)                       0.07 *     2.60 r
  U81/Y (NAND2X0_RVT)                      0.08 *     2.68 f
  U144/Y (INVX1_RVT)                       0.05 *     2.72 r
  U142/Y (AO21X1_RVT)                      0.06 *     2.78 r
  DFF_2/d (dff_4)                          0.00       2.78 r
  DFF_2/q_reg/D (DFFX1_RVT)                0.00 *     2.78 r
  data arrival time                                   2.78

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  DFF_2/q_reg/CLK (DFFX1_RVT)              0.00       6.85 r
  library setup time                      -0.05       6.80
  data required time                                  6.80
  -----------------------------------------------------------
  data required time                                  6.80
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                         4.01


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_3/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 r
  v1 (in)                                  0.00       2.40 r
  U98/Y (INVX1_RVT)                        0.02 *     2.42 f
  U104/Y (OA21X1_RVT)                      0.09 *     2.50 f
  U83/Y (INVX1_RVT)                        0.03 *     2.53 r
  U82/Y (AO22X1_RVT)                       0.07 *     2.60 r
  U81/Y (NAND2X0_RVT)                      0.08 *     2.68 f
  U138/Y (NAND3X0_RVT)                     0.08 *     2.76 r
  DFF_3/d (dff_3)                          0.00       2.76 r
  DFF_3/q_reg/D (DFFX1_RVT)                0.00 *     2.76 r
  data arrival time                                   2.76

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  DFF_3/q_reg/CLK (DFFX1_RVT)              0.00       6.85 r
  library setup time                      -0.06       6.79
  data required time                                  6.79
  -----------------------------------------------------------
  data required time                                  6.79
  data arrival time                                  -2.76
  -----------------------------------------------------------
  slack (MET)                                         4.03


  Startpoint: v1 (input port clocked by ideal_clock1)
  Endpoint: DFF_5/q_reg
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.40       0.40
  input external delay                     2.00       2.40 f
  v1 (in)                                  0.00       2.40 f
  U98/Y (INVX1_RVT)                        0.02 *     2.42 r
  U92/Y (NAND2X0_RVT)                      0.06 *     2.48 f
  U91/Y (NOR3X0_RVT)                       0.12 *     2.59 r
  U75/Y (AND2X1_RVT)                       0.08 *     2.67 r
  U120/Y (OA21X1_RVT)                      0.08 *     2.75 r
  DFF_5/d (dff_1)                          0.00       2.75 r
  DFF_5/q_reg/D (DFFX1_RVT)                0.00 *     2.75 r
  data arrival time                                   2.75

  clock ideal_clock1 (rise edge)           6.50       6.50
  clock network delay (ideal)              0.40       6.90
  clock uncertainty                       -0.05       6.85
  DFF_5/q_reg/CLK (DFFX1_RVT)              0.00       6.85 r
  library setup time                      -0.05       6.80
  data required time                                  6.80
  -----------------------------------------------------------
  data required time                                  6.80
  data arrival time                                  -2.75
  -----------------------------------------------------------
  slack (MET)                                         4.05


1
