# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# fulladder.v  run.do  transcript  vsim.wlf  work      
run.do
# couldn't execute ".\run.do": no such file or directory
vlog fulladder.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 23:50:25 on Dec 28,2025
# vlog -reportprogress 300 fulladder.v "+acc" 
# -- Compiling module fulladder
# -- Compiling module fulladder_tb
# 
# Top level modules:
# 	fulladder_tb
# End time: 23:50:25 on Dec 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim fulladder_tb
# vsim fulladder_tb 
# Start time: 23:50:35 on Dec 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.fulladder_tb(fast)
# Loading work.fulladder(fast)
add wave -r *
run -all
# a=0 b=1 cin=1 s=0 c=1 Time=0
# a=1 b=1 cin=1 s=1 c=1 Time=5
# a=1 b=0 cin=1 s=0 c=1 Time=15
# a=1 b=1 cin=1 s=1 c=1 Time=20
# a=0 b=1 cin=1 s=0 c=1 Time=25
# a=1 b=0 cin=1 s=0 c=1 Time=30
vsim -debugdb fulladder_tb
# End time: 23:52:32 on Dec 28,2025, Elapsed time: 0:01:57
# Errors: 0, Warnings: 0
# vsim -debugdb fulladder_tb 
# Start time: 23:52:32 on Dec 28,2025
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading work.fulladder_tb(fast)
# Loading work.fulladder(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
env ..
# sim:/fulladder_tb
# End time: 00:05:38 on Dec 29,2025, Elapsed time: 0:13:06
# Errors: 0, Warnings: 2
