#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 31 23:08:53 2024
# Process ID: 25684
# Current directory: E:/Vivado_Project/DataPass_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22992 E:\Vivado_Project\DataPass_CPU\DataPass_CPU.xpr
# Log file: E:/Vivado_Project/DataPass_CPU/vivado.log
# Journal file: E:/Vivado_Project/DataPass_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado_Project/DataPass_CPU/DataPass_CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado_2017.4/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 841.285 ; gain = 78.359
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/test_CPU1.v w ]
add_files -fileset sim_1 E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/test_CPU1.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/ip/InstROM_1/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/test_CPU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 959c436ba680401595054aa91377c4f2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU1_behav xil_defaultlib.test_CPU1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port shiftOP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:78]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Shift_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:138]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ALU_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:140]
WARNING: [VRFC 10-597] element index 11 into imm5 is out of bounds [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:131]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.DataPass
Compiling module xil_defaultlib.test_CPU1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU1_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/xsim.dir/test_CPU1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri May 31 23:45:17 2024...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 898.723 ; gain = 0.180
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU1_behav -key {Behavioral:sim_1:Functional:test_CPU1} -tclbatch {test_CPU1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU1.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 921.031 ; gain = 22.938
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/CPU1.v w ]
add_files -fileset sim_1 E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/CPU1.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/CPU1.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/CPU1.v
remove_files  -fileset sim_1 E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/CPU1.v
WARNING: [Vivado 12-818] No files matched 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/CPU1.v'
close [ open E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/CPU1.v w ]
add_files E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/CPU1.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/CPU1.v] -no_script -reset -force -quiet
remove_files  E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/CPU1.v
remove_files  E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/CPU1.v
WARNING: [Vivado 12-818] No files matched 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/CPU1.v'
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 977.012 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/ip/InstROM_1/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/test_CPU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU1
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 959c436ba680401595054aa91377c4f2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU1_behav xil_defaultlib.test_CPU1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port PC [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:74]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port shiftOP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port rs_imm_s [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:82]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Shift_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ALU_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:142]
ERROR: [VRFC 10-529] concurrent assignment to a non-net PC is not permitted [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:74]
WARNING: [VRFC 10-597] element index 11 into imm5 is out of bounds [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:133]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 977.012 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/Vivado_Project/DataPass_CPU/vivado_pid25684.debug)
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/ip/InstROM_1/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/test_CPU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU1
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 959c436ba680401595054aa91377c4f2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU1_behav xil_defaultlib.test_CPU1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port PC [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:74]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port shiftOP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port rs_imm_s [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:82]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Shift_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ALU_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:142]
WARNING: [VRFC 10-597] element index 11 into imm5 is out of bounds [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:133]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.DataPass
Compiling module xil_defaultlib.test_CPU1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU1_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 977.012 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU1_behav -key {Behavioral:sim_1:Functional:test_CPU1} -tclbatch {test_CPU1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU1.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 977.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Vivado_2017.4/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_CPU1' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/InstROM.mif'
INFO: [SIM-utils-43] Exported 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_CPU1_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/ip/InstROM_1/sim/InstROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/ALU_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPass
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module General_Purpose_RF
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:59]
WARNING: [VRFC 10-2019] loop variable declaration is not allowed in this mode of verilog [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/General_Purpose_RF.v:62]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/LD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LD
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/barrel_shifter_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barrel_shifter_main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sim_1/new/test_CPU1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_CPU1
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_2017.4/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 959c436ba680401595054aa91377c4f2 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_CPU1_behav xil_defaultlib.test_CPU1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 32 for port PC [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:74]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port shiftOP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:80]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port rs_imm_s [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:82]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 3 for port Shift_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:140]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ALU_OP [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:142]
WARNING: [VRFC 10-597] element index 11 into imm5 is out of bounds [E:/Vivado_Project/DataPass_CPU/DataPass_CPU.srcs/sources_1/new/DataPass.v:133]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.InstROM
Compiling module xil_defaultlib.LD
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.General_Purpose_RF
Compiling module xil_defaultlib.barrel_shifter_main
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_shifter
Compiling module xil_defaultlib.DataPass
Compiling module xil_defaultlib.test_CPU1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_CPU1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Vivado_Project/DataPass_CPU/DataPass_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_CPU1_behav -key {Behavioral:sim_1:Functional:test_CPU1} -tclbatch {test_CPU1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_CPU1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module test_CPU1.cpu.LD.instROMInst.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_CPU1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 977.012 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 977.012 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jun  1 14:35:23 2024...
