// Seed: 3971586182
module module_0 #(
    parameter id_8 = 32'd60
) (
    output uwire id_0,
    input  tri   id_1
    , _id_8,
    input  wor   id_2,
    output wand  id_3,
    output uwire id_4,
    output wire  id_5,
    output uwire id_6
);
  wire [1 : id_8] id_9;
endmodule
module module_1 #(
    parameter id_3 = 32'd69
) (
    output tri0 id_0,
    output wire id_1,
    input  wire id_2,
    input  tri0 _id_3,
    input  tri1 id_4,
    output wor  id_5
);
  wire id_7;
  wire [-1 : id_3] id_8;
  wire id_9;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_4,
      id_0,
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_9 = id_9;
endmodule
