Analysis & Synthesis report for top
Mon Mar 01 16:43:55 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|video_process:video_process_m0|state
 11. State Machine - |top|sdram_core:sdram_core_m0|state
 12. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
 13. State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
 14. State Machine - |top|video_timing_data:video_timing_data_m0|state
 15. State Machine - |top|reg_config:reg_config_inst|config_step
 16. Registers Protected by Synthesis
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component
 24. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
 25. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
 26. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
 27. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
 28. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
 29. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
 30. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 31. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 32. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
 33. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
 34. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 35. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 36. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component
 37. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated
 38. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p
 39. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p
 40. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram
 41. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp
 42. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp
 43. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 44. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 45. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp
 46. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp
 47. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 48. Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 49. Source assignments for sld_signaltap:auto_signaltap_0
 50. Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0|altsyncram_cp01:auto_generated
 51. Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0|altsyncram_dp01:auto_generated
 52. Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0|altsyncram_ep01:auto_generated
 53. Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0|altsyncram_fp01:auto_generated
 54. Parameter Settings for User Entity Instance: Top-level Entity: |top
 55. Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component
 56. Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component
 57. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0
 58. Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|color_bar:color_bar_m0
 59. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0
 60. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component
 61. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0
 62. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component
 63. Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0
 64. Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0
 65. Parameter Settings for User Entity Instance: seg_part:seg_part_m0|seg_scan:seg_scan_m0
 66. Parameter Settings for User Entity Instance: video_process:video_process_m0
 67. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 68. Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0
 69. Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0
 70. Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0
 71. Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0
 72. Parameter Settings for Inferred Entity Instance: video_timing_data:video_timing_data_m0|lpm_mult:Mult1
 73. Parameter Settings for Inferred Entity Instance: video_timing_data:video_timing_data_m0|lpm_mult:Mult0
 74. altpll Parameter Settings by Entity Instance
 75. dcfifo Parameter Settings by Entity Instance
 76. altsyncram Parameter Settings by Entity Instance
 77. lpm_mult Parameter Settings by Entity Instance
 78. Port Connectivity Checks: "seg_part:seg_part_m0|seg_scan:seg_scan_m0"
 79. Port Connectivity Checks: "seg_part:seg_part_m0|seg_decoder:seg_decoder_m2"
 80. Port Connectivity Checks: "seg_part:seg_part_m0|seg_decoder:seg_decoder_m1"
 81. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:read_buf"
 82. Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf"
 83. Port Connectivity Checks: "frame_read_write:frame_read_write_m0"
 84. Port Connectivity Checks: "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0"
 85. Port Connectivity Checks: "video_timing_data:video_timing_data_m0"
 86. Port Connectivity Checks: "cmos_8_16bit:cmos_8_16bit_m0"
 87. Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"
 88. Port Connectivity Checks: "reg_config:reg_config_inst"
 89. Signal Tap Logic Analyzer Settings
 90. Post-Synthesis Netlist Statistics for Top Partition
 91. Elapsed Time Per Partition
 92. Connections to In-System Debugging Instance "auto_signaltap_0"
 93. Analysis & Synthesis Messages
 94. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 01 16:43:54 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,280                                       ;
;     Total combinational functions  ; 3,411                                       ;
;     Dedicated logic registers      ; 2,295                                       ;
; Total registers                    ; 2295                                        ;
; Total pins                         ; 89                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 61,440                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                                                           ; Library     ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; src/seg_scan.v                                                     ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_scan.v                                                     ;             ;
; src/seg_part.v                                                     ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_part.v                                                     ;             ;
; src/seg_decoder.v                                                  ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_decoder.v                                                  ;             ;
; src/video_process.v                                                ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_process.v                                                ;             ;
; src/i2c_master/lut_ov5640_rgb565_1024_768.v                        ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/lut_ov5640_rgb565_1024_768.v                        ;             ;
; src/power_on_delay.v                                               ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/power_on_delay.v                                               ;             ;
; src/i2c_master/i2c_com.v                                           ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_com.v                                           ;             ;
; src/video_define.v                                                 ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_define.v                                                 ;             ;
; src/frame_read_write.v                                             ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v                                             ;             ;
; src/ip_core/video_pll.v                                            ; yes             ; User Wizard-Generated File                            ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/video_pll.v                                            ;             ;
; src/ip_core/sys_pll.v                                              ; yes             ; User Wizard-Generated File                            ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/sys_pll.v                                              ;             ;
; src/video_timing_data.v                                            ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v                                            ;             ;
; src/top.v                                                          ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v                                                          ;             ;
; src/frame_fifo_write.v                                             ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_fifo_write.v                                             ;             ;
; src/frame_fifo_read.v                                              ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_fifo_read.v                                              ;             ;
; src/color_bar.v                                                    ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/color_bar.v                                                    ;             ;
; src/cmos_write_req_gen.v                                           ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/cmos_write_req_gen.v                                           ;             ;
; src/cmos_8_16bit.v                                                 ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/cmos_8_16bit.v                                                 ;             ;
; src/sdram/sdram_core.v                                             ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/sdram/sdram_core.v                                             ;             ;
; src/i2c_master/i2c_config.v                                        ; yes             ; User Verilog HDL File                                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_config.v                                        ;             ;
; src/ip_core/afifo_16_512.v                                         ; yes             ; User Wizard-Generated File                            ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/afifo_16_512.v                                         ;             ;
; altpll.tdf                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                                                                                                      ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                                                                                  ;             ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                 ;             ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                               ;             ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                               ;             ;
; db/sys_pll_altpll.v                                                ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/sys_pll_altpll.v                                                ;             ;
; db/video_pll_altpll.v                                              ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/video_pll_altpll.v                                              ;             ;
; dcfifo.tdf                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf                                                                                                      ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                 ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                 ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                    ;             ;
; a_graycounter.inc                                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_graycounter.inc                                                                                               ;             ;
; a_fefifo.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_fefifo.inc                                                                                                    ;             ;
; a_gray2bin.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                                                                  ;             ;
; dffpipe.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                     ;             ;
; alt_sync_fifo.inc                                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                                                               ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                 ;             ;
; altsyncram_fifo.inc                                                ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                                                             ;             ;
; db/dcfifo_7ql1.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf                                                 ;             ;
; db/a_gray2bin_6ib.tdf                                              ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/a_gray2bin_6ib.tdf                                              ;             ;
; db/a_graycounter_577.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/a_graycounter_577.tdf                                           ;             ;
; db/a_graycounter_1lc.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/a_graycounter_1lc.tdf                                           ;             ;
; db/altsyncram_ov61.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_ov61.tdf                                             ;             ;
; db/dffpipe_oe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dffpipe_oe9.tdf                                                 ;             ;
; db/alt_synch_pipe_8pl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/alt_synch_pipe_8pl.tdf                                          ;             ;
; db/dffpipe_pe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dffpipe_pe9.tdf                                                 ;             ;
; db/alt_synch_pipe_9pl.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/alt_synch_pipe_9pl.tdf                                          ;             ;
; db/dffpipe_qe9.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dffpipe_qe9.tdf                                                 ;             ;
; db/cmpr_n76.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_n76.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                               ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                          ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                             ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                      ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                   ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                    ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                          ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                  ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                           ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                     ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                  ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                   ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                                                                                                      ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                                                                                                      ;             ;
; db/altsyncram_0b24.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_0b24.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                    ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                  ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                     ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                             ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                                  ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                     ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                      ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                    ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.inc                                                                                                    ;             ;
; db/mux_tsc.tdf                                                     ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/mux_tsc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                  ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/declut.inc                                                                                                      ;             ;
; db/decode_dvf.tdf                                                  ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/decode_dvf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                 ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                    ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                         ;             ;
; db/cntr_9gi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_9gi.tdf                                                    ;             ;
; db/cmpr_qgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_qgc.tdf                                                    ;             ;
; db/cntr_m9j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_m9j.tdf                                                    ;             ;
; db/cntr_ggi.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_ggi.tdf                                                    ;             ;
; db/cmpr_rgc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_rgc.tdf                                                    ;             ;
; db/cntr_23j.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_23j.tdf                                                    ;             ;
; db/cmpr_ngc.tdf                                                    ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_ngc.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                  ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                   ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                               ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                     ; altera_sld  ;
; db/ip/sld537b938e/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File                     ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File                        ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                                ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                ;             ;
; db/altsyncram_cp01.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_cp01.tdf                                             ;             ;
; sdram_ov5640_vga.top0.rtl.mif                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/sdram_ov5640_vga.top0.rtl.mif                                   ;             ;
; db/altsyncram_dp01.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_dp01.tdf                                             ;             ;
; sdram_ov5640_vga.top1.rtl.mif                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/sdram_ov5640_vga.top1.rtl.mif                                   ;             ;
; db/altsyncram_ep01.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_ep01.tdf                                             ;             ;
; sdram_ov5640_vga.top2.rtl.mif                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/sdram_ov5640_vga.top2.rtl.mif                                   ;             ;
; db/altsyncram_fp01.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_fp01.tdf                                             ;             ;
; sdram_ov5640_vga.top3.rtl.mif                                      ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/sdram_ov5640_vga.top3.rtl.mif                                   ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                    ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.inc                                                                                                    ;             ;
; multcore.tdf                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf                                                                                                    ;             ;
; csa_add.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/csa_add.inc                                                                                                     ;             ;
; mpar_add.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.inc                                                                                                    ;             ;
; muleabz.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/muleabz.inc                                                                                                     ;             ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                                    ;             ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                                                  ;             ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                                ;             ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                              ;             ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                                    ;             ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                                 ;             ;
; addcore.inc                                                        ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.inc                                                                                                     ;             ;
; look_add.inc                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/look_add.inc                                                                                                    ;             ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                         ;             ;
; db/add_sub_lgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/add_sub_lgh.tdf                                                 ;             ;
; altshift.tdf                                                       ; yes             ; Megafunction                                          ; e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altshift.tdf                                                                                                    ;             ;
; db/add_sub_jgh.tdf                                                 ; yes             ; Auto-Generated Megafunction                           ; F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/add_sub_jgh.tdf                                                 ;             ;
; src/lut_ov5640_rgb565_1024_768.v                                   ; yes             ; User Verilog HDL File                                 ; src/lut_ov5640_rgb565_1024_768.v                                                                                                                                       ;             ;
+--------------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,280       ;
;                                             ;             ;
; Total combinational functions               ; 3411        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1800        ;
;     -- 3 input functions                    ; 964         ;
;     -- <=2 input functions                  ; 647         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3001        ;
;     -- arithmetic mode                      ; 410         ;
;                                             ;             ;
; Total registers                             ; 2295        ;
;     -- Dedicated logic registers            ; 2295        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 89          ;
; Total memory bits                           ; 61440       ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 2           ;
;     -- PLLs                                 ; 2           ;
;                                             ;             ;
; Maximum fan-out node                        ; rst_n~input ;
; Maximum fan-out                             ; 1373        ;
; Total fan-out                               ; 21220       ;
; Average fan-out                             ; 3.56        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 3411 (1)            ; 2295 (0)                  ; 61440       ; 0            ; 0       ; 0         ; 89   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |cmos_8_16bit:cmos_8_16bit_m0|                                                                                                       ; 18 (18)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_8_16bit:cmos_8_16bit_m0                                                                                                                                                                                                                                                                                                               ; cmos_8_16bit                      ; work         ;
;    |cmos_write_req_gen:cmos_write_req_gen_m0|                                                                                           ; 4 (4)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cmos_write_req_gen:cmos_write_req_gen_m0                                                                                                                                                                                                                                                                                                   ; cmos_write_req_gen                ; work         ;
;    |frame_read_write:frame_read_write_m0|                                                                                               ; 333 (0)             ; 334 (0)                   ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0                                                                                                                                                                                                                                                                                                       ; frame_read_write                  ; work         ;
;       |afifo_16_512:read_buf|                                                                                                           ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf                                                                                                                                                                                                                                                                                 ; afifo_16_512                      ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 82 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component                                                                                                                                                                                                                                                         ; dcfifo                            ; work         ;
;             |dcfifo_7ql1:auto_generated|                                                                                                ; 82 (14)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated                                                                                                                                                                                                                              ; dcfifo_7ql1                       ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                                                                                                                                                                                              ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                                                                                                                                                                                              ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                  ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                  ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                   ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                             ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                   ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                             ; dffpipe_qe9                       ; work         ;
;                |altsyncram_ov61:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram                                                                                                                                                                                                     ; altsyncram_ov61                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                     ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                      ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:ws_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:ws_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                           ; dffpipe_oe9                       ; work         ;
;       |afifo_16_512:write_buf|                                                                                                          ; 84 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf                                                                                                                                                                                                                                                                                ; afifo_16_512                      ; work         ;
;          |dcfifo:dcfifo_component|                                                                                                      ; 84 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component                                                                                                                                                                                                                                                        ; dcfifo                            ; work         ;
;             |dcfifo_7ql1:auto_generated|                                                                                                ; 84 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated                                                                                                                                                                                                                             ; dcfifo_7ql1                       ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                                                                                                                                                                                             ; a_gray2bin_6ib                    ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin|                                                                                        ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                                                                                                                                                                                             ; a_gray2bin_6ib                    ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p                                                                                                                                                                                                 ; a_graycounter_1lc                 ; work         ;
;                |a_graycounter_577:rdptr_g1p|                                                                                            ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                                                                                                 ; a_graycounter_577                 ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                                                                                                                                  ; alt_synch_pipe_8pl                ; work         ;
;                   |dffpipe_pe9:dffpipe13|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                                                                                                                            ; dffpipe_pe9                       ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|                                                                                             ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                                                                                                                                  ; alt_synch_pipe_9pl                ; work         ;
;                   |dffpipe_qe9:dffpipe16|                                                                                               ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                                                                                                                            ; dffpipe_qe9                       ; work         ;
;                |altsyncram_ov61:fifo_ram|                                                                                               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram                                                                                                                                                                                                    ; altsyncram_ov61                   ; work         ;
;                |cmpr_n76:rdempty_eq_comp|                                                                                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp                                                                                                                                                                                                    ; cmpr_n76                          ; work         ;
;                |cmpr_n76:wrfull_eq_comp|                                                                                                ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:wrfull_eq_comp                                                                                                                                                                                                     ; cmpr_n76                          ; work         ;
;                |dffpipe_oe9:rs_brp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp                                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;                |dffpipe_oe9:rs_bwp|                                                                                                     ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp                                                                                                                                                                                                          ; dffpipe_oe9                       ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|                                                                                              ; 83 (83)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                                                                                                                                                                                                    ; frame_fifo_read                   ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|                                                                                            ; 84 (84)             ; 50 (50)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                                                                                                                                                                                                  ; frame_fifo_write                  ; work         ;
;    |power_on_delay:power_on_delay_inst|                                                                                                 ; 50 (50)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|power_on_delay:power_on_delay_inst                                                                                                                                                                                                                                                                                                         ; power_on_delay                    ; work         ;
;    |reg_config:reg_config_inst|                                                                                                         ; 669 (42)            ; 60 (51)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst                                                                                                                                                                                                                                                                                                                 ; reg_config                        ; work         ;
;       |i2c_com:u1|                                                                                                                      ; 39 (39)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|i2c_com:u1                                                                                                                                                                                                                                                                                                      ; i2c_com                           ; work         ;
;       |lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|                                                                        ; 588 (588)           ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0                                                                                                                                                                                                                                                        ; lut_ov5640_rgb565_1024_768        ; work         ;
;          |altsyncram:WideOr0_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_fp01:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0|altsyncram_fp01:auto_generated                                                                                                                                                                                                ; altsyncram_fp01                   ; work         ;
;          |altsyncram:WideOr13_rtl_0|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0                                                                                                                                                                                                                              ; altsyncram                        ; work         ;
;             |altsyncram_cp01:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0|altsyncram_cp01:auto_generated                                                                                                                                                                                               ; altsyncram_cp01                   ; work         ;
;          |altsyncram:WideOr2_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_ep01:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0|altsyncram_ep01:auto_generated                                                                                                                                                                                                ; altsyncram_ep01                   ; work         ;
;          |altsyncram:WideOr3_rtl_0|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;             |altsyncram_dp01:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0|altsyncram_dp01:auto_generated                                                                                                                                                                                                ; altsyncram_dp01                   ; work         ;
;    |sdram_core:sdram_core_m0|                                                                                                           ; 155 (155)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_core:sdram_core_m0                                                                                                                                                                                                                                                                                                                   ; sdram_core                        ; work         ;
;    |seg_part:seg_part_m0|                                                                                                               ; 113 (0)             ; 49 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_part:seg_part_m0                                                                                                                                                                                                                                                                                                                       ; seg_part                          ; work         ;
;       |seg_decoder:seg_decoder_m0|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_part:seg_part_m0|seg_decoder:seg_decoder_m0                                                                                                                                                                                                                                                                                            ; seg_decoder                       ; work         ;
;       |seg_decoder:seg_decoder_m3|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_part:seg_part_m0|seg_decoder:seg_decoder_m3                                                                                                                                                                                                                                                                                            ; seg_decoder                       ; work         ;
;       |seg_decoder:seg_decoder_m4|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_part:seg_part_m0|seg_decoder:seg_decoder_m4                                                                                                                                                                                                                                                                                            ; seg_decoder                       ; work         ;
;       |seg_decoder:seg_decoder_m5|                                                                                                      ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_part:seg_part_m0|seg_decoder:seg_decoder_m5                                                                                                                                                                                                                                                                                            ; seg_decoder                       ; work         ;
;       |seg_scan:seg_scan_m0|                                                                                                            ; 85 (85)             ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_part:seg_part_m0|seg_scan:seg_scan_m0                                                                                                                                                                                                                                                                                                  ; seg_scan                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 125 (1)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 124 (0)             ; 91 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 124 (1)             ; 91 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 123 (0)             ; 86 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 123 (84)            ; 86 (58)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 393 (2)             ; 487 (20)                  ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 391 (0)             ; 467 (0)                   ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 391 (88)            ; 467 (124)                 ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 27 (0)              ; 76 (76)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                   ; decode_dvf                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_tsc:auto_generated|                                                                                              ; 25 (25)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                                              ; mux_tsc                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_0b24:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40960       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated                                                                                                                                                 ; altsyncram_0b24                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 93 (93)             ; 69 (69)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 25 (1)              ; 66 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 20 (0)              ; 50 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 20 (0)              ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 4 (4)               ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 97 (9)              ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_9gi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_9gi:auto_generated                                                             ; cntr_9gi                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 12 (0)              ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_m9j:auto_generated|                                                                                             ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                                      ; cntr_m9j                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_ggi:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                                            ; cntr_ggi                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                               ; cntr_23j                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 25 (25)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |sys_pll:sys_pll_m0|                                                                                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0                                                                                                                                                                                                                                                                                                                         ; sys_pll                           ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                                                                                                                                                                                                 ; altpll                            ; work         ;
;          |sys_pll_altpll:auto_generated|                                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                                                                                                                                                                                                   ; sys_pll_altpll                    ; work         ;
;    |video_pll:video_pll_m0|                                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0                                                                                                                                                                                                                                                                                                                     ; video_pll                         ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                                                                                                                                                                                                             ; altpll                            ; work         ;
;          |video_pll_altpll:auto_generated|                                                                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                                                                                                                                                                                                             ; video_pll_altpll                  ; work         ;
;    |video_process:video_process_m0|                                                                                                     ; 386 (386)           ; 49 (49)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_process:video_process_m0                                                                                                                                                                                                                                                                                                             ; video_process                     ; work         ;
;    |video_timing_data:video_timing_data_m0|                                                                                             ; 1164 (1036)         ; 1037 (982)                ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0                                                                                                                                                                                                                                                                                                     ; video_timing_data                 ; work         ;
;       |color_bar:color_bar_m0|                                                                                                          ; 82 (82)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|color_bar:color_bar_m0                                                                                                                                                                                                                                                                              ; color_bar                         ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 19 (9)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 10 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_jgh:auto_generated|                                                                                          ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_jgh:auto_generated                                                                                                                                                                                                   ; add_sub_jgh                       ; work         ;
;       |lpm_mult:Mult1|                                                                                                                  ; 27 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                      ; lpm_mult                          ; work         ;
;          |multcore:mult_core|                                                                                                           ; 27 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                   ; multcore                          ; work         ;
;             |mpar_add:padder|                                                                                                           ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                   ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 12 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                              ; lpm_add_sub                       ; work         ;
;                   |add_sub_lgh:auto_generated|                                                                                          ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|video_timing_data:video_timing_data_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_lgh:auto_generated                                                                                                                                                                                                   ; add_sub_lgh                       ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                          ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None                          ;
; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0|altsyncram_fp01:auto_generated|ALTSYNCRAM                                                ; AUTO ; ROM              ; 1024         ; 1            ; --           ; --           ; 1024  ; sdram_ov5640_vga.top3.rtl.mif ;
; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0|altsyncram_cp01:auto_generated|ALTSYNCRAM                                               ; AUTO ; ROM              ; 1024         ; 1            ; --           ; --           ; 1024  ; sdram_ov5640_vga.top0.rtl.mif ;
; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0|altsyncram_ep01:auto_generated|ALTSYNCRAM                                                ; AUTO ; ROM              ; 1024         ; 1            ; --           ; --           ; 1024  ; sdram_ov5640_vga.top2.rtl.mif ;
; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0|altsyncram_dp01:auto_generated|ALTSYNCRAM                                                ; AUTO ; ROM              ; 1024         ; 1            ; --           ; --           ; 1024  ; sdram_ov5640_vga.top1.rtl.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0b24:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 10           ; 4096         ; 10           ; 40960 ; None                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File            ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                            ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                            ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:read_buf                                                                                                                                                                                                          ; src/ip_core/afifo_16_512.v ;
; Altera ; FIFO         ; 17.1    ; N/A          ; N/A          ; |top|frame_read_write:frame_read_write_m0|afifo_16_512:write_buf                                                                                                                                                                                                         ; src/ip_core/afifo_16_512.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------+
; State Machine - |top|video_process:video_process_m0|state ;
+-------------+------------+-------------+------------------+
; Name        ; state.idle ; state.check ; state.ready      ;
+-------------+------------+-------------+------------------+
; state.idle  ; 0          ; 0           ; 0                ;
; state.ready ; 1          ; 0           ; 1                ;
; state.check ; 1          ; 1           ; 0                ;
+-------------+------------+-------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_core:sdram_core_m0|state                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; Name              ; state.S_TRFC ; state.S_AR ; state.S_TRP ; state.S_PRE ; state.S_TWR ; state.S_WD ; state.S_WRITE ; state.S_RD ; state.S_CL ; state.S_READ ; state.S_TRCD ; state.S_ACTIVE ; state.S_IDLE ; state.S_INIT_DONE ; state.S_INIT_TMRD ; state.S_INIT_MRS ; state.S_INIT_TRF2 ; state.S_INIT_AR2 ; state.S_INIT_TRF1 ; state.S_INIT_AR1 ; state.S_INIT_TRP ; state.S_INIT_PRE ; state.S_INIT_NOP ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+
; state.S_INIT_NOP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 0                ;
; state.S_INIT_PRE  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 1                ; 1                ;
; state.S_INIT_TRP  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 1                ; 0                ; 1                ;
; state.S_INIT_AR1  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 1                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF1 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 1                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_AR2  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 1                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TRF2 ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 1                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_MRS  ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 1                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_TMRD ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 1                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_INIT_DONE ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 1                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_IDLE      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 1            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_ACTIVE    ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 1              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRCD      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 1            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_READ      ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 1            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_CL        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 1          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_RD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 1          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WRITE     ; 0            ; 0          ; 0           ; 0           ; 0           ; 0          ; 1             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_WD        ; 0            ; 0          ; 0           ; 0           ; 0           ; 1          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TWR       ; 0            ; 0          ; 0           ; 0           ; 1           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_PRE       ; 0            ; 0          ; 0           ; 1           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRP       ; 0            ; 0          ; 1           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_AR        ; 0            ; 1          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
; state.S_TRFC      ; 1            ; 0          ; 0           ; 0           ; 0           ; 0          ; 0             ; 0          ; 0          ; 0            ; 0            ; 0              ; 0            ; 0                 ; 0                 ; 0                ; 0                 ; 0                ; 0                 ; 0                ; 0                ; 0                ; 1                ;
+-------------------+--------------+------------+-------------+-------------+-------------+------------+---------------+------------+------------+--------------+--------------+----------------+--------------+-------------------+-------------------+------------------+-------------------+------------------+-------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state                                   ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; Name                   ; state.S_END ; state.S_READ_BURST_END ; state.S_READ_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+
; state.S_IDLE           ; 0           ; 0                      ; 0                  ; 0                  ; 0           ; 0            ;
; state.S_ACK            ; 0           ; 0                      ; 0                  ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO     ; 0           ; 0                      ; 0                  ; 1                  ; 0           ; 1            ;
; state.S_READ_BURST     ; 0           ; 0                      ; 1                  ; 0                  ; 0           ; 1            ;
; state.S_READ_BURST_END ; 0           ; 1                      ; 0                  ; 0                  ; 0           ; 1            ;
; state.S_END            ; 1           ; 0                      ; 0                  ; 0                  ; 0           ; 1            ;
+------------------------+-------------+------------------------+--------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state                                    ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; Name                    ; state.S_END ; state.S_WRITE_BURST_END ; state.S_WRITE_BURST ; state.S_CHECK_FIFO ; state.S_ACK ; state.S_IDLE ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+
; state.S_IDLE            ; 0           ; 0                       ; 0                   ; 0                  ; 0           ; 0            ;
; state.S_ACK             ; 0           ; 0                       ; 0                   ; 0                  ; 1           ; 1            ;
; state.S_CHECK_FIFO      ; 0           ; 0                       ; 0                   ; 1                  ; 0           ; 1            ;
; state.S_WRITE_BURST     ; 0           ; 0                       ; 1                   ; 0                  ; 0           ; 1            ;
; state.S_WRITE_BURST_END ; 0           ; 1                       ; 0                   ; 0                  ; 0           ; 1            ;
; state.S_END             ; 1           ; 0                       ; 0                   ; 0                  ; 0           ; 1            ;
+-------------------------+-------------+-------------------------+---------------------+--------------------+-------------+--------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |top|video_timing_data:video_timing_data_m0|state                                     ;
+---------------+---------------+--------------+---------------+-------------+-------------+------------+
; Name          ; state.cnt_add ; state.update ; state.pupdate ; state.x_pre ; state.y_pre ; state.idle ;
+---------------+---------------+--------------+---------------+-------------+-------------+------------+
; state.idle    ; 0             ; 0            ; 0             ; 0           ; 0           ; 0          ;
; state.y_pre   ; 0             ; 0            ; 0             ; 0           ; 1           ; 1          ;
; state.x_pre   ; 0             ; 0            ; 0             ; 1           ; 0           ; 1          ;
; state.pupdate ; 0             ; 0            ; 1             ; 0           ; 0           ; 1          ;
; state.update  ; 0             ; 1            ; 0             ; 0           ; 0           ; 1          ;
; state.cnt_add ; 1             ; 0            ; 0             ; 0           ; 0           ; 1          ;
+---------------+---------------+--------------+---------------+-------------+-------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top|reg_config:reg_config_inst|config_step       ;
+----------------+----------------+----------------+----------------+
; Name           ; config_step.00 ; config_step.10 ; config_step.01 ;
+----------------+----------------+----------------+----------------+
; config_step.00 ; 0              ; 0              ; 0              ;
; config_step.01 ; 1              ; 0              ; 1              ;
; config_step.10 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 80                                                                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                ; Reason for Removal                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0..17,20..23]                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0..17,20..23]                                            ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[0..7]                                                       ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0..17,20..23]                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0..17,20..23]                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[0..7]                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0..17,20..23]                                         ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0..7,9]                                                 ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0]                                                    ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0..17,20..23]                                      ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1..7,9]                                               ; Stuck at GND due to stuck port data_in                                                                    ;
; reg_config:reg_config_inst|i2c_data[27..30]                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[19]                                                   ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[18]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[19]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[18] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[1..7]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[1..7]                                                  ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]      ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[19]                                                      ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[18]       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[18,19]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[18]       ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[19]                                                      ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[18]       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[18,19]                                                ; Merged with frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[18]       ;
; reg_config:reg_config_inst|i2c_data[23..26,31]                                                                                               ; Merged with reg_config:reg_config_inst|i2c_data[14]                                                       ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[0]                                                     ; Stuck at GND due to stuck port data_in                                                                    ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[0]                                                   ; Stuck at GND due to stuck port data_in                                                                    ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[7]                                                                                        ; Stuck at VCC due to stuck port data_in                                                                    ;
; power_on_delay:power_on_delay_inst|cnt1[0..18]                                                                                               ; Stuck at GND due to stuck port data_in                                                                    ;
; video_process:video_process_m0|state~6                                                                                                       ; Lost fanout                                                                                               ;
; video_process:video_process_m0|state~7                                                                                                       ; Lost fanout                                                                                               ;
; video_process:video_process_m0|state~8                                                                                                       ; Lost fanout                                                                                               ;
; sdram_core:sdram_core_m0|state~5                                                                                                             ; Lost fanout                                                                                               ;
; sdram_core:sdram_core_m0|state~6                                                                                                             ; Lost fanout                                                                                               ;
; sdram_core:sdram_core_m0|state~7                                                                                                             ; Lost fanout                                                                                               ;
; sdram_core:sdram_core_m0|state~8                                                                                                             ; Lost fanout                                                                                               ;
; sdram_core:sdram_core_m0|state~9                                                                                                             ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~9                                                              ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~10                                                             ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~11                                                             ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state~12                                                             ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~9                                                            ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~10                                                           ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~11                                                           ; Lost fanout                                                                                               ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state~12                                                           ; Lost fanout                                                                                               ;
; video_timing_data:video_timing_data_m0|state~4                                                                                               ; Lost fanout                                                                                               ;
; video_timing_data:video_timing_data_m0|state~5                                                                                               ; Lost fanout                                                                                               ;
; video_timing_data:video_timing_data_m0|state~6                                                                                               ; Lost fanout                                                                                               ;
; cmos_8_16bit:cmos_8_16bit_m0|x_cnt[1..11]                                                                                                    ; Lost fanout                                                                                               ;
; video_process:video_process_m0|flag3                                                                                                         ; Lost fanout                                                                                               ;
; video_process:video_process_m0|c_h1_h2                                                                                                       ; Lost fanout                                                                                               ;
; video_process:video_process_m0|c_w120                                                                                                        ; Lost fanout                                                                                               ;
; Total Number of Removed Registers = 256                                                                                                      ;                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[7]        ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[9],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[7],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[6],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[5],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[4],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[3],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[2],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[1],      ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[0]       ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[7]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[0],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[9],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[7],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[6],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[5],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[4],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[3],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[2],    ;
;                                                                                            ;                           ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[1]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[22]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[22],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[22]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[21]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[21],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[21]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[20]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[20],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[20]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[17]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[17],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[17]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[16]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[16],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[16]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[15]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[15],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[15]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[14]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[14],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[14]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[13]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[13],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[13]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[12]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[12],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[12]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[11]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[11],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[11]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]    ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[9]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[9],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[9]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[8]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[8],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[8]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[7]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[7],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[7]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[6]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[6],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[6]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[5]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[5],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[5]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[4]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[4],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[4]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[3]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[3],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[3]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[2]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[2],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[2]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[1]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[1],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[1]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[0]     ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[0],       ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[0]     ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[23] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[23],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[23] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[22] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[22],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[22] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[21] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[21],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[21] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[20] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[20],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[20] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[17] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[17],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[17] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[16] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[16],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[16] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[15] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[15],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[15] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[14] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[14],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[14] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[13] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[13],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[13] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[12] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[12],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[12] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[11] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[11],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[11] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[10] ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[10],   ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10] ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[9]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[9],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[9]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[8]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[8],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[8]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[7]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[7],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[7]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[6]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[6],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[6]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[5]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[5],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[5]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[4]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[4],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[4]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[3]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[3],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[3]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[2]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[2],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[2]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[1]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[1],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[1]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d0[0]  ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_d1[0],    ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[0]  ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[23]    ; Stuck at GND              ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[23],      ;
;                                                                                            ; due to stuck port data_in ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[23]    ;
; video_process:video_process_m0|flag3                                                       ; Lost Fanouts              ; video_process:video_process_m0|c_h1_h2, video_process:video_process_m0|c_w120                 ;
+--------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2295  ;
; Number of registers using Synchronous Clear  ; 575   ;
; Number of registers using Synchronous Load   ; 120   ;
; Number of registers using Asynchronous Clear ; 1830  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1382  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[2]                                                                                                                                                                                                                                                                              ; 12      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[3]                                                                                                                                                                                                                                                                              ; 15      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[4]                                                                                                                                                                                                                                                                              ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[5]                                                                                                                                                                                                                                                                              ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[1]                                                                                                                                                                                                                                                                              ; 14      ;
; reg_config:reg_config_inst|i2c_com:u1|cyc_count[0]                                                                                                                                                                                                                                                                              ; 14      ;
; video_process:video_process_m0|tick[0]                                                                                                                                                                                                                                                                                          ; 69      ;
; reg_config:reg_config_inst|i2c_com:u1|sclk                                                                                                                                                                                                                                                                                      ; 2       ;
; sdram_core:sdram_core_m0|we_n_r                                                                                                                                                                                                                                                                                                 ; 1       ;
; sdram_core:sdram_core_m0|cas_n_r                                                                                                                                                                                                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|ras_n_r                                                                                                                                                                                                                                                                                                ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                                                                                                                                                                                                          ; 1       ;
; sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                                                                                                                                                                                                          ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[2]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[3]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[5]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                                                                                                                                                                                                        ; 3       ;
; sdram_core:sdram_core_m0|sdram_addr_r[9]                                                                                                                                                                                                                                                                                        ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[10]                                                                                                                                                                                                                                                                                       ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[11]                                                                                                                                                                                                                                                                                       ; 1       ;
; sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                                                                                                                                                                                                       ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_sel[0]                                                                                                                                                                                                                                                                            ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_sel[1]                                                                                                                                                                                                                                                                            ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_sel[2]                                                                                                                                                                                                                                                                            ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_sel[3]                                                                                                                                                                                                                                                                            ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_sel[4]                                                                                                                                                                                                                                                                            ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_sel[5]                                                                                                                                                                                                                                                                            ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[0]                                                                                                                                                                                                                                                                           ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[1]                                                                                                                                                                                                                                                                           ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[2]                                                                                                                                                                                                                                                                           ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[3]                                                                                                                                                                                                                                                                           ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[4]                                                                                                                                                                                                                                                                           ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[5]                                                                                                                                                                                                                                                                           ; 1       ;
; seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[6]                                                                                                                                                                                                                                                                           ; 1       ;
; video_process:video_process_m0|vout_num[0]                                                                                                                                                                                                                                                                                      ; 7       ;
; video_process:video_process_m0|vout_num[1]                                                                                                                                                                                                                                                                                      ; 7       ;
; video_process:video_process_m0|vout_num[2]                                                                                                                                                                                                                                                                                      ; 7       ;
; video_process:video_process_m0|vout_num[3]                                                                                                                                                                                                                                                                                      ; 7       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                            ; 7       ;
; reg_config:reg_config_inst|i2c_com:u1|reg_sdat                                                                                                                                                                                                                                                                                  ; 5       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                            ; 6       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                               ; 4       ;
; video_process:video_process_m0|b_w60                                                                                                                                                                                                                                                                                            ; 1       ;
; video_process:video_process_m0|b_h80                                                                                                                                                                                                                                                                                            ; 2       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                               ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                                                                                                                                                                           ; 7       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                                                                                                                                                                              ; 4       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                                                                                                                                                                           ; 7       ;
; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                                                                                                                                                                              ; 4       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12]                                                                                                                                                  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 69                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                        ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+------+
; Register Name                           ; Megafunction                                                                                       ; Type ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+------+
; reg_config:reg_config_inst|i2c_data[8]  ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr13_rtl_0 ; ROM  ;
; reg_config:reg_config_inst|i2c_data[19] ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr3_rtl_0  ; ROM  ;
; reg_config:reg_config_inst|i2c_data[20] ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr2_rtl_0  ; ROM  ;
; reg_config:reg_config_inst|i2c_data[22] ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr0_rtl_0  ; ROM  ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|video_process:video_process_m0|point_num1_d0[0]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|video_process:video_process_m0|point_num2_d0[0]                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|video_process:video_process_m0|point_num3_d0[2]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|video_timing_data:video_timing_data_m0|row[7]                                               ;
; 3:1                ; 360 bits  ; 720 LEs       ; 360 LEs              ; 360 LEs                ; Yes        ; |top|video_timing_data:video_timing_data_m0|line1[42]                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top|video_timing_data:video_timing_data_m0|vout_data_r[5]                                       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|reg_config:reg_config_inst|lut_index[6]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|reg_config:reg_config_inst|clock_20k_cnt[9]                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|power_on_delay:power_on_delay_inst|cnt2[2]                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top|power_on_delay:power_on_delay_inst|cnt3[3]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|video_timing_data:video_timing_data_m0|row_cnt[3]                                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[18]   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[20] ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[13]   ;
; 9:1                ; 8 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[13] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|reg_config:reg_config_inst|i2c_com:u1|cyc_count[2]                                          ;
; 16:1               ; 7 bits    ; 70 LEs        ; 28 LEs               ; 42 LEs                 ; Yes        ; |top|seg_part:seg_part_m0|seg_scan:seg_scan_m0|seg_data[6]                                       ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[12]                                                   ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_ba_r[0]                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[5]                                                    ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|sdram_core:sdram_core_m0|sdram_addr_r[7]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|sdram_core:sdram_core_m0|state                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|reg_config:reg_config_inst|config_step                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|video_process:video_process_m0|Mux0                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|video_timing_data:video_timing_data_m0|next_state.cnt_add                                   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |top|video_process:video_process_m0|Mux0                                                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector4           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector4         ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|Selector5           ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|Selector2         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                             ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                              ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                        ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                        ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                           ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                      ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                       ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                  ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                    ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                     ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                            ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                       ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                     ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                      ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0|altsyncram_cp01:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0|altsyncram_dp01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0|altsyncram_ep01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0|altsyncram_fp01:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                             ;
; ADDR_BITS      ; 24    ; Signed Integer                             ;
; BUSRT_BITS     ; 10    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll:sys_pll_m0|altpll:altpll_component ;
+-------------------------------+---------------------------+-----------------------------+
; Parameter Name                ; Value                     ; Type                        ;
+-------------------------------+---------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                     ;
; PLL_TYPE                      ; AUTO                      ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=sys_pll ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                     ;
; LOCK_HIGH                     ; 1                         ; Untyped                     ;
; LOCK_LOW                      ; 1                         ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                     ;
; SKIP_VCO                      ; OFF                       ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                     ;
; BANDWIDTH                     ; 0                         ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                     ;
; DOWN_SPREAD                   ; 0                         ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 2                         ; Signed Integer              ;
; CLK0_MULTIPLY_BY              ; 12                        ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                         ; Signed Integer              ;
; CLK0_DIVIDE_BY                ; 25                        ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                     ;
; DPA_DIVIDER                   ; 0                         ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                     ;
; VCO_MIN                       ; 0                         ; Untyped                     ;
; VCO_MAX                       ; 0                         ; Untyped                     ;
; VCO_CENTER                    ; 0                         ; Untyped                     ;
; PFD_MIN                       ; 0                         ; Untyped                     ;
; PFD_MAX                       ; 0                         ; Untyped                     ;
; M_INITIAL                     ; 0                         ; Untyped                     ;
; M                             ; 0                         ; Untyped                     ;
; N                             ; 1                         ; Untyped                     ;
; M2                            ; 1                         ; Untyped                     ;
; N2                            ; 1                         ; Untyped                     ;
; SS                            ; 1                         ; Untyped                     ;
; C0_HIGH                       ; 0                         ; Untyped                     ;
; C1_HIGH                       ; 0                         ; Untyped                     ;
; C2_HIGH                       ; 0                         ; Untyped                     ;
; C3_HIGH                       ; 0                         ; Untyped                     ;
; C4_HIGH                       ; 0                         ; Untyped                     ;
; C5_HIGH                       ; 0                         ; Untyped                     ;
; C6_HIGH                       ; 0                         ; Untyped                     ;
; C7_HIGH                       ; 0                         ; Untyped                     ;
; C8_HIGH                       ; 0                         ; Untyped                     ;
; C9_HIGH                       ; 0                         ; Untyped                     ;
; C0_LOW                        ; 0                         ; Untyped                     ;
; C1_LOW                        ; 0                         ; Untyped                     ;
; C2_LOW                        ; 0                         ; Untyped                     ;
; C3_LOW                        ; 0                         ; Untyped                     ;
; C4_LOW                        ; 0                         ; Untyped                     ;
; C5_LOW                        ; 0                         ; Untyped                     ;
; C6_LOW                        ; 0                         ; Untyped                     ;
; C7_LOW                        ; 0                         ; Untyped                     ;
; C8_LOW                        ; 0                         ; Untyped                     ;
; C9_LOW                        ; 0                         ; Untyped                     ;
; C0_INITIAL                    ; 0                         ; Untyped                     ;
; C1_INITIAL                    ; 0                         ; Untyped                     ;
; C2_INITIAL                    ; 0                         ; Untyped                     ;
; C3_INITIAL                    ; 0                         ; Untyped                     ;
; C4_INITIAL                    ; 0                         ; Untyped                     ;
; C5_INITIAL                    ; 0                         ; Untyped                     ;
; C6_INITIAL                    ; 0                         ; Untyped                     ;
; C7_INITIAL                    ; 0                         ; Untyped                     ;
; C8_INITIAL                    ; 0                         ; Untyped                     ;
; C9_INITIAL                    ; 0                         ; Untyped                     ;
; C0_MODE                       ; BYPASS                    ; Untyped                     ;
; C1_MODE                       ; BYPASS                    ; Untyped                     ;
; C2_MODE                       ; BYPASS                    ; Untyped                     ;
; C3_MODE                       ; BYPASS                    ; Untyped                     ;
; C4_MODE                       ; BYPASS                    ; Untyped                     ;
; C5_MODE                       ; BYPASS                    ; Untyped                     ;
; C6_MODE                       ; BYPASS                    ; Untyped                     ;
; C7_MODE                       ; BYPASS                    ; Untyped                     ;
; C8_MODE                       ; BYPASS                    ; Untyped                     ;
; C9_MODE                       ; BYPASS                    ; Untyped                     ;
; C0_PH                         ; 0                         ; Untyped                     ;
; C1_PH                         ; 0                         ; Untyped                     ;
; C2_PH                         ; 0                         ; Untyped                     ;
; C3_PH                         ; 0                         ; Untyped                     ;
; C4_PH                         ; 0                         ; Untyped                     ;
; C5_PH                         ; 0                         ; Untyped                     ;
; C6_PH                         ; 0                         ; Untyped                     ;
; C7_PH                         ; 0                         ; Untyped                     ;
; C8_PH                         ; 0                         ; Untyped                     ;
; C9_PH                         ; 0                         ; Untyped                     ;
; L0_HIGH                       ; 1                         ; Untyped                     ;
; L1_HIGH                       ; 1                         ; Untyped                     ;
; G0_HIGH                       ; 1                         ; Untyped                     ;
; G1_HIGH                       ; 1                         ; Untyped                     ;
; G2_HIGH                       ; 1                         ; Untyped                     ;
; G3_HIGH                       ; 1                         ; Untyped                     ;
; E0_HIGH                       ; 1                         ; Untyped                     ;
; E1_HIGH                       ; 1                         ; Untyped                     ;
; E2_HIGH                       ; 1                         ; Untyped                     ;
; E3_HIGH                       ; 1                         ; Untyped                     ;
; L0_LOW                        ; 1                         ; Untyped                     ;
; L1_LOW                        ; 1                         ; Untyped                     ;
; G0_LOW                        ; 1                         ; Untyped                     ;
; G1_LOW                        ; 1                         ; Untyped                     ;
; G2_LOW                        ; 1                         ; Untyped                     ;
; G3_LOW                        ; 1                         ; Untyped                     ;
; E0_LOW                        ; 1                         ; Untyped                     ;
; E1_LOW                        ; 1                         ; Untyped                     ;
; E2_LOW                        ; 1                         ; Untyped                     ;
; E3_LOW                        ; 1                         ; Untyped                     ;
; L0_INITIAL                    ; 1                         ; Untyped                     ;
; L1_INITIAL                    ; 1                         ; Untyped                     ;
; G0_INITIAL                    ; 1                         ; Untyped                     ;
; G1_INITIAL                    ; 1                         ; Untyped                     ;
; G2_INITIAL                    ; 1                         ; Untyped                     ;
; G3_INITIAL                    ; 1                         ; Untyped                     ;
; E0_INITIAL                    ; 1                         ; Untyped                     ;
; E1_INITIAL                    ; 1                         ; Untyped                     ;
; E2_INITIAL                    ; 1                         ; Untyped                     ;
; E3_INITIAL                    ; 1                         ; Untyped                     ;
; L0_MODE                       ; BYPASS                    ; Untyped                     ;
; L1_MODE                       ; BYPASS                    ; Untyped                     ;
; G0_MODE                       ; BYPASS                    ; Untyped                     ;
; G1_MODE                       ; BYPASS                    ; Untyped                     ;
; G2_MODE                       ; BYPASS                    ; Untyped                     ;
; G3_MODE                       ; BYPASS                    ; Untyped                     ;
; E0_MODE                       ; BYPASS                    ; Untyped                     ;
; E1_MODE                       ; BYPASS                    ; Untyped                     ;
; E2_MODE                       ; BYPASS                    ; Untyped                     ;
; E3_MODE                       ; BYPASS                    ; Untyped                     ;
; L0_PH                         ; 0                         ; Untyped                     ;
; L1_PH                         ; 0                         ; Untyped                     ;
; G0_PH                         ; 0                         ; Untyped                     ;
; G1_PH                         ; 0                         ; Untyped                     ;
; G2_PH                         ; 0                         ; Untyped                     ;
; G3_PH                         ; 0                         ; Untyped                     ;
; E0_PH                         ; 0                         ; Untyped                     ;
; E1_PH                         ; 0                         ; Untyped                     ;
; E2_PH                         ; 0                         ; Untyped                     ;
; E3_PH                         ; 0                         ; Untyped                     ;
; M_PH                          ; 0                         ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                     ;
; CLK0_COUNTER                  ; G0                        ; Untyped                     ;
; CLK1_COUNTER                  ; G0                        ; Untyped                     ;
; CLK2_COUNTER                  ; G0                        ; Untyped                     ;
; CLK3_COUNTER                  ; G0                        ; Untyped                     ;
; CLK4_COUNTER                  ; G0                        ; Untyped                     ;
; CLK5_COUNTER                  ; G0                        ; Untyped                     ;
; CLK6_COUNTER                  ; E0                        ; Untyped                     ;
; CLK7_COUNTER                  ; E1                        ; Untyped                     ;
; CLK8_COUNTER                  ; E2                        ; Untyped                     ;
; CLK9_COUNTER                  ; E3                        ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                     ;
; M_TIME_DELAY                  ; 0                         ; Untyped                     ;
; N_TIME_DELAY                  ; 0                         ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                     ;
; VCO_POST_SCALE                ; 0                         ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                     ;
; CBXI_PARAMETER                ; sys_pll_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                     ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE              ;
+-------------------------------+---------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_pll:video_pll_m0|altpll:altpll_component ;
+-------------------------------+-----------------------------+-------------------------------+
; Parameter Name                ; Value                       ; Type                          ;
+-------------------------------+-----------------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL                      ; Untyped                       ;
; PLL_TYPE                      ; AUTO                        ; Untyped                       ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=video_pll ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF                         ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0                        ; Untyped                       ;
; SCAN_CHAIN                    ; LONG                        ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0                      ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000                       ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                           ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                          ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                           ; Untyped                       ;
; LOCK_HIGH                     ; 1                           ; Untyped                       ;
; LOCK_LOW                      ; 1                           ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                           ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                           ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                         ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                         ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                         ; Untyped                       ;
; SKIP_VCO                      ; OFF                         ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                           ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO                        ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0                     ; Untyped                       ;
; BANDWIDTH                     ; 0                           ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO                        ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                           ; Untyped                       ;
; DOWN_SPREAD                   ; 0                           ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                         ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                         ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                           ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                           ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 13                          ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                           ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                           ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 10                          ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                           ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                           ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                          ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                          ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                         ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                         ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05                       ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                      ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                      ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                           ; Untyped                       ;
; DPA_DIVIDER                   ; 0                           ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                           ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                           ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                           ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                           ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                          ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                           ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                           ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                           ; Untyped                       ;
; VCO_MIN                       ; 0                           ; Untyped                       ;
; VCO_MAX                       ; 0                           ; Untyped                       ;
; VCO_CENTER                    ; 0                           ; Untyped                       ;
; PFD_MIN                       ; 0                           ; Untyped                       ;
; PFD_MAX                       ; 0                           ; Untyped                       ;
; M_INITIAL                     ; 0                           ; Untyped                       ;
; M                             ; 0                           ; Untyped                       ;
; N                             ; 1                           ; Untyped                       ;
; M2                            ; 1                           ; Untyped                       ;
; N2                            ; 1                           ; Untyped                       ;
; SS                            ; 1                           ; Untyped                       ;
; C0_HIGH                       ; 0                           ; Untyped                       ;
; C1_HIGH                       ; 0                           ; Untyped                       ;
; C2_HIGH                       ; 0                           ; Untyped                       ;
; C3_HIGH                       ; 0                           ; Untyped                       ;
; C4_HIGH                       ; 0                           ; Untyped                       ;
; C5_HIGH                       ; 0                           ; Untyped                       ;
; C6_HIGH                       ; 0                           ; Untyped                       ;
; C7_HIGH                       ; 0                           ; Untyped                       ;
; C8_HIGH                       ; 0                           ; Untyped                       ;
; C9_HIGH                       ; 0                           ; Untyped                       ;
; C0_LOW                        ; 0                           ; Untyped                       ;
; C1_LOW                        ; 0                           ; Untyped                       ;
; C2_LOW                        ; 0                           ; Untyped                       ;
; C3_LOW                        ; 0                           ; Untyped                       ;
; C4_LOW                        ; 0                           ; Untyped                       ;
; C5_LOW                        ; 0                           ; Untyped                       ;
; C6_LOW                        ; 0                           ; Untyped                       ;
; C7_LOW                        ; 0                           ; Untyped                       ;
; C8_LOW                        ; 0                           ; Untyped                       ;
; C9_LOW                        ; 0                           ; Untyped                       ;
; C0_INITIAL                    ; 0                           ; Untyped                       ;
; C1_INITIAL                    ; 0                           ; Untyped                       ;
; C2_INITIAL                    ; 0                           ; Untyped                       ;
; C3_INITIAL                    ; 0                           ; Untyped                       ;
; C4_INITIAL                    ; 0                           ; Untyped                       ;
; C5_INITIAL                    ; 0                           ; Untyped                       ;
; C6_INITIAL                    ; 0                           ; Untyped                       ;
; C7_INITIAL                    ; 0                           ; Untyped                       ;
; C8_INITIAL                    ; 0                           ; Untyped                       ;
; C9_INITIAL                    ; 0                           ; Untyped                       ;
; C0_MODE                       ; BYPASS                      ; Untyped                       ;
; C1_MODE                       ; BYPASS                      ; Untyped                       ;
; C2_MODE                       ; BYPASS                      ; Untyped                       ;
; C3_MODE                       ; BYPASS                      ; Untyped                       ;
; C4_MODE                       ; BYPASS                      ; Untyped                       ;
; C5_MODE                       ; BYPASS                      ; Untyped                       ;
; C6_MODE                       ; BYPASS                      ; Untyped                       ;
; C7_MODE                       ; BYPASS                      ; Untyped                       ;
; C8_MODE                       ; BYPASS                      ; Untyped                       ;
; C9_MODE                       ; BYPASS                      ; Untyped                       ;
; C0_PH                         ; 0                           ; Untyped                       ;
; C1_PH                         ; 0                           ; Untyped                       ;
; C2_PH                         ; 0                           ; Untyped                       ;
; C3_PH                         ; 0                           ; Untyped                       ;
; C4_PH                         ; 0                           ; Untyped                       ;
; C5_PH                         ; 0                           ; Untyped                       ;
; C6_PH                         ; 0                           ; Untyped                       ;
; C7_PH                         ; 0                           ; Untyped                       ;
; C8_PH                         ; 0                           ; Untyped                       ;
; C9_PH                         ; 0                           ; Untyped                       ;
; L0_HIGH                       ; 1                           ; Untyped                       ;
; L1_HIGH                       ; 1                           ; Untyped                       ;
; G0_HIGH                       ; 1                           ; Untyped                       ;
; G1_HIGH                       ; 1                           ; Untyped                       ;
; G2_HIGH                       ; 1                           ; Untyped                       ;
; G3_HIGH                       ; 1                           ; Untyped                       ;
; E0_HIGH                       ; 1                           ; Untyped                       ;
; E1_HIGH                       ; 1                           ; Untyped                       ;
; E2_HIGH                       ; 1                           ; Untyped                       ;
; E3_HIGH                       ; 1                           ; Untyped                       ;
; L0_LOW                        ; 1                           ; Untyped                       ;
; L1_LOW                        ; 1                           ; Untyped                       ;
; G0_LOW                        ; 1                           ; Untyped                       ;
; G1_LOW                        ; 1                           ; Untyped                       ;
; G2_LOW                        ; 1                           ; Untyped                       ;
; G3_LOW                        ; 1                           ; Untyped                       ;
; E0_LOW                        ; 1                           ; Untyped                       ;
; E1_LOW                        ; 1                           ; Untyped                       ;
; E2_LOW                        ; 1                           ; Untyped                       ;
; E3_LOW                        ; 1                           ; Untyped                       ;
; L0_INITIAL                    ; 1                           ; Untyped                       ;
; L1_INITIAL                    ; 1                           ; Untyped                       ;
; G0_INITIAL                    ; 1                           ; Untyped                       ;
; G1_INITIAL                    ; 1                           ; Untyped                       ;
; G2_INITIAL                    ; 1                           ; Untyped                       ;
; G3_INITIAL                    ; 1                           ; Untyped                       ;
; E0_INITIAL                    ; 1                           ; Untyped                       ;
; E1_INITIAL                    ; 1                           ; Untyped                       ;
; E2_INITIAL                    ; 1                           ; Untyped                       ;
; E3_INITIAL                    ; 1                           ; Untyped                       ;
; L0_MODE                       ; BYPASS                      ; Untyped                       ;
; L1_MODE                       ; BYPASS                      ; Untyped                       ;
; G0_MODE                       ; BYPASS                      ; Untyped                       ;
; G1_MODE                       ; BYPASS                      ; Untyped                       ;
; G2_MODE                       ; BYPASS                      ; Untyped                       ;
; G3_MODE                       ; BYPASS                      ; Untyped                       ;
; E0_MODE                       ; BYPASS                      ; Untyped                       ;
; E1_MODE                       ; BYPASS                      ; Untyped                       ;
; E2_MODE                       ; BYPASS                      ; Untyped                       ;
; E3_MODE                       ; BYPASS                      ; Untyped                       ;
; L0_PH                         ; 0                           ; Untyped                       ;
; L1_PH                         ; 0                           ; Untyped                       ;
; G0_PH                         ; 0                           ; Untyped                       ;
; G1_PH                         ; 0                           ; Untyped                       ;
; G2_PH                         ; 0                           ; Untyped                       ;
; G3_PH                         ; 0                           ; Untyped                       ;
; E0_PH                         ; 0                           ; Untyped                       ;
; E1_PH                         ; 0                           ; Untyped                       ;
; E2_PH                         ; 0                           ; Untyped                       ;
; E3_PH                         ; 0                           ; Untyped                       ;
; M_PH                          ; 0                           ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF                         ; Untyped                       ;
; CLK0_COUNTER                  ; G0                          ; Untyped                       ;
; CLK1_COUNTER                  ; G0                          ; Untyped                       ;
; CLK2_COUNTER                  ; G0                          ; Untyped                       ;
; CLK3_COUNTER                  ; G0                          ; Untyped                       ;
; CLK4_COUNTER                  ; G0                          ; Untyped                       ;
; CLK5_COUNTER                  ; G0                          ; Untyped                       ;
; CLK6_COUNTER                  ; E0                          ; Untyped                       ;
; CLK7_COUNTER                  ; E1                          ; Untyped                       ;
; CLK8_COUNTER                  ; E2                          ; Untyped                       ;
; CLK9_COUNTER                  ; E3                          ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                           ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                           ; Untyped                       ;
; M_TIME_DELAY                  ; 0                           ; Untyped                       ;
; N_TIME_DELAY                  ; 0                           ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                          ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                          ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                          ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                          ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                          ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                          ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                           ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000                   ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                           ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                        ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999                        ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999                        ; Untyped                       ;
; VCO_POST_SCALE                ; 0                           ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                           ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED                   ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED                   ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED                 ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                 ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                 ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED                 ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                 ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY           ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY           ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                           ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                           ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                           ; Untyped                       ;
; CBXI_PARAMETER                ; video_pll_altpll            ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO                        ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                           ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                           ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                           ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF                         ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E                ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                      ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                         ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                          ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF                         ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                          ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF                         ; IGNORE_CASCADE                ;
+-------------------------------+-----------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; DATA_WIDTH     ; 16    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_timing_data:video_timing_data_m0|color_bar:color_bar_m0 ;
+----------------+------------------+------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                   ;
+----------------+------------------+------------------------------------------------------------------------+
; H_ACTIVE       ; 0000010000000000 ; Unsigned Binary                                                        ;
; H_FP           ; 0000000000011000 ; Unsigned Binary                                                        ;
; H_SYNC         ; 0000000010001000 ; Unsigned Binary                                                        ;
; H_BP           ; 0000000010100000 ; Unsigned Binary                                                        ;
; V_ACTIVE       ; 0000001100000000 ; Unsigned Binary                                                        ;
; V_FP           ; 0000000000000011 ; Unsigned Binary                                                        ;
; V_SYNC         ; 0000000000000110 ; Unsigned Binary                                                        ;
; V_BP           ; 0000000000011101 ; Unsigned Binary                                                        ;
; HS_POL         ; 0                ; Unsigned Binary                                                        ;
; VS_POL         ; 0                ; Unsigned Binary                                                        ;
; H_TOTAL        ; 0000010101000000 ; Unsigned Binary                                                        ;
; V_TOTAL        ; 0000001100100110 ; Unsigned Binary                                                        ;
; WHITE_R        ; 11111111         ; Unsigned Binary                                                        ;
; WHITE_G        ; 11111111         ; Unsigned Binary                                                        ;
; WHITE_B        ; 11111111         ; Unsigned Binary                                                        ;
; YELLOW_R       ; 11111111         ; Unsigned Binary                                                        ;
; YELLOW_G       ; 11111111         ; Unsigned Binary                                                        ;
; YELLOW_B       ; 00000000         ; Unsigned Binary                                                        ;
; CYAN_R         ; 00000000         ; Unsigned Binary                                                        ;
; CYAN_G         ; 11111111         ; Unsigned Binary                                                        ;
; CYAN_B         ; 11111111         ; Unsigned Binary                                                        ;
; GREEN_R        ; 00000000         ; Unsigned Binary                                                        ;
; GREEN_G        ; 11111111         ; Unsigned Binary                                                        ;
; GREEN_B        ; 00000000         ; Unsigned Binary                                                        ;
; MAGENTA_R      ; 11111111         ; Unsigned Binary                                                        ;
; MAGENTA_G      ; 00000000         ; Unsigned Binary                                                        ;
; MAGENTA_B      ; 11111111         ; Unsigned Binary                                                        ;
; RED_R          ; 11111111         ; Unsigned Binary                                                        ;
; RED_G          ; 00000000         ; Unsigned Binary                                                        ;
; RED_B          ; 00000000         ; Unsigned Binary                                                        ;
; BLUE_R         ; 00000000         ; Unsigned Binary                                                        ;
; BLUE_G         ; 00000000         ; Unsigned Binary                                                        ;
; BLUE_B         ; 11111111         ; Unsigned Binary                                                        ;
; BLACK_R        ; 00000000         ; Unsigned Binary                                                        ;
; BLACK_G        ; 00000000         ; Unsigned Binary                                                        ;
; BLACK_B        ; 00000000         ; Unsigned Binary                                                        ;
+----------------+------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0 ;
+-----------------+-------+---------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                    ;
+-----------------+-------+---------------------------------------------------------+
; MEM_DATA_BITS   ; 16    ; Signed Integer                                          ;
; READ_DATA_BITS  ; 16    ; Signed Integer                                          ;
; WRITE_DATA_BITS ; 16    ; Signed Integer                                          ;
; ADDR_BITS       ; 24    ; Signed Integer                                          ;
; BUSRT_BITS      ; 10    ; Signed Integer                                          ;
; BURST_SIZE      ; 256   ; Signed Integer                                          ;
+-----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                    ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                          ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                          ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                          ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                 ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                 ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                 ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                 ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                 ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                 ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                 ;
; CBXI_PARAMETER          ; dcfifo_7ql1  ; Untyped                                                                                 ;
+-------------------------+--------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0 ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                                ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                                ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                                ;
; BURST_SIZE     ; 256   ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                   ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                         ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                                         ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                                         ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                ;
; USE_EAB                 ; ON           ; Untyped                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                                                                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                                ;
; CBXI_PARAMETER          ; dcfifo_7ql1  ; Untyped                                                                                ;
+-------------------------+--------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0 ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; MEM_DATA_BITS  ; 16    ; Signed Integer                                                                              ;
; ADDR_BITS      ; 24    ; Signed Integer                                                                              ;
; BUSRT_BITS     ; 10    ; Signed Integer                                                                              ;
; FIFO_DEPTH     ; 512   ; Signed Integer                                                                              ;
; BURST_SIZE     ; 256   ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_core:sdram_core_m0 ;
+-----------------+-------+---------------------------------------------+
; Parameter Name  ; Value ; Type                                        ;
+-----------------+-------+---------------------------------------------+
; T_RP            ; 4     ; Signed Integer                              ;
; T_RC            ; 6     ; Signed Integer                              ;
; T_MRD           ; 6     ; Signed Integer                              ;
; T_RCD           ; 2     ; Signed Integer                              ;
; T_WR            ; 3     ; Signed Integer                              ;
; CASn            ; 3     ; Signed Integer                              ;
; SDR_BA_WIDTH    ; 2     ; Signed Integer                              ;
; SDR_ROW_WIDTH   ; 13    ; Signed Integer                              ;
; SDR_COL_WIDTH   ; 9     ; Signed Integer                              ;
; SDR_DQ_WIDTH    ; 16    ; Signed Integer                              ;
; SDR_DQM_WIDTH   ; 2     ; Signed Integer                              ;
; APP_ADDR_WIDTH  ; 24    ; Signed Integer                              ;
; APP_BURST_WIDTH ; 10    ; Signed Integer                              ;
+-----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_part:seg_part_m0|seg_scan:seg_scan_m0 ;
+----------------+----------+------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                       ;
+----------------+----------+------------------------------------------------------------+
; SCAN_FREQ      ; 200      ; Signed Integer                                             ;
; CLK_FREQ       ; 50000000 ; Signed Integer                                             ;
; SCAN_COUNT     ; 41665    ; Signed Integer                                             ;
+----------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_process:video_process_m0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                     ;
; we             ; 180   ; Signed Integer                                     ;
; he             ; 240   ; Signed Integer                                     ;
; h1             ; 80    ; Signed Integer                                     ;
; h2             ; 160   ; Signed Integer                                     ;
; w1             ; 90    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                             ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                    ; Type           ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                            ; String         ;
; sld_node_info                                   ; 805334528                                                ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                          ; String         ;
; SLD_IP_VERSION                                  ; 6                                                        ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                        ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                        ; Signed Integer ;
; sld_data_bits                                   ; 10                                                       ; Untyped        ;
; sld_trigger_bits                                ; 10                                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                       ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                    ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                    ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                        ; Untyped        ;
; sld_sample_depth                                ; 4096                                                     ; Untyped        ;
; sld_segment_size                                ; 4096                                                     ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                     ; Untyped        ;
; sld_state_bits                                  ; 11                                                       ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                        ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                        ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                        ; Signed Integer ;
; sld_trigger_level                               ; 1                                                        ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                        ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                        ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                        ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                        ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                 ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                        ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                        ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                        ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                        ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                        ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                     ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                     ; String         ;
; sld_inversion_mask_length                       ; 56                                                       ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                        ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                ; String         ;
; sld_state_flow_use_generated                    ; 0                                                        ; Untyped        ;
; sld_current_resource_width                      ; 1                                                        ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                      ; Untyped        ;
; sld_storage_qualifier_bits                      ; 10                                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                        ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                      ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                        ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                        ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                        ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                        ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                        ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0 ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                      ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                   ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                                                                   ;
; WIDTH_A                            ; 1                             ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 10                            ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 1024                          ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                             ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                   ;
; INIT_FILE                          ; sdram_ov5640_vga.top0.rtl.mif ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_cp01               ; Untyped                                                                                   ;
+------------------------------------+-------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0 ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                     ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                  ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                                                                  ;
; WIDTH_A                            ; 1                             ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 10                            ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 1024                          ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                             ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                  ;
; INIT_FILE                          ; sdram_ov5640_vga.top1.rtl.mif ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_dp01               ; Untyped                                                                                  ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0 ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                     ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                  ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                                                                  ;
; WIDTH_A                            ; 1                             ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 10                            ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 1024                          ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                             ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                  ;
; INIT_FILE                          ; sdram_ov5640_vga.top2.rtl.mif ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ep01               ; Untyped                                                                                  ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                                                     ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                                                  ;
; OPERATION_MODE                     ; ROM                           ; Untyped                                                                                  ;
; WIDTH_A                            ; 1                             ; Untyped                                                                                  ;
; WIDTHAD_A                          ; 10                            ; Untyped                                                                                  ;
; NUMWORDS_A                         ; 1024                          ; Untyped                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                                                  ;
; WIDTH_B                            ; 1                             ; Untyped                                                                                  ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                                                  ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                                                  ;
; INIT_FILE                          ; sdram_ov5640_vga.top3.rtl.mif ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                  ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_fp01               ; Untyped                                                                                  ;
+------------------------------------+-------------------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_timing_data:video_timing_data_m0|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                ;
; LPM_WIDTHB                                     ; 8            ; Untyped                                ;
; LPM_WIDTHP                                     ; 16           ; Untyped                                ;
; LPM_WIDTHR                                     ; 16           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_timing_data:video_timing_data_m0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 8            ; Untyped                                ;
; LPM_WIDTHB                                     ; 6            ; Untyped                                ;
; LPM_WIDTHP                                     ; 14           ; Untyped                                ;
; LPM_WIDTHR                                     ; 14           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                   ;
+-------------------------------+------------------------------------------------+
; Name                          ; Value                                          ;
+-------------------------------+------------------------------------------------+
; Number of entity instances    ; 2                                              ;
; Entity Instance               ; sys_pll:sys_pll_m0|altpll:altpll_component     ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
; Entity Instance               ; video_pll:video_pll_m0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                         ;
;     -- PLL_TYPE               ; AUTO                                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                              ;
;     -- VCO_MULTIPLY_BY        ; 0                                              ;
;     -- VCO_DIVIDE_BY          ; 0                                              ;
+-------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------+
; Name                       ; Value                                                                               ;
+----------------------------+-------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                   ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
; Entity Instance            ; frame_read_write:frame_read_write_m0|afifo_16_512:read_buf|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                          ;
;     -- LPM_WIDTH           ; 16                                                                                  ;
;     -- LPM_NUMWORDS        ; 512                                                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                 ;
;     -- USE_EAB             ; ON                                                                                  ;
+----------------------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                          ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                             ;
; Entity Instance                           ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
; Entity Instance                           ; reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                           ;
;     -- WIDTH_A                            ; 1                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 2                                                     ;
; Entity Instance                       ; video_timing_data:video_timing_data_m0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 8                                                     ;
;     -- LPM_WIDTHB                     ; 8                                                     ;
;     -- LPM_WIDTHP                     ; 16                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; video_timing_data:video_timing_data_m0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                                     ;
;     -- LPM_WIDTHB                     ; 6                                                     ;
;     -- LPM_WIDTHP                     ; 14                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                   ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "seg_part:seg_part_m0|seg_scan:seg_scan_m0" ;
+---------------+-------+----------+------------------------------------+
; Port          ; Type  ; Severity ; Details                            ;
+---------------+-------+----------+------------------------------------+
; seg_data_0[7] ; Input ; Info     ; Stuck at VCC                       ;
; seg_data_1[7] ; Input ; Info     ; Stuck at VCC                       ;
; seg_data_2[7] ; Input ; Info     ; Stuck at VCC                       ;
; seg_data_3[7] ; Input ; Info     ; Stuck at VCC                       ;
; seg_data_4[7] ; Input ; Info     ; Stuck at VCC                       ;
; seg_data_5[7] ; Input ; Info     ; Stuck at VCC                       ;
+---------------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_part:seg_part_m0|seg_decoder:seg_decoder_m2" ;
+-------------+-------+----------+--------------------------------------------+
; Port        ; Type  ; Severity ; Details                                    ;
+-------------+-------+----------+--------------------------------------------+
; bin_data[3] ; Input ; Info     ; Stuck at VCC                               ;
; bin_data[2] ; Input ; Info     ; Stuck at GND                               ;
; bin_data[1] ; Input ; Info     ; Stuck at VCC                               ;
; bin_data[0] ; Input ; Info     ; Stuck at GND                               ;
+-------------+-------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_part:seg_part_m0|seg_decoder:seg_decoder_m1" ;
+-------------+-------+----------+--------------------------------------------+
; Port        ; Type  ; Severity ; Details                                    ;
+-------------+-------+----------+--------------------------------------------+
; bin_data[3] ; Input ; Info     ; Stuck at VCC                               ;
; bin_data[2] ; Input ; Info     ; Stuck at GND                               ;
; bin_data[1] ; Input ; Info     ; Stuck at VCC                               ;
; bin_data[0] ; Input ; Info     ; Stuck at GND                               ;
+-------------+-------+----------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:read_buf"                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf"                                                                                                              ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; wrfull  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrusedw ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "frame_read_write:frame_read_write_m0"  ;
+----------------------+--------+----------+------------------------+
; Port                 ; Type   ; Severity ; Details                ;
+----------------------+--------+----------+------------------------+
; read_finish          ; Output ; Info     ; Explicitly unconnected ;
; read_addr_0          ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[20..15]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[23..21]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[12..11]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[14]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_1[13]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_1[10]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[21..16]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[23..22]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[13..12]  ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[10..0]   ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[15]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_2[14]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_2[11]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[20..17]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[15..13]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[11..10]  ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[9..0]    ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[23]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[22]      ; Input  ; Info     ; Stuck at VCC           ;
; read_addr_3[21]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[16]      ; Input  ; Info     ; Stuck at GND           ;
; read_addr_3[12]      ; Input  ; Info     ; Stuck at GND           ;
; read_len[19..18]     ; Input  ; Info     ; Stuck at VCC           ;
; read_len[23..20]     ; Input  ; Info     ; Stuck at GND           ;
; read_len[17..0]      ; Input  ; Info     ; Stuck at GND           ;
; write_finish         ; Output ; Info     ; Explicitly unconnected ;
; write_addr_0         ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[20..15] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[23..21] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[12..11] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[14]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_1[13]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_1[10]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[21..16] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[23..22] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[13..12] ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[10..0]  ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[15]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_2[14]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_2[11]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[20..17] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[15..13] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[11..10] ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[9..0]   ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[23]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[22]     ; Input  ; Info     ; Stuck at VCC           ;
; write_addr_3[21]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[16]     ; Input  ; Info     ; Stuck at GND           ;
; write_addr_3[12]     ; Input  ; Info     ; Stuck at GND           ;
; write_len[19..18]    ; Input  ; Info     ; Stuck at VCC           ;
; write_len[23..20]    ; Input  ; Info     ; Stuck at GND           ;
; write_len[17..0]     ; Input  ; Info     ; Stuck at GND           ;
+----------------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0" ;
+-------+--------+----------+---------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                       ;
+-------+--------+----------+---------------------------------------------------------------+
; rgb_r ; Output ; Info     ; Explicitly unconnected                                        ;
; rgb_g ; Output ; Info     ; Explicitly unconnected                                        ;
; rgb_b ; Output ; Info     ; Explicitly unconnected                                        ;
+-------+--------+----------+---------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "video_timing_data:video_timing_data_m0" ;
+------+--------+----------+-----------------------------------------+
; Port ; Type   ; Severity ; Details                                 ;
+------+--------+----------+-----------------------------------------+
; de   ; Output ; Info     ; Explicitly unconnected                  ;
+------+--------+----------+-----------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "cmos_8_16bit:cmos_8_16bit_m0" ;
+--------+--------+----------+-----------------------------+
; Port   ; Type   ; Severity ; Details                     ;
+--------+--------+----------+-----------------------------+
; hblank ; Output ; Info     ; Explicitly unconnected      ;
+--------+--------+----------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst|i2c_com:u1"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ack  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "reg_config:reg_config_inst"                                                                  ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; reg_conf_done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 10                  ; 10               ; 4096         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 89                          ;
; cycloneiii_ff         ; 1717                        ;
;     CLR               ; 363                         ;
;     CLR SCLR          ; 263                         ;
;     CLR SLD           ; 40                          ;
;     ENA               ; 22                          ;
;     ENA CLR           ; 741                         ;
;     ENA CLR SCLR      ; 197                         ;
;     ENA CLR SLD       ; 12                          ;
;     ENA SCLR          ; 47                          ;
;     SCLR              ; 20                          ;
;     plain             ; 12                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 2925                        ;
;     arith             ; 316                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 265                         ;
;         3 data inputs ; 49                          ;
;     normal            ; 2609                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 65                          ;
;         2 data inputs ; 178                         ;
;         3 data inputs ; 758                         ;
;         4 data inputs ; 1606                        ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 36                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 5.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; cmos_db[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[0]                          ; N/A     ;
; cmos_db[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[0]                          ; N/A     ;
; cmos_db[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[1]                          ; N/A     ;
; cmos_db[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[1]                          ; N/A     ;
; cmos_db[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[2]                          ; N/A     ;
; cmos_db[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[2]                          ; N/A     ;
; cmos_db[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[3]                          ; N/A     ;
; cmos_db[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[3]                          ; N/A     ;
; cmos_db[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[4]                          ; N/A     ;
; cmos_db[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[4]                          ; N/A     ;
; cmos_db[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[5]                          ; N/A     ;
; cmos_db[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[5]                          ; N/A     ;
; cmos_db[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[6]                          ; N/A     ;
; cmos_db[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[6]                          ; N/A     ;
; cmos_db[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[7]                          ; N/A     ;
; cmos_db[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_db[7]                          ; N/A     ;
; cmos_href            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_href                           ; N/A     ;
; cmos_href            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_href                           ; N/A     ;
; cmos_pclk            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_pclk                           ; N/A     ;
; cmos_vsync           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_vsync                          ; N/A     ;
; cmos_vsync           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cmos_vsync                          ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Mar 01 16:43:13 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_ov5640_vga -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_test.v
    Info (12023): Found entity 1: seg_test File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_scan.v
    Info (12023): Found entity 1: seg_scan File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_scan.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_part.v
    Info (12023): Found entity 1: seg_part File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_part.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/seg_decoder.v
    Info (12023): Found entity 1: seg_decoder File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_decoder.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/video_process.v
    Info (12023): Found entity 1: video_process File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_process.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/lut_ov5640_rgb565_1024_768.v
    Info (12023): Found entity 1: lut_ov5640_rgb565_1024_768 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/lut_ov5640_rgb565_1024_768.v Line: 30
Warning (10229): Verilog HDL Expression warning at power_on_delay.v(25): truncated literal to match 18 bits File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/power_on_delay.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file src/power_on_delay.v
    Info (12023): Found entity 1: power_on_delay File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/power_on_delay.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_com.v
    Info (12023): Found entity 1: i2c_com File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_com.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file src/video_define.v
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_read_write.v
    Info (12023): Found entity 1: frame_read_write File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_256.v
    Info (12023): Found entity 1: afifo_16_256 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/afifo_16_256.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/video_pll.v
    Info (12023): Found entity 1: video_pll File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/video_pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/sys_pll.v
    Info (12023): Found entity 1: sys_pll File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/sys_pll.v Line: 40
Warning (10229): Verilog HDL Expression warning at video_timing_data.v(56): truncated literal to match 10 bits File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file src/video_timing_data.v
    Info (12023): Found entity 1: video_timing_data File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/top.v
    Info (12023): Found entity 1: top File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_write.v
    Info (12023): Found entity 1: frame_fifo_write File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_fifo_write.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/frame_fifo_read.v
    Info (12023): Found entity 1: frame_fifo_read File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_fifo_read.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file src/color_bar.v
    Info (12023): Found entity 1: color_bar File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/color_bar.v Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_write_req_gen.v
    Info (12023): Found entity 1: cmos_write_req_gen File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/cmos_write_req_gen.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/cmos_8_16bit.v
    Info (12023): Found entity 1: cmos_8_16bit File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/cmos_8_16bit.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/sdram/sdram_core.v
    Info (12023): Found entity 1: sdram_core File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/sdram/sdram_core.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file src/i2c_master/timescale.v
Info (12021): Found 1 design units, including 1 entities, in source file src/i2c_master/i2c_config.v
    Info (12023): Found entity 1: reg_config File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_config.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file src/ip_core/afifo_16_512.v
    Info (12023): Found entity 1: afifo_16_512 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/afifo_16_512.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at video_timing_data.v(107): created implicit net for "zeros" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 107
Warning (10236): Verilog HDL Implicit Net warning at i2c_config.v(55): created implicit net for "ack" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_config.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at i2c_config.v(58): created implicit net for "tr_end" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_config.v Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at video_process.v(51): Parameter Declaration in module "video_process" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_process.v Line: 51
Warning (10222): Verilog HDL Parameter Declaration warning at video_process.v(52): Parameter Declaration in module "video_process" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_process.v Line: 52
Warning (10222): Verilog HDL Parameter Declaration warning at video_process.v(53): Parameter Declaration in module "video_process" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_process.v Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(53): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 53
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(54): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 54
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(55): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 55
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(56): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 56
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(58): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 58
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(59): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 59
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(60): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 60
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(61): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 61
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(62): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 62
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(63): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 63
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(141): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 141
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(142): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 142
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(143): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 143
Warning (10222): Verilog HDL Parameter Declaration warning at video_timing_data.v(144): Parameter Declaration in module "video_timing_data" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 144
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "sys_pll" for hierarchy "sys_pll:sys_pll_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 119
Info (12128): Elaborating entity "altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/sys_pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "sys_pll:sys_pll_m0|altpll:altpll_component" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/sys_pll.v Line: 95
Info (12133): Instantiated megafunction "sys_pll:sys_pll_m0|altpll:altpll_component" with the following parameter: File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/sys_pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=sys_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v
    Info (12023): Found entity 1: sys_pll_altpll File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/sys_pll_altpll.v Line: 29
Info (12128): Elaborating entity "sys_pll_altpll" for hierarchy "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "video_pll" for hierarchy "video_pll:video_pll_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 124
Info (12128): Elaborating entity "altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/video_pll.v Line: 91
Info (12130): Elaborated megafunction instantiation "video_pll:video_pll_m0|altpll:altpll_component" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/video_pll.v Line: 91
Info (12133): Instantiated megafunction "video_pll:video_pll_m0|altpll:altpll_component" with the following parameter: File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/video_pll.v Line: 91
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "10"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "13"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=video_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/video_pll_altpll.v
    Info (12023): Found entity 1: video_pll_altpll File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/video_pll_altpll.v Line: 29
Info (12128): Elaborating entity "video_pll_altpll" for hierarchy "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "power_on_delay" for hierarchy "power_on_delay:power_on_delay_inst" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 134
Info (12128): Elaborating entity "reg_config" for hierarchy "reg_config:reg_config_inst" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 145
Info (12128): Elaborating entity "i2c_com" for hierarchy "reg_config:reg_config_inst|i2c_com:u1" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_config.v Line: 61
Warning (10230): Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1) File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_com.v Line: 30
Warning (10230): Verilog HDL assignment warning at i2c_com.v(31): truncated value with size 32 to match size of target (1) File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_com.v Line: 31
Warning (10230): Verilog HDL assignment warning at i2c_com.v(43): truncated value with size 32 to match size of target (6) File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_com.v Line: 43
Info (12128): Elaborating entity "lut_ov5640_rgb565_1024_768" for hierarchy "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_config.v Line: 122
Info (12128): Elaborating entity "cmos_8_16bit" for hierarchy "cmos_8_16bit:cmos_8_16bit_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 157
Info (12128): Elaborating entity "cmos_write_req_gen" for hierarchy "cmos_write_req_gen:cmos_write_req_gen_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 167
Info (12128): Elaborating entity "video_timing_data" for hierarchy "video_timing_data:video_timing_data_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 185
Warning (10036): Verilog HDL or VHDL warning at video_timing_data.v(107): object "zeros" assigned a value but never read File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 107
Warning (10036): Verilog HDL or VHDL warning at video_timing_data.v(71): object "read_data2gray" assigned a value but never read File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 71
Warning (10858): Verilog HDL warning at video_timing_data.v(88): object zero used but never assigned File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 88
Warning (10230): Verilog HDL assignment warning at video_timing_data.v(116): truncated value with size 10 to match size of target (8) File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 116
Warning (10230): Verilog HDL assignment warning at video_timing_data.v(118): truncated value with size 32 to match size of target (1) File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 118
Warning (10230): Verilog HDL assignment warning at video_timing_data.v(119): truncated value with size 32 to match size of target (8) File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 119
Warning (10230): Verilog HDL assignment warning at video_timing_data.v(279): truncated value with size 32 to match size of target (11) File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 279
Info (12128): Elaborating entity "color_bar" for hierarchy "video_timing_data:video_timing_data_m0|color_bar:color_bar_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 380
Info (12128): Elaborating entity "frame_read_write" for hierarchy "frame_read_write:frame_read_write_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 228
Info (12128): Elaborating entity "afifo_16_512" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 99
Info (12128): Elaborating entity "dcfifo" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/afifo_16_512.v Line: 96
Info (12130): Elaborated megafunction instantiation "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/afifo_16_512.v Line: 96
Info (12133): Instantiated megafunction "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component" with the following parameter: File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/ip_core/afifo_16_512.v Line: 96
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_7ql1.tdf
    Info (12023): Found entity 1: dcfifo_7ql1 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_7ql1" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/a_gray2bin_6ib.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/a_graycounter_577.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_577:rdptr_g1p" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/a_graycounter_1lc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ov61.tdf
    Info (12023): Found entity 1: altsyncram_ov61 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_ov61.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ov61" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|altsyncram_ov61:fifo_ram" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|dffpipe_oe9:rs_brp" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_n76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "frame_read_write:frame_read_write_m0|afifo_16_512:write_buf|dcfifo:dcfifo_component|dcfifo_7ql1:auto_generated|cmpr_n76:rdempty_eq_comp" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/dcfifo_7ql1.tdf Line: 80
Info (12128): Elaborating entity "frame_fifo_write" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 130
Info (12128): Elaborating entity "frame_fifo_read" for hierarchy "frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 177
Info (12128): Elaborating entity "sdram_core" for hierarchy "sdram_core:sdram_core_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 255
Info (10264): Verilog HDL Case Statement information at sdram_core.v(289): all case item expressions in this case statement are onehot File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/sdram/sdram_core.v Line: 289
Info (10264): Verilog HDL Case Statement information at sdram_core.v(346): all case item expressions in this case statement are onehot File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/sdram/sdram_core.v Line: 346
Info (12128): Elaborating entity "seg_part" for hierarchy "seg_part:seg_part_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 275
Warning (10036): Verilog HDL or VHDL warning at seg_part.v(13): object "en_1hz" assigned a value but never read File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_part.v Line: 13
Info (12128): Elaborating entity "seg_decoder" for hierarchy "seg_part:seg_part_m0|seg_decoder:seg_decoder_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_part.v Line: 39
Info (12128): Elaborating entity "seg_scan" for hierarchy "seg_part:seg_part_m0|seg_scan:seg_scan_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/seg_part.v Line: 79
Info (12128): Elaborating entity "video_process" for hierarchy "video_process:video_process_m0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 294
Warning (10272): Verilog HDL Case Statement warning at video_process.v(235): case item expression covers a value already covered by a previous case item File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_process.v Line: 235
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[15]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[14]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[13]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[12]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[11]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[10]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|wrusedw[9]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 81
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[15]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[14]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[13]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[12]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[11]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[10]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 82
    Warning (12110): Net "frame_read_write:frame_read_write_m0|rdusedw[9]" is missing source, defaulting to GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/frame_read_write.v Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0b24.tdf
    Info (12023): Found entity 1: altsyncram_0b24 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_0b24.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_9gi.tdf
    Info (12023): Found entity 1: cntr_9gi File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_9gi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_m9j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2021.03.01.16:43:30 Progress: Loading sld537b938e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld537b938e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/ip/sld537b938e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 4 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr13_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to sdram_ov5640_vga.top0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr3_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to sdram_ov5640_vga.top1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr2_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to sdram_ov5640_vga.top2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to sdram_ov5640_vga.top3.rtl.mif
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_timing_data:video_timing_data_m0|Mult1" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 115
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "video_timing_data:video_timing_data_m0|Mult0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 115
Info (12130): Elaborated megafunction instantiation "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0"
Info (12133): Instantiated megafunction "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr13_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "sdram_ov5640_vga.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cp01.tdf
    Info (12023): Found entity 1: altsyncram_cp01 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_cp01.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0"
Info (12133): Instantiated megafunction "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "sdram_ov5640_vga.top1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dp01.tdf
    Info (12023): Found entity 1: altsyncram_dp01 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_dp01.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0"
Info (12133): Instantiated megafunction "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "sdram_ov5640_vga.top2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ep01.tdf
    Info (12023): Found entity 1: altsyncram_ep01 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_ep01.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "reg_config:reg_config_inst|lut_ov5640_rgb565_1024_768:lut_ov5640_rgb565_1024_768_m0|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "sdram_ov5640_vga.top3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fp01.tdf
    Info (12023): Found entity 1: altsyncram_fp01 File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/altsyncram_fp01.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 115
Info (12133): Instantiated megafunction "video_timing_data:video_timing_data_m0|lpm_mult:Mult1" with the following parameter: File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 115
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/add_sub_lgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult1" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0" File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 115
Info (12133): Instantiated megafunction "video_timing_data:video_timing_data_m0|lpm_mult:Mult0" with the following parameter: File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/video_timing_data.v Line: 115
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/db/add_sub_jgh.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "video_timing_data:video_timing_data_m0|lpm_mult:Mult0" File: e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/i2c_master/i2c_com.v Line: 20
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sdram_cke" is stuck at VCC File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 48
    Warning (13410): Pin "sdram_cs_n" is stuck at GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 49
    Warning (13410): Pin "sdram_dqm[0]" is stuck at GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 53
    Warning (13410): Pin "sdram_dqm[1]" is stuck at GND File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 53
    Warning (13410): Pin "seg_data[7]" is stuck at VCC File: F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/src/top.v Line: 63
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 37 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/output_files/top.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4459 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 60 output pins
    Info (21060): Implemented 17 bidirectional pins
    Info (21061): Implemented 4317 logic cells
    Info (21064): Implemented 46 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Mon Mar 01 16:43:55 2021
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:01:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in F:/BaiduNetdiskDownload/AX4010_CD_20200318/AX4010_CD_20200318/CD/example/demo/21_1_sdram_ov5640_vga/output_files/top.map.smsg.


