Analysis & Synthesis report for final_lab
Mon Dec 24 00:04:36 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |final_lab|keyboard:mykb|state
 12. State Machine - |final_lab|get_music:get_m|record_state
 13. State Machine - |final_lab|I2C_Audio_Config:myconfig|mi2c_state
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0|altsyncram_a2e1:auto_generated
 22. Source assignments for keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated
 23. Source assignments for get_music:get_m|altsyncram:music3_rtl_0|altsyncram_q6j1:auto_generated
 24. Source assignments for Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated
 25. Parameter Settings for User Entity Instance: xclk:u1|xclk_0002:xclk_inst|altera_pll:altera_pll_i
 26. Parameter Settings for User Entity Instance: clkgen:my_i2c_clk
 27. Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig
 28. Parameter Settings for User Entity Instance: keyboard:mykb
 29. Parameter Settings for User Entity Instance: cover:cvr|screen:myscreen|clkgen:my_vgaclk
 30. Parameter Settings for User Entity Instance: cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL
 31. Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0
 32. Parameter Settings for Inferred Entity Instance: keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0
 33. Parameter Settings for Inferred Entity Instance: get_music:get_m|altsyncram:music3_rtl_0
 34. Parameter Settings for Inferred Entity Instance: Sin_Generator:sin_wave|altsyncram:sintable_rtl_0
 35. Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|lpm_divide:Mod0
 36. Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|lpm_divide:Div0
 37. Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0
 38. Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0
 39. altsyncram Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "cover:cvr|screen:myscreen|screen_ram:my_sr"
 41. Port Connectivity Checks: "cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL"
 42. Port Connectivity Checks: "cover:cvr|screen:myscreen|clkgen:my_vgaclk"
 43. Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"
 44. Port Connectivity Checks: "I2C_Audio_Config:myconfig"
 45. Port Connectivity Checks: "clkgen:my_i2c_clk"
 46. Port Connectivity Checks: "xclk:u1"
 47. Post-Synthesis Netlist Statistics for Top Partition
 48. Elapsed Time Per Partition
 49. Analysis & Synthesis Messages
 50. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec 24 00:04:36 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; final_lab                                   ;
; Top-level Entity Name           ; final_lab                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 404                                         ;
; Total pins                      ; 111                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 42,912                                      ;
; Total DSP Blocks                ; 1                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; final_lab          ; final_lab          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                              ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                  ; Library ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+
; final_lab.v                                     ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v                                     ;         ;
; I2C_Audio_Config.v                              ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v                              ;         ;
; I2C_Controller.v                                ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v                                ;         ;
; clkgen.v                                        ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/clkgen.v                                        ;         ;
; Sin_Generator.v                                 ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/Sin_Generator.v                                 ;         ;
; I2S_Audio.v                                     ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2S_Audio.v                                     ;         ;
; button.v                                        ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/button.v                                        ;         ;
; xclk.v                                          ; yes             ; User Wizard-Generated File                            ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk.v                                          ; xclk    ;
; xclk/xclk_0002.v                                ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v                                ; xclk    ;
; get_music.v                                     ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v                                     ;         ;
; ps2_keyboard.v                                  ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/ps2_keyboard.v                                  ;         ;
; button_to_assic.v                               ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/button_to_assic.v                               ;         ;
; keyboard.v                                      ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboard.v                                      ;         ;
; keyboardFunc.v                                  ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboardFunc.v                                  ;         ;
; cover.v                                         ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v                                         ;         ;
; screen.v                                        ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v                                        ;         ;
; vga_ctrl.v                                      ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_ctrl.v                                      ;         ;
; screen_ram.v                                    ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v                                    ;         ;
; vga_font_rom.v                                  ; yes             ; User Verilog HDL File                                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v                                  ;         ;
; /digital_logic/vga_font.txt                     ; yes             ; Auto-Found File                                       ; /digital_logic/vga_font.txt                                                                                   ;         ;
; altera_pll.v                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altera_pll.v                                                       ;         ;
; altsyncram.tdf                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                           ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                                     ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; aglobal171.inc                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/aglobal171.inc                                                     ;         ;
; a_rdenreg.inc                                   ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                      ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; altdpram.inc                                    ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; db/altsyncram_a2e1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_a2e1.tdf                          ;         ;
; db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif ;         ;
; db/altsyncram_edi1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_edi1.tdf                          ;         ;
; db/altsyncram_q6j1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_q6j1.tdf                          ;         ;
; db/altsyncram_jta1.tdf                          ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_jta1.tdf                          ;         ;
; sintable.mif                                    ; yes             ; Auto-Found Memory Initialization File                 ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/sintable.mif                                    ;         ;
; lpm_divide.tdf                                  ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf                                                     ;         ;
; abs_divider.inc                                 ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/abs_divider.inc                                                    ;         ;
; sign_div_unsign.inc                             ; yes             ; Megafunction                                          ; d:/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc                                                ;         ;
; db/lpm_divide_h3m.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_h3m.tdf                           ;         ;
; db/sign_div_unsign_klh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/sign_div_unsign_klh.tdf                      ;         ;
; db/alt_u_div_eve.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/alt_u_div_eve.tdf                            ;         ;
; db/lpm_divide_ebm.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_ebm.tdf                           ;         ;
; db/lpm_divide_3am.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_3am.tdf                           ;         ;
; db/sign_div_unsign_9kh.tdf                      ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/sign_div_unsign_9kh.tdf                      ;         ;
; db/alt_u_div_ose.tdf                            ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/alt_u_div_ose.tdf                            ;         ;
; db/lpm_divide_62m.tdf                           ; yes             ; Auto-Generated Megafunction                           ; D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_62m.tdf                           ;         ;
+-------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 625            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 1018           ;
;     -- 7 input functions                    ; 25             ;
;     -- 6 input functions                    ; 199            ;
;     -- 5 input functions                    ; 164            ;
;     -- 4 input functions                    ; 146            ;
;     -- <=3 input functions                  ; 484            ;
;                                             ;                ;
; Dedicated logic registers                   ; 404            ;
;                                             ;                ;
; I/O pins                                    ; 111            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 42912          ;
;                                             ;                ;
; Total DSP Blocks                            ; 1              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 300            ;
; Total fan-out                               ; 5601           ;
; Average fan-out                             ; 3.31           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Entity Name         ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |final_lab                                      ; 1018 (0)            ; 404 (0)                   ; 42912             ; 1          ; 111  ; 0            ; |final_lab                                                                                                                                            ; final_lab           ; work         ;
;    |I2C_Audio_Config:myconfig|                  ; 46 (20)             ; 36 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|I2C_Audio_Config:myconfig                                                                                                                  ; I2C_Audio_Config    ; work         ;
;       |I2C_Controller:u0|                       ; 26 (26)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|I2C_Audio_Config:myconfig|I2C_Controller:u0                                                                                                ; I2C_Controller      ; work         ;
;    |I2S_Audio:myaudio|                          ; 27 (27)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|I2S_Audio:myaudio                                                                                                                          ; I2S_Audio           ; work         ;
;    |Sin_Generator:sin_wave|                     ; 16 (16)             ; 16 (16)                   ; 16384             ; 0          ; 0    ; 0            ; |final_lab|Sin_Generator:sin_wave                                                                                                                     ; Sin_Generator       ; work         ;
;       |altsyncram:sintable_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |final_lab|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                                                                                           ; altsyncram          ; work         ;
;          |altsyncram_jta1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |final_lab|Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated                                                            ; altsyncram_jta1     ; work         ;
;    |button:BT|                                  ; 12 (12)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|button:BT                                                                                                                                  ; button              ; work         ;
;    |clkgen:my_i2c_clk|                          ; 40 (40)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|clkgen:my_i2c_clk                                                                                                                          ; clkgen              ; work         ;
;    |cover:cvr|                                  ; 466 (0)             ; 93 (0)                    ; 24576             ; 1          ; 0    ; 0            ; |final_lab|cover:cvr                                                                                                                                  ; cover               ; work         ;
;       |screen:myscreen|                         ; 466 (24)            ; 93 (0)                    ; 24576             ; 1          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen                                                                                                                  ; screen              ; work         ;
;          |clkgen:my_vgaclk|                     ; 43 (43)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|clkgen:my_vgaclk                                                                                                 ; clkgen              ; work         ;
;          |lpm_divide:Div0|                      ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Div0                                                                                                  ; lpm_divide          ; work         ;
;             |lpm_divide_ebm:auto_generated|     ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Div0|lpm_divide_ebm:auto_generated                                                                    ; lpm_divide_ebm      ; work         ;
;                |sign_div_unsign_klh:divider|    ; 66 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider                                        ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_eve:divider|       ; 66 (66)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Div0|lpm_divide_ebm:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                  ; alt_u_div_eve       ; work         ;
;          |lpm_divide:Mod0|                      ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Mod0                                                                                                  ; lpm_divide          ; work         ;
;             |lpm_divide_h3m:auto_generated|     ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated                                                                    ; lpm_divide_h3m      ; work         ;
;                |sign_div_unsign_klh:divider|    ; 69 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider                                        ; sign_div_unsign_klh ; work         ;
;                   |alt_u_div_eve:divider|       ; 69 (69)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|lpm_divide:Mod0|lpm_divide_h3m:auto_generated|sign_div_unsign_klh:divider|alt_u_div_eve:divider                  ; alt_u_div_eve       ; work         ;
;          |screen_ram:my_sr|                     ; 193 (133)           ; 40 (40)                   ; 0                 ; 1          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr                                                                                                 ; screen_ram          ; work         ;
;             |lpm_divide:Div0|                   ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_3am:auto_generated|  ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0|lpm_divide_3am:auto_generated                                                   ; lpm_divide_3am      ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                      |alt_u_div_ose:divider|    ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0|lpm_divide_3am:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;             |lpm_divide:Mod0|                   ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0                                                                                 ; lpm_divide          ; work         ;
;                |lpm_divide_62m:auto_generated|  ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0|lpm_divide_62m:auto_generated                                                   ; lpm_divide_62m      ; work         ;
;                   |sign_div_unsign_9kh:divider| ; 33 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider                       ; sign_div_unsign_9kh ; work         ;
;                      |alt_u_div_ose:divider|    ; 33 (33)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0|lpm_divide_62m:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_ose:divider ; alt_u_div_ose       ; work         ;
;          |vga_ctrl:VGA_CTRL|                    ; 71 (71)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL                                                                                                ; vga_ctrl            ; work         ;
;          |vga_font_rom:my_vfr|                  ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|vga_font_rom:my_vfr                                                                                              ; vga_font_rom        ; work         ;
;             |altsyncram:rom_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0                                                                         ; altsyncram          ; work         ;
;                |altsyncram_a2e1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 24576             ; 0          ; 0    ; 0            ; |final_lab|cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0|altsyncram_a2e1:auto_generated                                          ; altsyncram_a2e1     ; work         ;
;    |get_music:get_m|                            ; 299 (299)           ; 123 (123)                 ; 1888              ; 0          ; 0    ; 0            ; |final_lab|get_music:get_m                                                                                                                            ; get_music           ; work         ;
;       |altsyncram:music3_rtl_0|                 ; 0 (0)               ; 0 (0)                     ; 1888              ; 0          ; 0    ; 0            ; |final_lab|get_music:get_m|altsyncram:music3_rtl_0                                                                                                    ; altsyncram          ; work         ;
;          |altsyncram_q6j1:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 1888              ; 0          ; 0    ; 0            ; |final_lab|get_music:get_m|altsyncram:music3_rtl_0|altsyncram_q6j1:auto_generated                                                                     ; altsyncram_q6j1     ; work         ;
;    |keyboard:mykb|                              ; 95 (11)             ; 60 (13)                   ; 64                ; 0          ; 0    ; 0            ; |final_lab|keyboard:mykb                                                                                                                              ; keyboard            ; work         ;
;       |button_to_assic:b_to_a|                  ; 34 (34)             ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|keyboard:mykb|button_to_assic:b_to_a                                                                                                       ; button_to_assic     ; work         ;
;       |ps2_keyboard:ps2keyboard|                ; 50 (50)             ; 40 (40)                   ; 64                ; 0          ; 0    ; 0            ; |final_lab|keyboard:mykb|ps2_keyboard:ps2keyboard                                                                                                     ; ps2_keyboard        ; work         ;
;          |altsyncram:fifo_rtl_0|                ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |final_lab|keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0                                                                               ; altsyncram          ; work         ;
;             |altsyncram_edi1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 64                ; 0          ; 0    ; 0            ; |final_lab|keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated                                                ; altsyncram_edi1     ; work         ;
;    |keyboardFunc:kf|                            ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |final_lab|keyboardFunc:kf                                                                                                                            ; keyboardFunc        ; work         ;
;    |xclk:u1|                                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|xclk:u1                                                                                                                                    ; xclk                ; xclk         ;
;       |xclk_0002:xclk_inst|                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|xclk:u1|xclk_0002:xclk_inst                                                                                                                ; xclk_0002           ; xclk         ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |final_lab|xclk:u1|xclk_0002:xclk_inst|altera_pll:altera_pll_i                                                                                        ; altera_pll          ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Name                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                             ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated|ALTSYNCRAM                   ; AUTO ; ROM              ; 1024         ; 16           ; --           ; --           ; 16384 ; sintable.mif                                    ;
; cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0|altsyncram_a2e1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 4096         ; 12           ; --           ; --           ; 49152 ; db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif ;
; get_music:get_m|altsyncram:music3_rtl_0|altsyncram_q6j1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 472          ; 4            ; 472          ; 4            ; 1888  ; None                                            ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64    ; None                                            ;
+--------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 9x9                 ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |final_lab|xclk:u1 ; xclk.v          ;
+--------+--------------+---------+--------------+--------------+--------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------+
; State Machine - |final_lab|keyboard:mykb|state ;
+----------+----------+----------+---------------+
; Name     ; state.S0 ; state.S2 ; state.S1      ;
+----------+----------+----------+---------------+
; state.S0 ; 0        ; 0        ; 0             ;
; state.S1 ; 1        ; 0        ; 1             ;
; state.S2 ; 1        ; 1        ; 0             ;
+----------+----------+----------+---------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |final_lab|get_music:get_m|record_state                       ;
+-------------------+-------------------+-------------------+-------------------+
; Name              ; record_state.0000 ; record_state.0010 ; record_state.0001 ;
+-------------------+-------------------+-------------------+-------------------+
; record_state.0000 ; 0                 ; 0                 ; 0                 ;
; record_state.0001 ; 1                 ; 0                 ; 1                 ;
; record_state.0010 ; 1                 ; 1                 ; 0                 ;
+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |final_lab|I2C_Audio_Config:myconfig|mi2c_state               ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; mi2c_state.11 ; mi2c_state.10 ; mi2c_state.01 ; mi2c_state.00 ;
+---------------+---------------+---------------+---------------+---------------+
; mi2c_state.00 ; 0             ; 0             ; 0             ; 0             ;
; mi2c_state.01 ; 0             ; 0             ; 1             ; 1             ;
; mi2c_state.10 ; 0             ; 1             ; 0             ; 1             ;
; mi2c_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+------------------------------------------------------------+---------------------------------------------------------------------+
; Register name                                              ; Reason for Removal                                                  ;
+------------------------------------------------------------+---------------------------------------------------------------------+
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1958][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1957][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1956][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1955][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][5]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1954][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1953][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][5]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1952][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1951][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1950][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1949][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1948][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1947][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][5]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1946][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1945][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][5]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1944][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1943][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1942][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1941][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1940][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1939][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1938][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1937][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1936][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1935][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1934][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1933][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][5]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1932][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1408][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1408][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1408][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1408][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1408][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1407][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1406][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1405][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1404][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1403][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][5]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1402][0]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1336][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1336][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][5]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1265][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1265][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1265][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1265][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1264][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1264][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1264][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1264][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][3]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][1]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1263][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][6]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][4]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1262][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][2]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][3]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1057][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1057][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1057][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1057][1]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][2]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][0]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][5]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][4]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][7]    ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][6]    ; Stuck at VCC due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][5]    ; Stuck at GND due to stuck port data_in                              ;
; keyboard:mykb|button_to_assic:b_to_a|assic[7]              ; Stuck at GND due to stuck port data_in                              ;
; button:BT|f[12..15]                                        ; Stuck at GND due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|mi2c_data[22,23]                 ; Stuck at GND due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|mi2c_data[20,21]                 ; Stuck at VCC due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|mi2c_data[19]                    ; Stuck at GND due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|mi2c_data[18]                    ; Stuck at VCC due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|mi2c_data[16,17]                 ; Stuck at GND due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22,23]      ; Stuck at GND due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20,21]      ; Stuck at VCC due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19]         ; Stuck at GND due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18]         ; Stuck at VCC due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16,17]      ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1410][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1409][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1336][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1336][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1336][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1332][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1060][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1061][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1062][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1063][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1057][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][4] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][4] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][4] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][4] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1057][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1336][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1336][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][1]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1058][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][1] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1337][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][4] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][0]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][3]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1334][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][5]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1055][0] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][2]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1057][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1059][6]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][2] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1335][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1333][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1054][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1053][3] ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1056][4]    ; Merged with cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1052][4] ;
; I2C_Audio_Config:myconfig|mi2c_data[7,8,13..15]            ; Stuck at GND due to stuck port data_in                              ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[7,8,13..15] ; Stuck at GND due to stuck port data_in                              ;
; get_music:get_m|dataout[3,6,7]                             ; Stuck at GND due to stuck port data_in                              ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|dout[7]         ; Stuck at GND due to stuck port data_in                              ;
; get_music:get_m|record_state~7                             ; Lost fanout                                                         ;
; get_music:get_m|record_state~8                             ; Lost fanout                                                         ;
; I2C_Audio_Config:myconfig|mi2c_state~8                     ; Lost fanout                                                         ;
; I2C_Audio_Config:myconfig|mi2c_state~9                     ; Lost fanout                                                         ;
; get_music:get_m|record_state.0000                          ; Lost fanout                                                         ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[5,6]        ; Merged with I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[3]       ;
; I2C_Audio_Config:myconfig|mi2c_data[5,6]                   ; Merged with I2C_Audio_Config:myconfig|mi2c_data[3]                  ;
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1264][3]    ; Stuck at GND due to stuck port data_in                              ;
; Total Number of Removed Registers = 483                    ;                                                                     ;
+------------------------------------------------------------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+---------------------------------------------------------+---------------------------+----------------------------------------------------+
; Register name                                           ; Reason for Removal        ; Registers Removed due to This Register             ;
+---------------------------------------------------------+---------------------------+----------------------------------------------------+
; cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1959][7] ; Stuck at GND              ; cover:cvr|screen:myscreen|screen_ram:my_sr|dout[7] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[23]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[23] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[22]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[22] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[21]                 ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[21] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[20]                 ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[20] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[19]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[19] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[18]                 ; Stuck at VCC              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[18] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[17]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[17] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[16]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[16] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[15]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[15] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[14]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[14] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[13]                 ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[13] ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[8]                  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[8]  ;
;                                                         ; due to stuck port data_in ;                                                    ;
; I2C_Audio_Config:myconfig|mi2c_data[7]                  ; Stuck at GND              ; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD[7]  ;
;                                                         ; due to stuck port data_in ;                                                    ;
+---------------------------------------------------------+---------------------------+----------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 404   ;
; Number of registers using Synchronous Clear  ; 174   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 52    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 76    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------+
; Inverted Register Statistics                                        ;
+-----------------------------------------------------------+---------+
; Inverted Register                                         ; Fan out ;
+-----------------------------------------------------------+---------+
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SCLK          ; 2       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[5] ; 12      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[4] ; 12      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[3] ; 15      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[2] ; 11      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[1] ; 12      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[0] ; 17      ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|END           ; 4       ;
; I2C_Audio_Config:myconfig|I2C_Controller:u0|SDO           ; 2       ;
; Total number of inverted registers = 9                    ;         ;
+-----------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                              ;
+----------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                            ; Megafunction                                            ; Type ;
+----------------------------------------------------------+---------------------------------------------------------+------+
; cover:cvr|screen:myscreen|vga_font_rom:my_vfr|bit[0..11] ; cover:cvr|screen:myscreen|vga_font_rom:my_vfr|rom_rtl_0 ; RAM  ;
; Sin_Generator:sin_wave|dataout[0..15]                    ; Sin_Generator:sin_wave|sintable_rtl_0                   ; RAM  ;
+----------------------------------------------------------+---------------------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                       ;
+--------------------------------------------------------------+---------------------------------------------------+
; Register Name                                                ; RAM Name                                          ;
+--------------------------------------------------------------+---------------------------------------------------+
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[0]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[1]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[2]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[3]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[4]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[5]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[6]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[7]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[8]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[9]  ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[10] ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[11] ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[12] ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[13] ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0_bypass[14] ; keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0 ;
+--------------------------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |final_lab|cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL|y_cnt[2]      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |final_lab|keyboard:mykb|ps2_keyboard:ps2keyboard|w_ptr[0]           ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |final_lab|get_music:get_m|redex[4]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |final_lab|clkgen:my_i2c_clk|clkcount[15]                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_lab|keyboard:mykb|ps2_keyboard:ps2keyboard|count[0]           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |final_lab|get_music:get_m|which_song[1]                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1264][1]   ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |final_lab|cover:cvr|screen:myscreen|screen_ram:my_sr|ram[1265][1]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |final_lab|get_music:get_m|dataout[1]                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |final_lab|keyboard:mykb|code[4]                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |final_lab|get_music:get_m|index[9]                                  ;
; 9:1                ; 26 bits   ; 156 LEs       ; 0 LEs                ; 156 LEs                ; Yes        ; |final_lab|get_music:get_m|count_clk[2]                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |final_lab|I2C_Audio_Config:myconfig|I2C_Controller:u0|SD_COUNTER[3] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_lab|get_music:get_m|record_state                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_lab|keyboard:mykb|ps2_keyboard:ps2keyboard|r_ptr              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |final_lab|I2C_Audio_Config:myconfig|Selector1                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |final_lab|get_music:get_m|index                                     ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |final_lab|get_music:get_m|index                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0|altsyncram_a2e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0|altsyncram_edi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Source assignments for get_music:get_m|altsyncram:music3_rtl_0|altsyncram_q6j1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------+
; Assignment                      ; Value              ; From ; To                              ;
+---------------------------------+--------------------+------+---------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                               ;
+---------------------------------+--------------------+------+---------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for Sin_Generator:sin_wave|altsyncram:sintable_rtl_0|altsyncram_jta1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xclk:u1|xclk_0002:xclk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; true                   ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkgen:my_i2c_clk ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; clk_freq       ; 10000 ; Signed Integer                        ;
; countlimit     ; 2500  ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_Audio_Config:myconfig ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; total_cmd      ; 9     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:mykb ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; S0             ; 0     ; Signed Integer                    ;
; S1             ; 1     ; Signed Integer                    ;
; S2             ; 2     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cover:cvr|screen:myscreen|clkgen:my_vgaclk ;
+----------------+----------+-------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                        ;
+----------------+----------+-------------------------------------------------------------+
; clk_freq       ; 25000000 ; Signed Integer                                              ;
; countlimit     ; 1        ; Signed Integer                                              ;
+----------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; h_frontporch   ; 96    ; Signed Integer                                                  ;
; h_active       ; 144   ; Signed Integer                                                  ;
; h_backporch    ; 784   ; Signed Integer                                                  ;
; h_total        ; 800   ; Signed Integer                                                  ;
; v_frontporch   ; 2     ; Signed Integer                                                  ;
; v_active       ; 35    ; Signed Integer                                                  ;
; v_backporch    ; 515   ; Signed Integer                                                  ;
; v_total        ; 525   ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0 ;
+------------------------------------+-------------------------------------------------+------------------------------+
; Parameter Name                     ; Value                                           ; Type                         ;
+------------------------------------+-------------------------------------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                      ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                      ;
; WIDTH_A                            ; 12                                              ; Untyped                      ;
; WIDTHAD_A                          ; 12                                              ; Untyped                      ;
; NUMWORDS_A                         ; 4096                                            ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                    ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                      ;
; WIDTH_B                            ; 1                                               ; Untyped                      ;
; WIDTHAD_B                          ; 1                                               ; Untyped                      ;
; NUMWORDS_B                         ; 1                                               ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                            ; Untyped                      ;
; BYTE_SIZE                          ; 8                                               ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                      ;
; INIT_FILE                          ; db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V                                       ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_a2e1                                 ; Untyped                      ;
+------------------------------------+-------------------------------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 8                    ; Untyped                                           ;
; WIDTHAD_A                          ; 3                    ; Untyped                                           ;
; NUMWORDS_A                         ; 8                    ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 8                    ; Untyped                                           ;
; WIDTHAD_B                          ; 3                    ; Untyped                                           ;
; NUMWORDS_B                         ; 8                    ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_edi1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: get_music:get_m|altsyncram:music3_rtl_0 ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                      ;
; WIDTH_A                            ; 4                    ; Untyped                      ;
; WIDTHAD_A                          ; 9                    ; Untyped                      ;
; NUMWORDS_A                         ; 472                  ; Untyped                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 4                    ; Untyped                      ;
; WIDTHAD_B                          ; 9                    ; Untyped                      ;
; NUMWORDS_B                         ; 472                  ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_q6j1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sin_Generator:sin_wave|altsyncram:sintable_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Untyped                               ;
; WIDTHAD_A                          ; 10                   ; Untyped                               ;
; NUMWORDS_A                         ; 1024                 ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; sintable.mif         ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_jta1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_h3m ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_ebm ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_3am ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                              ;
+------------------------+----------------+-------------------------------------------------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                                                           ;
; LPM_WIDTHD             ; 4              ; Untyped                                                           ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                           ;
; LPM_PIPELINE           ; 0              ; Untyped                                                           ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                           ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                           ;
; CBXI_PARAMETER         ; lpm_divide_62m ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                           ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                           ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                    ;
+------------------------+----------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                  ;
; Entity Instance                           ; cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 12                                                                 ;
;     -- NUMWORDS_A                         ; 4096                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 8                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 8                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; get_music:get_m|altsyncram:music3_rtl_0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 4                                                                  ;
;     -- NUMWORDS_A                         ; 472                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 4                                                                  ;
;     -- NUMWORDS_B                         ; 472                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
; Entity Instance                           ; Sin_Generator:sin_wave|altsyncram:sintable_rtl_0                   ;
;     -- OPERATION_MODE                     ; ROM                                                                ;
;     -- WIDTH_A                            ; 16                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 1                                                                  ;
;     -- NUMWORDS_B                         ; 1                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                          ;
+-------------------------------------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cover:cvr|screen:myscreen|screen_ram:my_sr"                                                                                                          ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                     ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; row_addr[7..6] ; Input ; Info     ; Stuck at GND                                                                                                                                ;
; din            ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "din[7..1]" will be connected to GND. ;
+----------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL" ;
+-------+-------+----------+----------------------------------------------+
; Port  ; Type  ; Severity ; Details                                      ;
+-------+-------+----------+----------------------------------------------+
; reset ; Input ; Info     ; Stuck at GND                                 ;
+-------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "cover:cvr|screen:myscreen|clkgen:my_vgaclk" ;
+-------+-------+----------+---------------------------------------------+
; Port  ; Type  ; Severity ; Details                                     ;
+-------+-------+----------+---------------------------------------------+
; rst   ; Input ; Info     ; Stuck at GND                                ;
; clken ; Input ; Info     ; Stuck at VCC                                ;
+-------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Audio_Config:myconfig|I2C_Controller:u0"                                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; W_R  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Audio_Config:myconfig"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; testbit ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "clkgen:my_i2c_clk" ;
+-------+-------+----------+--------------------+
; Port  ; Type  ; Severity ; Details            ;
+-------+-------+----------+--------------------+
; clken ; Input ; Info     ; Stuck at VCC       ;
+-------+-------+----------+--------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "xclk:u1"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 404                         ;
;     CLR               ; 32                          ;
;     CLR SCLR          ; 16                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 39                          ;
;     SCLR              ; 119                         ;
;     plain             ; 161                         ;
; arriav_io_obuf        ; 4                           ;
; arriav_lcell_comb     ; 1020                        ;
;     arith             ; 338                         ;
;         0 data inputs ; 22                          ;
;         1 data inputs ; 222                         ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 12                          ;
;         4 data inputs ; 48                          ;
;     extend            ; 25                          ;
;         7 data inputs ; 25                          ;
;     normal            ; 647                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 98                          ;
;         5 data inputs ; 164                         ;
;         6 data inputs ; 199                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 8                           ;
; arriav_mac            ; 1                           ;
; boundary_port         ; 111                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 22.20                       ;
; Average LUT depth     ; 6.62                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon Dec 24 00:04:05 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_lab -c final_lab
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file final_lab.v
    Info (12023): Found entity 1: final_lab File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_audio_config.v
    Info (12023): Found entity 1: I2C_Audio_Config File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 1
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file clkgen.v
    Info (12023): Found entity 1: clkgen File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/clkgen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sin_generator.v
    Info (12023): Found entity 1: Sin_Generator File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/Sin_Generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2s_audio.v
    Info (12023): Found entity 1: I2S_Audio File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2S_Audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button.v
    Info (12023): Found entity 1: button File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/button.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xclk.v
    Info (12023): Found entity 1: xclk File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file xclk/xclk_0002.v
    Info (12023): Found entity 1: xclk_0002 File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file get_music.v
    Info (12023): Found entity 1: get_music File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_keyboard.v
    Info (12023): Found entity 1: ps2_keyboard File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/ps2_keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file button_to_assic.v
    Info (12023): Found entity 1: button_to_assic File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/button_to_assic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard.v
    Info (12023): Found entity 1: keyboard File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboardfunc.v
    Info (12023): Found entity 1: keyboardFunc File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboardFunc.v Line: 1
Warning (10463): Verilog HDL Declaration warning at cover.v(1): "cover" is SystemVerilog-2005 keyword File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cover.v
    Info (12023): Found entity 1: cover File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v Line: 1
Warning (10463): Verilog HDL Declaration warning at screen.v(38): "bit" is SystemVerilog-2005 keyword File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 38
Warning (10275): Verilog HDL Module Instantiation warning at screen.v(90): ignored dangling comma in List of Port Connections File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file screen.v
    Info (12023): Found entity 1: screen File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_ctrl.v
    Info (12023): Found entity 1: vga_ctrl File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file screen_ram.v
    Info (12023): Found entity 1: screen_ram File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 1
Warning (10463): Verilog HDL Declaration warning at vga_font_rom.v(5): "bit" is SystemVerilog-2005 keyword File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file vga_font_rom.v
    Info (12023): Found entity 1: vga_font_rom File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at screen.v(76): created implicit net for "assic" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 76
Info (12127): Elaborating entity "final_lab" for the top level hierarchy
Warning (10034): Output port "LEDR[9..2]" at final_lab.v(16) has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
Warning (10034): Output port "HEX0" at final_lab.v(19) has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
Warning (10034): Output port "HEX1" at final_lab.v(20) has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
Warning (10034): Output port "HEX2" at final_lab.v(21) has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
Warning (10034): Output port "HEX3" at final_lab.v(22) has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
Warning (10034): Output port "HEX4" at final_lab.v(23) has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
Warning (10034): Output port "HEX5" at final_lab.v(24) has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
Info (12128): Elaborating entity "xclk" for hierarchy "xclk:u1" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 80
Info (12128): Elaborating entity "xclk_0002" for hierarchy "xclk:u1|xclk_0002:xclk_inst" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "xclk:u1|xclk_0002:xclk_inst|altera_pll:altera_pll_i" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "xclk:u1|xclk_0002:xclk_inst|altera_pll:altera_pll_i" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v Line: 85
Info (12133): Instantiated megafunction "xclk:u1|xclk_0002:xclk_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/xclk/xclk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "clkgen" for hierarchy "clkgen:my_i2c_clk" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 84
Info (12128): Elaborating entity "button" for hierarchy "button:BT" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 86
Info (12128): Elaborating entity "I2C_Audio_Config" for hierarchy "I2C_Audio_Config:myconfig" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 88
Warning (10030): Net "audio_reg.data_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_reg.waddr_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.data_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_cmd.waddr_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 25
Warning (10030): Net "audio_reg.we_a" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 24
Warning (10030): Net "audio_cmd.we_a" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 25
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_Audio_Config:myconfig|I2C_Controller:u0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 54
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(38): truncated value with size 32 to match size of target (1) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v Line: 38
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(37): truncated value with size 32 to match size of target (1) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v Line: 37
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(49): truncated value with size 32 to match size of target (6) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Controller.v Line: 49
Info (12128): Elaborating entity "I2S_Audio" for hierarchy "I2S_Audio:myaudio" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 90
Info (12128): Elaborating entity "Sin_Generator" for hierarchy "Sin_Generator:sin_wave" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 92
Warning (10858): Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/Sin_Generator.v Line: 10
Info (12128): Elaborating entity "get_music" for hierarchy "get_music:get_m" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 94
Warning (10858): Verilog HDL warning at get_music.v(64): object music0 used but never assigned File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 64
Warning (10858): Verilog HDL warning at get_music.v(65): object music1 used but never assigned File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 65
Warning (10858): Verilog HDL warning at get_music.v(66): object music2 used but never assigned File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 66
Info (10264): Verilog HDL Case Statement information at get_music.v(137): all case item expressions in this case statement are onehot File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 137
Warning (10230): Verilog HDL assignment warning at get_music.v(195): truncated value with size 32 to match size of target (26) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 195
Warning (10230): Verilog HDL assignment warning at get_music.v(205): truncated value with size 32 to match size of target (26) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 205
Warning (10230): Verilog HDL assignment warning at get_music.v(224): truncated value with size 32 to match size of target (2) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 224
Warning (10230): Verilog HDL assignment warning at get_music.v(236): truncated value with size 32 to match size of target (2) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 236
Warning (10230): Verilog HDL assignment warning at get_music.v(244): truncated value with size 32 to match size of target (11) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 244
Warning (10230): Verilog HDL assignment warning at get_music.v(249): truncated value with size 32 to match size of target (11) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 249
Warning (10230): Verilog HDL assignment warning at get_music.v(253): truncated value with size 32 to match size of target (11) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 253
Info (10264): Verilog HDL Case Statement information at get_music.v(268): all case item expressions in this case statement are onehot File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 268
Warning (10230): Verilog HDL assignment warning at get_music.v(303): truncated value with size 32 to match size of target (11) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/get_music.v Line: 303
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:mykb" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 104
Info (12128): Elaborating entity "button_to_assic" for hierarchy "keyboard:mykb|button_to_assic:b_to_a" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboard.v Line: 37
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "keyboard:mykb|ps2_keyboard:ps2keyboard" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/keyboard.v Line: 49
Info (12128): Elaborating entity "keyboardFunc" for hierarchy "keyboardFunc:kf" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 106
Info (12128): Elaborating entity "cover" for hierarchy "cover:cvr" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 130
Info (12128): Elaborating entity "screen" for hierarchy "cover:cvr|screen:myscreen" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/cover.v Line: 50
Warning (10230): Verilog HDL assignment warning at screen.v(19): truncated value with size 32 to match size of target (10) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 19
Warning (10230): Verilog HDL assignment warning at screen.v(25): truncated value with size 32 to match size of target (8) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 25
Warning (10230): Verilog HDL assignment warning at screen.v(26): truncated value with size 32 to match size of target (8) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 26
Warning (10230): Verilog HDL assignment warning at screen.v(27): truncated value with size 32 to match size of target (4) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 27
Warning (10230): Verilog HDL assignment warning at screen.v(28): truncated value with size 32 to match size of target (4) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 28
Warning (10230): Verilog HDL assignment warning at screen.v(51): truncated value with size 32 to match size of target (12) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 51
Info (12128): Elaborating entity "clkgen" for hierarchy "cover:cvr|screen:myscreen|clkgen:my_vgaclk" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 54
Info (12128): Elaborating entity "vga_ctrl" for hierarchy "cover:cvr|screen:myscreen|vga_ctrl:VGA_CTRL" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 68
Warning (10230): Verilog HDL assignment warning at vga_ctrl.v(50): truncated value with size 32 to match size of target (10) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_ctrl.v Line: 50
Info (12128): Elaborating entity "screen_ram" for hierarchy "cover:cvr|screen:myscreen|screen_ram:my_sr" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 83
Warning (10230): Verilog HDL assignment warning at screen_ram.v(32): truncated value with size 32 to match size of target (6) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 32
Warning (10230): Verilog HDL assignment warning at screen_ram.v(33): truncated value with size 32 to match size of target (4) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 33
Warning (10230): Verilog HDL assignment warning at screen_ram.v(34): truncated value with size 32 to match size of target (4) File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 34
Warning (10855): Verilog HDL warning at screen_ram.v(40): initial value for variable ram should be constant File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 40
Warning (10030): Net "ram[2099..1960]" at screen_ram.v(29) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 29
Warning (10030): Net "ram[1931..1411]" at screen_ram.v(29) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 29
Warning (10030): Net "ram[1401..1338]" at screen_ram.v(29) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 29
Warning (10030): Net "ram[1331..1266]" at screen_ram.v(29) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 29
Warning (10030): Net "ram[1261..1064]" at screen_ram.v(29) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 29
Warning (10030): Net "ram[1051..0]" at screen_ram.v(29) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 29
Info (12128): Elaborating entity "vga_font_rom" for hierarchy "cover:cvr|screen:myscreen|vga_font_rom:my_vfr" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 90
Warning (10030): Net "rom.data_a" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v Line: 8
Warning (10030): Net "rom.waddr_a" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v Line: 8
Warning (10030): Net "rom.we_a" at vga_font_rom.v(8) has no driver or initial value, using a default initial value '0' File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/vga_font_rom.v Line: 8
Warning (276020): Inferred RAM node "keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "get_music:get_m|music3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_reg" is uninferred due to inappropriate RAM size File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 24
    Info (276004): RAM logic "I2C_Audio_Config:myconfig|audio_cmd" is uninferred due to inappropriate RAM size File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/I2C_Audio_Config.v Line: 25
Warning (113028): 632 out of 1024 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif Line: 1
    Warning (113027): Addresses ranging from 392 to 1023 are not initialized File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif Line: 1
Critical Warning (127004): Memory depth (512) in the design file differs from memory depth (1024) in the Memory Initialization File "D:/NJU/3rd semester/digital logical circuit experiments/lab12/littleStars.mif" -- truncated remaining initial content value to fit RAM
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (512) in the Memory Initialization File "D:/NJU/3rd semester/digital logical circuit experiments/lab12/river.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (256) in the Memory Initialization File "D:/NJU/3rd semester/digital logical circuit experiments/lab12/Edelweiss.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/final_lab.ram0_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/final_lab.ram1_I2C_Audio_Config_f19a1d43.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "cover:cvr|screen:myscreen|vga_font_rom:my_vfr|rom_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "keyboard:mykb|ps2_keyboard:ps2keyboard|fifo_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "get_music:get_m|music3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 472
        Info (286033): Parameter WIDTH_B set to 4
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 472
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Sin_Generator:sin_wave|sintable_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to sintable.mif
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cover:cvr|screen:myscreen|Mod0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 28
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cover:cvr|screen:myscreen|Div0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cover:cvr|screen:myscreen|screen_ram:my_sr|Div0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 34
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cover:cvr|screen:myscreen|screen_ram:my_sr|Mod0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 33
Info (12130): Elaborated megafunction instantiation "cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0"
Info (12133): Instantiated megafunction "cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/final_lab.ram0_vga_font_rom_8a44ceea.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a2e1.tdf
    Info (12023): Found entity 1: altsyncram_a2e1 File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_a2e1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0"
Info (12133): Instantiated megafunction "keyboard:mykb|ps2_keyboard:ps2keyboard|altsyncram:fifo_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_edi1.tdf
    Info (12023): Found entity 1: altsyncram_edi1 File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_edi1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "get_music:get_m|altsyncram:music3_rtl_0"
Info (12133): Instantiated megafunction "get_music:get_m|altsyncram:music3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "472"
    Info (12134): Parameter "WIDTH_B" = "4"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "472"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q6j1.tdf
    Info (12023): Found entity 1: altsyncram_q6j1 File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_q6j1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "Sin_Generator:sin_wave|altsyncram:sintable_rtl_0"
Info (12133): Instantiated megafunction "Sin_Generator:sin_wave|altsyncram:sintable_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "sintable.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf
    Info (12023): Found entity 1: altsyncram_jta1 File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_jta1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "cover:cvr|screen:myscreen|lpm_divide:Mod0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 28
Info (12133): Instantiated megafunction "cover:cvr|screen:myscreen|lpm_divide:Mod0" with the following parameter: File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 28
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf
    Info (12023): Found entity 1: lpm_divide_h3m File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_h3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf
    Info (12023): Found entity 1: sign_div_unsign_klh File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/sign_div_unsign_klh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf
    Info (12023): Found entity 1: alt_u_div_eve File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/alt_u_div_eve.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "cover:cvr|screen:myscreen|lpm_divide:Div0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 26
Info (12133): Instantiated megafunction "cover:cvr|screen:myscreen|lpm_divide:Div0" with the following parameter: File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen.v Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf
    Info (12023): Found entity 1: lpm_divide_ebm File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_ebm.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 34
Info (12133): Instantiated megafunction "cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Div0" with the following parameter: File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 34
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf
    Info (12023): Found entity 1: lpm_divide_3am File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_3am.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf
    Info (12023): Found entity 1: alt_u_div_ose File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/alt_u_div_ose.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 33
Info (12133): Instantiated megafunction "cover:cvr|screen:myscreen|screen_ram:my_sr|lpm_divide:Mod0" with the following parameter: File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/screen_ram.v Line: 33
    Info (12134): Parameter "LPM_WIDTHN" = "6"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf
    Info (12023): Found entity 1: lpm_divide_62m File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/lpm_divide_62m.tdf Line: 24
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_BCLK" and its non-tri-state driver. File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 29
    Warning (13035): Inserted always-enabled tri-state buffer between "AUD_DACLRCK" and its non-tri-state driver. File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 31
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 28
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "AUD_DACLRCK" is moved to its source File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 31
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "AUD_BCLK~synth" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 29
    Warning (13010): Node "AUD_DACLRCK~synth" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 31
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 16
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 19
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 20
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 21
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 22
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 23
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 24
    Warning (13410): Pin "sync_n" is stuck at GND File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 46
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "cover:cvr|screen:myscreen|vga_font_rom:my_vfr|altsyncram:rom_rtl_0|altsyncram_a2e1:auto_generated|ALTSYNCRAM" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/db/altsyncram_a2e1.tdf Line: 202
Info (144001): Generated suppressed messages file D:/NJU/3rd semester/digital logical circuit experiments/lab12/output_files/final_lab.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 4
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 5
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 6
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 10
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 10
    Warning (15610): No output dependent on input pin "KEY[3]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 10
    Warning (15610): No output dependent on input pin "SW[4]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 13
    Warning (15610): No output dependent on input pin "SW[5]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 13
    Warning (15610): No output dependent on input pin "SW[6]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 13
    Warning (15610): No output dependent on input pin "SW[7]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 13
    Warning (15610): No output dependent on input pin "SW[8]" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 13
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 27
    Warning (15610): No output dependent on input pin "PS2_CLK2" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 36
    Warning (15610): No output dependent on input pin "PS2_DAT2" File: D:/NJU/3rd semester/digital logical circuit experiments/lab12/final_lab.v Line: 38
Info (21057): Implemented 1319 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 4 bidirectional pins
    Info (21061): Implemented 1166 logic cells
    Info (21064): Implemented 40 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 4886 megabytes
    Info: Processing ended: Mon Dec 24 00:04:36 2018
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:54


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/NJU/3rd semester/digital logical circuit experiments/lab12/output_files/final_lab.map.smsg.


