// Seed: 3009735470
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input uwire id_2,
    input wire id_3,
    output wand id_4,
    input supply1 id_5,
    input wor id_6,
    output wire id_7,
    input supply1 id_8,
    output wor id_9,
    output wire id_10,
    output wand id_11,
    output wand id_12,
    input tri id_13,
    output wand id_14,
    output wand id_15
);
  logic [7:0]
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62;
  assign id_37[1] = id_3 != 1;
  wire id_63;
endmodule
module module_1 (
    output supply0 id_0,
    output wire id_1,
    output wire id_2,
    input supply1 id_3
);
  initial assume (1);
  module_0(
      id_3, id_3, id_3, id_3, id_2, id_3, id_3, id_1, id_3, id_0, id_1, id_1, id_1, id_3, id_0, id_0
  );
endmodule
