// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _rx_process_ibh_512_s_HH_
#define _rx_process_ibh_512_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct rx_process_ibh_512_s : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<512> > rx_udp2ibFifo_V_data_dout;
    sc_in< sc_logic > rx_udp2ibFifo_V_data_empty_n;
    sc_out< sc_logic > rx_udp2ibFifo_V_data_read;
    sc_in< sc_lv<64> > rx_udp2ibFifo_V_keep_dout;
    sc_in< sc_logic > rx_udp2ibFifo_V_keep_empty_n;
    sc_out< sc_logic > rx_udp2ibFifo_V_keep_read;
    sc_in< sc_lv<1> > rx_udp2ibFifo_V_last_dout;
    sc_in< sc_logic > rx_udp2ibFifo_V_last_empty_n;
    sc_out< sc_logic > rx_udp2ibFifo_V_last_read;
    sc_out< sc_lv<512> > rx_ibh2shiftFifo_V_d_din;
    sc_in< sc_logic > rx_ibh2shiftFifo_V_d_full_n;
    sc_out< sc_logic > rx_ibh2shiftFifo_V_d_write;
    sc_out< sc_lv<64> > rx_ibh2shiftFifo_V_k_din;
    sc_in< sc_logic > rx_ibh2shiftFifo_V_k_full_n;
    sc_out< sc_logic > rx_ibh2shiftFifo_V_k_write;
    sc_out< sc_lv<1> > rx_ibh2shiftFifo_V_l_din;
    sc_in< sc_logic > rx_ibh2shiftFifo_V_l_full_n;
    sc_out< sc_logic > rx_ibh2shiftFifo_V_l_write;
    sc_out< sc_lv<92> > rx_ibh2fsm_MetaFifo_s_9_din;
    sc_in< sc_logic > rx_ibh2fsm_MetaFifo_s_9_full_n;
    sc_out< sc_logic > rx_ibh2fsm_MetaFifo_s_9_write;
    sc_out< sc_lv<5> > rx_ibh2exh_MetaFifo_s_10_din;
    sc_in< sc_logic > rx_ibh2exh_MetaFifo_s_10_full_n;
    sc_out< sc_logic > rx_ibh2exh_MetaFifo_s_10_write;


    // Module declarations
    rx_process_ibh_512_s(sc_module_name name);
    SC_HAS_PROCESS(rx_process_ibh_512_s);

    ~rx_process_ibh_512_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > io_acc_block_signal_op5;
    sc_signal< sc_lv<1> > tmp_nbreadreq_fu_112_p5;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< sc_logic > io_acc_block_signal_op56;
    sc_signal< sc_lv<1> > tmp_reg_491;
    sc_signal< sc_lv<1> > or_ln75_reg_513;
    sc_signal< bool > ap_predicate_op56_write_state2;
    sc_signal< sc_lv<1> > metaWritten_load_reg_517;
    sc_signal< bool > ap_predicate_op67_write_state2;
    sc_signal< bool > ap_predicate_op68_write_state2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > bth_ready;
    sc_signal< sc_lv<16> > bth_idx;
    sc_signal< sc_lv<96> > bth_header_V;
    sc_signal< sc_lv<1> > metaWritten;
    sc_signal< sc_logic > rx_udp2ibFifo_V_data_blk_n;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > rx_udp2ibFifo_V_keep_blk_n;
    sc_signal< sc_logic > rx_udp2ibFifo_V_last_blk_n;
    sc_signal< sc_logic > rx_ibh2shiftFifo_V_d_blk_n;
    sc_signal< sc_logic > rx_ibh2shiftFifo_V_k_blk_n;
    sc_signal< sc_logic > rx_ibh2shiftFifo_V_l_blk_n;
    sc_signal< sc_logic > rx_ibh2fsm_MetaFifo_s_9_blk_n;
    sc_signal< sc_logic > rx_ibh2exh_MetaFifo_s_10_blk_n;
    sc_signal< sc_lv<512> > tmp_data_V_reg_495;
    sc_signal< sc_lv<64> > tmp_keep_V_reg_500;
    sc_signal< sc_lv<1> > tmp_last_V_reg_505;
    sc_signal< sc_lv<1> > or_ln75_fu_335_p2;
    sc_signal< sc_lv<1> > metaWritten_load_load_fu_341_p1;
    sc_signal< sc_lv<1> > or_ln90_fu_365_p2;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<16> > ap_phi_mux_phi_ln75_phi_fu_164_p4;
    sc_signal< sc_lv<16> > ap_phi_reg_pp0_iter0_phi_ln75_reg_161;
    sc_signal< sc_lv<1> > bth_ready_load_load_fu_207_p1;
    sc_signal< sc_lv<16> > add_ln69_fu_328_p2;
    sc_signal< sc_lv<1> > ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_170;
    sc_signal< sc_lv<1> > ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6;
    sc_signal< sc_lv<1> > ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_181;
    sc_signal< sc_lv<1> > and_ln90_fu_351_p2;
    sc_signal< sc_lv<16> > select_ln90_fu_357_p3;
    sc_signal< sc_lv<96> > p_Result_s_fu_316_p2;
    sc_signal< sc_lv<1> > xor_ln90_fu_345_p2;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<5> > tmp_17_fu_393_p1;
    sc_signal< sc_lv<25> > Lo_assign_fu_216_p3;
    sc_signal< sc_lv<1> > trunc_ln414_fu_238_p1;
    sc_signal< sc_lv<1> > icmp_ln414_fu_232_p2;
    sc_signal< sc_lv<96> > st3_fu_242_p3;
    sc_signal< sc_lv<96> > tmp_V_fu_224_p1;
    sc_signal< sc_lv<96> > select_ln414_fu_250_p3;
    sc_signal< sc_lv<96> > tmp_16_fu_258_p4;
    sc_signal< sc_lv<96> > select_ln414_2_fu_276_p3;
    sc_signal< sc_lv<96> > select_ln414_3_fu_284_p3;
    sc_signal< sc_lv<96> > and_ln414_fu_292_p2;
    sc_signal< sc_lv<96> > xor_ln414_fu_298_p2;
    sc_signal< sc_lv<96> > select_ln414_1_fu_268_p3;
    sc_signal< sc_lv<96> > and_ln414_1_fu_304_p2;
    sc_signal< sc_lv<96> > and_ln414_2_fu_310_p2;
    sc_signal< sc_lv<8> > p_Result_126_2_i_i_1_fu_458_p4;
    sc_signal< sc_lv<8> > p_Result_126_1_i_i_1_fu_448_p4;
    sc_signal< sc_lv<8> > p_Result_126_i_i_fu_438_p4;
    sc_signal< sc_lv<8> > p_Result_126_2_i_i_fu_428_p4;
    sc_signal< sc_lv<8> > p_Result_126_1_i_i_fu_418_p4;
    sc_signal< sc_lv<8> > p_Result_126_i_i_i_fu_408_p4;
    sc_signal< sc_lv<16> > tmp_partition_key_V_fu_398_p4;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_124;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<25> ap_const_lv25_5F;
    static const sc_lv<95> ap_const_lv95_0;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<96> ap_const_lv96_800000000000000000000000;
    static const sc_lv<96> ap_const_lv96_FFFFFFFFFFFFFFFFFFFFFFFF;
    static const sc_lv<96> ap_const_lv96_1;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<23> ap_const_lv23_3;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_Lo_assign_fu_216_p3();
    void thread_add_ln69_fu_328_p2();
    void thread_and_ln414_1_fu_304_p2();
    void thread_and_ln414_2_fu_310_p2();
    void thread_and_ln414_fu_292_p2();
    void thread_and_ln90_fu_351_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_condition_124();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_phi_mux_metaWritten_flag_1_i_phi_fu_184_p6();
    void thread_ap_phi_mux_phi_ln75_phi_fu_164_p4();
    void thread_ap_phi_mux_write_flag_1_i_i_phi_fu_173_p4();
    void thread_ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_181();
    void thread_ap_phi_reg_pp0_iter0_phi_ln75_reg_161();
    void thread_ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_170();
    void thread_ap_predicate_op56_write_state2();
    void thread_ap_predicate_op67_write_state2();
    void thread_ap_predicate_op68_write_state2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_bth_ready_load_load_fu_207_p1();
    void thread_icmp_ln414_fu_232_p2();
    void thread_io_acc_block_signal_op5();
    void thread_io_acc_block_signal_op56();
    void thread_metaWritten_load_load_fu_341_p1();
    void thread_or_ln75_fu_335_p2();
    void thread_or_ln90_fu_365_p2();
    void thread_p_Result_126_1_i_i_1_fu_448_p4();
    void thread_p_Result_126_1_i_i_fu_418_p4();
    void thread_p_Result_126_2_i_i_1_fu_458_p4();
    void thread_p_Result_126_2_i_i_fu_428_p4();
    void thread_p_Result_126_i_i_fu_438_p4();
    void thread_p_Result_126_i_i_i_fu_408_p4();
    void thread_p_Result_s_fu_316_p2();
    void thread_rx_ibh2exh_MetaFifo_s_10_blk_n();
    void thread_rx_ibh2exh_MetaFifo_s_10_din();
    void thread_rx_ibh2exh_MetaFifo_s_10_write();
    void thread_rx_ibh2fsm_MetaFifo_s_9_blk_n();
    void thread_rx_ibh2fsm_MetaFifo_s_9_din();
    void thread_rx_ibh2fsm_MetaFifo_s_9_write();
    void thread_rx_ibh2shiftFifo_V_d_blk_n();
    void thread_rx_ibh2shiftFifo_V_d_din();
    void thread_rx_ibh2shiftFifo_V_d_write();
    void thread_rx_ibh2shiftFifo_V_k_blk_n();
    void thread_rx_ibh2shiftFifo_V_k_din();
    void thread_rx_ibh2shiftFifo_V_k_write();
    void thread_rx_ibh2shiftFifo_V_l_blk_n();
    void thread_rx_ibh2shiftFifo_V_l_din();
    void thread_rx_ibh2shiftFifo_V_l_write();
    void thread_rx_udp2ibFifo_V_data_blk_n();
    void thread_rx_udp2ibFifo_V_data_read();
    void thread_rx_udp2ibFifo_V_keep_blk_n();
    void thread_rx_udp2ibFifo_V_keep_read();
    void thread_rx_udp2ibFifo_V_last_blk_n();
    void thread_rx_udp2ibFifo_V_last_read();
    void thread_select_ln414_1_fu_268_p3();
    void thread_select_ln414_2_fu_276_p3();
    void thread_select_ln414_3_fu_284_p3();
    void thread_select_ln414_fu_250_p3();
    void thread_select_ln90_fu_357_p3();
    void thread_st3_fu_242_p3();
    void thread_tmp_16_fu_258_p4();
    void thread_tmp_17_fu_393_p1();
    void thread_tmp_V_fu_224_p1();
    void thread_tmp_nbreadreq_fu_112_p5();
    void thread_tmp_partition_key_V_fu_398_p4();
    void thread_trunc_ln414_fu_238_p1();
    void thread_xor_ln414_fu_298_p2();
    void thread_xor_ln90_fu_345_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
