5 18 101 37 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (fsm7.2.vcd) 2 -o (fsm7.2.cdd) 2 -v (fsm7.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 fsm7.2.v 1 63 1
2 1 1 16 110013 25 100c 0 0 1 1 clk
2 2 27 16 90013 38 100a 1 0 1 18 0 1 0 0 0 0
2 3 1 16 34003d 4 100c 0 0 2 1 next_state
2 4 32 16 270030 1 1004 0 0 2 1 STATE_IDLE
2 5 1a 16 1f0030 6 10cc 3 4 2 18 0 3 3 3 0 0
2 6 1 16 1f0023 2 100c 0 0 1 1 reset
2 7 19 16 1f003d 6 100c 5 6 2 18 0 3 3 3 0 0
2 8 1 16 16001a 0 1410 0 0 2 1 state
2 9 38 16 16003d 12 e 7 8
2 10 1 23 230026 3 100c 0 0 1 1 tail
2 11 29 23 230026 3 1008 10 0 1 18 0 1 0 0 0 0
2 12 1 23 1a001e 3 100c 0 0 1 1 valid
2 13 29 23 1a001e 3 1008 12 0 1 18 0 1 0 0 0 0
2 14 1 23 120015 3 100c 0 0 1 1 head
2 15 29 23 120015 3 1008 14 0 1 18 0 1 0 0 0 0
2 16 1 23 9000d 4 100c 0 0 2 1 state
2 17 29 23 9000d 4 1008 16 0 1 18 0 1 0 0 0 0
2 18 2b 23 90015 6 1008 15 17 1 18 0 1 0 0 0 0
2 19 2b 23 9001e 6 1008 13 18 1 18 0 1 0 0 0 0
2 20 2b 23 90026 d 100a 11 19 1 18 0 1 0 0 0 0
2 21 3d 24 20006 6 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 22 3d 58 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
2 23 1 0 0 6 100e 0 0 2 1 next_state
2 24 1 0 0 5 100e 0 0 2 1 state
1 clk 1 8 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 reset 2 9 7000b 1 0 0 0 1 17 0 1 0 0 1 0
1 head 3 10 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 tail 4 11 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 valid 5 12 7000b 1 0 0 0 1 17 0 1 0 1 1 0
1 state 6 13 7000b 1 0 1 0 2 17 0 3 0 3 3 0
1 next_state 7 14 107000b 1 0 1 0 2 17 0 3 0 3 3 0
1 STATE_IDLE 8 0 c0000 1 0 31 0 2 17 0 0 0 0 0 0
1 STATE_HEAD 9 0 c0000 1 0 31 0 2 17 1 0 0 0 0 0
1 STATE_DATA 10 0 c0000 1 0 31 0 2 17 2 0 0 0 0 0
1 STATE_TAIL 11 0 c0000 1 0 31 0 2 17 3 0 0 0 0 0
4 23 0 0 f 23 23 0
4 24 0 0 f 24 24 0
4 2 16 9 1 9 0 2
4 9 16 22 6 2 2 2
4 20 23 9 1 21 0 20
4 21 24 2 6 20 0 20
4 22 58 8 1 0 0 22
6 18 24 23 1  1 3 3 2 16 0 0  2 16 1 0  2 16 3 0  2 16 1 0  2 16 0 0  2 16 3 0   4  0 0 1  0 1 1  1 2 1  2 1 1
3 1 main.$u0 "main.$u0" 0 fsm7.2.v 0 31 1
2 25 32 26 5000e 1 1004 0 0 2 1 STATE_IDLE
2 26 1 25 9000d d 100e 0 0 2 1 state
2 27 2d 26 0 6 114e 25 26 1 18 0 1 1 1 0 0
2 28 32 27 5000e 1 1008 0 0 2 1 STATE_HEAD
2 29 2d 27 0 3 120e 28 26 1 18 0 1 1 1 0 0
2 30 32 28 5000e 1 1008 0 0 2 1 STATE_DATA
2 31 2d 28 0 2 1206 30 26 1 18 0 1 1 0 0 0
2 32 32 29 5000e 1 1008 0 0 2 1 STATE_TAIL
2 33 2d 29 0 2 120e 32 26 1 18 0 1 1 1 0 0
2 34 32 29 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 35 32 29 300039 1 1008 0 0 2 1 STATE_HEAD
2 36 1a 29 1f0039 1 1104 34 35 2 18 0 3 3 0 0 0
2 37 1 29 28002b 1 1004 0 0 1 1 head
2 38 1 29 200024 1 1004 0 0 1 1 valid
2 39 8 29 20002b 1 201044 37 38 1 18 0 1 1 1 0 0
2 40 19 29 1f0046 1 1004 36 39 2 18 0 3 3 0 0 0
2 41 1 29 12001b 0 1410 0 0 2 1 next_state
2 42 37 29 120046 1 16 40 41
2 43 32 28 3d0046 0 1010 0 0 2 1 STATE_DATA
2 44 32 28 300039 0 1010 0 0 2 1 STATE_TAIL
2 45 1a 28 1f0039 0 1030 43 44 2 18 0 3 0 0 0 0
2 46 1 28 28002b 0 1010 0 0 1 1 tail
2 47 1 28 200024 0 1010 0 0 1 1 valid
2 48 8 28 20002b 0 201030 46 47 1 18 0 1 0 0 0 0
2 49 19 28 1f0046 0 1030 45 48 2 18 0 3 0 0 0 0
2 50 1 28 12001b 0 1410 0 0 2 1 next_state
2 51 37 28 120046 0 32 49 50
2 52 32 27 3d0046 1 1008 0 0 2 1 STATE_DATA
2 53 32 27 300039 1 1008 0 0 2 1 STATE_TAIL
2 54 1a 27 1f0039 1 1208 52 53 2 18 0 3 0 3 0 0
2 55 1 27 28002b 1 1018 0 0 1 1 tail
2 56 1 27 200024 1 1018 0 0 1 1 valid
2 57 8 27 20002b 1 201238 55 56 1 18 0 1 0 0 1 0
2 58 19 27 1f0046 1 1038 54 57 2 18 0 3 0 3 0 0
2 59 1 27 12001b 0 1410 0 0 2 1 next_state
2 60 37 27 120046 1 3a 58 59
2 61 32 26 3d0046 1 1004 0 0 2 1 STATE_IDLE
2 62 32 26 300039 1 1008 0 0 2 1 STATE_HEAD
2 63 1a 26 1f0039 3 110c 61 62 2 18 0 3 3 1 0 0
2 64 1 26 28002b 3 100c 0 0 1 1 head
2 65 1 26 200024 3 100c 0 0 1 1 valid
2 66 8 26 20002b 3 20124c 64 65 1 18 0 1 1 1 1 0
2 67 19 26 1f0046 3 100c 63 66 2 18 0 3 3 1 0 0
2 68 1 26 12001b 0 1410 0 0 2 1 next_state
2 69 37 26 120046 3 e 67 68
4 27 26 0 11 69 29 27
4 69 26 18 0 0 0 27
4 29 27 0 0 60 31 27
4 60 27 18 0 0 0 27
4 31 28 0 0 51 33 27
4 51 28 18 0 0 0 27
4 33 29 0 0 42 0 27
4 42 29 18 0 0 0 27
3 1 main.$u1 "main.$u1" 0 fsm7.2.v 0 56 1
3 1 main.$u2 "main.$u2" 0 fsm7.2.v 0 61 1
2 70 0 59 7000a 1 21004 0 0 1 16 0 0
2 71 1 59 10003 0 1410 0 0 1 1 clk
2 72 37 59 1000a 1 16 70 71
2 73 68 60 8000e 1 1002 0 0 1 18 0 1 0 0 0 0
2 74 0 60 120012 1 1008 0 0 32 48 2 0
2 75 2c 60 100013 49 900a 74 0 32 18 0 ffffffff 0 0 0 0
2 76 1 60 1c001e 24 101c 0 0 1 1 clk
2 77 1b 60 1b001b 24 102c 76 0 1 18 0 1 1 1 0 0
2 78 1 60 150017 0 1410 0 0 1 1 clk
2 79 37 60 15001e 24 3e 77 78
4 72 59 1 11 73 73 72
4 73 60 8 0 0 75 72
4 75 60 16 0 79 0 72
4 79 60 21 6 75 75 72
