Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Reading design: run_light.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "run_light.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "run_light"
Output Format                      : NGC
Target Device                      : xc3sd1800a-4-fg676

---- Source Options
Top Module Name                    : run_light
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi_selector.vhd" in Library work.
Entity <modi_selector> compiled.
Entity <modi_selector> (Architecture <modi_selector_behav>) compiled.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/set_led.vhd" in Library work.
Architecture set_led_behav of Entity set_led is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/counter.vhd" in Library work.
Architecture behaviour_counter of Entity counter_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/21_not.vhd" in Library work.
Architecture behaviour_not of Entity not_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/myDCM2.vhd" in Library work.
Architecture behavioral of Entity mydcm2 is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" in Library work.
Architecture struct_led of Entity led_ent is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi.vhd" in Library work.
Architecture modi_struct of Entity modi is up to date.
Compiling vhdl file "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/run_light.vhd" in Library work.
Architecture run_light_struct of Entity run_light is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <run_light> in library <work> (architecture <run_light_struct>).

Analyzing hierarchy for entity <led_ent> in library <work> (architecture <struct_led>).

Analyzing hierarchy for entity <modi> in library <work> (architecture <modi_struct>).

Analyzing hierarchy for entity <counter_ent> in library <work> (architecture <behaviour_counter>).

Analyzing hierarchy for entity <not_ent> in library <work> (architecture <behaviour_not>).

Analyzing hierarchy for entity <myDCM2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modi_selector> in library <work> (architecture <modi_selector_behav>).

Analyzing hierarchy for entity <set_led> in library <work> (architecture <set_led_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <run_light> in library <work> (Architecture <run_light_struct>).
Entity <run_light> analyzed. Unit <run_light> generated.

Analyzing Entity <led_ent> in library <work> (Architecture <struct_led>).
WARNING:Xst:753 - "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" line 43: Unconnected output port 'CLK0_OUT' of component 'myDCM2'.
WARNING:Xst:753 - "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" line 43: Unconnected output port 'LOCKED_OUT' of component 'myDCM2'.
WARNING:Xst:753 - "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd" line 43: Unconnected output port 'CLKIN_IBUFG_OUT' of component 'myDCM2'.
Entity <led_ent> analyzed. Unit <led_ent> generated.

Analyzing Entity <counter_ent> in library <work> (Architecture <behaviour_counter>).
Entity <counter_ent> analyzed. Unit <counter_ent> generated.

Analyzing Entity <not_ent> in library <work> (Architecture <behaviour_not>).
Entity <not_ent> analyzed. Unit <not_ent> generated.

Analyzing Entity <myDCM2> in library <work> (Architecture <behavioral>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <myDCM2>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKIN_PERIOD =  8.0000000000000000" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <myDCM2>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <myDCM2>.
Entity <myDCM2> analyzed. Unit <myDCM2> generated.

Analyzing Entity <modi> in library <work> (Architecture <modi_struct>).
Entity <modi> analyzed. Unit <modi> generated.

Analyzing Entity <modi_selector> in library <work> (Architecture <modi_selector_behav>).
Entity <modi_selector> analyzed. Unit <modi_selector> generated.

Analyzing Entity <set_led> in library <work> (Architecture <set_led_behav>).
Entity <set_led> analyzed. Unit <set_led> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <counter_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/counter.vhd".
    Found 1-bit register for signal <b>.
    Found 25-bit up counter for signal <cnt>.
    Found 25-bit comparator greatequal for signal <cnt$cmp_ge0000> created at line 31.
    Found 1-bit register for signal <down_button_pressed>.
    Found 25-bit comparator greatequal for signal <down_button_pressed$cmp_ge0000> created at line 51.
    Found 25-bit updown accumulator for signal <speed>.
    Found 25-bit comparator greater for signal <speed$cmp_gt0000> created at line 49.
    Found 25-bit comparator less for signal <speed$cmp_lt0000> created at line 51.
    Found 1-bit register for signal <up_button_pressed>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Accumulator(s).
	inferred   3 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <counter_ent> synthesized.


Synthesizing Unit <not_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/21_not.vhd".
Unit <not_ent> synthesized.


Synthesizing Unit <modi_selector>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi_selector.vhd".
    Using one-hot encoding for signal <state$mux0000>.
    Using one-hot encoding for signal <state$mux0001>.
    Using one-hot encoding for signal <state$mux0004>.
    Found 8-bit register for signal <vector_sel>.
    Found 1-bit register for signal <direction<0>>.
    Found 1-bit register for signal <direction_pressed>.
    Found 2-bit register for signal <modus>.
    Found 2-bit adder for signal <modus$addsub0000> created at line 52.
    Found 1-bit register for signal <modus_pressed>.
    Found 5-bit register for signal <state>.
    Found 8-bit 4-to-1 multiplexer for signal <vector_sel$mux0004>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Multiplexer(s).
Unit <modi_selector> synthesized.


Synthesizing Unit <set_led>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/set_led.vhd".
Unit <set_led> synthesized.


Synthesizing Unit <modi>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/modi.vhd".
Unit <modi> synthesized.


Synthesizing Unit <myDCM2>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/myDCM2.vhd".
Unit <myDCM2> synthesized.


Synthesizing Unit <led_ent>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/led_test.vhd".
Unit <led_ent> synthesized.


Synthesizing Unit <run_light>.
    Related source file is "/home/capplab10/Schreibtisch/bpti/sheet1/run_light/run_light.vhd".
Unit <run_light> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Accumulators                                         : 1
 25-bit updown accumulator                             : 1
# Registers                                            : 9
 1-bit register                                        : 6
 2-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 25-bit comparator greatequal                          : 2
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 1
 25-bit up counter                                     : 1
# Accumulators                                         : 1
 25-bit updown accumulator                             : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 4
 25-bit comparator greatequal                          : 2
 25-bit comparator greater                             : 1
 25-bit comparator less                                : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <run_light> ...

Optimizing unit <counter_ent> ...

Optimizing unit <modi_selector> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block run_light, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : run_light.ngr
Top Level Output File Name         : run_light
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 333
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 4
#      LUT2                        : 38
#      LUT2_D                      : 1
#      LUT3                        : 44
#      LUT3_L                      : 1
#      LUT4                        : 68
#      LUT4_D                      : 4
#      LUT4_L                      : 4
#      MUXCY                       : 98
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 71
#      FDC                         : 40
#      FDCE                        : 15
#      FDE                         : 2
#      FDP                         : 1
#      FDPE                        : 13
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 22
#      IBUF                        : 13
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3sd1800afg676-4 

 Number of Slices:                      101  out of  16640     0%  
 Number of Slice Flip Flops:             71  out of  33280     0%  
 Number of 4 input LUTs:                174  out of  33280     0%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    519     4%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clock_in                           | led/my_dcm/DCM_SP_INST:CLKDV     | 53    |
led/cnt/b                          | NONE(my_modi/my_modi_sel/state_2)| 18    |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------+------------------------+-------+
Control Signal                                             | Buffer(FF name)        | Load  |
-----------------------------------------------------------+------------------------+-------+
led/cnt/rst_inv(my_modi/my_modi_sel/reset_sel_inv1_INV_0:O)| NONE(led/cnt/b)        | 69    |
-----------------------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.782ns (Maximum Frequency: 113.869MHz)
   Minimum input arrival time before clock: 9.108ns
   Maximum output required time after clock: 5.531ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_in'
  Clock period: 0.586ns (frequency: 1707.280MHz)
  Total number of paths / destination ports: 37367 / 80
-------------------------------------------------------------------------
Delay:               9.372ns (Levels of Logic = 52)
  Source:            led/cnt/cnt_0 (FF)
  Destination:       led/cnt/cnt_24 (FF)
  Source Clock:      clock_in rising 0.1X
  Destination Clock: clock_in rising 0.1X

  Data Path: led/cnt/cnt_0 to led/cnt/cnt_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.590  led/cnt/cnt_0 (led/cnt/cnt_0)
     LUT2:I0->O            1   0.648   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_lut<0> (led/cnt/Mcompar_cnt_cmp_ge0000_lut<0>)
     MUXCY:S->O            1   0.632   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<0> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<1> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<2> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<3> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<4> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<5> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<6> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<7> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<8> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<9> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<10> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<11> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<12> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<13> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<14> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<15> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<16> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<17> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<18> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<19> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<20> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<21> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<22> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcompar_cnt_cmp_ge0000_cy<23> (led/cnt/Mcompar_cnt_cmp_ge0000_cy<23>)
     MUXCY:CI->O          27   0.141   1.404  led/cnt/Mcompar_cnt_cmp_ge0000_cy<24> (led/cnt/cnt_cmp_ge0000)
     LUT3:I0->O            1   0.648   0.000  led/cnt/Mcount_cnt_lut<0> (led/cnt/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.632   0.000  led/cnt/Mcount_cnt_cy<0> (led/cnt/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<1> (led/cnt/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<2> (led/cnt/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<3> (led/cnt/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<4> (led/cnt/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<5> (led/cnt/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<6> (led/cnt/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<7> (led/cnt/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<8> (led/cnt/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<9> (led/cnt/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<10> (led/cnt/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<11> (led/cnt/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<12> (led/cnt/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<13> (led/cnt/Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<14> (led/cnt/Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<15> (led/cnt/Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<16> (led/cnt/Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<17> (led/cnt/Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<18> (led/cnt/Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<19> (led/cnt/Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<20> (led/cnt/Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<21> (led/cnt/Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Mcount_cnt_cy<22> (led/cnt/Mcount_cnt_cy<22>)
     MUXCY:CI->O           0   0.065   0.000  led/cnt/Mcount_cnt_cy<23> (led/cnt/Mcount_cnt_cy<23>)
     XORCY:CI->O           1   0.844   0.000  led/cnt/Mcount_cnt_xor<24> (led/cnt/Mcount_cnt24)
     FDC:D                     0.252          led/cnt/cnt_24
    ----------------------------------------
    Total                      9.372ns (7.378ns logic, 1.994ns route)
                                       (78.7% logic, 21.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'led/cnt/b'
  Clock period: 8.782ns (frequency: 113.869MHz)
  Total number of paths / destination ports: 562 / 21
-------------------------------------------------------------------------
Delay:               8.782ns (Levels of Logic = 6)
  Source:            my_modi/my_modi_sel/modus_pressed (FF)
  Destination:       my_modi/my_modi_sel/vector_sel_6 (FF)
  Source Clock:      led/cnt/b rising
  Destination Clock: led/cnt/b rising

  Data Path: my_modi/my_modi_sel/modus_pressed to my_modi/my_modi_sel/vector_sel_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             16   0.591   1.114  my_modi/my_modi_sel/modus_pressed (my_modi/my_modi_sel/modus_pressed)
     LUT2_D:I1->O         14   0.643   1.003  my_modi/my_modi_sel/direction_pressed_and000021 (my_modi/my_modi_sel/N12)
     LUT4:I3->O           14   0.648   1.003  my_modi/my_modi_sel/state_mux0004<3>1 (my_modi/my_modi_sel/state_mux0004<3>)
     LUT4:I3->O           10   0.648   0.885  my_modi/my_modi_sel/vector_sel_mux0006<4>1 (my_modi/my_modi_sel/vector_sel_mux0006<4>)
     LUT4:I3->O            1   0.648   0.423  my_modi/my_modi_sel/Mmux_vector_sel_mux0004_3_SW0 (N53)
     LUT4:I3->O            1   0.648   0.000  my_modi/my_modi_sel/Mmux_vector_sel_mux0004_3 (my_modi/my_modi_sel/Mmux_vector_sel_mux0004_3)
     MUXF5:I1->O           1   0.276   0.000  my_modi/my_modi_sel/Mmux_vector_sel_mux0004_2_f5 (my_modi/my_modi_sel/vector_sel_mux0004<1>)
     FDC:D                     0.252          my_modi/my_modi_sel/vector_sel_6
    ----------------------------------------
    Total                      8.782ns (4.354ns logic, 4.428ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_in'
  Total number of paths / destination ports: 409 / 54
-------------------------------------------------------------------------
Offset:              6.079ns (Levels of Logic = 27)
  Source:            speed_up_in (PAD)
  Destination:       led/cnt/speed_24 (FF)
  Destination Clock: clock_in rising 0.1X

  Data Path: speed_up_in to led/cnt/speed_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            28   0.849   1.293  speed_up_in_IBUF (speed_up_in_IBUF)
     LUT3:I2->O            5   0.648   0.633  led/cnt/up_button_pressed_not000111 (led/cnt/speed_not0003_inv)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<0> (led/cnt/Maccum_speed_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<1> (led/cnt/Maccum_speed_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<2> (led/cnt/Maccum_speed_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<3> (led/cnt/Maccum_speed_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<4> (led/cnt/Maccum_speed_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<5> (led/cnt/Maccum_speed_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<6> (led/cnt/Maccum_speed_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<7> (led/cnt/Maccum_speed_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<8> (led/cnt/Maccum_speed_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<9> (led/cnt/Maccum_speed_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<10> (led/cnt/Maccum_speed_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<11> (led/cnt/Maccum_speed_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<12> (led/cnt/Maccum_speed_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<13> (led/cnt/Maccum_speed_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<14> (led/cnt/Maccum_speed_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<15> (led/cnt/Maccum_speed_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<16> (led/cnt/Maccum_speed_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<17> (led/cnt/Maccum_speed_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<18> (led/cnt/Maccum_speed_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<19> (led/cnt/Maccum_speed_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<20> (led/cnt/Maccum_speed_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<21> (led/cnt/Maccum_speed_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  led/cnt/Maccum_speed_cy<22> (led/cnt/Maccum_speed_cy<22>)
     MUXCY:CI->O           0   0.065   0.000  led/cnt/Maccum_speed_cy<23> (led/cnt/Maccum_speed_cy<23>)
     XORCY:CI->O           1   0.844   0.000  led/cnt/Maccum_speed_xor<24> (led/cnt/Result<24>)
     FDCE:D                    0.252          led/cnt/speed_24
    ----------------------------------------
    Total                      6.079ns (4.153ns logic, 1.926ns route)
                                       (68.3% logic, 31.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'led/cnt/b'
  Total number of paths / destination ports: 268 / 20
-------------------------------------------------------------------------
Offset:              9.108ns (Levels of Logic = 7)
  Source:            modus_in (PAD)
  Destination:       my_modi/my_modi_sel/vector_sel_6 (FF)
  Destination Clock: led/cnt/b rising

  Data Path: modus_in to my_modi/my_modi_sel/vector_sel_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.849   1.177  modus_in_IBUF (modus_in_IBUF)
     LUT2_D:I0->O         14   0.648   1.003  my_modi/my_modi_sel/direction_pressed_and000021 (my_modi/my_modi_sel/N12)
     LUT4:I3->O           14   0.648   1.003  my_modi/my_modi_sel/state_mux0004<3>1 (my_modi/my_modi_sel/state_mux0004<3>)
     LUT4:I3->O           10   0.648   0.885  my_modi/my_modi_sel/vector_sel_mux0006<4>1 (my_modi/my_modi_sel/vector_sel_mux0006<4>)
     LUT4:I3->O            1   0.648   0.423  my_modi/my_modi_sel/Mmux_vector_sel_mux0004_3_SW0 (N53)
     LUT4:I3->O            1   0.648   0.000  my_modi/my_modi_sel/Mmux_vector_sel_mux0004_3 (my_modi/my_modi_sel/Mmux_vector_sel_mux0004_3)
     MUXF5:I1->O           1   0.276   0.000  my_modi/my_modi_sel/Mmux_vector_sel_mux0004_2_f5 (my_modi/my_modi_sel/vector_sel_mux0004<1>)
     FDC:D                     0.252          my_modi/my_modi_sel/vector_sel_6
    ----------------------------------------
    Total                      9.108ns (4.617ns logic, 4.491ns route)
                                       (50.7% logic, 49.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'led/cnt/b'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.531ns (Levels of Logic = 1)
  Source:            my_modi/my_modi_sel/vector_sel_0 (FF)
  Destination:       led8_out (PAD)
  Source Clock:      led/cnt/b rising

  Data Path: my_modi/my_modi_sel/vector_sel_0 to led8_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.420  my_modi/my_modi_sel/vector_sel_0 (my_modi/my_modi_sel/vector_sel_0)
     OBUF:I->O                 4.520          led8_out_OBUF (led8_out)
    ----------------------------------------
    Total                      5.531ns (5.111ns logic, 0.420ns route)
                                       (92.4% logic, 7.6% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.04 secs
 
--> 


Total memory usage is 184708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

