<table class="table">
<tbody>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Approximate Computing: Challenges, Methodologies, Algorithms, and Architectures for Dependable and Secure Systems.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special Issue on Testability and Dependability of Artificial Intelligence Hardware.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Processing-in-memory (PIM)-based Manycore Architecture for Training Graph Neural Networks.
			</span><br />
			<span class="authors">
				Partha P Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Dynamic Task Remapping for Reliable CNN Training on ReRAM Crossbars.
			</span><br />
			<span class="authors">
				Chung-Hsuan Tung, Biresh Kumar Joardar, Partha Pratim Pande, Janardhan Rao Doppa, Hai Helen Li, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				GraphIte: Accelerating Iterative Graph Algorithms on ReRAM Architectures via Approximate Computing.
			</span><br />
			<span class="authors">
				Dwaipayan Choudhury, Ananth Kalyanaraman, and Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Achieving Datacenter-scale Performance through Chiplet-based Manycore Architectures.
			</span><br />
			<span class="authors">
				Harsh Sharma, Sumit K Mandal, Janardhan Rao Doppa, Umit Ogras, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Dynamic Power Management in Large Manycore Systems: A Learning-to-Search Framework.
			</span><br />
			<span class="authors">
				Gaurav Narang, Aryan Deshwal, Raid Ayoub, Michael Kishinevsky, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				40th IEEE VLSI Test Symposium 2022.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Attacking Memristor-Mapped Graph Neural Network by Inducing Slow-to-Write Errors.
			</span><br />
			<span class="authors">
				Ching-Yuan Chen, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				The 2022 Symposium on Integrated Circuits and Systems Design (SBCCI 2022).
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Florets for Chiplets: Data Flow-aware High-Performance and Energy-efficient Network-on-Interposer for CNN Inference Tasks.
			</span><br />
			<span class="authors">
				Harsh Sharma, Lukas Pfromm, Rasit Onur Topaloglu, Janardhan Rao Doppa, Umit Y Ogras, Ananth Kalyanraman, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Embedded Computing Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Uncertainty-Aware Online Learning for Dynamic Power Management in Large Manycore Systems.
			</span><br />
			<span class="authors">
				Gaurav Narang, Raid Ayoub, Michael Kishinevsky, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy-Efficient ReRAM-Based ML Training via Mixed Pruning and Reconfigurable ADC.
			</span><br />
			<span class="authors">
				Chukwufumnanya Ogbogu, Mohapatra Soumen, Biresh Kumar Joardar, Janardhan Rao Doppa, Deuk Heo, Krishnendu Chakrabarty, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Machine Learning for Heterogeneous Manycore Design.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Block-Wise Mixed-Precision Quantization: Enabling High Efficiency for Practical ReRAM-based DNN Accelerators.
			</span><br />
			<span class="authors">
				Xueying Wu, Edward Hanson, Nansu Wang, Qilin Zheng, Xiaoxuan Yang, Huanrui Yang, Shiyu Li, Feng Cheng, Partha Pratim Pande, Janardhan Rao Doppa, and others.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			arXiv preprint arXiv:2310.12182
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2023</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				The 2023 Networks-on-Chip (NOCS) Symposium.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special Issue on Near-Memory and In-Memory Processing.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special Issue on Benchmarking Machine Learning Systems and Applications.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special Issue on 2021 Top Picks in Hardware and Embedded Security.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				NoC-enabled 3D Heterogeneous Manycore Systems for Big-Data Applications.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Software/hardware co-design of 3D NoC-based GPU architectures for accelerated graph computations.
			</span><br />
			<span class="authors">
				Dwaipayan Choudhury, Reet Barik, Aravind Sukumaran Rajam, Ananth Kalyanaraman, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems (TODAES)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Interconnect and Integration Technology.
			</span><br />
			<span class="authors">
				Yenai Ma, Biresh Kumar Joardar, Partha Pratim Pande, and Ajay Joshi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				EDAML 2022 Invited Speaker 6: Reliable Processing-in-Memory based Manycore Architectures for Deep Learning: From CNNs to GNNs.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Accelerating Large-Scale Graph Neural Network Training on Crossbar Diet.
			</span><br />
			<span class="authors">
				Chukwufumnanya Ogbogu, Aqeeb Iqbal Arka, Biresh Kumar Joardar, Janardhan Rao Doppa, Hai Li, Krishnendu Chakrabarty, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				SWAP: A Server-Scale Communication-Aware Chiplet-Based Manycore PIM Accelerator.
			</span><br />
			<span class="authors">
				Harsh Sharma, Sumit K Mandal, Janardhan Rao Doppa, Umit Y Ogras, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				An Inductor-First Single-Inductor Multiple-Output Hybrid DC--DC Converter With Integrated Flying Capacitor for SoC Applications.
			</span><br />
			<span class="authors">
				Zhiyuan Zhou, Nghia Tang, Bai Nguyen, Wookpyo Hong, Partha Pratim Pande, Ram K Krishnamurthy, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Circuits and Systems I: Regular Papers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special Issue on Design and Test of Multidie Packages.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Accelerating graph computations on 3D NoC-enabled PIM architectures.
			</span><br />
			<span class="authors">
				Dwaipayan Choudhury, Lizhi Xiang, Aravind Rajam, Anantharaman Kalyanaraman, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Essence: Exploiting structured stochastic gradient pruning for endurance-aware reram-based in-memory training systems.
			</span><br />
			<span class="authors">
				Xiaoxuan Yang, Huanrui Yang, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, and Hai Li.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				ReaLPrune: ReRAM Crossbar-Aware Lottery Ticket Pruning for CNNs.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Janardhan Rao Doppa, Hai Li, Krishnendu Chakrabarty, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Emerging Topics in Computing
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2022</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Fault-tolerant Deep Learning using Regularization.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Aqeeb Iqbal Arka, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				HeM3D: He terogeneous Manycore Architecture Based on M onolithic 3D Vertical Integration.
			</span><br />
			<span class="authors">
				Aqeeb Iqbal Arka, Biresh Kumar Joardar, Ryan Gary Kim, Dae Hyun Kim, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems (TODAES)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Power management of monolithic 3D manycore chips with inter-tier process variations.
			</span><br />
			<span class="authors">
				Anwesha Chatterjee, Shouvik Musavvir, Ryan Gary Kim, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				ReGraphX: NoC-enabled 3D heterogeneous ReRAM architecture for training graph neural networks.
			</span><br />
			<span class="authors">
				Aqeeb Iqbal Arka, Janardhan Rao Doppa, Partha Pratim Pande, Biresh Kumar Joardar, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				SETGAN: Scale and Energy Trade-off GANs for Image Applications on Mobile Platforms.
			</span><br />
			<span class="authors">
				Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			arXiv e-prints
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Learning pareto-frontier resource management policies for heterogeneous socs: An information-theoretic approach.
			</span><br />
			<span class="authors">
				Aryan Deshwal, Syrine Belakaria, Ganapati Bhat, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High-throughput training of deep CNNs on ReRAM-based heterogeneous architectures via optimized normalization layers.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Aryan Deshwal, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				3D++: Unlocking the next generation of high-performance and energy-efficient architectures using M3D integration.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Aqeeb Iqbal Arka, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Multi-objective optimization of ReRAM crossbars for robust DNN inferencing under stochastic noise.
			</span><br />
			<span class="authors">
				Xiaoxuan Yang, Syrine Belakaria, Biresh Kumar Joardar, Huanrui Yang, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, and Hai Helen Li.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance and accuracy tradeoffs for training graph neural networks on ReRAM-based architectures.
			</span><br />
			<span class="authors">
				Aqeeb Iqbal Arka, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Learning to train CNNs on faulty ReRAM-based manycore accelerators.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Janardhan Rao Doppa, Hai Li, Krishnendu Chakrabarty, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Embedded Computing Systems (TECS)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High-performance and energy-efficient 3D manycore GPU architecture for accelerating graph analytics.
			</span><br />
			<span class="authors">
				Dwaipayan Choudhury, Aravind Sukumaran Rajam, Ananth Kalyanaraman, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				ReaLPrune: ReRAM Crossbar-aware Lottery Ticket Pruned CNNs.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Janardhan Rao Doppa, Hai Li, Krishnendu Chakrabarty, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			arXiv preprint arXiv:2111.09272
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A general hardware and software co-design framework for energy-efficient edge AI.
			</span><br />
			<span class="authors">
				Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				DARe: DropLayer-aware manycore ReRAM architecture for training graph neural networks.
			</span><br />
			<span class="authors">
				Aqeeb Iqbal Arka, Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2021</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Heterogeneous manycore architectures enabled by processing-in-memory for deep learning: From CNNs to GNNs:(ICCAD special session paper).
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Aqeeb Iqbal Arka, Janardhan Rao Doppa, Partha Pratim Pande, Hai Li, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				3D-ReG: A 3D ReRAM-based heterogeneous architecture for training deep neural networks.
			</span><br />
			<span class="authors">
				Bing Li, Janardhan Rao Doppa, Partha Pratim Pande, Krishnendu Chakrabarty, Joe X Qiu, and Hai Li.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				An energy-aware online learning framework for resource management in heterogeneous platforms.
			</span><br />
			<span class="authors">
				Sumit K Mandal, Ganapati Bhat, Janardhan Rao Doppa, Partha Pratim Pande, and Umit Y Ogras.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems (TODAES)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A wide output voltage range single-input-multi-output hybrid DC-DC converter achieving 87.5\% peak efficiency with a fast response time and low cross regulation for DVFS applications.
			</span><br />
			<span class="authors">
				Zhiyuan Zhou, Nghia Tang, Bai Nguyen, Wookpyo Hong, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Making a case for partially connected 3D NoC: NFIC versus TSV.
			</span><br />
			<span class="authors">
				Aqeeb Iqbal Arka, Srinivasan Gopal, Janardhan Rao Doppa, Deukhyoun Heo, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Analysis and design method of multiple-output switched-capacitor voltage regulators with a reduced number of power electronic components.
			</span><br />
			<span class="authors">
				Wookpyo Hong, Zhiyuan Zhou, Bai Nguyen, Nghia Tang, Jonghoon Kim, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Circuits and Systems I: Regular Papers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				GRAMARCH: A GPU-ReRAM based heterogeneous architecture for neural image segmentation.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Nitthilan Kannappan Jayakodi, Janardhan Rao Doppa, Hai Li, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design of multi-output switched-capacitor voltage regulator via machine learning.
			</span><br />
			<span class="authors">
				Zhiyuan Zhou, Syrine Belakaria, Aryan Deshwal, Wookpyo Hong, Janardhan Rao Doppa, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Power, performance, and thermal trade-offs in M3D-enabled manycore chips.
			</span><br />
			<span class="authors">
				Shouvik Musavvir, Anwesha Chatterjee, Ryan Gary Kim, Dae Hyun Kim, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				AccuReD: High accuracy training of CNNs on ReRAM/GPU heterogeneous 3-D architecture.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Hai Li, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Online adaptive learning for runtime resource management of heterogeneous SoCs.
			</span><br />
			<span class="authors">
				Sumit K Mandal, Umit Y Ogras, Janardhan Rao Doppa, Raid Z Ayoub, Michael Kishinevsky, and Partha P Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A hybrid 3D interconnect with 2X bandwidth density employing orthogonal simultaneous bidirectional signaling for 3D NoC.
			</span><br />
			<span class="authors">
				Srinivasan Gopal, Sourav Das, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Circuits and Systems I: Regular Papers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				PETNet: Polycount and energy trade-off deep networks for producing 3D objects from images.
			</span><br />
			<span class="authors">
				Nitthilan Kanappan Jayakodi, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				PROGRAM COMMITTEE (CASES).
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Umit Ogras, Ali Akoglu, Lars Bauer, Swarup Bhunia, Oliver Bringmann, Luca Carloni, Jeronimo Castrillon, Henri-Pierre Charles, Mainak Chaudhuri, and others.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2020</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				SETGAN: Scale and energy trade-off gans for image applications on mobile platforms.
			</span><br />
			<span class="authors">
				Nitthilan Kanappan Jayakodi, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Analyzing power-thermal-performance trade-offs in a high-performance 3D NoC architecture.
			</span><br />
			<span class="authors">
				Dongjin Lee, Sourav Das, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Integration
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Editorial TVLSI positioning—Continuing and accelerating an upward trajectory.
			</span><br />
			<span class="authors">
				Massimo Alioto.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				REGENT: A heterogeneous ReRAM/GPU-based architecture enabled by NoC for training CNNs.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Bing Li, Janardhan Rao Doppa, Hai Li, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design and optimization of heterogeneous manycore systems enabled by emerging interconnect technologies: Promises and challenges.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Ryan Gary Kim, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A brief survey of algorithms, architectures, and challenges toward extreme-scale graph analytics.
			</span><br />
			<span class="authors">
				Ananth Kalyanaraman and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Inter-Tier Process Variation-Aware Monolithic 3D NoC Architectures.
			</span><br />
			<span class="authors">
				Shouvik Musavvir, Anwesha Chatterjee, Ryan Gary Kim, Dae Hyun Kim, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			arXiv preprint arXiv:1906.04293
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Dynamic resource management of heterogeneous mobile platforms via imitation learning.
			</span><br />
			<span class="authors">
				Sumit K Mandal, Ganapati Bhat, Chetan Arvind Patil, Janardhan Rao Doppa, Partha Pratim Pande, and Umit Y Ogras.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A dual-output step-down switched-capacitor voltage regulator with a flying capacitor crossing technique for enhanced power efficiency.
			</span><br />
			<span class="authors">
				Wookpyo Hong, Bai Nguyen, Zhiyuan Zhou, Nghia Tang, Jonghoon Kim, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Impact of electrostatic coupling on monolithic 3D-enabled network on chip.
			</span><br />
			<span class="authors">
				Dongjin Lee, Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems (TODAES)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				NoC-enabled software/hardware co-design framework for accelerating k-mer counting.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Priyanka Ghosh, Partha Pratim Pande, Ananth Kalyanaraman, and Sriram Krishnamoorthy.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				MOOS: A multi-objective design space exploration and optimization framework for NoC enabled manycore systems.
			</span><br />
			<span class="authors">
				Aryan Deshwal, Nitthilan Kanappan Jayakodi, Biresh Kumar Joardar, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Embedded Computing Systems (TECS)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Inter-tier process-variation-aware monolithic 3-D NoC design space exploration.
			</span><br />
			<span class="authors">
				Shouvik Musavvir, Anwesha Chatterjee, Ryan Gary Kim, Dae Hyun Kim, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on very large scale integration (VLSI) systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2019</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A machine learning framework for multi-objective design space exploration and optimization of manycore systems.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Aryan Deshwal, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Systems and methods for network routing in small-world network-on-chip devices.
			</span><br />
			<span class="authors">
				Partha Pande and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<span class="note">
			US Patent 10,103,913.
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Network-on-chip computing systems with wireless interconnects.
			</span><br />
			<span class="authors">
				Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<span class="note">
			US Patent 9,876,708.
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Machine learning and manycore systems design: A serendipitous symbiosis.
			</span><br />
			<span class="authors">
				Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Computer
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Zero-power feed-forward spur cancelation for supply-regulated CMOS ring PLLs.
			</span><br />
			<span class="authors">
				Pawan Agarwal, Jong-Hoon Kim, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A 40\% PAE frequency-reconfigurable CMOS power amplifier with tunable gate--drain neutralization for 28-GHz 5G radios.
			</span><br />
			<span class="authors">
				Sheikh Nijam Ali, Pawan Agarwal, Luke Renaud, Reza Molavi, Shahriar Mirabbasi, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Microwave Theory and Techniques
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High performance collective communication-aware 3D Network-on-Chip architectures.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Karthi Duraisamy, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special session on bringing cores closer together: The wireless revolution in on-chip communication.
			</span><br />
			<span class="authors">
				Terrence Mak, Hiroki Matsutani, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Scalable network-on-chip architectures for brain--machine interface applications.
			</span><br />
			<span class="authors">
				Xian Li, Karthi Duraisamy, Paul Bogdan, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A spatial multi-bit sub-1-V time-domain matrix multiplier interface for approximate computing in 65-nm CMOS.
			</span><br />
			<span class="authors">
				Srinivasan Gopal, Pawan Agarwal, Joe Baylon, Luke Renaud, Sheikh Nijam Ali, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Journal on Emerging and Selected Topics in Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Trading-off accuracy and energy of deep inference on embedded systems: A co-design approach.
			</span><br />
			<span class="authors">
				Nitthilan Kannappan Jayakodi, Anwesha Chatterjee, Wonje Choi, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A 16-Gb/s low-power inductorless wideband gain-boosted baseband amplifier with skewed differential topology for wireless network-on-chip.
			</span><br />
			<span class="authors">
				Joe Baylon, Xinmin Yu, Srinivasan Gopal, Reza Molavi, Shahriar Mirabbasi, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance and thermal tradeoffs for energy-efficient monolithic 3D network-on-chip.
			</span><br />
			<span class="authors">
				Dongjin Lee, Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems (TODAES)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High-performance and small-form factor near-field inductive coupling for 3-D NoC.
			</span><br />
			<span class="authors">
				Srinivasan Gopal, Sourav Das, Pawan Agarwal, Sheikh Nijam Ali, Deukhyoun Heo, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design space exploration of 3D network-on-chip: A sensitivity-based optimization approach.
			</span><br />
			<span class="authors">
				Dongjin Lee, Sourav Das, Dae Hyun Kim, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Learning-based application-agnostic 3D NoC design for heterogeneous manycore systems.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Abetting planned obsolescence by aging 3D networks-on-chip.
			</span><br />
			<span class="authors">
				Sourav Das, Kanad Basu, Janardhan Rao Doppa, Partha Pratim Pande, Ramesh Karri, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Hybrid on-chip communication architectures for heterogeneous manycore systems.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2018</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Machine learning for design space exploration and optimization of manycore systems.
			</span><br />
			<span class="authors">
				Ryan Gary Kim, Janardhan Rao Doppa, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Network-on-chip based computing devices and systems.
			</span><br />
			<span class="authors">
				Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<span class="note">
			US Patent 9,608,684.
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Switched substrate-shield-based low-loss CMOS inductors for wide tuning range VCOs.
			</span><br />
			<span class="authors">
				Pawan Agarwal, Suman Prasad Sah, Reza Molavi, Shahriar Mirabbasi, Partha Pratim Pande, Seung Eel Oh, Jong-Hoon Kim, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Microwave Theory and Techniques
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance-thermal trade-offs for a VFI-enabled 3D NoC architecture.
			</span><br />
			<span class="authors">
				Dongjin Lee, Sourav Das, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation and design trade-offs for wireless-enabled SMART NoC.
			</span><br />
			<span class="authors">
				Karthi Duraisamy and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Robust TSV-based 3D NoC design to counteract electromigration and crosstalk noise.
			</span><br />
			<span class="authors">
				Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A reconfigurable wireless NoC for large scale microbiome community analysis.
			</span><br />
			<span class="authors">
				Xian Li, Karthi Duraisamy, Joe Baylon, Turbo Majumder, Guopeng Wei, Paul Bogdan, Deukhyoun Heo, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Imitation learning for dynamic VFI control in large-scale manycore systems.
			</span><br />
			<span class="authors">
				Ryan Gary Kim, Wonje Choi, Zhuo Chen, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Accelerating graph community detection with approximate updates via an energy-efficient NoC.
			</span><br />
			<span class="authors">
				Karthi Duraisamy, Hao Lu, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				VFI-based power management to enhance the lifetime of high-performance 3D NoCs.
			</span><br />
			<span class="authors">
				Sourav Das, Dongjin Lee, Wonje Choi, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Design Automation of Electronic Systems (TODAES)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Enabling high-performance SMART NoC architectures using on-chip wireless links.
			</span><br />
			<span class="authors">
				Karthi Duraisamy and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy and area efficient near field inductive coupling: A case study on 3D NoC.
			</span><br />
			<span class="authors">
				Srinivasan Gopal, Sourav Das, Deukhyoun Heo, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				3D NoC-enabled heterogeneous manycore architectures for accelerating CNN training: Performance and thermal trade-offs.
			</span><br />
			<span class="authors">
				Biresh Kumar Joardar, Wonje Choi, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Monolithic 3D-enabled high performance and energy efficient network-on-chip.
			</span><br />
			<span class="authors">
				Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				On-chip communication network for efficient training of deep convolutional networks on heterogeneous manycore systems.
			</span><br />
			<span class="authors">
				Wonje Choi, Karthi Duraisamy, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special session paper: data analytics enables energy-efficiency and robustness: from mobile to manycores, datacenters, and networks.
			</span><br />
			<span class="authors">
				Sudeep Pasricha, Janardhan Rao Doppa, Krishnendu Chakrabarty, Saideep Tiku, Daniel Dauwe, Shi Jin, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy-efficient and robust 3D NoCs with contactless vertical links.
			</span><br />
			<span class="authors">
				Sourav Das, Srinivasan Gopal, Deukhyoun Heo, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Editorial in IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
			</span><br />
			<span class="authors">
				Krishnendu Chakrabarty, Massimo Alioto, Maxime Baas, Chirn Chye Boon, Meng-Fan Chang, Naehyuck Chang, Yao-Wen Chang, Chip-Hong Ho, Shih-Chieh Chang, Poki Chen, and others.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Data analytics enables energy-efficiency and robustness: from mobile to manycores, datacenters, and networks (special session paper).
			</span><br />
			<span class="authors">
				Sudeep Pasricha, Janardhan Rao Doppa, Krishnendu Chakrabarty, Saideep Tiku, Daniel Dauwe, Shi Jin, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2017</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy and Area Efficient Near Field Inductive Coupling.
			</span><br />
			<span class="authors">
				Sourav Das Srinivasan Gopal, Deukhyoun Heo, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Sustainable wireless network-on-chip architectures.
			</span><br />
			<span class="authors">
				Jacob Murray, Paul Wettin, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				On-chip communication energy reduction through reliability aware adaptive voltage swing scaling.
			</span><br />
			<span class="authors">
				Andrea Mineo, Maurizio Palesi, Giuseppe Ascia, Partha Pratim Pande, and Vincenzo Catania.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Wireless NoC and dynamic VFI codesign: Energy efficiency without performance penalty.
			</span><br />
			<span class="authors">
				Ryan Gary Kim, Wonje Choi, Zhuo Chen, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Network-on-chip-enabled multicore platforms for parallel model predictive control.
			</span><br />
			<span class="authors">
				Xian Li, Karthi Duraisamy, Paul Bogdan, Turbo Majumder, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				The Future of NoCs: New Technologies and Architectures.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Sudeep Pasricha, and Hiroki Matsutani.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Optimization of dynamic power consumption in multi-tier gate-level monolithic 3D ICs.
			</span><br />
			<span class="authors">
				Sheng-En David Lin, Partha Pratim Pande, and Dae Hyun Kim.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Reliability and performance trade-offs for 3D NoC-enabled multicore chips.
			</span><br />
			<span class="authors">
				Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A dynamic, compiler guided DVFS mechanism to achieve energy-efficiency in multi-core processors.
			</span><br />
			<span class="authors">
				Teng Lu, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Sustainable Computing: Informatics and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				DEAR Readers.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Fully integrated buck converter with fourth-order low-pass filter.
			</span><br />
			<span class="authors">
				Nghia Tang, Bai Nguyen, Reza Molavi, Shahriar Mirabbasi, Yangyang Tang, Philipp Zhang, Jonghoon Kim, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE transactions on power electronics
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Fast uncovering of graph communities on a chip: Toward scalable community detection on multicore and manycore platforms.
			</span><br />
			<span class="authors">
				Ananth Kalyanaraman, Mahantesh Halappanavar, Daniel Chavarr{\'\i}a-Miranda, Hao Lu, Karthi Duraisamy, Partha Pratim Pande, and others.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Foundations and Trends{\textregistered} in Electronic Design Automation
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design-space exploration and optimization of an energy-efficient and reliable 3-D small-world network-on-chip.
			</span><br />
			<span class="authors">
				Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High-performance and energy-efficient network-on-chip architectures for graph analytics.
			</span><br />
			<span class="authors">
				Karthi Duraisamy, Hao Lu, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Transactions on Embedded Computing Systems (TECS)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Hybrid network-on-chip architectures for accelerating deep learning kernels on heterogeneous manycore platforms.
			</span><br />
			<span class="authors">
				Wonje Choi, Karthi Duraisamy, Ryan Gary Kim, Janardhan Rao Doppa, Partha Pratim Pande, Radu Marculescu, and Diana Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Power and thermal management in massive multicore chips: Theoretical foundation meets architectural innovation and resource allocation.
			</span><br />
			<span class="authors">
				Paul Bogdan, Partha Pratim Pande, Hussam Amrouch, Muhammad Shafique, and J{\"o}rg Henkel.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Making the Internet-of-Things a reality: From smart models, sensing and actuation to energy-efficient architectures.
			</span><br />
			<span class="authors">
				Paul Bogdan, Miroslav Pajic, Partha Pratim Pande, and Vijay Raghunathan.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy-efficient and reliable 3D Network-on-Chip (NoC): Architectures and optimization algorithms.
			</span><br />
			<span class="authors">
				Sourav Das, Janardhan Rao Doppa, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Multicast-aware high-performance wireless network-on-chip architectures.
			</span><br />
			<span class="authors">
				Karthi Duraisamy, Yuankun Xue, Paul Bogdan, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2016</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Tutorial 3A: Bringing cores closer together: The wireless revolution in on-chip communication.
			</span><br />
			<span class="authors">
				Partha Pande and Juergen Becker.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				An 18.7-Gb/s 60-GHz OOK demodulator in 65-nm CMOS for wireless network-on-chip.
			</span><br />
			<span class="authors">
				Xinmin Yu, Hooman Rashtian, Shahriar Mirabbasi, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Circuits and Systems I: Regular Papers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				On-chip network-enabled many-core architectures for computational biology applications.
			</span><br />
			<span class="authors">
				Turbo Majumder, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Enhancing performance of wireless NoCs with distributed MAC protocols.
			</span><br />
			<span class="authors">
				Karthi Duraisamy, Ryan Gary Kim, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				NoC-enabled multicore architectures for stochastic analysis of biomolecular reactions.
			</span><br />
			<span class="authors">
				Turbo Majumder, Xian Li, Paul Bogdan, and Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				25.3 GHz, 4.1 mW VCO with 34.8\% tuning range using a switched substrate-shield inductor.
			</span><br />
			<span class="authors">
				Pawan Agarwal, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A 64 GHz 5 mW low phase noise Gm-boosted colpitts CMOS VCO with self-switched biasing technique.
			</span><br />
			<span class="authors">
				Tai Nghia Nguyen, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Small-world network enabled energy efficient and robust 3D NoC architectures.
			</span><br />
			<span class="authors">
				Sourav Das, Dongjin Lee, Dae Hyun Kim, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy efficient MapReduce with VFI-enabled multicore platforms.
			</span><br />
			<span class="authors">
				Karthi Duraisamy, Ryan Gary Kim, Wonje Choi, Guangshuo Liu, Partha Pratim Pande, Radu Marculescu, and Diana Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Wireless NoC for VFI-enabled multicore chip design: Performance evaluation and design trade-offs.
			</span><br />
			<span class="authors">
				Ryan Gary Kim, Wonje Choi, Guangshuo Liu, Ehsan Mohandesi, Partha Pratim Pande, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Improving EDP in wireless NoC-enabled multicore chips via DVFS pruning.
			</span><br />
			<span class="authors">
				Wonje Choi, Shervin Hajiamin, Ryan Gary Kim, Armin Rahimi, Nillofar Hezarjaribi, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High performance and energy efficient wireless NoC-enabled multicore architectures for graph analytics.
			</span><br />
			<span class="authors">
				Karthi Duraisamy, Hao Lu, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				The (low) power of less wiring: Enabling energy efficiency in many-core platforms through wireless noc.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Ryan Gary Kim, Wonje Choi, Zhuo Chen, Diana Marculescu, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Optimizing 3D NoC design for energy efficiency: A machine learning approach.
			</span><br />
			<span class="authors">
				Sourav Das, Janardhan Rao Doppa, Dae Hyun Kim, Partha Pratim Pande, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Introduction to IEEE Transactions on Multiscale Computing Systems (TMSCS).
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Multi-Scale Computing Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Transactions/Journals Department.
			</span><br />
			<span class="authors">
				Krishnendu Chakrabarty, Massimo Alioto, Stacey Weber Jackson, Chye Chirin Boon, Chip-Hong Chang, Naeuhyuck Chang, Shih-Chieh Chang, YAOWEN CHANG, Poki Chen, Masud Chowdhury, and others.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2015</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				2014 IEEE Executive Staff.
			</span><br />
			<span class="authors">
				KRISHNENDU CHAKRABARTY, MASSIMO ALIOTO, STACEY WEBER JACKSON, CHYE CHIRIN BOON, CHIP-HONG CHANG, NAEUHYUCK CHANG, SHIH-CHIEH CHANG, YAOWEN CHANG, POKI CHEN, MASUD CHOWDHURY, and others.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design and evaluation of technology-agnostic heterogeneous networks-on-chip.
			</span><br />
			<span class="authors">
				Haera Chung, Christof Teuscher, and Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Guest Editors' Introduction: Hardware Acceleration in Computational Biology.
			</span><br />
			<span class="authors">
				Partha Pratim Pande and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test of Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Thermal hotspot reduction in mm-wave wireless noc architectures.
			</span><br />
			<span class="authors">
				Jacob Murray, Paul Wettin, Ryan Kim, Xinmin Yu, Partha Pratim Pande, Behrooz Shirazi, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation of wireless NoCs in presence of irregular network routing strategies.
			</span><br />
			<span class="authors">
				Paul Wettin, Jacob Murray, Ryan Kim, Xinmin Yu, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Architecture and design of multichannel millimeter-wave wireless NoC.
			</span><br />
			<span class="authors">
				Xinmin Yu, Joe Baylon, Paul Wettin, Deukhyoun Heo, Partha Pratim Pande, and Shahriar Mirabbasi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Dual-level DVFS-enabled millimeter-wave wireless NoC architectures.
			</span><br />
			<span class="authors">
				Jacob Murray, Teng Lu, Paul Wettin, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A 1.2-pJ/bit 16-Gb/s 60-GHz OOK transmitter in 65-nm CMOS for wireless network-on-chip.
			</span><br />
			<span class="authors">
				Xinmin Yu, Suman Prasad Sah, Hooman Rashtian, Shahriar Mirabbasi, Partha Pratim Pande, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Microwave Theory and Techniques
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy-efficient VFI-partitioned multicore design using wireless NoC architectures.
			</span><br />
			<span class="authors">
				Ryan Kim, Guangshuo Liu, Paul Wettin, Radu Marculescu, Diana Marculescu, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				DVFS pruning for wireless NoC architectures.
			</span><br />
			<span class="authors">
				Jacob Murray, Nghia Tang, Partha Pratim Pande, Deukhyoun Heo, and Behrooz A Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design space exploration for wireless NoCs incorporating irregular network routing.
			</span><br />
			<span class="authors">
				Paul Wettin, Ryan Kim, Jacob Murray, Xinmin Yu, Partha P Pande, Amlan Ganguly, and Deukhyoun Heoamlan.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				T2B: Carbon nanotubes and opportunities for wireless on-chip interconnect.
			</span><br />
			<span class="authors">
				Alireza Nojeh, Partha P Pande, and Andre Ivanov.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation of congestion-aware routing with DVFS on a millimeter-wave small-world wireless NoC.
			</span><br />
			<span class="authors">
				Jacob Murray, Ryan Kim, Paul Wettin, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				T1B: Wireless NoC as interconnection backbone for multicore chips: Promises and challenges.
			</span><br />
			<span class="authors">
				Partha P Pande, Alireza Nojeh, and Andre Ivanov.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				An energy-efficient millimeter-wave wireless NoC with congestion-aware routing and DVFS.
			</span><br />
			<span class="authors">
				Ryan Kim, Jacob Murray, Paul Wettin, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Introduction to the special session on “Interconnect enhances architecture: Evolution of wireless NoC from planar to 3D”.
			</span><br />
			<span class="authors">
				Radu Marculescu, Partha Pratim Pande, Deukhyoun Heo, and Hiroki Matsutani.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A 60-GHz LNA with feed-forward bandwidth extension technique for wireless NoC application.
			</span><br />
			<span class="authors">
				Xinmin Yu, Deukhyoun Heo, Partha Pratim Pande, and Shahriar Mirabbasi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Video conferencing: An efficient e-learning tool for distance education.
			</span><br />
			<span class="authors">
				Harsha Pandey and P Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			International Journal of Innovation and Scientific Research
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2014</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Applications of Algorithmic Graph Theory to the Real World Problems.
			</span><br />
			<span class="authors">
				Harsha Pandey and PP Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Int. J. Innov. Sci. Res.
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Sustainable and Reliable On-Chip Wireless Communication Infrastructure for Massive Multi-core Systems.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Partha Pande, Benjamin Belzer, and Alireza Nojeh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Evolutionary Based Solutions for Green Computing
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High-throughput, energy-efficient network-on-chip-based hardware accelerators.
			</span><br />
			<span class="authors">
				Turbo Majumder, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Sustainable Computing: Informatics and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy-efficient multicore chip design through cross-layer approach.
			</span><br />
			<span class="authors">
				Paul Wettin, Jacob Murray, Partha Pande, Behrooz Shirazi, and Amlan Ganguly.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Sustainable DVFS-enabled multi-core architectures with on-chip wireless links.
			</span><br />
			<span class="authors">
				Jacob Murray, Teng Lu, Partha Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Network-on-chip with long-range wireless links for high-throughput scientific computation.
			</span><br />
			<span class="authors">
				Turbo Majumder, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Sustainable dual-level DVFS-enabled NoC with on-chip wireless links.
			</span><br />
			<span class="authors">
				Jacob Murray, Rajath Hegde, Teng Lu, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Sustainable Computing: Informatics and Systems.
			</span><br />
			<span class="authors">
				Turbo Majumder, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design Technologies for Green and Sustainable Computing Systems.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Amlan Ganguly, and Krishnendu Chakrabarty.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design space exploration for reliable mm-wave wireless NoC architectures.
			</span><br />
			<span class="authors">
				Paul Wettin, Partha Pratim Pande, Deukhyoun Heo, Benjamin Belzer, Sujay Deb, and Amlan Ganguly.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Evaluating effects of thermal management in wireless NoC-enabled multicore architectures.
			</span><br />
			<span class="authors">
				Jacob Murray, Paul Wettin, Partha Pande, Behrooz Shirazi, Nishad Nerurkar, and Amlan Ganguly.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Complex network-enabled robust wireless network-on-chip architectures.
			</span><br />
			<span class="authors">
				Paul Wettin, Anuroop Vidapalapati, Amlan Gangul, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design methodology for optical interconnect topologies in NoCs with BER and transmit power constraints.
			</span><br />
			<span class="authors">
				Ipshita Datta, Debasish Datta, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Journal of lightwave technology
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Wireless NoC platforms with dynamic task allocation for maximum likelihood phylogeny reconstruction.
			</span><br />
			<span class="authors">
				Turbo Majumder, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Millimeter (mm)-wave wireless NoC as interconnection backbone for multicore chips: promises and challenges.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Hardware accelerators in computational biology: Application, potential, and challenges.
			</span><br />
			<span class="authors">
				Turbo Majumder, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2013</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A V-band wide locking-range injection-locked CMOS VCO for wireless network-on-chip receiver.
			</span><br />
			<span class="authors">
				Suman P Sah, Xinmin Yu, Pawan Agarwal, Hooman Rashtian, Partha Pratim Pande, Deukhyoun Heo, and Shahriar Mirabbasi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design of an efficient NoC architecture using millimeter-wave wireless links.
			</span><br />
			<span class="authors">
				Sujay Deb, Kevin Chang, Amlan Ganguly, Xinmin Yu, Christof Teuscher, Partha Pande, Deukhyoun Heo, and Benjamin Belzer.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Cmos compatible many-core noc architectures with multi-channel millimeter-wave wireless links.
			</span><br />
			<span class="authors">
				Sujay Deb, Kevin Chang, Miralem Cosic, Amlan Ganguly, Partha P Pande, Deukhyoun Heo, and Benjamin Belzer.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Sustainable multi-core architecture with on-chip wireless links.
			</span><br />
			<span class="authors">
				Jacob Murray, John Klingner, Partha P Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Wireless NoC as interconnection backbone for multicore chips: Promises and challenges.
			</span><br />
			<span class="authors">
				Sujay Deb, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Journal on emerging and selected topics in circuits and systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				On-chip network-enabled multicore platforms targeting maximum likelihood phylogeny reconstruction.
			</span><br />
			<span class="authors">
				Turbo Majumder, Michael Edward Borgens, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Test Technology TC Newsletter.
			</span><br />
			<span class="authors">
				Theocharis Theocharides.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test of Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Power efficiency in high performance computing.
			</span><br />
			<span class="authors">
				Rajath Hegde, Partha Pande, Behrooz Shirazi, and Teng Lu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation and design trade-offs for wireless network-on-chip architectures.
			</span><br />
			<span class="authors">
				Kevin Chang, Sujay Deb, Amlan Ganguly, Xinmin Yu, Suman Prasad Sah, Partha Pratim Pande, Benjamin Belzer, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Introduction to the special issue on sustainable and green computing systems.
			</span><br />
			<span class="authors">
				Partha Pratim Pande and Amlan Ganguly.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			ACM Journal on Emerging Technologies in Computing Systems (JETC)
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				DVFS-enabled sustainable wireless NoC architecture.
			</span><br />
			<span class="authors">
				Jacob Murray, Partha Pratim Pande, and Behrooz Shirazi.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design of an energy-efficient CMOS-compatible NoC architecture with millimeter-wave wireless interconnects.
			</span><br />
			<span class="authors">
				Sujay Deb, Kevin Chang, Xinmin Yu, Suman Prasad Sah, Miralem Cosic, Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				BER-based power budget evaluation for optical interconnect topologies in NoCs.
			</span><br />
			<span class="authors">
				Ipshita Datta, Debasish Datta, and Partha P Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy-Efficient Network-on-Chip Architectures for Multi-Core Systems..
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Amlan Ganguly, Sujay Deb, and Kevin Chang.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy-Efficient Network-on-Chip Architectures for Multi-Core Systems.
			</span><br />
			<span class="authors">
				Partha Pande, Amlan Ganguly, Sujay Deb, and Kevin Chang.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Power efficiency in high performance computing.
			</span><br />
			<span class="authors">
				Teng Lu, Rajath Hegde, Behrooz Shirazi, and Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2012</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Test Technology TC Newsletter.
			</span><br />
			<span class="authors">
				Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test of Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A wideband body-enabled millimeter-wave transceiver for wireless network-on-chip.
			</span><br />
			<span class="authors">
				Xinmin Yu, Suman Prasad Sah, Sujay Deb, Partha Pratim Pande, Benjamin Belzer, and Deukhyoun Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Complex network inspired fault-tolerant NoC architectures with wireless links.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Paul Wettin, Kevin Chang, and Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Sustainability through massively integrated computing: Are we ready to break the energy efficiency wall for single-chip platforms?.
			</span><br />
			<span class="authors">
				Partha Pande, Fabien Clermidy, Diego Puschini, Imen Mansouri, Paul Bogdan, Radu Marculescu, and Amlan Ganguly.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Three-dimensional networks-on-chip: performance evaluation.
			</span><br />
			<span class="authors">
				Brett Stanley Feero and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			3D Integration for NoC-based SoC Architectures
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				NoC-based hardware accelerator for breakpoint phylogeny.
			</span><br />
			<span class="authors">
				Turbo Majumder, Souradip Sarkar, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A unified error control coding scheme to enhance the reliability of a hybrid wireless network-on-chip.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Partha Pande, Benjamin Belzer, and Alireza Nojeh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Accelerating maximum likelihood based phylogenetic kernels using network-on-chip.
			</span><br />
			<span class="authors">
				Turbo Majumder, Partha Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2011</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Special Issue on Selected Papers from the 2010 International Green Computing Conference.
			</span><br />
			<span class="authors">
				Partha Pande and Sanjay Ranka.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			SUSTAINABLE COMPUTING-INFORMATICS \& SYSTEMS
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2010</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Scalable hybrid wireless network-on-chip architectures for multicore systems.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Kevin Chang, Sujay Deb, Partha Pratim Pande, Benjamin Belzer, and Christof Teuscher.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2010</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Hardware accelerators for biocomputing: A survey.
			</span><br />
			<span class="authors">
				Souradip Sarkar, Turbo Majumder, Ananth Kalyanaraman, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2010</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.
			</span><br />
			<span class="authors">
				Sujay Deb, Amlan Ganguly, Kevin Chang, Partha Pande, Benjamin Beizer, and Deuk Heo.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2010</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Comparative performance evaluation of wireless and optical NoC architectures.
			</span><br />
			<span class="authors">
				Sujay Deb, Kevin Chang, Amlan Ganguly, and Partha Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2010</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Guest Editors' Introduction: Promises and Challenges of Novel Interconnect Technologies.
			</span><br />
			<span class="authors">
				Partha Pratim Pande and Sriram Vangal.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test of Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2010</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				An optimized NoC architecture for accelerating TSP kernels in breakpoint median problem.
			</span><br />
			<span class="authors">
				Turbo Majumder, Souradip Sarkar, Partha Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2010</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Unconventional fabrics, architectures, and models for future multi-core systems.
			</span><br />
			<span class="authors">
				Radu Marculescu, Christof Teuscher, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2009</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Networks-on-chip in emerging interconnect paradigms: Advantages and challenges.
			</span><br />
			<span class="authors">
				Luca P Carloni, Partha Pande, and Yuan Xie.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2009</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Crosstalk-aware channel coding schemes for energy efficient and reliable NOC interconnects.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Partha Pratim Pande, and Benjamin Belzer.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Very Large Scale Integration (VLSI) Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2009</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Hybrid wireless network on chip: A new paradigm in multi-core design.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Amlan Ganguly, Kevin Chang, and Christof Teuscher.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2009</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Network-on-chip hardware accelerators for biological sequence alignment.
			</span><br />
			<span class="authors">
				Souradip Sarkar, Gaurav Ramesh Kulkarni, Partha Pratim Pande, and Ananth Kalyanaraman.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2009</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation of wireless networks on chip architectures.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Kevin Chang, Partha Pratim Pande, Benjamin Belzer, and Alireza Nojeh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2009</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Test and fault tolerance for networks-on-chip infrastructures.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian Grecu, Amlan Ganguly, Andre Ivanov, and Resve Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			NETWORKS-ON-CHIPS
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2008</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Networks-on-chip in a three-dimensional environment: A performance evaluation.
			</span><br />
			<span class="authors">
				Brett Stanley Feero and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2008</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design of low power \& reliable networks on chip through joint crosstalk avoidance and multiple error correction coding.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Journal of electronic testing
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2008</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A flexible network-on-chip simulator for early design space exploration.
			</span><br />
			<span class="authors">
				Cristian Grecu, Andr{\'e} Ivanov, Resve Saleh, Claudia Rusu, Lorena Anghel, Partha P Pande, and Vasile Nuca.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2008</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy reduction through crosstalk avoidance coding in networks on chip.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Amlan Ganguly, Haibo Zhu, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Journal of Systems Architecture
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2008</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Reliability of wireless on-chip interconnects based on carbon nanotube antennas.
			</span><br />
			<span class="authors">
				A Nojeh, P Pande, A Ganguly, S Sheikhaei, B Belzer, and A Ivanov.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2008</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Novel interconnect infrastructures for massive multicore chips—an overview.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Amlan Ganguly, Benjamin Belzer, Alireza Nojeh, and Andre Ivanov.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation for three-dimensional networks-on-chip.
			</span><br />
			<span class="authors">
				Brett Feero and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Testing network-on-chip communication fabrics.
			</span><br />
			<span class="authors">
				Cristian Grecu, Andr{\'e} Ivanov, Resve Saleh, and Partha P Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Essential fault-tolerance metrics for NoC infrastructures.
			</span><br />
			<span class="authors">
				Cristian Grecu, Lorena Anghel, Partha P Pande, Andr{\'e} Ivanov, and Resve Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation of adaptive routing algorithms for achieving fault tolerance in NoC fabrics.
			</span><br />
			<span class="authors">
				Haibo Zhu, Partha Pratim Pande, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Addressing signal integrity in networks on chip interconnects through crosstalk-aware double error correction coding.
			</span><br />
			<span class="authors">
				Amlan Ganguly, Partha Pratim Pande, Benjamin Belzer, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Towards open network-on-chip benchmarks.
			</span><br />
			<span class="authors">
				Cristian Grecu, Andre Ivanov, Partha Pande, Axel Jantsch, Erno Salminen, Umit Ogras, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Applicability of energy efficient coding methodology to address signal integrity in 3D NoC fabrics.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Amlan Gangul, Brett Feero, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Multiple clock domain synchronization for network on chip architectures.
			</span><br />
			<span class="authors">
				Jabulani Nyathi, Souradip Sarkar, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2007</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				An initiative towards open network-on-chip benchmarks.
			</span><br />
			<span class="authors">
				Cristian Grecu, Andr{\`e} Ivanov, Partha Pande, Axel Jantsch, Erno Salminen, and Radu Marculescu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			OCI-IP White Paper
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				System-on-chip: Reuse and integration.
			</span><br />
			<span class="authors">
				Resve Saleh, Steve Wilton, Shahriar Mirabbasi, Alan Hu, Mark Greenstreet, Guy Lemieux, Partha Pratim Pande, Cristian Grecu, and Andre Ivanov.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Proceedings of the IEEE
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				BIST for network-on-chip interconnect infrastructures.
			</span><br />
			<span class="authors">
				Cristian Grecu, Partha Pande, Andr{\'e} Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				On-line fault detection and location for NoC interconnects.
			</span><br />
			<span class="authors">
				Cristian Grecu, Andr{\'e} Ivanov, Res Saleh, Egor S Sogomonyan, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design of low power \& reliable networks on chip through joint crosstalk avoidance and forward error correction coding.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Amlan Ganguly, Brett Feero, Benjamin Belzer, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				NoC interconnect yield improvement using crosspoint redundancy.
			</span><br />
			<span class="authors">
				Cristian Grecu, Andr{\'e} Ivanov, Res Saleh, and Partha Pratim Pande.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Energy reduction through crosstalk avoidance coding in NoC paradigm.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Haibo Zhu, Amlan Ganguly, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Crosstalk-aware energy reduction in NOC communication fabrics.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Haibo Zhu, Amlan Ganguly, and Cristian Grecu.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2006</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				SYSTEMS-ON-CHIP: DESIGN AND INTEGRATION.
			</span><br />
			<span class="authors">
				R Saleh, S Wilton, S Mirabbasi, A Hu, M Greenstreet, G Lemieux, PP Pande, C Grecu, A Ivanov, JM Rabaey, and others.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Proceedings of the IEEE
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2005</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Performance evaluation and design trade-offs for network-on-chip interconnect architectures.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian Grecu, Michael Jones, Andre Ivanov, and Resve Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE transactions on Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2005</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design, synthesis, and test of networks on chips.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian Grecu, Andre Ivanov, Resve Saleh, and Giovanni De Micheli.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			IEEE Design \& Test of Computers
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2005</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Methodologies and algorithms for testing switch-based NoC interconnects.
			</span><br />
			<span class="authors">
				Cristian Grecu, Partha Pande, Baosheng Wang, Andr{\'e} Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2005</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Timing analysis of network on chip architectures for MP-SoC platforms.
			</span><br />
			<span class="authors">
				Cristian Grecu, Partha Pratim Pande, Andr{\'e} Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Microelectronics Journal
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2005</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Effect of traffic localization on energy dissipation in NoC-based interconnect.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian Grecu, Michael Jones, Andr{\'e} Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2005</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Destination network-on-chip.
			</span><br />
			<span class="authors">
				PP Pande, C Grecu, A Ivanov, and R Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2005</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Networks on chip: Emerging interconnect infrastructures for MP-SoC platforms.
			</span><br />
			<span class="authors">
				Partha Pratim Pande.
			</span><br />
			<span class="venuetype">Ph.D. thesis, University of British Columbia</span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2004</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A scalable communication-centric SoC interconnect architecture.
			</span><br />
			<span class="authors">
				Cristian Grecu, Partha Pratim Pande, Andre Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2004</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Structured interconnect architecture: a solution for the non-scalability of bus-based SoCs.
			</span><br />
			<span class="authors">
				Cristian Grecu, Partha Pratim Pande, Andr{\'e} Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2004</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Evaluation of MP-SoC interconnect architectures: A case study.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian Grecu, Michael Jones, Andr{\'e} Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2003</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Design of a switch for network on chip applications.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian Grecu, Andre Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2003</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				High-throughput switch-based interconnect for future SoCs.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian Grecu, Andr{\'e} Ivanov, and Res Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2003</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Switch-based interconnect architecture for future systems on chip.
			</span><br />
			<span class="authors">
				Partha Pratim Pande, Cristian S Grecu, Andr{\'e} Ivanov, and Resve A Saleh.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>2002</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				Docosyl acrylate modified polyacrylic acid: synthesis and crystallinity.
			</span><br />
			<span class="authors">
				HS Bisht, PP Pande, and AK Chatterjee.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			European polymer journal
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
	<tr>
		<td>
			<span class="date">
				
				<big><strong>1997</strong></big><br />
				
				
			</span>
		</td>
		<td class="publication">
			<span class="pubtitle">
				A model study for quinone methide alkylation of DNA..
			</span><br />
			<span class="authors">
				P Pande and SE Rokita.
			</span><br />
			<span class="venuetype"></span>
			<span class="venue">
        			Default Venue
			</span>
			<br />
			<span class="links">
			</span>
		</td>
	</tr>
</tbody>
</table>
