// Seed: 629691761
module module_0 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    output tri id_3
);
endmodule
module module_1 #(
    parameter id_4 = 32'd9
) (
    output supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output tri id_3,
    input supply0 _id_4,
    input tri0 id_5,
    input wor id_6,
    input tri1 id_7,
    input supply1 id_8,
    output logic id_9,
    output wand id_10,
    output tri1 id_11,
    output supply0 id_12
);
  logic [id_4 : -1] id_14;
  ;
  always
    if (1) #1;
    else id_9 <= id_4;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_8,
      id_3
  );
  assign id_9 = id_4;
endmodule
