
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120244                       # Number of seconds simulated
sim_ticks                                120243898224                       # Number of ticks simulated
final_tick                               690075191358                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141255                       # Simulator instruction rate (inst/s)
host_op_rate                                   183490                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7378898                       # Simulator tick rate (ticks/s)
host_mem_usage                               16891008                       # Number of bytes of host memory used
host_seconds                                 16295.64                       # Real time elapsed on the host
sim_insts                                  2301834503                       # Number of instructions simulated
sim_ops                                    2990085240                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      6430592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4873984                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11309056                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1514496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1514496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        50239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        38078                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 88352                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11832                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11832                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     53479570                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        21290                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40534148                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94050976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        21290                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              37258                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12595200                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12595200                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12595200                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     53479570                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        21290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40534148                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              106646177                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               288354673                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21167712                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18804754                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829746                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11122833                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10842891                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339619                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52366                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    228395868                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119852387                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21167712                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12182510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24220755                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5624344                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3172614                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13975937                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1822087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    259574357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.768502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       235353602     90.67%     90.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1096819      0.42%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2038544      0.79%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765715      0.68%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3591226      1.38%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4346294      1.67%     95.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1043462      0.40%     96.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          564871      0.22%     96.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9773824      3.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    259574357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073409                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.415642                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226301637                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5283191                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24183992                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25271                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3780265                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061242                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134901456                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1335                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3780265                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226592479                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3007056                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1307549                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23913124                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       973882                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134744789                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          172                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         88933                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       661556                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177838191                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609201298                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609201298                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        31126992                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18470                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9250                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2815803                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23515043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4144090                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74898                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928773                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         134242355                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18470                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127456372                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80542                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20540683                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42808635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    259574357                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.491021                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.173768                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    204976846     78.97%     78.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22924782      8.83%     87.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11762439      4.53%     92.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6728501      2.59%     94.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7498633      2.89%     97.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3755692      1.45%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1510341      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350813      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66310      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    259574357                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233585     47.25%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        186074     37.64%     84.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        74717     15.11%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    100022417     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1005773      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22296966     17.49%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121996      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127456372                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.442013                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             494376                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003879                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    515062019                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154801815                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124500879                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127950748                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225587                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3989234                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          307                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       115182                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3780265                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2172811                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        77509                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    134260826                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6570                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23515043                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4144090                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9250                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37604                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          788                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          307                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821785                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1105907                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1927692                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126337649                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22021691                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1118723                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26143633                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19530850                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121942                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.438133                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124534746                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124500879                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71171458                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        164151763                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.431763                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433571                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21616404                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1834179                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    255794092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.440390                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.289991                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    213594293     83.50%     83.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15989565      6.25%     89.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12499997      4.89%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2470462      0.97%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115287      1.22%     96.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1054964      0.41%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4518667      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006559      0.39%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1544298      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    255794092                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1544298                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           388515410                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          272311563                       # The number of ROB writes
system.switch_cpus0.timesIdled                6091802                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28780316                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.883547                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.883547                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.346795                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.346795                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       585087980                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      162344816                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142752957                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               288354673                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25015253                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20527658                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2342156                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10513025                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9857189                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2497878                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110079                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224491953                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137280891                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25015253                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12355067                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29605471                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6477940                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      10013355                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13577145                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2331669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    268226144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.627798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.985652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       238620673     88.96%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2202814      0.82%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4005231      1.49%     91.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2355230      0.88%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1939205      0.72%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1725626      0.64%     93.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          953351      0.36%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2384314      0.89%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14039700      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    268226144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086752                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.476083                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       222644254                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     11875605                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29517164                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74181                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4114936                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4107657                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          431                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168317237                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2403                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4114936                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       222973524                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         932105                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      9931752                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29242615                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1031207                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168265302                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113310                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       597174                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237036059                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    780902463                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    780902463                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201541362                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35494697                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40063                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20062                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2982678                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15621047                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8434757                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        87969                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1972270                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         166990274                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40064                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159322834                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76016                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19619022                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40396912                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    268226144                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.593987                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.282048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    201860046     75.26%     75.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26380259      9.84%     85.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13898502      5.18%     90.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9720358      3.62%     93.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9715386      3.62%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3489386      1.30%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2654831      0.99%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       311971      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       195405      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    268226144                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          58222     13.64%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190966     44.74%     58.38% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       177636     41.62%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134413232     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2185020      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20001      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14292963      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8411618      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159322834                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.552524                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             426828                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002679                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    587374656                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186649855                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156614932                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159749662                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       328230                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2509231                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          505                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102637                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4114936                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         696124                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63574                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167030338                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15621047                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8434757                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20062                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52576                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          505                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1351440                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1219657                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2571097                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157508831                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14183650                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1814003                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22595181                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22314041                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8411531                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.546233                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156615081                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156614932                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91652710                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249477117                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.543133                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367379                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117208512                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144472963                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22557707                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40004                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2361789                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    264111208                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.547016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.398279                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    205147884     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28749092     10.89%     88.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11035306      4.18%     92.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5814924      2.20%     94.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4929324      1.87%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2347008      0.89%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1106554      0.42%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1732101      0.66%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3249015      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    264111208                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117208512                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144472963                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21443936                       # Number of memory references committed
system.switch_cpus1.commit.loads             13111816                       # Number of loads committed
system.switch_cpus1.commit.membars              20002                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20955360                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130063507                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2985757                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3249015                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           427892863                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          338176291                       # The number of ROB writes
system.switch_cpus1.timesIdled                3308428                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20128529                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117208512                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144472963                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117208512                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.460185                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.460185                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.406473                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.406473                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       708313894                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218719077                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155916731                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40004                       # number of misc regfile writes
system.l2.replacements                          99764                       # number of replacements
system.l2.tagsinuse                        255.996400                       # Cycle average of tags in use
system.l2.total_refs                             2695                       # Total number of references to valid blocks.
system.l2.sampled_refs                         100020                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.026945                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            30.240479                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.038402                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    131.008823                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.050609                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     94.423970                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.138745                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.095373                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.118127                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000150                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.511753                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000198                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.368844                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000542                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000373                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999986                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          898                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          464                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    1363                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12757                       # number of Writeback hits
system.l2.Writeback_hits::total                 12757                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          898                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          464                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1363                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          898                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          464                       # number of overall hits
system.l2.overall_hits::total                    1363                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        50239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        38058                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 88332                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  20                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        50239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        38078                       # number of demand (read+write) misses
system.l2.demand_misses::total                  88352                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        50239                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        38078                       # number of overall misses
system.l2.overall_misses::total                 88352                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2652478                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   8464030048                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3204543                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6505361423                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     14975248492                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3454439                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3454439                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2652478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   8464030048                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3204543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6508815862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14978702931                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2652478                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   8464030048                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3204543                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6508815862                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14978702931                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51137                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89695                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12757                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12757                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                20                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51137                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38542                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89715                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51137                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38542                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89715                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.982439                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.987955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.984804                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.982439                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.987961                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984807                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.982439                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.987961                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984807                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 176831.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168475.289078                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 160227.150000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 170932.824189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 169533.674003                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 172721.950000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 172721.950000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 176831.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168475.289078                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 160227.150000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 170933.763906                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 169534.395724                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 176831.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168475.289078                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 160227.150000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 170933.763906                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 169534.395724                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11832                       # number of writebacks
system.l2.writebacks::total                     11832                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        50239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        38058                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            88332                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           20                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             20                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        50239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        38078                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             88352                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        50239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        38078                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            88352                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1780597                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   5537455686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2038105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4287634581                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9828908969                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      2291965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2291965                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1780597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   5537455686                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2038105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4289926546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9831200934                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1780597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   5537455686                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2038105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4289926546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9831200934                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.982439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.987955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.984804                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.982439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.987961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984807                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.982439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.987961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984807                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 118706.466667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110222.251359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101905.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 112660.533423                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 111272.347156                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 114598.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114598.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 118706.466667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110222.251359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 101905.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 112661.551184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111273.100032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 118706.466667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110222.251359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 101905.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 112661.551184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111273.100032                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990228                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1014008037                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1870863.536900                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990228                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024023                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868574                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13975921                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13975921                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13975921                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13975921                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13975921                       # number of overall hits
system.cpu0.icache.overall_hits::total       13975921                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3057696                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3057696                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3057696                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3057696                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3057696                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3057696                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13975937                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13975937                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13975937                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13975937                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13975937                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13975937                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       191106                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       191106                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       191106                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       191106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       191106                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       191106                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2777378                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2777378                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2777378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2777378                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2777378                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2777378                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 185158.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 185158.533333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 185158.533333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 185158.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 185158.533333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 185158.533333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51137                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               247001723                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51393                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4806.135524                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.165400                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.834600                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.809240                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.190760                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20092413                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20092413                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9256                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9256                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24102847                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24102847                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24102847                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24102847                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       208208                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       208208                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       208208                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        208208                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       208208                       # number of overall misses
system.cpu0.dcache.overall_misses::total       208208                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33580194371                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33580194371                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33580194371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33580194371                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33580194371                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33580194371                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20300621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20300621                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9256                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24311055                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24311055                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24311055                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24311055                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010256                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010256                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008564                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008564                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008564                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008564                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 161281.960208                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 161281.960208                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 161281.960208                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 161281.960208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 161281.960208                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 161281.960208                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         4473                       # number of writebacks
system.cpu0.dcache.writebacks::total             4473                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       157071                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       157071                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       157071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       157071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       157071                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       157071                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51137                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51137                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51137                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51137                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51137                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8941966860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8941966860                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8941966860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8941966860                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8941966860                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8941966860                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002519                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002103                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002103                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002103                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002103                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 174862.953634                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 174862.953634                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 174862.953634                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 174862.953634                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 174862.953634                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 174862.953634                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.003095                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098210757                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2351629.029979                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.003095                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028851                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743595                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13577120                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13577120                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13577120                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13577120                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13577120                       # number of overall hits
system.cpu1.icache.overall_hits::total       13577120                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           25                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            25                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.cpu1.icache.overall_misses::total           25                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4009511                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4009511                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4009511                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4009511                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4009511                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4009511                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13577145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13577145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13577145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13577145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13577145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13577145                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160380.440000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160380.440000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160380.440000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160380.440000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160380.440000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160380.440000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3436127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3436127                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3436127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3436127                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3436127                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3436127                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163625.095238                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163625.095238                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163625.095238                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163625.095238                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163625.095238                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163625.095238                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38542                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178058155                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38798                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4589.364271                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.682866                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.317134                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901105                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098895                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10570786                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10570786                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8291684                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8291684                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20038                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20038                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20002                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20002                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18862470                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18862470                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18862470                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18862470                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        98986                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        98986                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          163                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          163                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99149                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99149                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99149                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99149                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  18740156274                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  18740156274                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30478884                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30478884                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  18770635158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  18770635158                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  18770635158                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  18770635158                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10669772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10669772                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8291847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8291847                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20038                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20002                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20002                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18961619                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18961619                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18961619                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18961619                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009277                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009277                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000020                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005229                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005229                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 189321.280525                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 189321.280525                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 186987.018405                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 186987.018405                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 189317.443020                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 189317.443020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 189317.443020                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 189317.443020                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       193985                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       193985                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8284                       # number of writebacks
system.cpu1.dcache.writebacks::total             8284                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60464                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60464                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60607                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60607                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60607                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38522                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38522                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           20                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38542                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38542                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38542                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38542                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6868736370                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6868736370                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3625246                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3625246                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6872361616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6872361616                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6872361616                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6872361616                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003610                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 178306.847256                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 178306.847256                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 181262.300000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 181262.300000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 178308.380883                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 178308.380883                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 178308.380883                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 178308.380883                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
