# UNIVERSAL_SPI_DESIGN
A synthesizable, universal SPI Master/Slave IP Core written in Verilog. Supports runtime configuration of all 4 SPI Modes (CPOL/CPHA), parameterized clock division, and CDC synchronization.
