Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Feb 17 17:38:09 2023
| Host         : LAPTOP-09QC7VD2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main3_final_timing_summary_routed.rpt -pb main3_final_timing_summary_routed.pb -rpx main3_final_timing_summary_routed.rpx -warn_on_violation
| Design       : main3_final
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    38          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (154)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (67)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (154)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnD (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: btnU (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_refresh_unit/counter_reg[9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: run_mode_unit/clk_temp_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (67)
-------------------------------------------------
 There are 67 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.096        0.000                      0                  161        0.249        0.000                      0                  161        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.096        0.000                      0                  161        0.249        0.000                      0                  161        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.828ns (18.762%)  route 3.585ns (81.238%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          1.142     9.568    clk_blink_unit/clk_temp
    SLICE_X65Y15         FDRE                                         r  clk_blink_unit/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.513    14.854    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  clk_blink_unit/count_reg[29]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429    14.664    clk_blink_unit/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.828ns (18.762%)  route 3.585ns (81.238%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          1.142     9.568    clk_blink_unit/clk_temp
    SLICE_X65Y15         FDRE                                         r  clk_blink_unit/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.513    14.854    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  clk_blink_unit/count_reg[30]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429    14.664    clk_blink_unit/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 0.828ns (18.762%)  route 3.585ns (81.238%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          1.142     9.568    clk_blink_unit/clk_temp
    SLICE_X65Y15         FDRE                                         r  clk_blink_unit/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.513    14.854    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y15         FDRE                                         r  clk_blink_unit/count_reg[31]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X65Y15         FDRE (Setup_fdre_C_R)       -0.429    14.664    clk_blink_unit/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          1.000     9.426    clk_blink_unit/clk_temp
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514    14.855    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[25]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_blink_unit/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          1.000     9.426    clk_blink_unit/clk_temp
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514    14.855    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[26]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_blink_unit/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          1.000     9.426    clk_blink_unit/clk_temp
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514    14.855    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[27]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_blink_unit/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.264ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.271ns  (logic 0.828ns (19.385%)  route 3.443ns (80.615%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          1.000     9.426    clk_blink_unit/clk_temp
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514    14.855    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X65Y14         FDRE (Setup_fdre_C_R)       -0.429    14.690    clk_blink_unit/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.426    
  -------------------------------------------------------------------
                         slack                                  5.264    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.099%)  route 3.292ns (79.901%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.848     9.274    clk_blink_unit/clk_temp
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514    14.855    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    clk_blink_unit/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.099%)  route 3.292ns (79.901%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.848     9.274    clk_blink_unit/clk_temp
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514    14.855    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    clk_blink_unit/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.099%)  route 3.292ns (79.901%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.833     6.444    clk_blink_unit/count[28]
    SLICE_X64Y15         LUT4 (Prop_lut4_I1_O)        0.124     6.568 f  clk_blink_unit/count[31]_i_8/O
                         net (fo=1, routed)           0.662     7.230    clk_blink_unit/count[31]_i_8_n_0
    SLICE_X64Y14         LUT5 (Prop_lut5_I4_O)        0.124     7.354 f  clk_blink_unit/count[31]_i_4/O
                         net (fo=2, routed)           0.948     8.302    clk_blink_unit/count[31]_i_4_n_0
    SLICE_X64Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.426 r  clk_blink_unit/count[31]_i_1/O
                         net (fo=31, routed)          0.848     9.274    clk_blink_unit/clk_temp
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514    14.855    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDRE (Setup_fdre_C_R)       -0.429    14.665    clk_blink_unit/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  5.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y8          FDRE                                         r  clk_blink_unit/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.164     1.641 f  clk_blink_unit/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.816    clk_blink_unit/count[0]
    SLICE_X64Y8          LUT1 (Prop_lut1_I0_O)        0.043     1.859 r  clk_blink_unit/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.859    clk_blink_unit/count_0[0]
    SLICE_X64Y8          FDRE                                         r  clk_blink_unit/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y8          FDRE                                         r  clk_blink_unit/count_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.133     1.610    clk_blink_unit/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_refresh_unit/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_refresh_unit/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.589     1.472    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  clk_refresh_unit/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_refresh_unit/counter_reg[31]/Q
                         net (fo=5, routed)           0.120     1.733    clk_refresh_unit/counter_reg[31]
    SLICE_X59Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  clk_refresh_unit/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    clk_refresh_unit/counter_reg[28]_i_1_n_4
    SLICE_X59Y33         FDRE                                         r  clk_refresh_unit/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.857     1.984    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  clk_refresh_unit/counter_reg[31]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.105     1.577    clk_refresh_unit/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.475    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  clk_blink_unit/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_blink_unit/count_reg[20]/Q
                         net (fo=2, routed)           0.120     1.736    clk_blink_unit/count[20]
    SLICE_X65Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  clk_blink_unit/count0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.844    clk_blink_unit/data0[20]
    SLICE_X65Y12         FDRE                                         r  clk_blink_unit/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     1.989    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  clk_blink_unit/count_reg[20]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X65Y12         FDRE (Hold_fdre_C_D)         0.105     1.580    clk_blink_unit/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_refresh_unit/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_refresh_unit/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.584     1.467    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  clk_refresh_unit/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  clk_refresh_unit/counter_reg[7]/Q
                         net (fo=5, routed)           0.120     1.728    clk_refresh_unit/counter_reg[7]
    SLICE_X59Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  clk_refresh_unit/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    clk_refresh_unit/counter_reg[4]_i_1_n_4
    SLICE_X59Y27         FDRE                                         r  clk_refresh_unit/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.851     1.978    clk_refresh_unit/clk_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  clk_refresh_unit/counter_reg[7]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.105     1.572    clk_refresh_unit/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  clk_blink_unit/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_blink_unit/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.737    clk_blink_unit/count[12]
    SLICE_X65Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clk_blink_unit/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_blink_unit/data0[12]
    SLICE_X65Y10         FDRE                                         r  clk_blink_unit/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  clk_blink_unit/count_reg[12]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y10         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_blink_unit/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  clk_blink_unit/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.737    clk_blink_unit/count[16]
    SLICE_X65Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  clk_blink_unit/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.845    clk_blink_unit/data0[16]
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.864     1.991    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  clk_blink_unit/count_reg[16]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.105     1.581    clk_blink_unit/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.474    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_blink_unit/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.735    clk_blink_unit/count[24]
    SLICE_X65Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clk_blink_unit/count0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.843    clk_blink_unit/data0[24]
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     1.988    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y13         FDRE                                         r  clk_blink_unit/count_reg[24]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y13         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_blink_unit/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.474    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  clk_blink_unit/count_reg[28]/Q
                         net (fo=2, routed)           0.120     1.735    clk_blink_unit/count[28]
    SLICE_X65Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  clk_blink_unit/count0_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.843    clk_blink_unit/data0[28]
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     1.988    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y14         FDRE                                         r  clk_blink_unit/count_reg[28]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X65Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    clk_blink_unit/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  clk_blink_unit/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_blink_unit/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.738    clk_blink_unit/count[4]
    SLICE_X65Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clk_blink_unit/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.846    clk_blink_unit/data0[4]
    SLICE_X65Y8          FDRE                                         r  clk_blink_unit/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  clk_blink_unit/count_reg[4]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y8          FDRE (Hold_fdre_C_D)         0.105     1.582    clk_blink_unit/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_blink_unit/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_blink_unit/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  clk_blink_unit/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  clk_blink_unit/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.738    clk_blink_unit/count[8]
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  clk_blink_unit/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.846    clk_blink_unit/data0[8]
    SLICE_X65Y9          FDRE                                         r  clk_blink_unit/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.865     1.992    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  clk_blink_unit/count_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y9          FDRE (Hold_fdre_C_D)         0.105     1.582    clk_blink_unit/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y8    clk_blink_unit/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   clk_blink_unit/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   clk_blink_unit/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y10   clk_blink_unit/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   clk_blink_unit/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   clk_blink_unit/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   clk_blink_unit/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11   clk_blink_unit/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    clk_blink_unit/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    clk_blink_unit/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y11   clk_blink_unit/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    clk_blink_unit/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y8    clk_blink_unit/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y10   clk_blink_unit/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.120ns  (logic 5.357ns (37.940%)  route 8.763ns (62.060%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.276     5.729    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.853 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.986     6.839    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.963 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.045     8.008    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.132 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.457    10.589    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.120 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.120    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.894ns  (logic 5.346ns (38.474%)  route 8.549ns (61.526%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.276     5.729    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.853 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.986     6.839    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.963 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.026     7.990    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I2_O)        0.124     8.114 r  set_mode_unit/set_mode_unit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.261    10.374    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.894 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.894    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.766ns  (logic 5.361ns (38.942%)  route 8.405ns (61.058%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.276     5.729    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.853 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.986     6.839    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.963 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.054     8.017    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.141 r  set_mode_unit/set_mode_unit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.090    10.231    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.766 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.766    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.564ns  (logic 5.330ns (39.295%)  route 8.234ns (60.705%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.276     5.729    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.853 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.986     6.839    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.963 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.864     7.828    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I3_O)        0.124     7.952 r  set_mode_unit/set_mode_unit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.108    10.060    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.564 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.564    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.555ns  (logic 5.361ns (39.553%)  route 8.194ns (60.447%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.276     5.729    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.853 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.986     6.839    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.963 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.832     7.795    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.919 r  set_mode_unit/set_mode_unit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.100    10.019    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.555 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.555    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.341ns  (logic 5.355ns (40.140%)  route 7.986ns (59.860%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.276     5.729    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X63Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.853 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.986     6.839    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X63Y32         LUT4 (Prop_lut4_I0_O)        0.124     6.963 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.775     7.739    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X64Y32         LUT6 (Prop_lut6_I3_O)        0.124     7.863 r  set_mode_unit/set_mode_unit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.949     9.811    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.341 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.341    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.321ns  (logic 5.336ns (40.062%)  route 7.984ns (59.938%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          4.304     5.758    set_mode_unit/set_mode_unit/btnU_IBUF
    SLICE_X62Y34         LUT5 (Prop_lut5_I3_O)        0.124     5.882 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           0.495     6.377    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X63Y34         LUT4 (Prop_lut4_I2_O)        0.124     6.501 r  set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.273     7.774    set_mode_unit/set_mode_unit/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X64Y31         LUT6 (Prop_lut6_I2_O)        0.124     7.898 r  set_mode_unit/set_mode_unit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.912     9.810    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.321 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.321    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            run_mode_unit/min_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.125ns  (logic 2.182ns (23.910%)  route 6.943ns (76.090%))
  Logic Levels:           5  (IBUF=1 LUT2=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.936     5.390    run_mode_unit/btnU_IBUF
    SLICE_X61Y34         LUT2 (Prop_lut2_I0_O)        0.153     5.543 r  run_mode_unit/min_out[6]_i_5/O
                         net (fo=6, routed)           0.852     6.394    set_mode_unit/set_mode_unit/min_out_reg[6]_1
    SLICE_X62Y33         LUT6 (Prop_lut6_I5_O)        0.327     6.721 r  set_mode_unit/set_mode_unit/min_out[6]_i_2/O
                         net (fo=3, routed)           1.159     7.881    set_mode_unit/set_mode_unit/digit_store[13]
    SLICE_X62Y35         LUT2 (Prop_lut2_I1_O)        0.124     8.005 r  set_mode_unit/set_mode_unit/min_out[7]_i_3/O
                         net (fo=1, routed)           0.996     9.001    run_mode_unit/min_out_reg[7]_0
    SLICE_X60Y35         LUT6 (Prop_lut6_I1_O)        0.124     9.125 r  run_mode_unit/min_out[7]_i_1/O
                         net (fo=1, routed)           0.000     9.125    run_mode_unit/min_out[7]_i_1_n_0
    SLICE_X60Y35         FDRE                                         r  run_mode_unit/min_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            run_mode_unit/min_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.711ns  (logic 2.182ns (25.046%)  route 6.529ns (74.954%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.936     5.390    run_mode_unit/btnU_IBUF
    SLICE_X61Y34         LUT2 (Prop_lut2_I0_O)        0.153     5.543 r  run_mode_unit/min_out[6]_i_5/O
                         net (fo=6, routed)           0.750     6.293    set_mode_unit/set_mode_unit/min_out_reg[6]_1
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.327     6.620 r  set_mode_unit/set_mode_unit/min_out[3]_i_5/O
                         net (fo=2, routed)           0.823     7.443    set_mode_unit/set_mode_unit/digit_store[11]
    SLICE_X60Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.567 f  set_mode_unit/set_mode_unit/min_out[7]_i_4/O
                         net (fo=7, routed)           1.021     8.587    set_mode_unit/set_mode_unit/after_first_reg_0
    SLICE_X61Y34         LUT6 (Prop_lut6_I2_O)        0.124     8.711 r  set_mode_unit/set_mode_unit/min_out[2]_i_1/O
                         net (fo=1, routed)           0.000     8.711    run_mode_unit/min_out_reg[6]_0[2]
    SLICE_X61Y34         FDRE                                         r  run_mode_unit/min_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            run_mode_unit/min_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.572ns  (logic 2.210ns (25.778%)  route 6.362ns (74.222%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 f  btnU_IBUF_inst/O
                         net (fo=16, routed)          3.936     5.390    run_mode_unit/btnU_IBUF
    SLICE_X61Y34         LUT2 (Prop_lut2_I0_O)        0.153     5.543 f  run_mode_unit/min_out[6]_i_5/O
                         net (fo=6, routed)           0.750     6.293    set_mode_unit/set_mode_unit/min_out_reg[6]_1
    SLICE_X59Y34         LUT6 (Prop_lut6_I5_O)        0.327     6.620 f  set_mode_unit/set_mode_unit/min_out[3]_i_5/O
                         net (fo=2, routed)           0.823     7.443    set_mode_unit/set_mode_unit/digit_store[11]
    SLICE_X60Y35         LUT4 (Prop_lut4_I1_O)        0.124     7.567 r  set_mode_unit/set_mode_unit/min_out[7]_i_4/O
                         net (fo=7, routed)           0.854     8.420    set_mode_unit/set_mode_unit/after_first_reg_0
    SLICE_X62Y35         LUT5 (Prop_lut5_I1_O)        0.152     8.572 r  set_mode_unit/set_mode_unit/min_out[5]_i_1/O
                         net (fo=1, routed)           0.000     8.572    run_mode_unit/min_out_reg[6]_0[5]
    SLICE_X62Y35         FDRE                                         r  run_mode_unit/min_out_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            set_mode_unit/set_mode_unit/min_tens_carry_add_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.169%)  route 0.184ns (46.831%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[4]/C
    SLICE_X64Y34         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  run_mode_unit/sec_out_reg[4]/Q
                         net (fo=15, routed)          0.184     0.348    run_mode_unit/sec_out_reg[5]_0[4]
    SLICE_X63Y33         LUT6 (Prop_lut6_I1_O)        0.045     0.393 r  run_mode_unit/min_tens_carry_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    set_mode_unit/set_mode_unit/min_tens_carry_add_reg[3]_2[2]
    SLICE_X63Y33         FDRE                                         r  set_mode_unit/set_mode_unit/min_tens_carry_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            set_mode_unit/set_mode_unit/min_tens_carry_minus_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.209ns (53.166%)  route 0.184ns (46.834%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDRE                         0.000     0.000 r  run_mode_unit/sec_out_reg[5]/C
    SLICE_X64Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  run_mode_unit/sec_out_reg[5]/Q
                         net (fo=12, routed)          0.184     0.348    run_mode_unit/sec_out_reg[5]_0[5]
    SLICE_X63Y35         LUT6 (Prop_lut6_I0_O)        0.045     0.393 r  run_mode_unit/min_tens_carry_minus[2]_i_1/O
                         net (fo=1, routed)           0.000     0.393    set_mode_unit/set_mode_unit/min_tens_carry_minus_reg[3]_0[2]
    SLICE_X63Y35         FDSE                                         r  set_mode_unit/set_mode_unit/min_tens_carry_minus_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            set_mode_unit/set_mode_unit/min_ones_carry_add_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.400ns  (logic 0.186ns (46.546%)  route 0.214ns (53.454%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[0]/C
    SLICE_X62Y34         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[0]/Q
                         net (fo=17, routed)          0.214     0.355    run_mode_unit/sec_out_reg[5]_0[0]
    SLICE_X65Y33         LUT6 (Prop_lut6_I2_O)        0.045     0.400 r  run_mode_unit/min_ones_carry_add[2]_i_1/O
                         net (fo=1, routed)           0.000     0.400    set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]_0[1]
    SLICE_X65Y33         FDRE                                         r  set_mode_unit/set_mode_unit/min_ones_carry_add_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.186ns (46.241%)  route 0.216ns (53.759%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[0]/C
    SLICE_X62Y34         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[0]/Q
                         net (fo=17, routed)          0.216     0.357    run_mode_unit/sec_out_reg[5]_0[0]
    SLICE_X58Y34         LUT6 (Prop_lut6_I0_O)        0.045     0.402 r  run_mode_unit/min_ones_carry_add[3]_i_3/O
                         net (fo=1, routed)           0.000     0.402    set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]_0[2]
    SLICE_X58Y34         FDRE                                         r  set_mode_unit/set_mode_unit/min_ones_carry_add_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/sec_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.183ns (45.267%)  route 0.221ns (54.733%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  run_mode_unit/sec_out_reg[1]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[1]/Q
                         net (fo=16, routed)          0.221     0.362    run_mode_unit/sec_out_reg[5]_0[1]
    SLICE_X58Y33         LUT4 (Prop_lut4_I1_O)        0.042     0.404 r  run_mode_unit/sec_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    run_mode_unit/sec_out[2]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  run_mode_unit/sec_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            run_mode_unit/sec_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.671%)  route 0.221ns (54.329%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE                         0.000     0.000 r  run_mode_unit/sec_out_reg[1]/C
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  run_mode_unit/sec_out_reg[1]/Q
                         net (fo=16, routed)          0.221     0.362    run_mode_unit/sec_out_reg[5]_0[1]
    SLICE_X58Y33         LUT4 (Prop_lut4_I1_O)        0.045     0.407 r  run_mode_unit/sec_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.407    run_mode_unit/sec_out[1]_i_1_n_0
    SLICE_X58Y33         FDRE                                         r  run_mode_unit/sec_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            run_mode_unit/sec_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[3]/C
    SLICE_X60Y32         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  run_mode_unit/sec_out_reg[3]/Q
                         net (fo=12, routed)          0.198     0.362    run_mode_unit/sec_out_reg[5]_0[3]
    SLICE_X60Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.407 r  run_mode_unit/sec_out[3]_i_2/O
                         net (fo=1, routed)           0.000     0.407    run_mode_unit/sec_out[3]_i_2_n_0
    SLICE_X60Y32         FDSE                                         r  run_mode_unit/sec_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            run_mode_unit/sec_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[4]/C
    SLICE_X64Y34         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  run_mode_unit/sec_out_reg[4]/Q
                         net (fo=15, routed)          0.223     0.387    run_mode_unit/sec_out_reg[5]_0[4]
    SLICE_X64Y34         LUT4 (Prop_lut4_I1_O)        0.045     0.432 r  run_mode_unit/sec_out[4]_i_1/O
                         net (fo=1, routed)           0.000     0.432    run_mode_unit/sec_out[4]_i_1_n_0
    SLICE_X64Y34         FDSE                                         r  run_mode_unit/sec_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            run_mode_unit/sec_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.209ns (48.394%)  route 0.223ns (51.606%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[4]/C
    SLICE_X64Y34         FDSE (Prop_fdse_C_Q)         0.164     0.164 r  run_mode_unit/sec_out_reg[4]/Q
                         net (fo=15, routed)          0.223     0.387    run_mode_unit/sec_out_reg[5]_0[4]
    SLICE_X64Y34         LUT5 (Prop_lut5_I0_O)        0.045     0.432 r  run_mode_unit/sec_out[5]_i_1/O
                         net (fo=1, routed)           0.000     0.432    run_mode_unit/sec_out[5]_i_1_n_0
    SLICE_X64Y34         FDRE                                         r  run_mode_unit/sec_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 run_mode_unit/sec_out_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            run_mode_unit/sec_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.763%)  route 0.249ns (57.237%))
  Logic Levels:           2  (FDSE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y34         FDSE                         0.000     0.000 r  run_mode_unit/sec_out_reg[0]/C
    SLICE_X62Y34         FDSE (Prop_fdse_C_Q)         0.141     0.141 f  run_mode_unit/sec_out_reg[0]/Q
                         net (fo=17, routed)          0.249     0.390    run_mode_unit/sec_out_reg[5]_0[0]
    SLICE_X62Y34         LUT4 (Prop_lut4_I0_O)        0.045     0.435 r  run_mode_unit/sec_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.435    run_mode_unit/sec_out[0]_i_1_n_0
    SLICE_X62Y34         FDSE                                         r  run_mode_unit/sec_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.692ns  (logic 4.016ns (70.550%)  route 1.676ns (29.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.635     5.156    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           1.676     7.350    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    10.848 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    10.848    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_blink_unit/clk_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.706ns  (logic 1.363ns (79.882%)  route 0.343ns (20.118%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.593     1.476    clk_blink_unit/clk_IBUF_BUFG
    SLICE_X64Y11         FDRE                                         r  clk_blink_unit/clk_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  clk_blink_unit/clk_temp_reg/Q
                         net (fo=2, routed)           0.343     1.983    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.182 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.182    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------





