-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_fir_top_top glbl -Oenable_linking_all_libraries -prj fir_top.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_24 -L floating_point_v7_1_19 --lib ieee_proposed=./ieee_proposed -s fir_top 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_40_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_fir_top_Pipeline_VITIS_LOOP_40_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_gmem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_load
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_store
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_read
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_write
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_srl
INFO: [VRFC 10-311] analyzing module fir_top_gmem_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_mul_32s_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_mul_32s_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/AESL_axi_master_gmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top_fir_top_Pipeline_VITIS_LOOP_46_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_top_fir_top_Pipeline_VITIS_LOOP_46_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_top_flow_control_loop_pipe_s...
Compiling module xil_defaultlib.fir_top_fir_top_Pipeline_VITIS_L...
Compiling module xil_defaultlib.fir_top_mul_32s_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.fir_top_fir_top_Pipeline_VITIS_L...
Compiling module xil_defaultlib.fir_top_control_s_axi
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_store(NUM_WRI...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_mem(MEM_STYLE...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(MEM_STYL...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_load(NUM_READ...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_burst_convert...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_srl(DATA_WIDT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_fifo(DATA_WID...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_throttle(CONS...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_write(CONSERV...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_reg_slice(DAT...
Compiling module xil_defaultlib.fir_top_gmem_m_axi_read(C_USER_V...
Compiling module xil_defaultlib.fir_top_gmem_m_axi(CONSERVATIVE=...
Compiling module xil_defaultlib.fir_top
Compiling module xil_defaultlib.AESL_axi_master_gmem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top_top
Compiling module work.glbl
Built simulation snapshot fir_top

****** xsim v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Oct  8 18:37:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/fir_top/xsim_script.tcl
# xsim {fir_top} -autoloadwcfg -tclbatch {fir_top.tcl}
Time resolution is 1 ps
source fir_top.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "3415000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 3475 ns : File "/home/aa/FPGA_space/FIR/build_linux/lk_prj/solution1/sim/verilog/fir_top.autotb.v" Line 440
## quit
INFO: [Common 17-206] Exiting xsim at Wed Oct  8 18:37:13 2025...
-------------------------------
Test started.
-13
-6
1
9
18
26
30
29
23
10
-8
-32
-55
-75
-86
-82
-62
-25
26
84
140
182
200
183
129
40
-75
-202
-317
-398
-424
-377
-254
-58
187
452
693
863
915
812
532
69
-558
-1309
-2128
-2942
-3676
-4261
-4637
32767
-4637
-4261
-3676
-2942
-2128
-1309
-558
69
532
812
915
863
693
452
187
-58
-254
-377
-424
-398
-317
-202
-75
40
129
183
200
182
140
84
26
-25
-62
-82
-86
-75
-55
-32
-8
10
23
29
30
26
18
9
1
-6
-13
-13
Test passed.
Test finished.
-------------------------------
