

================================================================
== Synthesis Summary Report of 'matrix_mult'
================================================================
+ General Information: 
    * Date:           Sun Sep 19 17:24:54 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        matrix_mult_prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |    Modules    | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    |    & Loops    | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ matrix_mult  |     -|  0.33|       78|  780.000|         -|       79|     -|        no|     -|   -|  102 (~0%)|  516 (~0%)|    -|
    | o Row_Col     |    II|  7.30|       76|  760.000|         5|        3|    25|       yes|     -|   -|          -|          -|    -|
    +---------------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------+----------+
| Interface     | Bitwidth |
+---------------+----------+
| a_address0    | 5        |
| a_address1    | 5        |
| a_q0          | 8        |
| a_q1          | 8        |
| b_address0    | 5        |
| b_address1    | 5        |
| b_q0          | 8        |
| b_q1          | 8        |
| prod_address0 | 5        |
| prod_d0       | 16       |
+---------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | in        | char*    |
| b        | in        | char*    |
| prod     | out       | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+---------+----------+
| Argument | HW Name       | HW Type | HW Usage |
+----------+---------------+---------+----------+
| a        | a_address0    | port    | offset   |
| a        | a_ce0         | port    |          |
| a        | a_q0          | port    |          |
| a        | a_address1    | port    | offset   |
| a        | a_ce1         | port    |          |
| a        | a_q1          | port    |          |
| b        | b_address0    | port    | offset   |
| b        | b_ce0         | port    |          |
| b        | b_q0          | port    |          |
| b        | b_address1    | port    | offset   |
| b        | b_ce1         | port    |          |
| b        | b_q1          | port    |          |
| prod     | prod_address0 | port    | offset   |
| prod     | prod_ce0      | port    |          |
| prod     | prod_we0      | port    |          |
| prod     | prod_d0       | port    |          |
+----------+---------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

