{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739616242345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739616242346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 13:44:02 2025 " "Processing started: Sat Feb 15 13:44:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739616242346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616242346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dual_Issue -c Dual_Issue " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dual_Issue -c Dual_Issue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616242346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739616242615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.v 2 2 " "Found 2 design units, including 2 entities, in source file mux2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/mux2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247579 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4x1 " "Found entity 2: mux4x1" {  } { { "mux2x1.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/mux2x1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 4 4 " "Found 4 design units, including 4 entities, in source file pipes.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Pipes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247580 ""} { "Info" "ISGN_ENTITY_NAME" "2 IDEX " "Found entity 2: IDEX" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Pipes.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247580 ""} { "Info" "ISGN_ENTITY_NAME" "3 EXMEM " "Found entity 3: EXMEM" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Pipes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247580 ""} { "Info" "ISGN_ENTITY_NAME" "4 MEMWB " "Found entity 4: MEMWB" {  } { { "Pipes.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Pipes.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file t_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_pipe " "Found entity 1: t_pipe" {  } { { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(25) " "Verilog HDL information at registerFile.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/registerFile.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1739616247584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection " "Found entity 1: hazard_detection" {  } { { "hazard_detection.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/hazard_detection.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "ForwardingUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/comparator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch_taken.v(13) " "Verilog HDL Declaration information at fetch_taken.v(13): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739616247593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_taken.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_taken.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_taken " "Found entity 1: fetch_taken" {  } { { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execute.v 1 1 " "Found 1 design units, including 1 entities, in source file execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "execute.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/execute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247596 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc fetch_not_taken.v(12) " "Verilog HDL Declaration information at fetch_not_taken.v(12): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1739616247597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_not_taken.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_not_taken.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_not_taken " "Found entity 1: fetch_not_taken" {  } { { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_t_pipe.v 1 1 " "Found 1 design units, including 1 entities, in source file not_t_pipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_t_pipe " "Found entity 1: not_t_pipe" {  } { { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_issue.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_issue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dual_Issue " "Found entity 1: Dual_Issue" {  } { { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.v 1 1 " "Found 1 design units, including 1 entities, in source file branch_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/branch_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Dual_Issue " "Elaborating entity \"Dual_Issue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739616247643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_pipe t_pipe:u_t_pipe " "Elaborating entity \"t_pipe\" for hierarchy \"t_pipe:u_t_pipe\"" {  } { { "Dual_Issue.v" "u_t_pipe" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_taken t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken " "Elaborating entity \"fetch_taken\" for hierarchy \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\"" {  } { { "t_pipe.v" "u_fetch_taken" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|programCounter:pc\"" {  } { { "fetch_taken.v" "pc" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\"" {  } { { "fetch_taken.v" "IM" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247681 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739616247681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_as52.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_as52.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_as52 " "Found entity 1: altsyncram_as52" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_as52 t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated " "Elaborating entity \"altsyncram_as52\" for hierarchy \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID t_pipe:u_t_pipe\|IFID:ifid1 " "Elaborating entity \"IFID\" for hierarchy \"t_pipe:u_t_pipe\|IFID:ifid1\"" {  } { { "t_pipe.v" "ifid1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode t_pipe:u_t_pipe\|decode:u_decode " "Elaborating entity \"decode\" for hierarchy \"t_pipe:u_t_pipe\|decode:u_decode\"" {  } { { "t_pipe.v" "u_decode" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit t_pipe:u_t_pipe\|decode:u_decode\|controlUnit:CU1 " "Elaborating entity \"controlUnit\" for hierarchy \"t_pipe:u_t_pipe\|decode:u_decode\|controlUnit:CU1\"" {  } { { "decode.v" "CU1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/decode.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile t_pipe:u_t_pipe\|decode:u_decode\|registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"t_pipe:u_t_pipe\|decode:u_decode\|registerFile:rf\"" {  } { { "decode.v" "rf" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/decode.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender t_pipe:u_t_pipe\|decode:u_decode\|SignExtender:SignExtend1 " "Elaborating entity \"SignExtender\" for hierarchy \"t_pipe:u_t_pipe\|decode:u_decode\|SignExtender:SignExtend1\"" {  } { { "decode.v" "SignExtend1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/decode.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX t_pipe:u_t_pipe\|IDEX:idex1 " "Elaborating entity \"IDEX\" for hierarchy \"t_pipe:u_t_pipe\|IDEX:idex1\"" {  } { { "t_pipe.v" "idex1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute t_pipe:u_t_pipe\|execute:u_execute " "Elaborating entity \"execute\" for hierarchy \"t_pipe:u_t_pipe\|execute:u_execute\"" {  } { { "t_pipe.v" "u_execute" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU t_pipe:u_t_pipe\|execute:u_execute\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"t_pipe:u_t_pipe\|execute:u_execute\|ALU:alu1\"" {  } { { "execute.v" "alu1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/execute.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator t_pipe:u_t_pipe\|execute:u_execute\|comparator:comp1 " "Elaborating entity \"comparator\" for hierarchy \"t_pipe:u_t_pipe\|execute:u_execute\|comparator:comp1\"" {  } { { "execute.v" "comp1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/execute.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM t_pipe:u_t_pipe\|EXMEM:exmem1 " "Elaborating entity \"EXMEM\" for hierarchy \"t_pipe:u_t_pipe\|EXMEM:exmem1\"" {  } { { "t_pipe.v" "exmem1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_t_pipe not_t_pipe:u_not_t_pipe " "Elaborating entity \"not_t_pipe\" for hierarchy \"not_t_pipe:u_not_t_pipe\"" {  } { { "Dual_Issue.v" "u_not_t_pipe" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_not_taken not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken " "Elaborating entity \"fetch_not_taken\" for hierarchy \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\"" {  } { { "not_t_pipe.v" "u_fetch_not_taken" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM not_t_pipe:u_not_t_pipe\|EXMEM:exmem1 " "Elaborating entity \"EXMEM\" for hierarchy \"not_t_pipe:u_not_t_pipe\|EXMEM:exmem1\"" {  } { { "not_t_pipe.v" "exmem1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:u_branch_control " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:u_branch_control\"" {  } { { "Dual_Issue.v" "u_branch_control" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:u_forwarding_unit_t " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:u_forwarding_unit_t\"" {  } { { "Dual_Issue.v" "u_forwarding_unit_t" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:memMUX " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:memMUX\"" {  } { { "Dual_Issue.v" "memMUX" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:DM " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:DM\"" {  } { { "Dual_Issue.v" "DM" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:DM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "altsyncram_component" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247775 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:DM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dataMemory:DM\|altsyncram:altsyncram_component\"" {  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:DM\|altsyncram:altsyncram_component " "Instantiated megafunction \"dataMemory:DM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dataMemoryInitializationFile.mif " "Parameter \"init_file\" = \"dataMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739616247775 ""}  } { { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1739616247775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3pl2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3pl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3pl2 " "Found entity 1: altsyncram_3pl2" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739616247808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616247808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3pl2 dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated " "Elaborating entity \"altsyncram_3pl2\" for hierarchy \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB MEMWB:memwb1 " "Elaborating entity \"MEMWB\" for hierarchy \"MEMWB:memwb1\"" {  } { { "Dual_Issue.v" "memwb1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 mux2x1:WBMux1 " "Elaborating entity \"mux2x1\" for hierarchy \"mux2x1:WBMux1\"" {  } { { "Dual_Issue.v" "WBMux1" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616247811 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[0\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[1\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[2\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[3\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[4\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[5\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 216 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[6\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[7\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[8\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[9\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[10\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[11\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 426 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[12\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[13\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[14\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[15\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[16\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[17\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[18\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[19\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 706 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[20\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 741 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[21\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[22\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[23\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 846 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[24\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[25\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[26\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 951 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[27\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[28\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 1021 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[29\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 1056 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[30\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[31\] " "Synthesized away node \"dataMemory:DM\|altsyncram:altsyncram_component\|altsyncram_3pl2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_3pl2.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_3pl2.tdf" 1126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "dataMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/dataMemory.v" 98 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 281 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|dataMemory:DM|altsyncram:altsyncram_component|altsyncram_3pl2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[10\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[11\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[12\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[13\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[14\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[15\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[16\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[17\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[18\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[19\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[20\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[21\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[22\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[23\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[24\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[25\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[10\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[11\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[12\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[13\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[14\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[15\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[16\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[17\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[18\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[19\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[20\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[21\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[22\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[23\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[24\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[25\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248154 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a25"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1739616248154 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1739616248154 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[0\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[1\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[2\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[3\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[4\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[5\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[6\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[7\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[8\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[9\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[26\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[27\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[28\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[29\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[30\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[31\] " "Synthesized away node \"not_t_pipe:u_not_t_pipe\|fetch_not_taken:u_fetch_not_taken\|instructionMemory:IM_nt\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_not_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_not_taken.v" 71 0 0 } } { "not_t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/not_t_pipe.v" 71 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 159 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248343 "|Dual_Issue|not_t_pipe:u_not_t_pipe|fetch_not_taken:u_fetch_not_taken|instructionMemory:IM_nt|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1739616248343 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1739616248343 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739616248542 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[26\] " "Synthesized away node \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_as52.tdf" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/db/altsyncram_as52.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "instructionMemory.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/instructionMemory.v" 94 0 0 } } { "fetch_taken.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/fetch_taken.v" 70 0 0 } } { "t_pipe.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/t_pipe.v" 72 0 0 } } { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1739616248550 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a26"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1739616248550 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1739616248550 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739616248611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2514 " "2514 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1739616248853 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg " "Generated suppressed messages file C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616248929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739616249053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739616249053 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739616249111 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739616249111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "132 " "Implemented 132 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739616249111 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1739616249111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739616249111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739616249147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 13:44:09 2025 " "Processing ended: Sat Feb 15 13:44:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739616249147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739616249147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739616249147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739616249147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1739616250144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739616250144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 13:44:09 2025 " "Processing started: Sat Feb 15 13:44:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739616250144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1739616250144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Dual_Issue -c Dual_Issue " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Dual_Issue -c Dual_Issue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1739616250144 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1739616250212 ""}
{ "Info" "0" "" "Project  = Dual_Issue" {  } {  } 0 0 "Project  = Dual_Issue" 0 0 "Fitter" 0 0 1739616250212 ""}
{ "Info" "0" "" "Revision = Dual_Issue" {  } {  } 0 0 "Revision = Dual_Issue" 0 0 "Fitter" 0 0 1739616250212 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1739616250274 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Dual_Issue 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Dual_Issue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1739616250280 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739616250307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1739616250307 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|ram_block1a5 " "Atom \"t_pipe:u_t_pipe\|fetch_taken:u_fetch_taken\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_as52:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1739616250339 "|Dual_Issue|t_pipe:u_t_pipe|fetch_taken:u_fetch_taken|instructionMemory:IM|altsyncram:altsyncram_component|altsyncram_as52:auto_generated|ram_block1a5"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1739616250339 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1739616250435 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1739616250440 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1739616250533 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1739616250533 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 933 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 937 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 939 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 941 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 943 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1739616250535 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1739616250535 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739616250535 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739616250535 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739616250535 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1739616250536 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1739616250536 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1739616250549 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1739616250751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dual_Issue.sdc " "Synopsys Design Constraints File file not found: 'Dual_Issue.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1739616251081 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1739616251081 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1739616251083 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1739616251083 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1739616251083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739616251103 ""}  } { { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 928 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739616251103 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node rst~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1739616251103 ""}  } { { "Dual_Issue.v" "" { Text "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/Dual_Issue.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 0 { 0 ""} 0 929 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1739616251103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1739616251376 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739616251376 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1739616251376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739616251377 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1739616251377 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1739616251377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1739616251377 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1739616251377 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1739616251391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1739616251391 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1739616251391 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 2.5V 0 64 0 " "Number of I/O pins in group: 64 (unused VREF, 2.5V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1739616251393 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1739616251393 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1739616251393 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 34 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  34 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 48 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1739616251394 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1739616251394 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1739616251394 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739616251466 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1739616251470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1739616252312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739616252363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1739616252379 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1739616255041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739616255041 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1739616255443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1739616256196 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1739616256196 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1739616256442 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1739616256442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739616256445 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.16 " "Total time spent on timing analysis during the Fitter is 0.16 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1739616256570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739616256579 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739616256804 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1739616256804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1739616257171 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1739616257622 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.fit.smsg " "Generated suppressed messages file C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/output_files/Dual_Issue.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1739616257904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5775 " "Peak virtual memory: 5775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739616258204 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 13:44:18 2025 " "Processing ended: Sat Feb 15 13:44:18 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739616258204 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739616258204 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739616258204 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1739616258204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1739616259074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739616259074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 13:44:19 2025 " "Processing started: Sat Feb 15 13:44:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739616259074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1739616259074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Dual_Issue -c Dual_Issue " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Dual_Issue -c Dual_Issue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1739616259074 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1739616260169 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1739616260242 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4721 " "Peak virtual memory: 4721 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739616260978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 13:44:20 2025 " "Processing ended: Sat Feb 15 13:44:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739616260978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739616260978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739616260978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1739616260978 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1739616261590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1739616261950 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739616261950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 13:44:21 2025 " "Processing started: Sat Feb 15 13:44:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739616261950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1739616261950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Dual_Issue -c Dual_Issue " "Command: quartus_sta Dual_Issue -c Dual_Issue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1739616261950 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1739616262021 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1739616262141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262169 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dual_Issue.sdc " "Synopsys Design Constraints File file not found: 'Dual_Issue.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1739616262325 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262325 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1739616262325 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739616262325 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1739616262326 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739616262326 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1739616262327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1739616262333 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1739616262336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739616262337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.116 " "Worst-case setup slack is -7.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.116            -150.228 clk  " "   -7.116            -150.228 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 clk  " "    0.433               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262341 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739616262343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739616262345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -61.660 clk  " "   -3.000             -61.660 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262346 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739616262349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1739616262363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1739616262729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739616262769 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739616262773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.530 " "Worst-case setup slack is -6.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262774 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.530            -136.512 clk  " "   -6.530            -136.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262774 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262774 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.398 " "Worst-case hold slack is 0.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk  " "    0.398               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739616262778 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739616262780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -60.948 clk  " "   -3.000             -60.948 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262781 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1739616262783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1739616262892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1739616262893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.134 " "Worst-case setup slack is -3.134" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.134             -61.029 clk  " "   -3.134             -61.029 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.164 " "Worst-case hold slack is 0.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clk  " "    0.164               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739616262902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1739616262904 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.355 clk  " "   -3.000             -40.355 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1739616262905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1739616262905 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739616263515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1739616263515 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739616263563 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 13:44:23 2025 " "Processing ended: Sat Feb 15 13:44:23 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739616263563 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739616263563 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739616263563 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1739616263563 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1739616264430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739616264430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 15 13:44:24 2025 " "Processing started: Sat Feb 15 13:44:24 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739616264430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739616264430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Dual_Issue -c Dual_Issue " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Dual_Issue -c Dual_Issue" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1739616264430 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dual_Issue.vo C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/simulation/modelsim/ simulation " "Generated file Dual_Issue.vo in folder \"C:/Users/amr/Desktop/Quartus/Minumum 3/josdc/Innovation Phase/dual_issue/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1739616264781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739616264799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 15 13:44:24 2025 " "Processing ended: Sat Feb 15 13:44:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739616264799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739616264799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739616264799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739616264799 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 97 s " "Quartus Prime Full Compilation was successful. 0 errors, 97 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1739616265404 ""}
