{
	"name": "alveo_u280",
	"chip_part": "xcu280-fsvh2892-2L-e",
	"board_part": ["xilinx.com:au280"],

	"arch": {
		"device": "alveo",
		"slr": {
			"num": "3",
			"hwruntime": "1",
			"memory": "1"
		}
	},

	"memory": {
		"type": "ddr",
		"num_banks": "2",
		"bank_size": "0x400000000",
		"base_addr": "0x0",
		"ompss_base_addr": "0x0",
		"interfaces": {
			"master": [
				"/bridge_to_host/M_AXI_LITE"
			],
			"slave": [
				["/bridge_to_host/DDR_0_S_AXI", "/bridge_to_host/DDR_1_S_AXI"]
			]
		}
	}
}
