module clock_divider (
    input wire clk_in,
    output reg clk_out
);

    reg [1:0] counter = 2'b0;

    always @(posedge clk_in) begin
        counter <= counter + 2'b1;
        clk_out <= (counter == 2'b0);
    end

endmodule
