/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire [7:0] _14_;
  wire [17:0] _15_;
  wire [23:0] _16_;
  wire [23:0] _17_;
  wire [5:0] _18_;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_65z;
  wire celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~(celloutsig_0_24z & celloutsig_0_12z);
  assign celloutsig_0_29z = ~(celloutsig_0_21z & celloutsig_0_23z);
  assign celloutsig_0_34z = ~(celloutsig_0_26z & celloutsig_0_9z);
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_0_4z = ~(in_data[14] & celloutsig_0_1z);
  assign celloutsig_0_51z = ~(_00_ & celloutsig_0_9z);
  assign celloutsig_0_5z = ~(celloutsig_0_4z & _01_);
  assign celloutsig_0_52z = ~(in_data[71] & celloutsig_0_20z);
  assign celloutsig_0_55z = ~(celloutsig_0_53z & celloutsig_0_4z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z & celloutsig_0_5z);
  assign celloutsig_0_63z = ~(celloutsig_0_4z & celloutsig_0_6z);
  assign celloutsig_0_68z = ~(celloutsig_0_65z & celloutsig_0_61z);
  assign celloutsig_1_3z = ~(_02_ & celloutsig_1_2z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z & celloutsig_1_3z);
  assign celloutsig_0_8z = ~(celloutsig_0_6z & in_data[86]);
  assign celloutsig_1_8z = ~(celloutsig_1_3z & celloutsig_1_5z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z & celloutsig_1_6z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z & celloutsig_1_8z);
  assign celloutsig_1_11z = ~(celloutsig_1_9z & celloutsig_1_6z);
  assign celloutsig_0_9z = ~(celloutsig_0_13z & celloutsig_0_8z);
  assign celloutsig_0_11z = ~(celloutsig_0_6z & celloutsig_0_2z);
  assign celloutsig_0_13z = ~(celloutsig_0_1z & celloutsig_0_4z);
  assign celloutsig_0_1z = ~(_01_ & in_data[8]);
  assign celloutsig_0_18z = ~(celloutsig_0_5z & celloutsig_0_17z);
  assign celloutsig_0_21z = ~(celloutsig_0_8z & celloutsig_0_17z);
  assign celloutsig_0_23z = ~(celloutsig_0_3z & celloutsig_0_11z);
  assign celloutsig_0_26z = ~(celloutsig_0_23z & celloutsig_0_9z);
  assign celloutsig_0_33z = !(_04_ ? celloutsig_0_8z : celloutsig_0_8z);
  assign celloutsig_0_41z = !(celloutsig_0_19z ? celloutsig_0_23z : celloutsig_0_11z);
  assign celloutsig_0_43z = !(celloutsig_0_11z ? celloutsig_0_1z : celloutsig_0_6z);
  assign celloutsig_0_53z = !(_08_ ? celloutsig_0_51z : celloutsig_0_52z);
  assign celloutsig_0_61z = !(celloutsig_0_16z ? celloutsig_0_41z : celloutsig_0_18z);
  assign celloutsig_0_65z = !(celloutsig_0_43z ? celloutsig_0_55z : celloutsig_0_34z);
  assign celloutsig_0_69z = !(celloutsig_0_33z ? celloutsig_0_63z : _09_);
  assign celloutsig_1_1z = !(in_data[180] ? _10_ : in_data[143]);
  assign celloutsig_1_2z = !(_02_ ? celloutsig_1_1z : _10_);
  assign celloutsig_1_4z = !(celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_1_6z = !(celloutsig_1_3z ? celloutsig_1_3z : celloutsig_1_2z);
  assign celloutsig_1_18z = !(celloutsig_1_8z ? celloutsig_1_4z : celloutsig_1_8z);
  assign celloutsig_1_19z = !(celloutsig_1_10z ? celloutsig_1_11z : celloutsig_1_1z);
  assign celloutsig_0_12z = !(celloutsig_0_3z ? celloutsig_0_4z : celloutsig_0_3z);
  assign celloutsig_0_14z = !(celloutsig_0_1z ? celloutsig_0_1z : _12_);
  assign celloutsig_0_15z = !(_13_ ? in_data[20] : celloutsig_0_6z);
  assign celloutsig_0_16z = !(celloutsig_0_4z ? celloutsig_0_13z : celloutsig_0_13z);
  assign celloutsig_0_17z = !(celloutsig_0_13z ? celloutsig_0_14z : celloutsig_0_14z);
  assign celloutsig_0_19z = !(in_data[77] ? celloutsig_0_16z : celloutsig_0_6z);
  assign celloutsig_0_20z = !(celloutsig_0_16z ? celloutsig_0_5z : celloutsig_0_2z);
  assign celloutsig_0_22z = !(celloutsig_0_18z ? celloutsig_0_15z : celloutsig_0_8z);
  assign celloutsig_0_24z = !(celloutsig_0_4z ? celloutsig_0_12z : celloutsig_0_8z);
  assign celloutsig_0_2z = !(in_data[87] ? celloutsig_0_1z : _03_);
  assign celloutsig_0_27z = !(celloutsig_0_11z ? celloutsig_0_19z : celloutsig_0_15z);
  reg [3:0] _70_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _70_ <= 4'h0;
    else _70_ <= in_data[89:86];
  assign { _01_, _15_[10], _04_, _03_ } = _70_;
  reg [7:0] _71_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _71_ <= 8'h00;
    else _71_ <= { celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_27z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_23z };
  assign { _14_[7:4], _05_, _14_[2], _09_, _00_ } = _71_;
  reg [23:0] _72_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _72_ <= 24'h000000;
    else _72_ <= { celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_16z, _14_[7:4], _05_, _14_[2], _09_, _00_, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_29z, _16_[5], _06_, _16_[3], _12_, _16_[1], _13_ };
  assign { _17_[23], _08_, _17_[21:19], _07_, _17_[17:0] } = _72_;
  reg [5:0] _73_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _73_ <= 6'h00;
    else _73_ <= in_data[172:167];
  assign { _18_[5], _11_, _10_, _02_, _18_[1:0] } = _73_;
  reg [5:0] _74_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _74_ <= 6'h00;
    else _74_ <= in_data[30:25];
  assign { _16_[5], _06_, _16_[3], _12_, _16_[1], _13_ } = _74_;
  assign { _14_[3], _14_[1:0] } = { _05_, _09_, _00_ };
  assign { _15_[17], _15_[15:11], _15_[9:8], _15_[6:0] } = { celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_28z, _01_, _04_, _03_, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_13z };
  assign { _16_[23:6], _16_[4], _16_[2], _16_[0] } = { celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_16z, _14_[7:4], _05_, _14_[2], _09_, _00_, celloutsig_0_26z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_29z, _06_, _12_, _13_ };
  assign { _17_[22], _17_[18] } = { _08_, _07_ };
  assign _18_[4:2] = { _11_, _10_, _02_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
