Xilinx Platform Studio (XPS)
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.gui
Assigned Driver lcd_pantalla 1.00.a for instance lcd_pantalla_0
lcd_pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance lcd_pantalla_0 port rw external with net as port name
Instance lcd_pantalla_0 port rw connector undefined, using lcd_pantalla_0_rw
Make instance lcd_pantalla_0 port rs external with net as port name
Instance lcd_pantalla_0 port rs connector undefined, using lcd_pantalla_0_rs
Make instance lcd_pantalla_0 port e external with net as port name
Instance lcd_pantalla_0 port e connector undefined, using lcd_pantalla_0_e
Make instance lcd_pantalla_0 port lcd_data external with net as port name
Instance lcd_pantalla_0 port lcd_data connector undefined, using lcd_pantalla_0_lcd_data
Make instance lcd_pantalla_0 port busy external with net as port name
Instance lcd_pantalla_0 port busy connector undefined, using lcd_pantalla_0_busy
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
Generated Addresses Successfully
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.1/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.gui
Deleting External port : lcd_pantalla_0_rw_pin 
Deleting Internal port lcd_pantalla_0:rw 
Deleting External port : lcd_pantalla_0_rs_pin 
Deleting Internal port lcd_pantalla_0:rs 
Deleting External port : lcd_pantalla_0_e_pin 
Deleting Internal port lcd_pantalla_0:e 
Deleting External port : lcd_pantalla_0_lcd_data_pin 
Deleting Internal port lcd_pantalla_0:lcd_data 
Deleting External port : lcd_pantalla_0_busy_pin 
Deleting Internal port lcd_pantalla_0:busy 
lcd_pantalla_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   lcd_pantalla_0_e_pin
   lcd_pantalla_0_lcd_data_pin
Assigned Driver lcd_pantalla 1.00.a for instance lcd_pantalla_0
lcd_pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
lcd_pantalla_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.gui
Assigned Driver lcd_pantalla 1.00.a for instance lcd_pantalla_0
lcd_pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance lcd_pantalla_0 port rw external with net as port name
Instance lcd_pantalla_0 port rw connector undefined, using lcd_pantalla_0_rw
Make instance lcd_pantalla_0 port rs external with net as port name
Instance lcd_pantalla_0 port rs connector undefined, using lcd_pantalla_0_rs
Make instance lcd_pantalla_0 port e external with net as port name
Instance lcd_pantalla_0 port e connector undefined, using lcd_pantalla_0_e
Make instance lcd_pantalla_0 port lcd_data external with net as port name
Instance lcd_pantalla_0 port lcd_data connector undefined, using lcd_pantalla_0_lcd_data
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Feb 17 21:06:35 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica5/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 41 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 51 - Copying cache
implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 73 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica5\system.mhs line 28 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:leds_gpio - D:\hlocal\SE\Practicas\practica5\system.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica5\system.mhs line 73 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_pantalla_0 - D:\hlocal\SE\Practicas\practica5\system.mhs line 85 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
ERROR:Xst:2587 - Port <lcd_data> of instance <lcd_pantalla_0> has different type in definition <lcd_pantalla>.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   D:\hlocal\SE\Practicas\practica5\synthesis\system_lcd_pantalla_0_wrapper_xst.
   srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2
Done!

********************************************************************************
At Local date and time: Wed Feb 17 21:09:24 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica5/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica5\system.mhs
line 28 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 41 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 51 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio - D:\hlocal\SE\Practicas\practica5\system.mhs
line 63 - Copying cache implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 73 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: lcd_pantalla_0, PORT: lcd_data, CONNECTOR:
   lcd_pantalla_0_lcd_data - 9 bit-width connector assigned to 8 bit-width port
   - D:\hlocal\SE\Practicas\practica5\system.mhs line 85 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_lcd_pantalla_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.gui

********************************************************************************
At Local date and time: Wed Feb 17 21:10:37 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica5/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica5\system.mhs
line 28 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 41 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 51 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio - D:\hlocal\SE\Practicas\practica5\system.mhs
line 63 - Copying cache implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 73 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: lcd_pantalla_0, PORT: lcd_data, CONNECTOR:
   lcd_pantalla_0_lcd_data - 9 bit-width connector assigned to 8 bit-width port
   - D:\hlocal\SE\Practicas\practica5\system.mhs line 85 
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_lcd_pantalla_0_wrapper.ngc] Error 2
Done!
Writing filter settings....
Done writing filter settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.filters
Done writing Tab View settings to:
	D:\hlocal\SE\Practicas\practica5\etc\system.gui
Deleting External port : lcd_pantalla_0_rw_pin 
Deleting Internal port lcd_pantalla_0:rw 
Deleting External port : lcd_pantalla_0_rs_pin 
Deleting Internal port lcd_pantalla_0:rs 
Deleting External port : lcd_pantalla_0_e_pin 
Deleting Internal port lcd_pantalla_0:e 
Deleting External port : lcd_pantalla_0_lcd_data_pin 
Deleting Internal port lcd_pantalla_0:lcd_data 
lcd_pantalla_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   lcd_pantalla_0_e_pin
   lcd_pantalla_0_lcd_data_pin
   lcd_pantalla_0_rw_pin
Assigned Driver lcd_pantalla 1.00.a for instance lcd_pantalla_0
lcd_pantalla_0 has been added to the project
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral lcd_pantalla_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Make instance lcd_pantalla_0 port rw external with net as port name
Instance lcd_pantalla_0 port rw connector undefined, using lcd_pantalla_0_rw
Make instance lcd_pantalla_0 port rs external with net as port name
Instance lcd_pantalla_0 port rs connector undefined, using lcd_pantalla_0_rs
Make instance lcd_pantalla_0 port e external with net as port name
Instance lcd_pantalla_0 port e connector undefined, using lcd_pantalla_0_e
Make instance lcd_pantalla_0 port lcd_data external with net as port name
Instance lcd_pantalla_0 port lcd_data connector undefined, using lcd_pantalla_0_lcd_data
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Feb 17 21:14:34 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica5/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
  (0xcd400000-0xcd40ffff) pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 5 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 27 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 28 
INFO:EDK:4130 - IPNAME: pantalla, INSTANCE:pantalla_0 - tool is overriding
   PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\pantalla_v1_00_a\data\pantalla_v2_1_0
   .mpd line 29 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 5 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did not
   implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 20 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica5\system.mhs
line 28 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 41 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 51 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio - D:\hlocal\SE\Practicas\practica5\system.mhs
line 63 - Copying cache implementation netlist
IPNAME:pantalla INSTANCE:pantalla_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 73 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 35 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:pantalla_0 - D:\hlocal\SE\Practicas\practica5\system.mhs line 73 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_pantalla_0 - D:\hlocal\SE\Practicas\practica5\system.mhs line 85 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 58.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica5/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica5/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica5/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica5/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_plb_v46_0_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_bram_block_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_xps_bram_if_cntlr_0_wrap
per.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_xps_uartlite_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_leds_gpio_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_pantalla_0_wrapper.ngc".
..
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_lcd_pantalla_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'pantalla_0/pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OMIT_PACKE
   T_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_pantalla_0/lcd_pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OM
   IT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_pantalla_0/lcd_pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OM
   IT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   9

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  27 sec
Total CPU time to NGDBUILD completion:   23 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=G2) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_pantalla_0_lcd_data_pin_1_OBUF" (Output Signal =
   lcd_pantalla_0_lcd_data_pin<1>)
   	PAD symbol "lcd_pantalla_0_lcd_data_pin<1>" (Pad Signal =
   lcd_pantalla_0_lcd_data_pin<1>)
   	PAD symbol "pantalla_0_switches_pin<4>" (Pad Signal =
   pantalla_0_switches_pin<4>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=H1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "pantalla_0_switches_pin_2_IBUF" (Output Signal =
   pantalla_0_switches_pin_2_IBUF)
   	PAD symbol "pantalla_0_switches_pin<2>" (Pad Signal =
   pantalla_0_switches_pin<2>)
   	PAD symbol "lcd_pantalla_0_e_pin" (Pad Signal = lcd_pantalla_0_e_pin)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=H3) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_pantalla_0_lcd_data_pin_0_OBUF" (Output Signal =
   lcd_pantalla_0_lcd_data_pin<0>)
   	PAD symbol "lcd_pantalla_0_lcd_data_pin<0>" (Pad Signal =
   lcd_pantalla_0_lcd_data_pin<0>)
   	PAD symbol "pantalla_0_switches_pin<3>" (Pad Signal =
   pantalla_0_switches_pin<3>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=J1) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_pantalla_0_rw_pin_OBUF" (Output Signal =
   lcd_pantalla_0_rw_pin)
   	PAD symbol "lcd_pantalla_0_rw_pin" (Pad Signal = lcd_pantalla_0_rw_pin)
   	PAD symbol "pantalla_0_switches_pin<1>" (Pad Signal =
   pantalla_0_switches_pin<1>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=F15) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_pantalla_0_lcd_data_pin_4_OBUF" (Output Signal =
   lcd_pantalla_0_lcd_data_pin<4>)
   	PAD symbol "lcd_pantalla_0_lcd_data_pin<4>" (Pad Signal =
   lcd_pantalla_0_lcd_data_pin<4>)
   	PAD symbol "pantalla_0_switches_pin<7>" (Pad Signal =
   pantalla_0_switches_pin<7>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=K15) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_pantalla_0_lcd_data_pin_2_OBUF" (Output Signal =
   lcd_pantalla_0_lcd_data_pin<2>)
   	PAD symbol "lcd_pantalla_0_lcd_data_pin<2>" (Pad Signal =
   lcd_pantalla_0_lcd_data_pin<2>)
   	PAD symbol "pantalla_0_switches_pin<5>" (Pad Signal =
   pantalla_0_switches_pin<5>)
ERROR:Pack:2811 - Directed packing was unable to obey the user design
   constraints (LOC=K16) which requires the combination of the symbols listed
   below to be packed into a single IOB component.

   The directed pack was not possible because: More than one pad symbol.
   The symbols involved are:
   	BUF symbol "lcd_pantalla_0_lcd_data_pin_3_OBUF" (Output Signal =
   lcd_pantalla_0_lcd_data_pin<3>)
   	PAD symbol "lcd_pantalla_0_lcd_data_pin<3>" (Pad Signal =
   lcd_pantalla_0_lcd_data_pin<3>)
   	PAD symbol "pantalla_0_switches_pin<6>" (Pad Signal =
   pantalla_0_switches_pin<6>)

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   7
Number of warnings :   0
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Deleting External port : pantalla_0_hsyncb_pin 
Deleting Internal port pantalla_0:hsyncb 
Deleting External port : pantalla_0_vsyncb_pin 
Deleting Internal port pantalla_0:vsyncb 
Deleting External port : pantalla_0_rgb_pin 
Deleting Internal port pantalla_0:rgb 
Deleting External port : pantalla_0_switches_pin 
Deleting Internal port pantalla_0:switches 
pantalla_0 has been deleted from the project
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   Clk_pin
   pantalla_0_hsyncb_pin
   pantalla_0_rgb_pin
   pantalla_0_vsyncb_pin
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
Generated Addresses Successfully
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
Generated Addresses Successfully

********************************************************************************
At Local date and time: Wed Feb 17 21:23:51 2021
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.1 - platgen Xilinx EDK 14.1 Build EDK_P.15xf
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc3s1000ft256-5 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse D:/hlocal/SE/Practicas/practica5/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'Clk_pin' is not specified.
   Clock DRCs will not be performed for IPs connected to that clock port, unless
   they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) xps_bram_if_cntlr_0	plb_v46_0
  (0x81400000-0x8140ffff) leds_gpio	plb_v46_0
  (0x84000000-0x8400ffff) xps_uartlite_0	plb_v46_0
  (0xc7000000-0xc700ffff) lcd_pantalla_0	plb_v46_0
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_NUM_SLAVES value to 4 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_MID_WIDTH value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:plb_v46_0 - tool is overriding
   PARAMETER C_PLBV46_DWIDTH value to 32 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\plb_v46_v1_05_a\data
   \plb_v46_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_uartlite, INSTANCE:xps_uartlite_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_uartlite_v1_02_a
   \data\xps_uartlite_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:leds_gpio - tool is overriding
   PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\xps_gpio_v2_00_a\dat
   a\xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_DWIDTH value to 32 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 27 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_NUM_MASTERS value to 2 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 28 
INFO:EDK:4130 - IPNAME: lcd_pantalla, INSTANCE:lcd_pantalla_0 - tool is
   overriding PARAMETER C_SPLB_MID_WIDTH value to 1 -
   D:\hlocal\SE\Practicas\practica5\pcores\lcd_pantalla_v1_00_a\data\lcd_pantall
   a_v2_1_0.mpd line 29 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: microblaze_0, PARAMETER: C_FREQ - Did not implement
   clock DRCs for the parameter. Top-level frequency could not be propagated to
   this IP. Please make sure that you have specified the frequency of the
   top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: xps_uartlite_0, PARAMETER: C_SPLB_CLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: lcd_pantalla_0, PARAMETER: C_SPLB_CLK_PERIOD_PS - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 230 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 231 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_PLB value to 1 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 233 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_I_LMB value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 234 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 364 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 16 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 31 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 37 - Copying cache
implementation netlist
IPNAME:xps_uartlite INSTANCE:xps_uartlite_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 47 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_gpio - D:\hlocal\SE\Practicas\practica5\system.mhs
line 59 - Copying cache implementation netlist
IPNAME:lcd_pantalla INSTANCE:lcd_pantalla_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 69 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:bram_block_0 -
D:\hlocal\SE\Practicas\practica5\system.mhs line 31 - elaborating IP

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:plb_v46_0 - D:\hlocal\SE\Practicas\practica5\system.mhs line 24 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
INSTANCE:lcd_pantalla_0 - D:\hlocal\SE\Practicas\practica5\system.mhs line 69 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 56.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc
Release 14.1 - Xflow P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc3s1000ft256-5 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Using Flow File: D:/hlocal/SE/Practicas/practica5/implementation/fpga.flw 
Using Option File(s): 
 D:/hlocal/SE/Practicas/practica5/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc3s1000ft256-5 -nt timestamp -bm system.bmm
"D:/hlocal/SE/Practicas/practica5/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.1 - ngdbuild P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>

Command Line: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s1000ft256-5 -nt timestamp -bm system.bmm
D:/hlocal/SE/Practicas/practica5/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "D:/hlocal/SE/Practicas/practica5/implementation/system.ngc"
...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_microblaze_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_plb_v46_0_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_bram_block_0_wrapper.ngc
"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_xps_bram_if_cntlr_0_wrap
per.ngc"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_xps_uartlite_0_wrapper.n
gc"...
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_leds_gpio_wrapper.ngc"..
.
Loading design module
"D:/hlocal/SE/Practicas/practica5/implementation/system_lcd_pantalla_0_wrapper.n
gc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[31].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[30].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[29].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[28].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_pantalla_0/lcd_pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OM
   IT_PACKET_FEATURES.I_WRITE_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'lcd_pantalla_0/lcd_pantalla_0/WRPFIFO_TOP_I/USE_BLOCK_RAM.I_DP_CONTROLLER/OM
   IT_PACKET_FEATURES.I_READ_ADDR_CNTR/I_UP_DWN_COUNTER/I_CARRY_OUT' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   7

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  29 sec
Total CPU time to NGDBUILD completion:   24 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.1 - Map P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "3s1000ft256-5".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
Running timing-driven placement...
Total REAL time at the beginning of Placer: 8 secs 
Total CPU  time at the beginning of Placer: 6 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:a38247ca) REAL time: 10 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 23 IOs, 22 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
Phase 2.7  Design Feasibility Check (Checksum:a38247ca) REAL time: 10 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a38247ca) REAL time: 10 secs 

Phase 4.2  Initial Clock and IO Placement
.....
Phase 4.2  Initial Clock and IO Placement (Checksum:ddbefe52) REAL time: 11 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ddbefe52) REAL time: 11 secs 

Phase 6.3  Local Placement Optimization
.....
Phase 6.3  Local Placement Optimization (Checksum:dedfb48a) REAL time: 11 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:dedfb48a) REAL time: 12 secs 

Phase 8.4  Local Placement Optimization
..................................
.....................
Phase 8.4  Local Placement Optimization (Checksum:dedfb48a) REAL time: 17 secs 

Phase 9.28  Local Placement Optimization
Phase 9.28  Local Placement Optimization (Checksum:dedfb48a) REAL time: 17 secs 

Phase 10.8  Global Placement
.................................
..........................
.............
.......................................................................................................
.........................
.........................
Phase 10.8  Global Placement (Checksum:6529bbac) REAL time: 27 secs 

Phase 11.29  Local Placement Optimization
Phase 11.29  Local Placement Optimization (Checksum:6529bbac) REAL time: 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:6529bbac) REAL time: 27 secs 

Phase 13.18  Placement Optimization
Phase 13.18  Placement Optimization (Checksum:468c87ff) REAL time: 45 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:468c87ff) REAL time: 45 secs 

Total REAL time to Placer completion: 46 secs 
Total CPU  time to Placer completion: 38 secs 
Running post-placement packing...

Design Summary:
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:         1,290 out of  15,360    8
  Number of 4 input LUTs:             2,495 out of  15,360   16
Logic Distribution:
  Number of occupied Slices:          1,682 out of   7,680   21
    Number of Slices containing only related logic:   1,682 out of   1,682 100
    Number of Slices containing unrelated logic:          0 out of   1,682   0
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       2,589 out of  15,360   16
    Number used as logic:             2,019
    Number used as a route-thru:         94
    Number used for Dual Port RAMs:     384
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      92

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 23 out of     173   13
    IOB Flip Flops:                      12
  Number of RAMB16s:                     17 out of      24   70
  Number of MULT18X18s:                   3 out of      24   12
  Number of BUFGMUXs:                     1 out of       8   12

Average Fanout of Non-Clock Nets:                3.99

Peak Memory Usage:  4528 MB
Total REAL time to MAP completion:  48 secs 
Total CPU time to MAP completion:   40 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.1/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)

INFO:Par:282 - No user timing constraints were detected or you have set the option to ignore timing constraints ("par
   -x"). Place and Route will run in "Performance Evaluation Mode" to automatically improve the performance of all
   internal clocks in this design. Because there are not defined timing requirements, a timing score will not be
   reported in the PAR report in this mode. The PAR timing summary will list the performance achieved for each clock.
   Note: For the fastest runtime, set the effort level to "std".  For best performance, set the effort level to "high".

Device speed data version:  "PRODUCTION 1.39 2012-04-23".



Device Utilization Summary:

   Number of BUFGMUXs                        1 out of 8      12
   Number of External IOBs                  23 out of 173    13
      Number of LOCed IOBs                  22 out of 23     95

   Number of MULT18X18s                      3 out of 24     12
   Number of RAMB16s                        17 out of 24     70
   Number of Slices                       1682 out of 7680   21
      Number of SLICEMs                    244 out of 3840    6



Overall effort level (-ol):   High 
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 5 secs 
Finished initial Timing Analysis.  REAL time: 5 secs 

WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<0> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<1> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<2> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<3> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<4> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<5> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<6> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<7> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<8> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<9> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<10> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<11> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<12> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<13> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<14> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<15> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<16> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_0_PORTA_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<1> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<2> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<3> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<4> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<5> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<6> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<7> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<8> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<9> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<11> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<12> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<13> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<14> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<15> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<16> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<17> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<18> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<19> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<20> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<21> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<22> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<23> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<24> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<25> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<26> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<27> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<28> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<29> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_block_0/BRAM_Din_B<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 13787 unrouted;      REAL time: 5 secs 

Phase  2  : 12165 unrouted;      REAL time: 6 secs 

Phase  3  : 3869 unrouted;      REAL time: 8 secs 

Phase  4  : 4153 unrouted; (Par is working to improve performance)     REAL time: 10 secs 

Phase  5  : 0 unrouted; (Par is working to improve performance)     REAL time: 20 secs 

Updating file: system.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Par is working to improve performance)     REAL time: 22 secs 

Phase  7  : 0 unrouted; (Par is working to improve performance)     REAL time: 45 secs 

Phase  8  : 0 unrouted; (Par is working to improve performance)     REAL time: 46 secs 

Phase  9  : 0 unrouted; (Par is working to improve performance)     REAL time: 47 secs 

Total REAL time to Router completion: 47 secs 
Total CPU time to Router completion: 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|       Clk_pin_BUFGP |      BUFGMUX3| No   | 1316 |  0.430     |  1.043      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  Autotimespec constraint for clock net Clk | SETUP       |         N/A|    10.972ns|     N/A|           0
  _pin_BUFGP                                | HOLD        |     0.656ns|            |       0|           0
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 51 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 41 secs 

Peak Memory Usage:  4484 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 53
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.1 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
INFO:Timing:2698 - No timing constraints found, doing default enumeration.
--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc3s1000,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and
   'Phase Error' calculations, these terms will be zero in the Clock Uncertainty
   calculation.  Please make appropriate modification to SYSTEM_JITTER to
   account for the unsupported Discrete Jitter and Phase Error.

Analysis completed Wed Feb 17 21:29:08 2021
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 6
Total time: 4 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.1/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.1 - Bitgen P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.1/ISE_DS/EDK/spartan3/data/spartan3.acd> with local file
<C:/Xilinx/14.1/ISE_DS/ISE/spartan3/data/spartan3.acd>
Loading device for application Rf_Device from file '3s1000.nph' in environment
C:\Xilinx\14.1\ISE_DS\ISE\;C:\Xilinx\14.1\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc3s1000, package ft256, speed -5
Opened constraints file system.pcf.

Wed Feb 17 21:29:15 2021

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Feb 17 21:37:44 2021
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.1 - psf2Edward EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: plb_v46_0 - 2 master(s) : 4 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:4180 - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port
   will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 412 
WARNING:EDK:4180 - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found.
   Port will be driven to GND -
   C:\Xilinx\14.1\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_30_a\d
   ata\microblaze_v2_1_0.mpd line 413 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.1 - xdsgen EDK_P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing microblaze_0.jpg.....
Rasterizing plb_v46_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing xps_bram_if_cntlr_0.jpg.....
Rasterizing xps_uartlite_0.jpg.....
Rasterizing leds_gpio.jpg.....
Rasterizing lcd_pantalla_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Feb 17 21:38:07 2021
 xsdk.exe -hwspec D:\hlocal\SE\Practicas\practica5\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.1 Build EDK_P.15xf
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
Done!
