{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634217368516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634217368516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 07:16:08 2021 " "Processing started: Thu Oct 14 07:16:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634217368516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217368516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio4 -c Laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217368516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634217370172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634217370180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/FSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399566 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(26) " "Verilog HDL syntax warning at Comparator.sv(26): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Comparator.sv" 26 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1634217399588 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "Comparator.sv(36) " "Verilog HDL syntax warning at Comparator.sv(36): extra block comment delimiter characters /* within block comment" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Comparator.sv" 36 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1634217399588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Comparator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_bit_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file n_bit_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_bit_adder " "Found entity 1: N_bit_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/N_bit_adder.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399619 ""} { "Info" "ISGN_ENTITY_NAME" "2 half_adder " "Found entity 2: half_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/N_bit_adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399619 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "N_bit_adder.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/N_bit_adder.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ing_serving_time_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file ing_serving_time_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ing_serving_time_module " "Found entity 1: ing_serving_time_module" {  } { { "ing_serving_time_module.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/ing_serving_time_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drink_cost_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file drink_cost_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 drink_cost_module " "Found entity 1: drink_cost_module" {  } { { "drink_cost_module.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/drink_cost_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sel_boton.sv 1 1 " "Found 1 design units, including 1 entities, in source file sel_boton.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sel_boton " "Found entity 1: sel_boton" {  } { { "sel_boton.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/sel_boton.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquina_cafe.sv 1 1 " "Found 1 design units, including 1 entities, in source file maquina_cafe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maquina_cafe " "Found entity 1: maquina_cafe" {  } { { "maquina_cafe.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/maquina_cafe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prueba.sv 1 1 " "Found 1 design units, including 1 entities, in source file prueba.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prueba " "Found entity 1: prueba" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399704 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Sumador.sv(11) " "Verilog HDL information at Sumador.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "Sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Sumador.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1634217399720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/Sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registersumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file registersumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterSumador " "Found entity 1: RegisterSumador" {  } { { "RegisterSumador.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/RegisterSumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_mod.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_mod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_mod " "Found entity 1: clock_mod" {  } { { "clock_mod.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/clock_mod.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634217399751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217399751 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "prueba " "Elaborating entity \"prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634217399936 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(52) " "Verilog HDL Case Statement warning at prueba.sv(52): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 52 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(54) " "Verilog HDL Case Statement warning at prueba.sv(54): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 54 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(56) " "Verilog HDL Case Statement warning at prueba.sv(56): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 56 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(58) " "Verilog HDL Case Statement warning at prueba.sv(58): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(60) " "Verilog HDL Case Statement warning at prueba.sv(60): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 60 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(62) " "Verilog HDL Case Statement warning at prueba.sv(62): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 62 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(64) " "Verilog HDL Case Statement warning at prueba.sv(64): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(66) " "Verilog HDL Case Statement warning at prueba.sv(66): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 66 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(68) " "Verilog HDL Case Statement warning at prueba.sv(68): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 68 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(70) " "Verilog HDL Case Statement warning at prueba.sv(70): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 70 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(72) " "Verilog HDL Case Statement warning at prueba.sv(72): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 72 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(74) " "Verilog HDL Case Statement warning at prueba.sv(74): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 74 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(76) " "Verilog HDL Case Statement warning at prueba.sv(76): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 76 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "prueba.sv(78) " "Verilog HDL Case Statement warning at prueba.sv(78): case item expression never matches the case expression" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 78 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 "|prueba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:maquina_estados " "Elaborating entity \"FSM\" for hierarchy \"FSM:maquina_estados\"" {  } { { "prueba.sv" "maquina_estados" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_mod clock_mod:clk_mod " "Elaborating entity \"clock_mod\" for hierarchy \"clock_mod:clk_mod\"" {  } { { "prueba.sv" "clk_mod" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sel_boton sel_boton:btn_or " "Elaborating entity \"sel_boton\" for hierarchy \"sel_boton:btn_or\"" {  } { { "prueba.sv" "btn_or" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:sumador_monedas " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:sumador_monedas\"" {  } { { "prueba.sv" "sumador_monedas" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:btn_reg " "Elaborating entity \"Register\" for hierarchy \"Register:btn_reg\"" {  } { { "prueba.sv" "btn_reg" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drink_cost_module drink_cost_module:bebida " "Elaborating entity \"drink_cost_module\" for hierarchy \"drink_cost_module:bebida\"" {  } { { "prueba.sv" "bebida" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ing_serving_time_module ing_serving_time_module:modulo_tiempo_servido " "Elaborating entity \"ing_serving_time_module\" for hierarchy \"ing_serving_time_module:modulo_tiempo_servido\"" {  } { { "prueba.sv" "modulo_tiempo_servido" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:comparador_plata " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:comparador_plata\"" {  } { { "prueba.sv" "comparador_plata" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:contador " "Elaborating entity \"Counter\" for hierarchy \"Counter:contador\"" {  } { { "prueba.sv" "contador" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217400252 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1634217402178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display_cost\[2\] GND " "Pin \"display_cost\[2\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634217402388 "|prueba|display_cost[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_time\[1\] GND " "Pin \"display_time\[1\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634217402388 "|prueba|display_time[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_alcanza\[1\] GND " "Pin \"display_alcanza\[1\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634217402388 "|prueba|display_alcanza[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_alcanza\[2\] GND " "Pin \"display_alcanza\[2\]\" is stuck at GND" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634217402388 "|prueba|display_alcanza[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display_alcanza\[6\] VCC " "Pin \"display_alcanza\[6\]\" is stuck at VCC" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1634217402388 "|prueba|display_alcanza[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1634217402388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634217402588 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1634217403252 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/Laboratorio4.map.smsg " "Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/Laboratorio4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217403469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634217404512 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634217404512 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[0\] " "No output dependent on input pin \"state\[0\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634217405611 "|prueba|state[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[1\] " "No output dependent on input pin \"state\[1\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634217405611 "|prueba|state[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[2\] " "No output dependent on input pin \"state\[2\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634217405611 "|prueba|state[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "state\[3\] " "No output dependent on input pin \"state\[3\]\"" {  } { { "prueba.sv" "" { Text "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/prueba.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634217405611 "|prueba|state[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634217405611 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634217405613 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634217405613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "100 " "Implemented 100 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634217405613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634217405613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634217405775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 07:16:45 2021 " "Processing ended: Thu Oct 14 07:16:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634217405775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634217405775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634217405775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634217405775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1634217410905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634217410907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 07:16:47 2021 " "Processing started: Thu Oct 14 07:16:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634217410907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1634217410907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Laboratorio4 -c Laboratorio4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Laboratorio4 -c Laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1634217410907 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1634217415358 ""}
{ "Info" "0" "" "Project  = Laboratorio4" {  } {  } 0 0 "Project  = Laboratorio4" 0 0 "Fitter" 0 0 1634217415358 ""}
{ "Info" "0" "" "Revision = Laboratorio4" {  } {  } 0 0 "Revision = Laboratorio4" 0 0 "Fitter" 0 0 1634217415358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1634217415925 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1634217415933 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Laboratorio4 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Laboratorio4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1634217415965 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1634217416125 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1634217416125 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1634217417790 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1634217417991 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1634217419004 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1634217452530 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 32 global CLKCTRL_G6 " "clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1634217452865 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1634217452865 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634217452865 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1634217452966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634217452974 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1634217452976 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1634217452976 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1634217452976 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1634217452976 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Laboratorio4.sdc " "Synopsys Design Constraints File file not found: 'Laboratorio4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1634217455299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1634217455305 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1634217455321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1634217455321 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1634217455321 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1634217455383 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1634217455383 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1634217455383 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:37 " "Fitter preparation operations ending: elapsed time is 00:00:37" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634217455784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1634217477136 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1634217477735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634217482595 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1634217485944 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1634217491326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634217491326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1634217495407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1634217509575 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1634217509575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1634217516115 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1634217516115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634217516130 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.12 " "Total time spent on timing analysis during the Fitter is 1.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1634217523857 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634217523957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634217524972 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1634217524972 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1634217525874 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1634217531209 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/Laboratorio4.fit.smsg " "Generated suppressed messages file C:/Users/50689/Desktop/Allan/TallerDD-master/TallerDD/Lab4/output_files/Laboratorio4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1634217532049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6180 " "Peak virtual memory: 6180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634217533794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 07:18:53 2021 " "Processing ended: Thu Oct 14 07:18:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634217533794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:06 " "Elapsed time: 00:02:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634217533794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:16 " "Total CPU time (on all processors): 00:02:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634217533794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1634217533794 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1634217537654 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634217537654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 07:18:57 2021 " "Processing started: Thu Oct 14 07:18:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634217537654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1634217537654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Laboratorio4 -c Laboratorio4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Laboratorio4 -c Laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1634217537654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1634217540250 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1634217558291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634217559262 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 07:19:19 2021 " "Processing ended: Thu Oct 14 07:19:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634217559262 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634217559262 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634217559262 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1634217559262 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1634217560121 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1634217561916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634217561916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 14 07:19:20 2021 " "Processing started: Thu Oct 14 07:19:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634217561916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1634217561916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Laboratorio4 -c Laboratorio4 " "Command: quartus_sta Laboratorio4 -c Laboratorio4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1634217561916 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1634217562255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1634217564185 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1634217564185 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1634217564286 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1634217564286 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Laboratorio4.sdc " "Synopsys Design Constraints File file not found: 'Laboratorio4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1634217565418 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217565418 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_mod:clk_mod\|seconds clock_mod:clk_mod\|seconds " "create_clock -period 1.000 -name clock_mod:clk_mod\|seconds clock_mod:clk_mod\|seconds" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634217565418 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1634217565418 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634217565418 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1634217565418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634217565434 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1634217565434 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634217565566 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634217565848 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634217565848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.000 " "Worst-case setup slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000            -117.157 clk  " "   -5.000            -117.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.851             -38.485 clock_mod:clk_mod\|seconds  " "   -2.851             -38.485 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217565859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 clock_mod:clk_mod\|seconds  " "    0.451               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clk  " "    0.456               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217565869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.816 " "Worst-case recovery slack is -2.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.816              -2.816 clock_mod:clk_mod\|seconds  " "   -2.816              -2.816 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217565889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.795 " "Worst-case removal slack is 0.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.795               0.000 clock_mod:clk_mod\|seconds  " "    0.795               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217565909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.411 " "Worst-case minimum pulse width slack is -0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.411             -25.656 clk  " "   -0.411             -25.656 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.959 clock_mod:clk_mod\|seconds  " "   -0.394             -13.959 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217565947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217565947 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634217566061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634217566210 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634217568300 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634217568541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634217568652 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634217568652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.071 " "Worst-case setup slack is -5.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.071            -114.162 clk  " "   -5.071            -114.162 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568702 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.818             -38.264 clock_mod:clk_mod\|seconds  " "   -2.818             -38.264 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568702 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217568702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.444 " "Worst-case hold slack is 0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 clock_mod:clk_mod\|seconds  " "    0.444               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 clk  " "    0.457               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217568773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.748 " "Worst-case recovery slack is -2.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.748              -2.748 clock_mod:clk_mod\|seconds  " "   -2.748              -2.748 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217568864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.816 " "Worst-case removal slack is 0.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 clock_mod:clk_mod\|seconds  " "    0.816               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217568924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.464 " "Worst-case minimum pulse width slack is -0.464" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.464             -27.757 clk  " "   -0.464             -27.757 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.537 clock_mod:clk_mod\|seconds  " "   -0.394             -13.537 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217568944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217568944 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1634217569076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1634217569672 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1634217571317 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634217571465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634217571481 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634217571481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.439 " "Worst-case setup slack is -3.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.439             -51.400 clk  " "   -3.439             -51.400 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541             -18.567 clock_mod:clk_mod\|seconds  " "   -1.541             -18.567 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.247 " "Worst-case hold slack is 0.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 clk  " "    0.247               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clock_mod:clk_mod\|seconds  " "    0.301               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.448 " "Worst-case recovery slack is -1.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448              -1.448 clock_mod:clk_mod\|seconds  " "   -1.448              -1.448 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.399 " "Worst-case removal slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 clock_mod:clk_mod\|seconds  " "    0.399               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571566 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.489 " "Worst-case minimum pulse width slack is -0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489              -4.783 clk  " "   -0.489              -4.783 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571566 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.003 clock_mod:clk_mod\|seconds  " "   -0.002              -0.003 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571566 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571566 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1634217571612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1634217571929 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1634217571929 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1634217571929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.916 " "Worst-case setup slack is -2.916" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.916             -43.402 clk  " "   -2.916             -43.402 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.431             -16.429 clock_mod:clk_mod\|seconds  " "   -1.431             -16.429 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.234 " "Worst-case hold slack is 0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk  " "    0.234               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571967 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 clock_mod:clk_mod\|seconds  " "    0.289               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571967 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571967 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.310 " "Worst-case recovery slack is -1.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.310              -1.310 clock_mod:clk_mod\|seconds  " "   -1.310              -1.310 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217571998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217571998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.369 " "Worst-case removal slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217572155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217572155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 clock_mod:clk_mod\|seconds  " "    0.369               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217572155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217572155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.506 " "Worst-case minimum pulse width slack is -0.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217572185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217572185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.506              -4.750 clk  " "   -0.506              -4.750 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217572185 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.030               0.000 clock_mod:clk_mod\|seconds  " "    0.030               0.000 clock_mod:clk_mod\|seconds " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1634217572185 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1634217572185 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634217575782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1634217575790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5117 " "Peak virtual memory: 5117 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634217576116 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 14 07:19:36 2021 " "Processing ended: Thu Oct 14 07:19:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634217576116 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634217576116 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634217576116 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634217576116 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1634217577356 ""}
