

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Thu May  9 15:24:09 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_9 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   51|   51|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |       12|       12|   0.120 us|   0.120 us|   12|   12|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3390|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        4|   190|    1633|    3138|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     360|    -|
|Register         |        -|     -|    2293|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        4|   190|    3926|    6888|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     7|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                                              |control_s_axi                                     |        0|   0|  176|   296|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181     |fiat_25519_carry_square_Pipeline_ARRAY_1_READ     |        0|   0|  331|    73|    0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219      |fiat_25519_carry_square_Pipeline_ARRAY_WRITE      |        0|   0|   34|   127|    0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198  |fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3  |        0|  32|  262|  1101|    0|
    |mem_m_axi_U                                                  |mem_m_axi                                         |        4|   0|  830|   694|    0|
    |mul_32ns_32ns_63_1_1_U57                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U58                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U59                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U60                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U61                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U62                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U63                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U64                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U65                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U66                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U67                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U68                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U69                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_63_1_1_U70                                     |mul_32ns_32ns_63_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U71                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U72                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U73                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U74                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U75                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U76                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U77                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U78                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U79                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U80                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U81                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U82                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U83                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U84                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U85                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U86                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U87                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U88                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U89                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U90                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U91                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U92                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32ns_32ns_64_1_1_U93                                     |mul_32ns_32ns_64_1_1                              |        0|   4|    0|    20|    0|
    |mul_32s_6ns_32_1_1_U96                                       |mul_32s_6ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U94                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U95                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_32s_7ns_32_1_1_U97                                       |mul_32s_7ns_32_1_1                                |        0|   2|    0|    20|    0|
    |mul_39ns_6ns_44_1_1_U98                                      |mul_39ns_6ns_44_1_1                               |        0|   2|    0|    27|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                        |                                                  |        4| 190| 1633|  3138|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln41_1_fu_1137_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln41_2_fu_1143_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln41_fu_1131_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln63_1_fu_1071_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln63_2_fu_1077_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln63_fu_1065_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln65_1_fu_1027_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln65_fu_1033_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln72_1_fu_969_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln72_2_fu_975_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln72_fu_963_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln77_1_fu_896_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln77_2_fu_902_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln77_fu_890_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln80_1_fu_1091_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln80_2_fu_1097_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln80_fu_1111_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln81_fu_1121_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln84_10_fu_943_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_11_fu_931_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_12_fu_937_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln84_13_fu_1005_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_14_fu_1222_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_15_fu_1227_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_16_fu_1233_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_17_fu_1273_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_18_fu_1321_p2  |         +|   0|  0|  64|          64|          64|
    |add_ln84_19_fu_1326_p2  |         +|   0|  0|  71|          64|          64|
    |add_ln84_1_fu_1239_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_20_fu_1564_p2  |         +|   0|  0|  25|          25|          25|
    |add_ln84_2_fu_1277_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_3_fu_1332_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_4_fu_1422_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_5_fu_1456_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_6_fu_1490_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_7_fu_1530_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln84_8_fu_1568_p2   |         +|   0|  0|  64|          64|          64|
    |add_ln84_9_fu_925_p2    |         +|   0|  0|  26|          26|          26|
    |add_ln84_fu_1011_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln85_1_fu_1157_p2   |         +|   0|  0|  25|          25|          25|
    |add_ln85_fu_1640_p2     |         +|   0|  0|  51|          44|          44|
    |add_ln86_1_fu_1374_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_2_fu_1358_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_3_fu_1363_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_4_fu_1368_p2   |         +|   0|  0|  26|          26|          26|
    |add_ln86_fu_1673_p2     |         +|   0|  0|  33|          26|          26|
    |add_ln88_1_fu_1391_p2   |         +|   0|  0|  33|          26|          26|
    |add_ln88_fu_1386_p2     |         +|   0|  0|  26|          26|          26|
    |arr_10_fu_1550_p2       |         +|   0|  0|  64|          64|          64|
    |arr_11_fu_832_p2        |         +|   0|  0|  71|          64|          64|
    |arr_12_fu_1510_p2       |         +|   0|  0|  71|          64|          64|
    |arr_13_fu_1259_p2       |         +|   0|  0|  64|          64|          64|
    |arr_14_fu_989_p2        |         +|   0|  0|  64|          64|          64|
    |arr_2_fu_585_p2         |         +|   0|  0|  71|          64|          64|
    |arr_3_fu_592_p2         |         +|   0|  0|  71|          64|          64|
    |arr_9_fu_908_p2         |         +|   0|  0|  64|          64|          64|
    |out1_w_1_fu_1664_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_2_fu_1694_p2     |         +|   0|  0|  34|          27|          27|
    |out1_w_3_fu_1380_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_4_fu_1397_p2     |         +|   0|  0|  26|          26|          26|
    |out1_w_5_fu_1584_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_6_fu_1589_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_7_fu_1595_p2     |         +|   0|  0|  32|          25|          25|
    |out1_w_8_fu_1601_p2     |         +|   0|  0|  33|          26|          26|
    |out1_w_9_fu_1607_p2     |         +|   0|  0|  25|          25|          25|
    |out1_w_fu_1631_p2       |         +|   0|  0|  33|          26|          26|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|3390|        3208|        3208|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  121|         24|    1|         24|
    |grp_fu_292_p0  |   20|          4|   32|        128|
    |grp_fu_292_p1  |   20|          4|   32|        128|
    |grp_fu_296_p0  |   14|          3|   32|         96|
    |grp_fu_296_p1  |   14|          3|   32|         96|
    |grp_fu_384_p0  |   14|          3|   32|         96|
    |grp_fu_384_p1  |   14|          3|    7|         21|
    |mem_ARADDR     |   14|          3|   64|        192|
    |mem_ARLEN      |   14|          3|   32|         96|
    |mem_ARVALID    |   14|          3|    1|          3|
    |mem_AWADDR     |   14|          3|   64|        192|
    |mem_AWLEN      |   14|          3|   32|         96|
    |mem_AWVALID    |   14|          3|    1|          3|
    |mem_BREADY     |   14|          3|    1|          3|
    |mem_RREADY     |    9|          2|    1|          2|
    |mem_WVALID     |    9|          2|    1|          2|
    |mem_blk_n_AR   |    9|          2|    1|          2|
    |mem_blk_n_AW   |    9|          2|    1|          2|
    |mem_blk_n_B    |    9|          2|    1|          2|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  360|         75|  368|       1184|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln41_2_reg_2032                                                       |  64|   0|   64|          0|
    |add_ln41_reg_2027                                                         |  64|   0|   64|          0|
    |add_ln63_2_reg_1992                                                       |  64|   0|   64|          0|
    |add_ln63_reg_1987                                                         |  64|   0|   64|          0|
    |add_ln65_reg_1957                                                         |  64|   0|   64|          0|
    |add_ln80_reg_2007                                                         |  64|   0|   64|          0|
    |add_ln81_reg_2017                                                         |  26|   0|   26|          0|
    |add_ln84_10_reg_1946                                                      |  26|   0|   26|          0|
    |add_ln85_1_reg_2047                                                       |  25|   0|   25|          0|
    |add_ln86_1_reg_2063                                                       |  26|   0|   26|          0|
    |ap_CS_fsm                                                                 |  23|   0|   23|          0|
    |arr_1_reg_1861                                                            |  64|   0|   64|          0|
    |arr_2_reg_1905                                                            |  64|   0|   64|          0|
    |arr_3_reg_1910                                                            |  64|   0|   64|          0|
    |arr_reg_1845                                                              |  64|   0|   64|          0|
    |empty_20_reg_1820                                                         |  31|   0|   31|          0|
    |empty_21_reg_1888                                                         |  31|   0|   31|          0|
    |empty_22_reg_1828                                                         |  31|   0|   31|          0|
    |empty_23_reg_1833                                                         |  31|   0|   31|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg     |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start_reg      |   1|   0|    1|          0|
    |grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln84_1_reg_1952                                                      |  39|   0|   39|          0|
    |lshr_ln84_4_reg_2053                                                      |  38|   0|   38|          0|
    |mul_ln27_reg_1805                                                         |  32|   0|   32|          0|
    |mul_ln31_reg_1855                                                         |  32|   0|   32|          0|
    |mul_ln40_5_reg_1921                                                       |  63|   0|   63|          0|
    |mul_ln40_6_reg_1926                                                       |  63|   0|   63|          0|
    |mul_ln42_3_reg_1931                                                       |  63|   0|   63|          0|
    |mul_ln42_4_reg_1936                                                       |  63|   0|   63|          0|
    |mul_ln61_reg_1871                                                         |  32|   0|   32|          0|
    |mul_ln65_reg_1877                                                         |  32|   0|   32|          0|
    |mul_ln68_reg_1941                                                         |  63|   0|   63|          0|
    |mul_ln75_reg_1883                                                         |  32|   0|   32|          0|
    |out1_w_1_reg_2118                                                         |  25|   0|   25|          0|
    |out1_w_2_reg_2123                                                         |  27|   0|   27|          0|
    |out1_w_3_reg_2068                                                         |  25|   0|   25|          0|
    |out1_w_4_reg_2073                                                         |  26|   0|   26|          0|
    |out1_w_5_reg_2083                                                         |  25|   0|   25|          0|
    |out1_w_6_reg_2088                                                         |  26|   0|   26|          0|
    |out1_w_7_reg_2093                                                         |  25|   0|   25|          0|
    |out1_w_8_reg_2098                                                         |  26|   0|   26|          0|
    |out1_w_9_reg_2103                                                         |  25|   0|   25|          0|
    |out1_w_reg_2113                                                           |  26|   0|   26|          0|
    |trunc_ln22_1_reg_1785                                                     |  62|   0|   62|          0|
    |trunc_ln41_1_reg_2037                                                     |  25|   0|   25|          0|
    |trunc_ln41_2_reg_2042                                                     |  25|   0|   25|          0|
    |trunc_ln41_reg_1866                                                       |  31|   0|   31|          0|
    |trunc_ln63_1_reg_2002                                                     |  25|   0|   25|          0|
    |trunc_ln63_reg_1997                                                       |  25|   0|   25|          0|
    |trunc_ln66_1_reg_1967                                                     |  26|   0|   26|          0|
    |trunc_ln66_reg_1962                                                       |  25|   0|   25|          0|
    |trunc_ln67_reg_1972                                                       |  25|   0|   25|          0|
    |trunc_ln68_reg_1977                                                       |  25|   0|   25|          0|
    |trunc_ln81_reg_2012                                                       |  25|   0|   25|          0|
    |trunc_ln82_reg_2022                                                       |  25|   0|   25|          0|
    |trunc_ln84_11_reg_2078                                                    |  39|   0|   39|          0|
    |trunc_ln84_2_reg_1982                                                     |  26|   0|   26|          0|
    |trunc_ln84_5_reg_2058                                                     |  25|   0|   25|          0|
    |trunc_ln97_1_reg_1791                                                     |  62|   0|   62|          0|
    |zext_ln27_1_reg_1838                                                      |  32|   0|   64|         32|
    |zext_ln31_reg_1850                                                        |  32|   0|   64|         32|
    |zext_ln41_6_reg_1915                                                      |  32|   0|   64|         32|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     |2293|   0| 2389|         96|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                  control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                  control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|                  control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                  control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                  control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                  control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                  control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                  control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square|  return value|
|m_axi_mem_AWVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA        |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID          |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER        |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID      |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY      |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR       |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID         |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN        |  out|    8|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST      |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK       |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE      |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT       |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS        |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION     |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA        |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER        |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID       |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY       |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP        |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID          |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER        |   in|    1|       m_axi|                      mem|       pointer|
+-----------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 24 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 25 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 25 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%add123_17_loc = alloca i64 1"   --->   Operation 26 'alloca' 'add123_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%add136_18_loc = alloca i64 1"   --->   Operation 27 'alloca' 'add136_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add156_19_loc = alloca i64 1"   --->   Operation 28 'alloca' 'add156_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%add173_110_loc = alloca i64 1"   --->   Operation 29 'alloca' 'add173_110_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg1_r_loc = alloca i64 1"   --->   Operation 30 'alloca' 'arg1_r_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg1_r_1_loc = alloca i64 1"   --->   Operation 31 'alloca' 'arg1_r_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg1_r_2_loc = alloca i64 1"   --->   Operation 32 'alloca' 'arg1_r_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg1_r_3_loc = alloca i64 1"   --->   Operation 33 'alloca' 'arg1_r_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg1_r_4_loc = alloca i64 1"   --->   Operation 34 'alloca' 'arg1_r_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg1_r_5_loc = alloca i64 1"   --->   Operation 35 'alloca' 'arg1_r_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg1_r_6_loc = alloca i64 1"   --->   Operation 36 'alloca' 'arg1_r_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg1_r_7_loc = alloca i64 1"   --->   Operation 37 'alloca' 'arg1_r_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%arg1_r_8_loc = alloca i64 1"   --->   Operation 38 'alloca' 'arg1_r_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arg1_r_9_loc = alloca i64 1"   --->   Operation 39 'alloca' 'arg1_r_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln22_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d2.cpp:22]   --->   Operation 40 'partselect' 'trunc_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln97_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d2.cpp:97]   --->   Operation 41 'partselect' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln22 = sext i62 %trunc_ln22_1" [d2.cpp:22]   --->   Operation 42 'sext' 'sext_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln22" [d2.cpp:22]   --->   Operation 43 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 51 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %mem_addr, i32 10" [d2.cpp:22]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln22 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln22_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:22]   --->   Operation 52 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.22>
ST_11 : Operation 53 [1/2] (1.22ns)   --->   "%call_ln22 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln22_1, i32 %arg1_r_9_loc, i32 %arg1_r_8_loc, i32 %arg1_r_7_loc, i32 %arg1_r_6_loc, i32 %arg1_r_5_loc, i32 %arg1_r_4_loc, i32 %arg1_r_3_loc, i32 %arg1_r_2_loc, i32 %arg1_r_1_loc, i32 %arg1_r_loc" [d2.cpp:22]   --->   Operation 53 'call' 'call_ln22' <Predicate = true> <Delay = 1.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.42>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_9_loc_load = load i32 %arg1_r_9_loc"   --->   Operation 54 'load' 'arg1_r_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_12 : [1/1] (0.57ns)   --->   Input mux for Operation 55 '%mul_ln27 = mul i32 %arg1_r_9_loc_load, i32 38'
ST_12 : Operation 55 [1/1] (2.84ns)   --->   "%mul_ln27 = mul i32 %arg1_r_9_loc_load, i32 38" [d2.cpp:27]   --->   Operation 55 'mul' 'mul_ln27' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.42>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_8_loc_load = load i32 %arg1_r_8_loc"   --->   Operation 56 'load' 'arg1_r_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_7_loc_load = load i32 %arg1_r_7_loc"   --->   Operation 57 'load' 'arg1_r_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_6_loc_load = load i32 %arg1_r_6_loc"   --->   Operation 58 'load' 'arg1_r_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %arg1_r_6_loc_load"   --->   Operation 59 'trunc' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_5_loc_load = load i32 %arg1_r_5_loc"   --->   Operation 60 'load' 'arg1_r_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 61 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %arg1_r_5_loc_load"   --->   Operation 61 'trunc' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 62 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %arg1_r_7_loc_load"   --->   Operation 62 'trunc' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i32 %arg1_r_9_loc_load" [d2.cpp:27]   --->   Operation 63 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i32 %mul_ln27" [d2.cpp:27]   --->   Operation 64 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 65 '%arr = mul i64 %zext_ln27_1, i64 %zext_ln27'
ST_13 : Operation 65 [1/1] (2.62ns)   --->   "%arr = mul i64 %zext_ln27_1, i64 %zext_ln27" [d2.cpp:27]   --->   Operation 65 'mul' 'arr' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i32 %arg1_r_8_loc_load" [d2.cpp:31]   --->   Operation 66 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 67 '%mul_ln31 = mul i32 %arg1_r_8_loc_load, i32 19'
ST_13 : Operation 67 [1/1] (2.84ns)   --->   "%mul_ln31 = mul i32 %arg1_r_8_loc_load, i32 19" [d2.cpp:31]   --->   Operation 67 'mul' 'mul_ln31' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.79ns)   --->   Input mux for Operation 68 '%arr_1 = mul i64 %zext_ln27_1, i64 %zext_ln31'
ST_13 : Operation 68 [1/1] (2.62ns)   --->   "%arr_1 = mul i64 %zext_ln27_1, i64 %zext_ln31" [d2.cpp:40]   --->   Operation 68 'mul' 'arr_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %arg1_r_8_loc_load" [d2.cpp:41]   --->   Operation 69 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 70 '%mul_ln61 = mul i32 %arg1_r_7_loc_load, i32 38'
ST_13 : Operation 70 [1/1] (2.84ns)   --->   "%mul_ln61 = mul i32 %arg1_r_7_loc_load, i32 38" [d2.cpp:61]   --->   Operation 70 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 71 '%mul_ln65 = mul i32 %arg1_r_6_loc_load, i32 19'
ST_13 : Operation 71 [1/1] (2.84ns)   --->   "%mul_ln65 = mul i32 %arg1_r_6_loc_load, i32 19" [d2.cpp:65]   --->   Operation 71 'mul' 'mul_ln65' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 72 '%mul_ln75 = mul i32 %arg1_r_5_loc_load, i32 38'
ST_13 : Operation 72 [1/1] (2.84ns)   --->   "%mul_ln75 = mul i32 %arg1_r_5_loc_load, i32 38" [d2.cpp:75]   --->   Operation 72 'mul' 'mul_ln75' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.14>
ST_14 : Operation 73 [1/1] (0.00ns)   --->   "%arg1_r_4_loc_load = load i32 %arg1_r_4_loc"   --->   Operation 73 'load' 'arg1_r_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %arg1_r_4_loc_load"   --->   Operation 74 'trunc' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%arg1_r_3_loc_load = load i32 %arg1_r_3_loc"   --->   Operation 75 'load' 'arg1_r_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_2_loc_load = load i32 %arg1_r_2_loc"   --->   Operation 76 'load' 'arg1_r_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%arg1_r_1_loc_load = load i32 %arg1_r_1_loc"   --->   Operation 77 'load' 'arg1_r_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 78 [1/1] (0.00ns)   --->   "%arg1_r_loc_load = load i32 %arg1_r_loc"   --->   Operation 78 'load' 'arg1_r_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln30 = shl i32 %arg1_r_9_loc_load, i32 1" [d2.cpp:30]   --->   Operation 79 'shl' 'shl_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i32 %mul_ln31" [d2.cpp:31]   --->   Operation 80 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 81 '%mul_ln31_1 = mul i64 %zext_ln31_1, i64 %zext_ln31'
ST_14 : Operation 81 [1/1] (2.62ns)   --->   "%mul_ln31_1 = mul i64 %zext_ln31_1, i64 %zext_ln31" [d2.cpp:31]   --->   Operation 81 'mul' 'mul_ln31_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln41 = shl i32 %arg1_r_8_loc_load, i32 1" [d2.cpp:41]   --->   Operation 82 'shl' 'shl_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i32 %arg1_r_7_loc_load" [d2.cpp:40]   --->   Operation 83 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %mul_ln27" [d2.cpp:40]   --->   Operation 84 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i32 %arg1_r_7_loc_load" [d2.cpp:40]   --->   Operation 85 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 86 '%mul_ln40_4 = mul i63 %zext_ln40_3, i63 %zext_ln40_4'
ST_14 : Operation 86 [1/1] (2.81ns)   --->   "%mul_ln40_4 = mul i63 %zext_ln40_3, i63 %zext_ln40_4" [d2.cpp:40]   --->   Operation 86 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_4, i1 0" [d2.cpp:40]   --->   Operation 87 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %mul_ln31" [d2.cpp:42]   --->   Operation 88 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 89 '%mul_ln42_1 = mul i63 %zext_ln42, i63 %zext_ln40_4'
ST_14 : Operation 89 [1/1] (2.81ns)   --->   "%mul_ln42_1 = mul i63 %zext_ln42, i63 %zext_ln40_4" [d2.cpp:42]   --->   Operation 89 'mul' 'mul_ln42_1' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln42_1, i1 0" [d2.cpp:42]   --->   Operation 90 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %arg1_r_6_loc_load" [d2.cpp:40]   --->   Operation 91 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 92 '%mul_ln40_2 = mul i64 %zext_ln27_1, i64 %zext_ln40_1'
ST_14 : Operation 92 [1/1] (2.62ns)   --->   "%mul_ln40_2 = mul i64 %zext_ln27_1, i64 %zext_ln40_1" [d2.cpp:40]   --->   Operation 92 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln41_1 = shl i32 %arg1_r_5_loc_load, i32 1" [d2.cpp:41]   --->   Operation 93 'shl' 'shl_ln41_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i32 %shl_ln41_1" [d2.cpp:41]   --->   Operation 94 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 95 [1/1] (1.08ns)   --->   "%arr_2 = add i64 %shl_ln2, i64 %mul_ln31_1" [d2.cpp:40]   --->   Operation 95 'add' 'arr_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 96 [1/1] (1.08ns)   --->   "%arr_3 = add i64 %mul_ln40_2, i64 %shl_ln3" [d2.cpp:42]   --->   Operation 96 'add' 'arr_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 97 [2/2] (0.42ns)   --->   "%call_ln42 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_20, i31 %trunc_ln41, i31 %empty_23, i31 %empty_22, i31 %empty_21, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %add173_110_loc, i64 %add156_19_loc, i64 %add136_18_loc, i64 %add123_17_loc" [d2.cpp:42]   --->   Operation 97 'call' 'call_ln42' <Predicate = true> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i32 %arg1_r_loc_load" [d2.cpp:30]   --->   Operation 98 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i32 %arg1_r_1_loc_load" [d2.cpp:41]   --->   Operation 99 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i32 %arg1_r_2_loc_load" [d2.cpp:41]   --->   Operation 100 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln41_2 = shl i32 %arg1_r_6_loc_load, i32 1" [d2.cpp:41]   --->   Operation 101 'shl' 'shl_ln41_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 102 '%mul_ln40 = mul i64 %zext_ln27_1, i64 %zext_ln41_2'
ST_14 : Operation 102 [1/1] (2.62ns)   --->   "%mul_ln40 = mul i64 %zext_ln27_1, i64 %zext_ln41_2" [d2.cpp:40]   --->   Operation 102 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i32 %shl_ln30" [d2.cpp:30]   --->   Operation 103 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 104 '%mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30'
ST_14 : Operation 104 [1/1] (2.62ns)   --->   "%mul_ln30 = mul i64 %zext_ln30_1, i64 %zext_ln30" [d2.cpp:30]   --->   Operation 104 'mul' 'mul_ln30' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i32 %shl_ln41" [d2.cpp:41]   --->   Operation 105 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 106 '%mul_ln41 = mul i64 %zext_ln41_3, i64 %zext_ln41_1'
ST_14 : Operation 106 [1/1] (2.62ns)   --->   "%mul_ln41 = mul i64 %zext_ln41_3, i64 %zext_ln41_1" [d2.cpp:41]   --->   Operation 106 'mul' 'mul_ln41' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln41_3 = shl i32 %arg1_r_7_loc_load, i32 1" [d2.cpp:41]   --->   Operation 107 'shl' 'shl_ln41_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i32 %arg1_r_5_loc_load" [d2.cpp:40]   --->   Operation 108 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i32 %arg1_r_5_loc_load" [d2.cpp:42]   --->   Operation 109 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 110 '%mul_ln42 = mul i63 %zext_ln42, i63 %zext_ln42_1'
ST_14 : Operation 110 [1/1] (2.81ns)   --->   "%mul_ln42 = mul i63 %zext_ln42, i63 %zext_ln42_1" [d2.cpp:42]   --->   Operation 110 'mul' 'mul_ln42' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln42_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln42, i1 0" [d2.cpp:42]   --->   Operation 111 'bitconcatenate' 'shl_ln42_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i32 %shl_ln41_3" [d2.cpp:41]   --->   Operation 112 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 113 '%mul_ln41_1 = mul i64 %zext_ln41_4, i64 %zext_ln41_2'
ST_14 : Operation 113 [1/1] (2.62ns)   --->   "%mul_ln41_1 = mul i64 %zext_ln41_4, i64 %zext_ln41_2" [d2.cpp:41]   --->   Operation 113 'mul' 'mul_ln41_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i32 %arg1_r_3_loc_load" [d2.cpp:41]   --->   Operation 114 'zext' 'zext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i32 %arg1_r_4_loc_load" [d2.cpp:41]   --->   Operation 115 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 116 '%mul_ln40_3 = mul i64 %zext_ln27_1, i64 %zext_ln41_6'
ST_14 : Operation 116 [1/1] (2.62ns)   --->   "%mul_ln40_3 = mul i64 %zext_ln27_1, i64 %zext_ln41_6" [d2.cpp:40]   --->   Operation 116 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i32 %shl_ln41_2" [d2.cpp:41]   --->   Operation 117 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 118 '%mul_ln41_2 = mul i64 %zext_ln41_7, i64 %zext_ln41_5'
ST_14 : Operation 118 [1/1] (2.62ns)   --->   "%mul_ln41_2 = mul i64 %zext_ln41_7, i64 %zext_ln41_5" [d2.cpp:41]   --->   Operation 118 'mul' 'mul_ln41_2' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 119 '%mul_ln41_3 = mul i64 %zext_ln41, i64 %zext_ln41_6'
ST_14 : Operation 119 [1/1] (2.62ns)   --->   "%mul_ln41_3 = mul i64 %zext_ln41, i64 %zext_ln41_6" [d2.cpp:41]   --->   Operation 119 'mul' 'mul_ln41_3' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %arg1_r_3_loc_load" [d2.cpp:40]   --->   Operation 120 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 121 '%mul_ln40_5 = mul i63 %zext_ln40_3, i63 %zext_ln40_5'
ST_14 : Operation 121 [1/1] (2.81ns)   --->   "%mul_ln40_5 = mul i63 %zext_ln40_3, i63 %zext_ln40_5" [d2.cpp:40]   --->   Operation 121 'mul' 'mul_ln40_5' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 122 '%mul_ln42_2 = mul i63 %zext_ln42, i63 %zext_ln40_5'
ST_14 : Operation 122 [1/1] (2.81ns)   --->   "%mul_ln42_2 = mul i63 %zext_ln42, i63 %zext_ln40_5" [d2.cpp:42]   --->   Operation 122 'mul' 'mul_ln42_2' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln42_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln42_2, i1 0" [d2.cpp:42]   --->   Operation 123 'bitconcatenate' 'shl_ln42_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns)   --->   "%shl_ln41_4 = shl i32 %arg1_r_1_loc_load, i32 1" [d2.cpp:41]   --->   Operation 124 'shl' 'shl_ln41_4' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 125 '%mul_ln40_6 = mul i63 %zext_ln40_3, i63 %zext_ln42_1'
ST_14 : Operation 125 [1/1] (2.81ns)   --->   "%mul_ln40_6 = mul i63 %zext_ln40_3, i63 %zext_ln42_1" [d2.cpp:40]   --->   Operation 125 'mul' 'mul_ln40_6' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i32 %arg1_r_6_loc_load" [d2.cpp:42]   --->   Operation 126 'zext' 'zext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 127 '%mul_ln42_3 = mul i63 %zext_ln42, i63 %zext_ln42_2'
ST_14 : Operation 127 [1/1] (2.81ns)   --->   "%mul_ln42_3 = mul i63 %zext_ln42, i63 %zext_ln42_2" [d2.cpp:42]   --->   Operation 127 'mul' 'mul_ln42_3' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln41_5 = shl i32 %arg1_r_4_loc_load, i32 1" [d2.cpp:41]   --->   Operation 128 'shl' 'shl_ln41_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln42_3 = zext i32 %arg1_r_4_loc_load" [d2.cpp:42]   --->   Operation 129 'zext' 'zext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 130 '%mul_ln42_4 = mul i63 %zext_ln42, i63 %zext_ln42_3'
ST_14 : Operation 130 [1/1] (2.81ns)   --->   "%mul_ln42_4 = mul i63 %zext_ln42, i63 %zext_ln42_3" [d2.cpp:42]   --->   Operation 130 'mul' 'mul_ln42_4' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln41_6 = shl i32 %arg1_r_2_loc_load, i32 1" [d2.cpp:41]   --->   Operation 131 'shl' 'shl_ln41_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i32 %arg1_r_1_loc_load" [d2.cpp:40]   --->   Operation 132 'zext' 'zext_ln40_6' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 133 '%mul_ln40_7 = mul i63 %zext_ln40_3, i63 %zext_ln40_6'
ST_14 : Operation 133 [1/1] (2.81ns)   --->   "%mul_ln40_7 = mul i63 %zext_ln40_3, i63 %zext_ln40_6" [d2.cpp:40]   --->   Operation 133 'mul' 'mul_ln40_7' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln40_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_7, i1 0" [d2.cpp:40]   --->   Operation 134 'bitconcatenate' 'shl_ln40_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln42_4 = zext i32 %arg1_r_2_loc_load" [d2.cpp:42]   --->   Operation 135 'zext' 'zext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 136 '%mul_ln42_5 = mul i63 %zext_ln42, i63 %zext_ln42_4'
ST_14 : Operation 136 [1/1] (2.81ns)   --->   "%mul_ln42_5 = mul i63 %zext_ln42, i63 %zext_ln42_4" [d2.cpp:42]   --->   Operation 136 'mul' 'mul_ln42_5' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln42_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln42_5, i1 0" [d2.cpp:42]   --->   Operation 137 'bitconcatenate' 'shl_ln42_5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i32 %shl_ln41_5" [d2.cpp:41]   --->   Operation 138 'zext' 'zext_ln41_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln41_9 = zext i32 %shl_ln41_6" [d2.cpp:41]   --->   Operation 139 'zext' 'zext_ln41_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln41_10 = zext i32 %shl_ln41_4" [d2.cpp:41]   --->   Operation 140 'zext' 'zext_ln41_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i32 %mul_ln61" [d2.cpp:61]   --->   Operation 141 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 142 '%mul_ln61_1 = mul i64 %zext_ln61, i64 %zext_ln40_1'
ST_14 : Operation 142 [1/1] (2.62ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln61, i64 %zext_ln40_1" [d2.cpp:61]   --->   Operation 142 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln62 = shl i32 %arg1_r_3_loc_load, i32 1" [d2.cpp:62]   --->   Operation 143 'shl' 'shl_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %shl_ln62" [d2.cpp:62]   --->   Operation 144 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 145 '%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln30'
ST_14 : Operation 145 [1/1] (2.62ns)   --->   "%mul_ln62 = mul i64 %zext_ln62, i64 %zext_ln30" [d2.cpp:62]   --->   Operation 145 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 146 '%mul_ln63 = mul i64 %zext_ln41_9, i64 %zext_ln41_1'
ST_14 : Operation 146 [1/1] (2.62ns)   --->   "%mul_ln63 = mul i64 %zext_ln41_9, i64 %zext_ln41_1" [d2.cpp:63]   --->   Operation 146 'mul' 'mul_ln63' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %mul_ln65" [d2.cpp:65]   --->   Operation 147 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 148 '%mul_ln65_1 = mul i64 %zext_ln65, i64 %zext_ln40_1'
ST_14 : Operation 148 [1/1] (2.62ns)   --->   "%mul_ln65_1 = mul i64 %zext_ln65, i64 %zext_ln40_1" [d2.cpp:65]   --->   Operation 148 'mul' 'mul_ln65_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 149 '%mul_ln66 = mul i64 %zext_ln41_9, i64 %zext_ln30'
ST_14 : Operation 149 [1/1] (2.62ns)   --->   "%mul_ln66 = mul i64 %zext_ln41_9, i64 %zext_ln30" [d2.cpp:66]   --->   Operation 149 'mul' 'mul_ln66' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 150 '%mul_ln67 = mul i64 %zext_ln41_10, i64 %zext_ln41_1'
ST_14 : Operation 150 [1/1] (2.62ns)   --->   "%mul_ln67 = mul i64 %zext_ln41_10, i64 %zext_ln41_1" [d2.cpp:67]   --->   Operation 150 'mul' 'mul_ln67' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i32 %mul_ln61" [d2.cpp:68]   --->   Operation 151 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 152 '%mul_ln68 = mul i63 %zext_ln68, i63 %zext_ln42_1'
ST_14 : Operation 152 [1/1] (2.81ns)   --->   "%mul_ln68 = mul i63 %zext_ln68, i63 %zext_ln42_1" [d2.cpp:68]   --->   Operation 152 'mul' 'mul_ln68' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i32 %mul_ln65" [d2.cpp:70]   --->   Operation 153 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 154 '%mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln42_1'
ST_14 : Operation 154 [1/1] (2.81ns)   --->   "%mul_ln70 = mul i63 %zext_ln70, i63 %zext_ln42_1" [d2.cpp:70]   --->   Operation 154 'mul' 'mul_ln70' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln70, i1 0" [d2.cpp:70]   --->   Operation 155 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 156 '%mul_ln71 = mul i64 %zext_ln41_10, i64 %zext_ln30'
ST_14 : Operation 156 [1/1] (2.62ns)   --->   "%mul_ln71 = mul i64 %zext_ln41_10, i64 %zext_ln30" [d2.cpp:71]   --->   Operation 156 'mul' 'mul_ln71' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 157 '%mul_ln72 = mul i64 %zext_ln61, i64 %zext_ln41_6'
ST_14 : Operation 157 [1/1] (2.62ns)   --->   "%mul_ln72 = mul i64 %zext_ln61, i64 %zext_ln41_6" [d2.cpp:72]   --->   Operation 157 'mul' 'mul_ln72' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 158 '%mul_ln74 = mul i63 %zext_ln70, i63 %zext_ln42_3'
ST_14 : Operation 158 [1/1] (2.81ns)   --->   "%mul_ln74 = mul i63 %zext_ln70, i63 %zext_ln42_3" [d2.cpp:74]   --->   Operation 158 'mul' 'mul_ln74' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln74, i1 0" [d2.cpp:74]   --->   Operation 159 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %mul_ln75" [d2.cpp:75]   --->   Operation 160 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 161 '%mul_ln75_1 = mul i64 %zext_ln75, i64 %zext_ln40_2'
ST_14 : Operation 161 [1/1] (2.62ns)   --->   "%mul_ln75_1 = mul i64 %zext_ln75, i64 %zext_ln40_2" [d2.cpp:75]   --->   Operation 161 'mul' 'mul_ln75_1' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 162 '%mul_ln76 = mul i64 %zext_ln30, i64 %zext_ln30'
ST_14 : Operation 162 [1/1] (2.62ns)   --->   "%mul_ln76 = mul i64 %zext_ln30, i64 %zext_ln30" [d2.cpp:76]   --->   Operation 162 'mul' 'mul_ln76' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.60ns)   --->   Input mux for Operation 163 '%mul_ln77 = mul i63 %zext_ln68, i63 %zext_ln40_5'
ST_14 : Operation 163 [1/1] (2.81ns)   --->   "%mul_ln77 = mul i63 %zext_ln68, i63 %zext_ln40_5" [d2.cpp:77]   --->   Operation 163 'mul' 'mul_ln77' <Predicate = true> <Delay = 2.81> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln77, i1 0" [d2.cpp:77]   --->   Operation 164 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (1.08ns)   --->   "%arr_11 = add i64 %mul_ln75_1, i64 %mul_ln76" [d2.cpp:42]   --->   Operation 165 'add' 'arr_11' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i63 %mul_ln74" [d2.cpp:74]   --->   Operation 166 'trunc' 'trunc_ln74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln74, i1 0" [d2.cpp:74]   --->   Operation 167 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln74_1 = trunc i64 %arr_11" [d2.cpp:74]   --->   Operation 168 'trunc' 'trunc_ln74_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i63 %mul_ln77" [d2.cpp:75]   --->   Operation 169 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln75, i1 0" [d2.cpp:75]   --->   Operation 170 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i63 %mul_ln42_5" [d2.cpp:76]   --->   Operation 171 'trunc' 'trunc_ln76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln2 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln76, i1 0" [d2.cpp:76]   --->   Operation 172 'bitconcatenate' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln77 = trunc i63 %mul_ln40_7" [d2.cpp:77]   --->   Operation 173 'trunc' 'trunc_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln77, i1 0" [d2.cpp:77]   --->   Operation 174 'bitconcatenate' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77 = add i64 %arr_11, i64 %shl_ln1" [d2.cpp:77]   --->   Operation 175 'add' 'add_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln77_1 = add i64 %shl_ln42_5, i64 %shl_ln40_3" [d2.cpp:77]   --->   Operation 176 'add' 'add_ln77_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 177 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln77_2 = add i64 %add_ln77_1, i64 %shl_ln4" [d2.cpp:77]   --->   Operation 177 'add' 'add_ln77_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 178 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%arr_9 = add i64 %add_ln77_2, i64 %add_ln77" [d2.cpp:77]   --->   Operation 178 'add' 'arr_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 179 '%mul_ln79 = mul i64 %zext_ln41_8, i64 %zext_ln30'
ST_14 : Operation 179 [1/1] (2.62ns)   --->   "%mul_ln79 = mul i64 %zext_ln41_8, i64 %zext_ln30" [d2.cpp:79]   --->   Operation 179 'mul' 'mul_ln79' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln80 = shl i32 %arg1_r_3_loc_load, i32 2" [d2.cpp:80]   --->   Operation 180 'shl' 'shl_ln80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i32 %shl_ln80" [d2.cpp:80]   --->   Operation 181 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 182 '%mul_ln80 = mul i64 %zext_ln80, i64 %zext_ln41_1'
ST_14 : Operation 182 [1/1] (2.62ns)   --->   "%mul_ln80 = mul i64 %zext_ln80, i64 %zext_ln41_1" [d2.cpp:80]   --->   Operation 182 'mul' 'mul_ln80' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 183 '%mul_ln81 = mul i64 %zext_ln41_2, i64 %zext_ln41_2'
ST_14 : Operation 183 [1/1] (2.62ns)   --->   "%mul_ln81 = mul i64 %zext_ln41_2, i64 %zext_ln41_2" [d2.cpp:81]   --->   Operation 183 'mul' 'mul_ln81' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : [1/1] (0.79ns)   --->   Input mux for Operation 184 '%mul_ln82 = mul i64 %zext_ln61, i64 %zext_ln40'
ST_14 : Operation 184 [1/1] (2.62ns)   --->   "%mul_ln82 = mul i64 %zext_ln61, i64 %zext_ln40" [d2.cpp:82]   --->   Operation 184 'mul' 'mul_ln82' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_9 = add i26 %trunc_ln1, i26 %trunc_ln2" [d2.cpp:84]   --->   Operation 185 'add' 'add_ln84_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_11 = add i26 %trunc_ln74_1, i26 %trunc_ln3" [d2.cpp:84]   --->   Operation 186 'add' 'add_ln84_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 187 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln84_12 = add i26 %add_ln84_11, i26 %trunc_ln" [d2.cpp:84]   --->   Operation 187 'add' 'add_ln84_12' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 188 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln84_10 = add i26 %add_ln84_12, i26 %add_ln84_9" [d2.cpp:84]   --->   Operation 188 'add' 'add_ln84_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %arr_9, i32 26, i32 63" [d2.cpp:84]   --->   Operation 189 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln84_1 = zext i38 %lshr_ln" [d2.cpp:84]   --->   Operation 190 'zext' 'zext_ln84_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (1.08ns)   --->   "%add_ln72 = add i64 %mul_ln72, i64 %shl_ln42_2" [d2.cpp:72]   --->   Operation 191 'add' 'add_ln72' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln72_1 = add i64 %shl_ln, i64 %mul_ln40" [d2.cpp:72]   --->   Operation 192 'add' 'add_ln72_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 193 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln72_2 = add i64 %add_ln72_1, i64 %mul_ln71" [d2.cpp:72]   --->   Operation 193 'add' 'add_ln72_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i64 %add_ln72" [d2.cpp:72]   --->   Operation 194 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln72_1 = trunc i64 %add_ln72_2" [d2.cpp:72]   --->   Operation 195 'trunc' 'trunc_ln72_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_14 = add i64 %add_ln72_2, i64 %add_ln72" [d2.cpp:72]   --->   Operation 196 'add' 'arr_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %arr_9, i32 26, i32 50" [d2.cpp:84]   --->   Operation 197 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_13 = add i25 %trunc_ln72_1, i25 %trunc_ln72" [d2.cpp:84]   --->   Operation 198 'add' 'add_ln84_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 199 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84 = add i64 %arr_14, i64 %zext_ln84_1" [d2.cpp:84]   --->   Operation 199 'add' 'add_ln84' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 200 [1/1] (0.00ns)   --->   "%lshr_ln84_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84, i32 25, i32 63" [d2.cpp:84]   --->   Operation 200 'partselect' 'lshr_ln84_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln65_1 = add i64 %mul_ln67, i64 %mul_ln65_1" [d2.cpp:65]   --->   Operation 201 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 202 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln65 = add i64 %add_ln65_1, i64 %mul_ln66" [d2.cpp:65]   --->   Operation 202 'add' 'add_ln65' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i63 %mul_ln68" [d2.cpp:66]   --->   Operation 203 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln66_1 = trunc i64 %add_ln65" [d2.cpp:66]   --->   Operation 204 'trunc' 'trunc_ln66_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i63 %mul_ln42_4" [d2.cpp:67]   --->   Operation 205 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i63 %mul_ln40_5" [d2.cpp:68]   --->   Operation 206 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln84_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84, i32 25, i32 50" [d2.cpp:84]   --->   Operation 207 'partselect' 'trunc_ln84_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (1.08ns)   --->   "%add_ln63 = add i64 %mul_ln61_1, i64 %shl_ln42_1" [d2.cpp:63]   --->   Operation 208 'add' 'add_ln63' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_1 = add i64 %mul_ln62, i64 %mul_ln40_3" [d2.cpp:63]   --->   Operation 209 'add' 'add_ln63_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 210 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln63_2 = add i64 %add_ln63_1, i64 %mul_ln63" [d2.cpp:63]   --->   Operation 210 'add' 'add_ln63_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %add_ln63" [d2.cpp:63]   --->   Operation 211 'trunc' 'trunc_ln63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln63_1 = trunc i64 %add_ln63_2" [d2.cpp:63]   --->   Operation 212 'trunc' 'trunc_ln63_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (1.08ns)   --->   "%add_ln80_1 = add i64 %mul_ln81, i64 %mul_ln79" [d2.cpp:80]   --->   Operation 213 'add' 'add_ln80_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 214 [1/1] (1.08ns)   --->   "%add_ln80_2 = add i64 %mul_ln80, i64 %mul_ln82" [d2.cpp:80]   --->   Operation 214 'add' 'add_ln80_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i64 %add_ln80_1" [d2.cpp:80]   --->   Operation 215 'trunc' 'trunc_ln80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln80_1 = trunc i64 %add_ln80_2" [d2.cpp:80]   --->   Operation 216 'trunc' 'trunc_ln80_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 217 [1/1] (1.08ns)   --->   "%add_ln80 = add i64 %add_ln80_2, i64 %add_ln80_1" [d2.cpp:80]   --->   Operation 217 'add' 'add_ln80' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i63 %mul_ln42_3" [d2.cpp:81]   --->   Operation 218 'trunc' 'trunc_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.95ns)   --->   "%add_ln81 = add i26 %trunc_ln80_1, i26 %trunc_ln80" [d2.cpp:81]   --->   Operation 219 'add' 'add_ln81' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i63 %mul_ln40_6" [d2.cpp:82]   --->   Operation 220 'trunc' 'trunc_ln82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 221 [1/1] (1.08ns)   --->   "%add_ln41 = add i64 %mul_ln41_1, i64 %mul_ln41" [d2.cpp:41]   --->   Operation 221 'add' 'add_ln41' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln41_1 = add i64 %mul_ln41_2, i64 %mul_ln30" [d2.cpp:41]   --->   Operation 222 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 223 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln41_2 = add i64 %add_ln41_1, i64 %mul_ln41_3" [d2.cpp:41]   --->   Operation 223 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 224 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %add_ln41" [d2.cpp:41]   --->   Operation 224 'trunc' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i64 %add_ln41_2" [d2.cpp:41]   --->   Operation 225 'trunc' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln85_1 = add i25 %add_ln84_13, i25 %trunc_ln5" [d2.cpp:85]   --->   Operation 226 'add' 'add_ln85_1' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 4.36>
ST_15 : Operation 227 [1/2] (0.00ns)   --->   "%call_ln42 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3, i64 %arr_3, i64 %arr_2, i64 %arr_1, i64 %arr, i32 %arg1_r_loc_load, i32 %arg1_r_2_loc_load, i31 %empty_20, i31 %trunc_ln41, i31 %empty_23, i31 %empty_22, i31 %empty_21, i32 %arg1_r_3_loc_load, i32 %arg1_r_1_loc_load, i64 %add173_110_loc, i64 %add156_19_loc, i64 %add136_18_loc, i64 %add123_17_loc" [d2.cpp:42]   --->   Operation 227 'call' 'call_ln42' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_5, i1 0" [d2.cpp:40]   --->   Operation 228 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_6, i1 0" [d2.cpp:40]   --->   Operation 229 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%shl_ln42_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln42_3, i1 0" [d2.cpp:42]   --->   Operation 230 'bitconcatenate' 'shl_ln42_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln42_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln42_4, i1 0" [d2.cpp:42]   --->   Operation 231 'bitconcatenate' 'shl_ln42_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln68, i1 0" [d2.cpp:68]   --->   Operation 232 'bitconcatenate' 'shl_ln9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln84_2 = zext i39 %lshr_ln84_1" [d2.cpp:84]   --->   Operation 233 'zext' 'zext_ln84_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln6 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln66, i1 0" [d2.cpp:66]   --->   Operation 234 'bitconcatenate' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln7 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln67, i1 0" [d2.cpp:67]   --->   Operation 235 'bitconcatenate' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln68, i1 0" [d2.cpp:68]   --->   Operation 236 'bitconcatenate' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_14 = add i64 %add_ln65, i64 %shl_ln9" [d2.cpp:84]   --->   Operation 237 'add' 'add_ln84_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_15 = add i64 %shl_ln40_1, i64 %zext_ln84_2" [d2.cpp:84]   --->   Operation 238 'add' 'add_ln84_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 239 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_16 = add i64 %add_ln84_15, i64 %shl_ln42_4" [d2.cpp:84]   --->   Operation 239 'add' 'add_ln84_16' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 240 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_1 = add i64 %add_ln84_16, i64 %add_ln84_14" [d2.cpp:84]   --->   Operation 240 'add' 'add_ln84_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln84_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_1, i32 26, i32 63" [d2.cpp:84]   --->   Operation 241 'partselect' 'lshr_ln84_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln84_3 = zext i38 %lshr_ln84_2" [d2.cpp:84]   --->   Operation 242 'zext' 'zext_ln84_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_13 = add i64 %add_ln63_2, i64 %add_ln63" [d2.cpp:63]   --->   Operation 243 'add' 'arr_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln84_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_1, i32 26, i32 50" [d2.cpp:84]   --->   Operation 244 'partselect' 'trunc_ln84_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_17 = add i25 %trunc_ln63_1, i25 %trunc_ln63" [d2.cpp:84]   --->   Operation 245 'add' 'add_ln84_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 246 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_2 = add i64 %arr_13, i64 %zext_ln84_3" [d2.cpp:84]   --->   Operation 246 'add' 'add_ln84_2' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%lshr_ln84_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_2, i32 25, i32 63" [d2.cpp:84]   --->   Operation 247 'partselect' 'lshr_ln84_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln84_4 = zext i39 %lshr_ln84_3" [d2.cpp:84]   --->   Operation 248 'zext' 'zext_ln84_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln4 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln81, i1 0" [d2.cpp:81]   --->   Operation 249 'bitconcatenate' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln9 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln82, i1 0" [d2.cpp:82]   --->   Operation 250 'bitconcatenate' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln84_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84_2, i32 25, i32 50" [d2.cpp:84]   --->   Operation 251 'partselect' 'trunc_ln84_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_18 = add i64 %add_ln80, i64 %shl_ln42_3" [d2.cpp:84]   --->   Operation 252 'add' 'add_ln84_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 253 [1/1] (1.08ns)   --->   "%add_ln84_19 = add i64 %shl_ln40_2, i64 %zext_ln84_4" [d2.cpp:84]   --->   Operation 253 'add' 'add_ln84_19' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 254 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_3 = add i64 %add_ln84_19, i64 %add_ln84_18" [d2.cpp:84]   --->   Operation 254 'add' 'add_ln84_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 255 [1/1] (0.00ns)   --->   "%lshr_ln84_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_3, i32 26, i32 63" [d2.cpp:84]   --->   Operation 255 'partselect' 'lshr_ln84_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 256 [1/1] (0.00ns)   --->   "%trunc_ln84_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_3, i32 26, i32 50" [d2.cpp:84]   --->   Operation 256 'partselect' 'trunc_ln84_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86_2 = add i26 %trunc_ln66_1, i26 %trunc_ln6" [d2.cpp:86]   --->   Operation 257 'add' 'add_ln86_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln86_3 = add i26 %trunc_ln8, i26 %trunc_ln84_2" [d2.cpp:86]   --->   Operation 258 'add' 'add_ln86_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 259 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln86_4 = add i26 %add_ln86_3, i26 %trunc_ln7" [d2.cpp:86]   --->   Operation 259 'add' 'add_ln86_4' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 260 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln86_1 = add i26 %add_ln86_4, i26 %add_ln86_2" [d2.cpp:86]   --->   Operation 260 'add' 'add_ln86_1' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 261 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_3 = add i25 %add_ln84_17, i25 %trunc_ln84_3" [d2.cpp:87]   --->   Operation 261 'add' 'out1_w_3' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln88 = add i26 %add_ln81, i26 %trunc_ln4" [d2.cpp:88]   --->   Operation 262 'add' 'add_ln88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 263 [1/1] (0.95ns)   --->   "%add_ln88_1 = add i26 %trunc_ln9, i26 %trunc_ln84_4" [d2.cpp:88]   --->   Operation 263 'add' 'add_ln88_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 264 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_4 = add i26 %add_ln88_1, i26 %add_ln88" [d2.cpp:88]   --->   Operation 264 'add' 'out1_w_4' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 265 [1/1] (0.00ns)   --->   "%add173_110_loc_load = load i64 %add173_110_loc"   --->   Operation 265 'load' 'add173_110_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 266 [1/1] (0.00ns)   --->   "%add156_19_loc_load = load i64 %add156_19_loc"   --->   Operation 266 'load' 'add156_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%add136_18_loc_load = load i64 %add136_18_loc"   --->   Operation 267 'load' 'add136_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (0.00ns)   --->   "%add123_17_loc_load = load i64 %add123_17_loc"   --->   Operation 268 'load' 'add123_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_16 : [1/1] (0.79ns)   --->   Input mux for Operation 269 '%mul_ln59 = mul i64 %zext_ln41_6, i64 %zext_ln41_6'
ST_16 : Operation 269 [1/1] (2.62ns)   --->   "%mul_ln59 = mul i64 %zext_ln41_6, i64 %zext_ln41_6" [d2.cpp:59]   --->   Operation 269 'mul' 'mul_ln59' <Predicate = true> <Delay = 2.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln84_5 = zext i38 %lshr_ln84_4" [d2.cpp:84]   --->   Operation 270 'zext' 'zext_ln84_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i64 %add173_110_loc_load" [d2.cpp:84]   --->   Operation 271 'trunc' 'trunc_ln84' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 272 [1/1] (1.08ns)   --->   "%add_ln84_4 = add i64 %add173_110_loc_load, i64 %zext_ln84_5" [d2.cpp:84]   --->   Operation 272 'add' 'add_ln84_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "%lshr_ln84_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_4, i32 25, i32 63" [d2.cpp:84]   --->   Operation 273 'partselect' 'lshr_ln84_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln84_6 = zext i39 %lshr_ln84_5" [d2.cpp:84]   --->   Operation 274 'zext' 'zext_ln84_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln84_1 = trunc i64 %add156_19_loc_load" [d2.cpp:84]   --->   Operation 275 'trunc' 'trunc_ln84_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln84_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84_4, i32 25, i32 50" [d2.cpp:84]   --->   Operation 276 'partselect' 'trunc_ln84_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 277 [1/1] (1.08ns)   --->   "%add_ln84_5 = add i64 %zext_ln84_6, i64 %add156_19_loc_load" [d2.cpp:84]   --->   Operation 277 'add' 'add_ln84_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%lshr_ln84_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_5, i32 26, i32 63" [d2.cpp:84]   --->   Operation 278 'partselect' 'lshr_ln84_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln84_7 = zext i38 %lshr_ln84_6" [d2.cpp:84]   --->   Operation 279 'zext' 'zext_ln84_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln84_6 = trunc i64 %add136_18_loc_load" [d2.cpp:84]   --->   Operation 280 'trunc' 'trunc_ln84_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln84_s = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_5, i32 26, i32 50" [d2.cpp:84]   --->   Operation 281 'partselect' 'trunc_ln84_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln84_6 = add i64 %zext_ln84_7, i64 %add136_18_loc_load" [d2.cpp:84]   --->   Operation 282 'add' 'add_ln84_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%lshr_ln84_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_6, i32 25, i32 63" [d2.cpp:84]   --->   Operation 283 'partselect' 'lshr_ln84_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln84_8 = zext i39 %lshr_ln84_7" [d2.cpp:84]   --->   Operation 284 'zext' 'zext_ln84_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 285 [1/1] (1.08ns)   --->   "%arr_12 = add i64 %add123_17_loc_load, i64 %mul_ln59" [d2.cpp:59]   --->   Operation 285 'add' 'arr_12' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln84_7 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln84_6, i32 25, i32 50" [d2.cpp:84]   --->   Operation 286 'partselect' 'trunc_ln84_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln84_9 = trunc i64 %arr_12" [d2.cpp:84]   --->   Operation 287 'trunc' 'trunc_ln84_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (1.08ns)   --->   "%add_ln84_7 = add i64 %arr_12, i64 %zext_ln84_8" [d2.cpp:84]   --->   Operation 288 'add' 'add_ln84_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%lshr_ln84_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln84_7, i32 26, i32 63" [d2.cpp:84]   --->   Operation 289 'partselect' 'lshr_ln84_8' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%zext_ln84_9 = zext i38 %lshr_ln84_8" [d2.cpp:84]   --->   Operation 290 'zext' 'zext_ln84_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%arr_10 = add i64 %add_ln41_2, i64 %add_ln41" [d2.cpp:41]   --->   Operation 291 'add' 'arr_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln84_10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln84_7, i32 26, i32 50" [d2.cpp:84]   --->   Operation 292 'partselect' 'trunc_ln84_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln84_20 = add i25 %trunc_ln41_2, i25 %trunc_ln41_1" [d2.cpp:84]   --->   Operation 293 'add' 'add_ln84_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 294 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln84_8 = add i64 %arr_10, i64 %zext_ln84_9" [d2.cpp:84]   --->   Operation 294 'add' 'add_ln84_8' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln84_11 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln84_8, i32 25, i32 63" [d2.cpp:84]   --->   Operation 295 'partselect' 'trunc_ln84_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 296 [1/1] (0.94ns)   --->   "%out1_w_5 = add i25 %trunc_ln84, i25 %trunc_ln84_5" [d2.cpp:89]   --->   Operation 296 'add' 'out1_w_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [1/1] (0.95ns)   --->   "%out1_w_6 = add i26 %trunc_ln84_8, i26 %trunc_ln84_1" [d2.cpp:90]   --->   Operation 297 'add' 'out1_w_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (0.94ns)   --->   "%out1_w_7 = add i25 %trunc_ln84_s, i25 %trunc_ln84_6" [d2.cpp:91]   --->   Operation 298 'add' 'out1_w_7' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 299 [1/1] (0.95ns)   --->   "%out1_w_8 = add i26 %trunc_ln84_9, i26 %trunc_ln84_7" [d2.cpp:92]   --->   Operation 299 'add' 'out1_w_8' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 300 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%out1_w_9 = add i25 %add_ln84_20, i25 %trunc_ln84_10" [d2.cpp:93]   --->   Operation 300 'add' 'out1_w_9' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln97 = sext i62 %trunc_ln97_1" [d2.cpp:97]   --->   Operation 301 'sext' 'sext_ln97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 302 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln97" [d2.cpp:97]   --->   Operation 302 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 303 [1/1] (7.30ns)   --->   "%empty_24 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %mem_addr_1, i32 10" [d2.cpp:97]   --->   Operation 303 'writereq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.17>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i39 %trunc_ln84_11" [d2.cpp:84]   --->   Operation 304 'zext' 'zext_ln84' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [1/1] (3.45ns)   --->   "%mul_ln84 = mul i44 %zext_ln84, i44 19" [d2.cpp:84]   --->   Operation 305 'mul' 'mul_ln84' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln84_12 = trunc i44 %mul_ln84" [d2.cpp:84]   --->   Operation 306 'trunc' 'trunc_ln84_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 307 [1/1] (0.95ns)   --->   "%out1_w = add i26 %trunc_ln84_12, i26 %add_ln84_10" [d2.cpp:84]   --->   Operation 307 'add' 'out1_w' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i26 %add_ln84_10" [d2.cpp:85]   --->   Operation 308 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 309 [1/1] (1.06ns)   --->   "%add_ln85 = add i44 %mul_ln84, i44 %zext_ln85" [d2.cpp:85]   --->   Operation 309 'add' 'add_ln85' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln85, i32 26, i32 43" [d2.cpp:85]   --->   Operation 310 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i18 %tmp_s" [d2.cpp:85]   --->   Operation 311 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i18 %tmp_s" [d2.cpp:85]   --->   Operation 312 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (0.94ns)   --->   "%out1_w_1 = add i25 %zext_ln85_2, i25 %add_ln85_1" [d2.cpp:85]   --->   Operation 313 'add' 'out1_w_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i25 %add_ln85_1" [d2.cpp:86]   --->   Operation 314 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 315 [1/1] (0.94ns)   --->   "%add_ln86 = add i26 %zext_ln85_1, i26 %zext_ln86" [d2.cpp:86]   --->   Operation 315 'add' 'add_ln86' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln86, i32 25" [d2.cpp:86]   --->   Operation 316 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i1 %tmp" [d2.cpp:86]   --->   Operation 317 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i26 %add_ln86_1" [d2.cpp:86]   --->   Operation 318 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.95ns)   --->   "%out1_w_2 = add i27 %zext_ln86_2, i27 %zext_ln86_1" [d2.cpp:86]   --->   Operation 319 'add' 'out1_w_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 320 [2/2] (0.75ns)   --->   "%call_ln97 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln97_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d2.cpp:97]   --->   Operation 320 'call' 'call_ln97' <Predicate = true> <Delay = 0.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 321 [1/2] (0.00ns)   --->   "%call_ln97 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln97_1, i26 %out1_w, i25 %out1_w_1, i27 %out1_w_2, i25 %out1_w_3, i26 %out1_w_4, i25 %out1_w_5, i26 %out1_w_6, i25 %out1_w_7, i26 %out1_w_8, i25 %out1_w_9" [d2.cpp:97]   --->   Operation 321 'call' 'call_ln97' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 322 [5/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_1" [d2.cpp:101]   --->   Operation 322 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 323 [4/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_1" [d2.cpp:101]   --->   Operation 323 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 324 [3/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_1" [d2.cpp:101]   --->   Operation 324 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 325 [2/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_1" [d2.cpp:101]   --->   Operation 325 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 326 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [d2.cpp:3]   --->   Operation 326 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_11, i32 0, i32 0, void @empty, i32 0, i32 10, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 327 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 328 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 328 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_12, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 329 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 330 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 331 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty_6, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 331 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 332 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_5, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty_4, i32 4294967295, i32 0"   --->   Operation 332 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 333 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty_3, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 333 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 334 [1/5] (7.30ns)   --->   "%empty_25 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %mem_addr_1" [d2.cpp:101]   --->   Operation 334 'writeresp' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 335 [1/1] (0.00ns)   --->   "%ret_ln101 = ret" [d2.cpp:101]   --->   Operation 335 'ret' 'ret_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
arg1_read           (read          ) [ 000000000000000000000000]
out1_read           (read          ) [ 000000000000000000000000]
add123_17_loc       (alloca        ) [ 001111111111111110000000]
add136_18_loc       (alloca        ) [ 001111111111111110000000]
add156_19_loc       (alloca        ) [ 001111111111111110000000]
add173_110_loc      (alloca        ) [ 001111111111111110000000]
arg1_r_loc          (alloca        ) [ 001111111111111000000000]
arg1_r_1_loc        (alloca        ) [ 001111111111111000000000]
arg1_r_2_loc        (alloca        ) [ 001111111111111000000000]
arg1_r_3_loc        (alloca        ) [ 001111111111111000000000]
arg1_r_4_loc        (alloca        ) [ 001111111111111000000000]
arg1_r_5_loc        (alloca        ) [ 001111111111110000000000]
arg1_r_6_loc        (alloca        ) [ 001111111111110000000000]
arg1_r_7_loc        (alloca        ) [ 001111111111110000000000]
arg1_r_8_loc        (alloca        ) [ 001111111111110000000000]
arg1_r_9_loc        (alloca        ) [ 001111111111100000000000]
trunc_ln22_1        (partselect    ) [ 001111111111000000000000]
trunc_ln97_1        (partselect    ) [ 001111111111111111100000]
sext_ln22           (sext          ) [ 000000000000000000000000]
mem_addr            (getelementptr ) [ 000111111100000000000000]
empty               (readreq       ) [ 000000000000000000000000]
call_ln22           (call          ) [ 000000000000000000000000]
arg1_r_9_loc_load   (load          ) [ 000000000000011000000000]
mul_ln27            (mul           ) [ 000000000000011000000000]
arg1_r_8_loc_load   (load          ) [ 000000000000001000000000]
arg1_r_7_loc_load   (load          ) [ 000000000000001000000000]
arg1_r_6_loc_load   (load          ) [ 000000000000001000000000]
empty_20            (trunc         ) [ 000000000000001100000000]
arg1_r_5_loc_load   (load          ) [ 000000000000001000000000]
empty_22            (trunc         ) [ 000000000000001100000000]
empty_23            (trunc         ) [ 000000000000001100000000]
zext_ln27           (zext          ) [ 000000000000000000000000]
zext_ln27_1         (zext          ) [ 000000000000001000000000]
arr                 (mul           ) [ 000000000000001100000000]
zext_ln31           (zext          ) [ 000000000000001000000000]
mul_ln31            (mul           ) [ 000000000000001000000000]
arr_1               (mul           ) [ 000000000000001100000000]
trunc_ln41          (trunc         ) [ 000000000000001100000000]
mul_ln61            (mul           ) [ 000000000000001000000000]
mul_ln65            (mul           ) [ 000000000000001000000000]
mul_ln75            (mul           ) [ 000000000000001000000000]
arg1_r_4_loc_load   (load          ) [ 000000000000000000000000]
empty_21            (trunc         ) [ 000000000000000100000000]
arg1_r_3_loc_load   (load          ) [ 000000000000000100000000]
arg1_r_2_loc_load   (load          ) [ 000000000000000100000000]
arg1_r_1_loc_load   (load          ) [ 000000000000000100000000]
arg1_r_loc_load     (load          ) [ 000000000000000100000000]
shl_ln30            (shl           ) [ 000000000000000000000000]
zext_ln31_1         (zext          ) [ 000000000000000000000000]
mul_ln31_1          (mul           ) [ 000000000000000000000000]
shl_ln41            (shl           ) [ 000000000000000000000000]
zext_ln40           (zext          ) [ 000000000000000000000000]
zext_ln40_3         (zext          ) [ 000000000000000000000000]
zext_ln40_4         (zext          ) [ 000000000000000000000000]
mul_ln40_4          (mul           ) [ 000000000000000000000000]
shl_ln2             (bitconcatenate) [ 000000000000000000000000]
zext_ln42           (zext          ) [ 000000000000000000000000]
mul_ln42_1          (mul           ) [ 000000000000000000000000]
shl_ln3             (bitconcatenate) [ 000000000000000000000000]
zext_ln40_1         (zext          ) [ 000000000000000000000000]
mul_ln40_2          (mul           ) [ 000000000000000000000000]
shl_ln41_1          (shl           ) [ 000000000000000000000000]
zext_ln41           (zext          ) [ 000000000000000000000000]
arr_2               (add           ) [ 000000000000000100000000]
arr_3               (add           ) [ 000000000000000100000000]
zext_ln30           (zext          ) [ 000000000000000000000000]
zext_ln41_1         (zext          ) [ 000000000000000000000000]
zext_ln41_2         (zext          ) [ 000000000000000000000000]
shl_ln41_2          (shl           ) [ 000000000000000000000000]
mul_ln40            (mul           ) [ 000000000000000000000000]
zext_ln30_1         (zext          ) [ 000000000000000000000000]
mul_ln30            (mul           ) [ 000000000000000000000000]
zext_ln41_3         (zext          ) [ 000000000000000000000000]
mul_ln41            (mul           ) [ 000000000000000000000000]
shl_ln41_3          (shl           ) [ 000000000000000000000000]
zext_ln40_2         (zext          ) [ 000000000000000000000000]
zext_ln42_1         (zext          ) [ 000000000000000000000000]
mul_ln42            (mul           ) [ 000000000000000000000000]
shl_ln42_1          (bitconcatenate) [ 000000000000000000000000]
zext_ln41_4         (zext          ) [ 000000000000000000000000]
mul_ln41_1          (mul           ) [ 000000000000000000000000]
zext_ln41_5         (zext          ) [ 000000000000000000000000]
zext_ln41_6         (zext          ) [ 000000000000000110000000]
mul_ln40_3          (mul           ) [ 000000000000000000000000]
zext_ln41_7         (zext          ) [ 000000000000000000000000]
mul_ln41_2          (mul           ) [ 000000000000000000000000]
mul_ln41_3          (mul           ) [ 000000000000000000000000]
zext_ln40_5         (zext          ) [ 000000000000000000000000]
mul_ln40_5          (mul           ) [ 000000000000000100000000]
mul_ln42_2          (mul           ) [ 000000000000000000000000]
shl_ln42_2          (bitconcatenate) [ 000000000000000000000000]
shl_ln41_4          (shl           ) [ 000000000000000000000000]
mul_ln40_6          (mul           ) [ 000000000000000100000000]
zext_ln42_2         (zext          ) [ 000000000000000000000000]
mul_ln42_3          (mul           ) [ 000000000000000100000000]
shl_ln41_5          (shl           ) [ 000000000000000000000000]
zext_ln42_3         (zext          ) [ 000000000000000000000000]
mul_ln42_4          (mul           ) [ 000000000000000100000000]
shl_ln41_6          (shl           ) [ 000000000000000000000000]
zext_ln40_6         (zext          ) [ 000000000000000000000000]
mul_ln40_7          (mul           ) [ 000000000000000000000000]
shl_ln40_3          (bitconcatenate) [ 000000000000000000000000]
zext_ln42_4         (zext          ) [ 000000000000000000000000]
mul_ln42_5          (mul           ) [ 000000000000000000000000]
shl_ln42_5          (bitconcatenate) [ 000000000000000000000000]
zext_ln41_8         (zext          ) [ 000000000000000000000000]
zext_ln41_9         (zext          ) [ 000000000000000000000000]
zext_ln41_10        (zext          ) [ 000000000000000000000000]
zext_ln61           (zext          ) [ 000000000000000000000000]
mul_ln61_1          (mul           ) [ 000000000000000000000000]
shl_ln62            (shl           ) [ 000000000000000000000000]
zext_ln62           (zext          ) [ 000000000000000000000000]
mul_ln62            (mul           ) [ 000000000000000000000000]
mul_ln63            (mul           ) [ 000000000000000000000000]
zext_ln65           (zext          ) [ 000000000000000000000000]
mul_ln65_1          (mul           ) [ 000000000000000000000000]
mul_ln66            (mul           ) [ 000000000000000000000000]
mul_ln67            (mul           ) [ 000000000000000000000000]
zext_ln68           (zext          ) [ 000000000000000000000000]
mul_ln68            (mul           ) [ 000000000000000100000000]
zext_ln70           (zext          ) [ 000000000000000000000000]
mul_ln70            (mul           ) [ 000000000000000000000000]
shl_ln              (bitconcatenate) [ 000000000000000000000000]
mul_ln71            (mul           ) [ 000000000000000000000000]
mul_ln72            (mul           ) [ 000000000000000000000000]
mul_ln74            (mul           ) [ 000000000000000000000000]
shl_ln1             (bitconcatenate) [ 000000000000000000000000]
zext_ln75           (zext          ) [ 000000000000000000000000]
mul_ln75_1          (mul           ) [ 000000000000000000000000]
mul_ln76            (mul           ) [ 000000000000000000000000]
mul_ln77            (mul           ) [ 000000000000000000000000]
shl_ln4             (bitconcatenate) [ 000000000000000000000000]
arr_11              (add           ) [ 000000000000000000000000]
trunc_ln74          (trunc         ) [ 000000000000000000000000]
trunc_ln            (bitconcatenate) [ 000000000000000000000000]
trunc_ln74_1        (trunc         ) [ 000000000000000000000000]
trunc_ln75          (trunc         ) [ 000000000000000000000000]
trunc_ln1           (bitconcatenate) [ 000000000000000000000000]
trunc_ln76          (trunc         ) [ 000000000000000000000000]
trunc_ln2           (bitconcatenate) [ 000000000000000000000000]
trunc_ln77          (trunc         ) [ 000000000000000000000000]
trunc_ln3           (bitconcatenate) [ 000000000000000000000000]
add_ln77            (add           ) [ 000000000000000000000000]
add_ln77_1          (add           ) [ 000000000000000000000000]
add_ln77_2          (add           ) [ 000000000000000000000000]
arr_9               (add           ) [ 000000000000000000000000]
mul_ln79            (mul           ) [ 000000000000000000000000]
shl_ln80            (shl           ) [ 000000000000000000000000]
zext_ln80           (zext          ) [ 000000000000000000000000]
mul_ln80            (mul           ) [ 000000000000000000000000]
mul_ln81            (mul           ) [ 000000000000000000000000]
mul_ln82            (mul           ) [ 000000000000000000000000]
add_ln84_9          (add           ) [ 000000000000000000000000]
add_ln84_11         (add           ) [ 000000000000000000000000]
add_ln84_12         (add           ) [ 000000000000000000000000]
add_ln84_10         (add           ) [ 000000000000000111000000]
lshr_ln             (partselect    ) [ 000000000000000000000000]
zext_ln84_1         (zext          ) [ 000000000000000000000000]
add_ln72            (add           ) [ 000000000000000000000000]
add_ln72_1          (add           ) [ 000000000000000000000000]
add_ln72_2          (add           ) [ 000000000000000000000000]
trunc_ln72          (trunc         ) [ 000000000000000000000000]
trunc_ln72_1        (trunc         ) [ 000000000000000000000000]
arr_14              (add           ) [ 000000000000000000000000]
trunc_ln5           (partselect    ) [ 000000000000000000000000]
add_ln84_13         (add           ) [ 000000000000000000000000]
add_ln84            (add           ) [ 000000000000000000000000]
lshr_ln84_1         (partselect    ) [ 000000000000000100000000]
add_ln65_1          (add           ) [ 000000000000000000000000]
add_ln65            (add           ) [ 000000000000000100000000]
trunc_ln66          (trunc         ) [ 000000000000000100000000]
trunc_ln66_1        (trunc         ) [ 000000000000000100000000]
trunc_ln67          (trunc         ) [ 000000000000000100000000]
trunc_ln68          (trunc         ) [ 000000000000000100000000]
trunc_ln84_2        (partselect    ) [ 000000000000000100000000]
add_ln63            (add           ) [ 000000000000000100000000]
add_ln63_1          (add           ) [ 000000000000000000000000]
add_ln63_2          (add           ) [ 000000000000000100000000]
trunc_ln63          (trunc         ) [ 000000000000000100000000]
trunc_ln63_1        (trunc         ) [ 000000000000000100000000]
add_ln80_1          (add           ) [ 000000000000000000000000]
add_ln80_2          (add           ) [ 000000000000000000000000]
trunc_ln80          (trunc         ) [ 000000000000000000000000]
trunc_ln80_1        (trunc         ) [ 000000000000000000000000]
add_ln80            (add           ) [ 000000000000000100000000]
trunc_ln81          (trunc         ) [ 000000000000000100000000]
add_ln81            (add           ) [ 000000000000000100000000]
trunc_ln82          (trunc         ) [ 000000000000000100000000]
add_ln41            (add           ) [ 000000000000000110000000]
add_ln41_1          (add           ) [ 000000000000000000000000]
add_ln41_2          (add           ) [ 000000000000000110000000]
trunc_ln41_1        (trunc         ) [ 000000000000000110000000]
trunc_ln41_2        (trunc         ) [ 000000000000000110000000]
add_ln85_1          (add           ) [ 000000000000000111000000]
call_ln42           (call          ) [ 000000000000000000000000]
shl_ln40_1          (bitconcatenate) [ 000000000000000000000000]
shl_ln40_2          (bitconcatenate) [ 000000000000000000000000]
shl_ln42_3          (bitconcatenate) [ 000000000000000000000000]
shl_ln42_4          (bitconcatenate) [ 000000000000000000000000]
shl_ln9             (bitconcatenate) [ 000000000000000000000000]
zext_ln84_2         (zext          ) [ 000000000000000000000000]
trunc_ln6           (bitconcatenate) [ 000000000000000000000000]
trunc_ln7           (bitconcatenate) [ 000000000000000000000000]
trunc_ln8           (bitconcatenate) [ 000000000000000000000000]
add_ln84_14         (add           ) [ 000000000000000000000000]
add_ln84_15         (add           ) [ 000000000000000000000000]
add_ln84_16         (add           ) [ 000000000000000000000000]
add_ln84_1          (add           ) [ 000000000000000000000000]
lshr_ln84_2         (partselect    ) [ 000000000000000000000000]
zext_ln84_3         (zext          ) [ 000000000000000000000000]
arr_13              (add           ) [ 000000000000000000000000]
trunc_ln84_3        (partselect    ) [ 000000000000000000000000]
add_ln84_17         (add           ) [ 000000000000000000000000]
add_ln84_2          (add           ) [ 000000000000000000000000]
lshr_ln84_3         (partselect    ) [ 000000000000000000000000]
zext_ln84_4         (zext          ) [ 000000000000000000000000]
trunc_ln4           (bitconcatenate) [ 000000000000000000000000]
trunc_ln9           (bitconcatenate) [ 000000000000000000000000]
trunc_ln84_4        (partselect    ) [ 000000000000000000000000]
add_ln84_18         (add           ) [ 000000000000000000000000]
add_ln84_19         (add           ) [ 000000000000000000000000]
add_ln84_3          (add           ) [ 000000000000000000000000]
lshr_ln84_4         (partselect    ) [ 000000000000000010000000]
trunc_ln84_5        (partselect    ) [ 000000000000000010000000]
add_ln86_2          (add           ) [ 000000000000000000000000]
add_ln86_3          (add           ) [ 000000000000000000000000]
add_ln86_4          (add           ) [ 000000000000000000000000]
add_ln86_1          (add           ) [ 000000000000000011000000]
out1_w_3            (add           ) [ 000000000000000011100000]
add_ln88            (add           ) [ 000000000000000000000000]
add_ln88_1          (add           ) [ 000000000000000000000000]
out1_w_4            (add           ) [ 000000000000000011100000]
add173_110_loc_load (load          ) [ 000000000000000000000000]
add156_19_loc_load  (load          ) [ 000000000000000000000000]
add136_18_loc_load  (load          ) [ 000000000000000000000000]
add123_17_loc_load  (load          ) [ 000000000000000000000000]
mul_ln59            (mul           ) [ 000000000000000000000000]
zext_ln84_5         (zext          ) [ 000000000000000000000000]
trunc_ln84          (trunc         ) [ 000000000000000000000000]
add_ln84_4          (add           ) [ 000000000000000000000000]
lshr_ln84_5         (partselect    ) [ 000000000000000000000000]
zext_ln84_6         (zext          ) [ 000000000000000000000000]
trunc_ln84_1        (trunc         ) [ 000000000000000000000000]
trunc_ln84_8        (partselect    ) [ 000000000000000000000000]
add_ln84_5          (add           ) [ 000000000000000000000000]
lshr_ln84_6         (partselect    ) [ 000000000000000000000000]
zext_ln84_7         (zext          ) [ 000000000000000000000000]
trunc_ln84_6        (trunc         ) [ 000000000000000000000000]
trunc_ln84_s        (partselect    ) [ 000000000000000000000000]
add_ln84_6          (add           ) [ 000000000000000000000000]
lshr_ln84_7         (partselect    ) [ 000000000000000000000000]
zext_ln84_8         (zext          ) [ 000000000000000000000000]
arr_12              (add           ) [ 000000000000000000000000]
trunc_ln84_7        (partselect    ) [ 000000000000000000000000]
trunc_ln84_9        (trunc         ) [ 000000000000000000000000]
add_ln84_7          (add           ) [ 000000000000000000000000]
lshr_ln84_8         (partselect    ) [ 000000000000000000000000]
zext_ln84_9         (zext          ) [ 000000000000000000000000]
arr_10              (add           ) [ 000000000000000000000000]
trunc_ln84_10       (partselect    ) [ 000000000000000000000000]
add_ln84_20         (add           ) [ 000000000000000000000000]
add_ln84_8          (add           ) [ 000000000000000000000000]
trunc_ln84_11       (partselect    ) [ 000000000000000001000000]
out1_w_5            (add           ) [ 000000000000000001100000]
out1_w_6            (add           ) [ 000000000000000001100000]
out1_w_7            (add           ) [ 000000000000000001100000]
out1_w_8            (add           ) [ 000000000000000001100000]
out1_w_9            (add           ) [ 000000000000000001100000]
sext_ln97           (sext          ) [ 000000000000000000000000]
mem_addr_1          (getelementptr ) [ 000000000000000001111111]
empty_24            (writereq      ) [ 000000000000000000000000]
zext_ln84           (zext          ) [ 000000000000000000000000]
mul_ln84            (mul           ) [ 000000000000000000000000]
trunc_ln84_12       (trunc         ) [ 000000000000000000000000]
out1_w              (add           ) [ 000000000000000000100000]
zext_ln85           (zext          ) [ 000000000000000000000000]
add_ln85            (add           ) [ 000000000000000000000000]
tmp_s               (partselect    ) [ 000000000000000000000000]
zext_ln85_1         (zext          ) [ 000000000000000000000000]
zext_ln85_2         (zext          ) [ 000000000000000000000000]
out1_w_1            (add           ) [ 000000000000000000100000]
zext_ln86           (zext          ) [ 000000000000000000000000]
add_ln86            (add           ) [ 000000000000000000000000]
tmp                 (bitselect     ) [ 000000000000000000000000]
zext_ln86_1         (zext          ) [ 000000000000000000000000]
zext_ln86_2         (zext          ) [ 000000000000000000000000]
out1_w_2            (add           ) [ 000000000000000000100000]
call_ln97           (call          ) [ 000000000000000000000000]
spectopmodule_ln3   (spectopmodule ) [ 000000000000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000000]
specbitsmap_ln0     (specbitsmap   ) [ 000000000000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000000]
specinterface_ln0   (specinterface ) [ 000000000000000000000000]
empty_25            (writeresp     ) [ 000000000000000000000000]
ret_ln101           (ret           ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_square_Pipeline_ARRAY_1_READ"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i25.i1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i38.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i39.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i26.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fiat_25519_carry_square_Pipeline_ARRAY_WRITE"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="add123_17_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add123_17_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add136_18_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add136_18_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add156_19_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add156_19_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add173_110_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add173_110_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="arg1_r_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_1_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_1_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="arg1_r_2_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_2_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="arg1_r_3_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_3_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_4_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_4_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="arg1_r_5_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_5_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="arg1_r_6_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_6_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_7_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_7_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="arg1_r_8_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_8_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="arg1_r_9_loc_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arg1_r_9_loc/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="arg1_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="0"/>
<pin id="157" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="out1_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="0" index="1" bw="64" slack="0"/>
<pin id="163" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out1_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_readreq_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_writeresp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_24/16 empty_25/19 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="0" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="0" index="2" bw="62" slack="9"/>
<pin id="185" dir="0" index="3" bw="32" slack="9"/>
<pin id="186" dir="0" index="4" bw="32" slack="9"/>
<pin id="187" dir="0" index="5" bw="32" slack="9"/>
<pin id="188" dir="0" index="6" bw="32" slack="9"/>
<pin id="189" dir="0" index="7" bw="32" slack="9"/>
<pin id="190" dir="0" index="8" bw="32" slack="9"/>
<pin id="191" dir="0" index="9" bw="32" slack="9"/>
<pin id="192" dir="0" index="10" bw="32" slack="9"/>
<pin id="193" dir="0" index="11" bw="32" slack="9"/>
<pin id="194" dir="0" index="12" bw="32" slack="9"/>
<pin id="195" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/10 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="64" slack="0"/>
<pin id="202" dir="0" index="3" bw="64" slack="1"/>
<pin id="203" dir="0" index="4" bw="64" slack="1"/>
<pin id="204" dir="0" index="5" bw="32" slack="0"/>
<pin id="205" dir="0" index="6" bw="32" slack="0"/>
<pin id="206" dir="0" index="7" bw="31" slack="1"/>
<pin id="207" dir="0" index="8" bw="31" slack="1"/>
<pin id="208" dir="0" index="9" bw="31" slack="1"/>
<pin id="209" dir="0" index="10" bw="31" slack="1"/>
<pin id="210" dir="0" index="11" bw="31" slack="0"/>
<pin id="211" dir="0" index="12" bw="32" slack="0"/>
<pin id="212" dir="0" index="13" bw="32" slack="0"/>
<pin id="213" dir="0" index="14" bw="64" slack="13"/>
<pin id="214" dir="0" index="15" bw="64" slack="13"/>
<pin id="215" dir="0" index="16" bw="64" slack="13"/>
<pin id="216" dir="0" index="17" bw="64" slack="13"/>
<pin id="217" dir="1" index="18" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln42/14 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="0"/>
<pin id="222" dir="0" index="2" bw="62" slack="16"/>
<pin id="223" dir="0" index="3" bw="26" slack="0"/>
<pin id="224" dir="0" index="4" bw="25" slack="0"/>
<pin id="225" dir="0" index="5" bw="27" slack="0"/>
<pin id="226" dir="0" index="6" bw="25" slack="2"/>
<pin id="227" dir="0" index="7" bw="26" slack="2"/>
<pin id="228" dir="0" index="8" bw="25" slack="1"/>
<pin id="229" dir="0" index="9" bw="26" slack="1"/>
<pin id="230" dir="0" index="10" bw="25" slack="1"/>
<pin id="231" dir="0" index="11" bw="26" slack="1"/>
<pin id="232" dir="0" index="12" bw="25" slack="1"/>
<pin id="233" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln97/17 "/>
</bind>
</comp>

<comp id="236" class="1004" name="mul_ln40_4_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_4/14 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mul_ln42_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_1/14 "/>
</bind>
</comp>

<comp id="244" class="1004" name="mul_ln42_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42/14 "/>
</bind>
</comp>

<comp id="248" class="1004" name="mul_ln40_5_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_5/14 "/>
</bind>
</comp>

<comp id="252" class="1004" name="mul_ln42_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_2/14 "/>
</bind>
</comp>

<comp id="256" class="1004" name="mul_ln40_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_6/14 "/>
</bind>
</comp>

<comp id="260" class="1004" name="mul_ln42_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_3/14 "/>
</bind>
</comp>

<comp id="264" class="1004" name="mul_ln42_4_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_4/14 "/>
</bind>
</comp>

<comp id="268" class="1004" name="mul_ln40_7_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_7/14 "/>
</bind>
</comp>

<comp id="272" class="1004" name="mul_ln42_5_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln42_5/14 "/>
</bind>
</comp>

<comp id="276" class="1004" name="mul_ln68_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln68/14 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mul_ln70_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln70/14 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln74_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln74/14 "/>
</bind>
</comp>

<comp id="288" class="1004" name="mul_ln77_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77/14 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="arr/13 mul_ln31_1/14 mul_ln59/16 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="arr_1/13 mul_ln40_2/14 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mul_ln40_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="mul_ln30_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln30/14 "/>
</bind>
</comp>

<comp id="308" class="1004" name="mul_ln41_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41/14 "/>
</bind>
</comp>

<comp id="312" class="1004" name="mul_ln41_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_1/14 "/>
</bind>
</comp>

<comp id="316" class="1004" name="mul_ln40_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="0"/>
<pin id="319" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/14 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln41_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_2/14 "/>
</bind>
</comp>

<comp id="324" class="1004" name="mul_ln41_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln41_3/14 "/>
</bind>
</comp>

<comp id="328" class="1004" name="mul_ln61_1_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/14 "/>
</bind>
</comp>

<comp id="332" class="1004" name="mul_ln62_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="0"/>
<pin id="335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln62/14 "/>
</bind>
</comp>

<comp id="336" class="1004" name="mul_ln63_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln63/14 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mul_ln65_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln65_1/14 "/>
</bind>
</comp>

<comp id="344" class="1004" name="mul_ln66_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln66/14 "/>
</bind>
</comp>

<comp id="348" class="1004" name="mul_ln67_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln67/14 "/>
</bind>
</comp>

<comp id="352" class="1004" name="mul_ln71_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln71/14 "/>
</bind>
</comp>

<comp id="356" class="1004" name="mul_ln72_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72/14 "/>
</bind>
</comp>

<comp id="360" class="1004" name="mul_ln75_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_1/14 "/>
</bind>
</comp>

<comp id="364" class="1004" name="mul_ln76_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln76/14 "/>
</bind>
</comp>

<comp id="368" class="1004" name="mul_ln79_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/14 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_ln80_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln80/14 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mul_ln81_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln81/14 "/>
</bind>
</comp>

<comp id="380" class="1004" name="mul_ln82_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln82/14 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="0" index="1" bw="7" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln27/12 mul_ln31/13 "/>
</bind>
</comp>

<comp id="390" class="1004" name="mul_ln61_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61/13 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul_ln65_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="6" slack="0"/>
<pin id="398" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln65/13 "/>
</bind>
</comp>

<comp id="400" class="1004" name="mul_ln75_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/13 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mul_ln84_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="39" slack="0"/>
<pin id="407" dir="0" index="1" bw="6" slack="0"/>
<pin id="408" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln84/17 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln22_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="62" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="0" index="2" bw="3" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln22_1/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="trunc_ln97_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="62" slack="0"/>
<pin id="422" dir="0" index="1" bw="64" slack="0"/>
<pin id="423" dir="0" index="2" bw="3" slack="0"/>
<pin id="424" dir="0" index="3" bw="7" slack="0"/>
<pin id="425" dir="1" index="4" bw="62" slack="15"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97_1/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln22_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="62" slack="1"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="mem_addr_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="64" slack="0"/>
<pin id="435" dir="0" index="1" bw="64" slack="0"/>
<pin id="436" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="arg1_r_9_loc_load_load_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="11"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_9_loc_load/12 "/>
</bind>
</comp>

<comp id="444" class="1004" name="arg1_r_8_loc_load_load_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="12"/>
<pin id="446" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_8_loc_load/13 "/>
</bind>
</comp>

<comp id="448" class="1004" name="arg1_r_7_loc_load_load_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="12"/>
<pin id="450" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_7_loc_load/13 "/>
</bind>
</comp>

<comp id="452" class="1004" name="arg1_r_6_loc_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="12"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_6_loc_load/13 "/>
</bind>
</comp>

<comp id="456" class="1004" name="empty_20_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_20/13 "/>
</bind>
</comp>

<comp id="460" class="1004" name="arg1_r_5_loc_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="12"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_5_loc_load/13 "/>
</bind>
</comp>

<comp id="464" class="1004" name="empty_22_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/13 "/>
</bind>
</comp>

<comp id="468" class="1004" name="empty_23_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/13 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln27_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/13 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln27_1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27_1/13 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln31_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/13 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln41_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/13 "/>
</bind>
</comp>

<comp id="490" class="1004" name="arg1_r_4_loc_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="13"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_4_loc_load/14 "/>
</bind>
</comp>

<comp id="493" class="1004" name="empty_21_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_21/14 "/>
</bind>
</comp>

<comp id="498" class="1004" name="arg1_r_3_loc_load_load_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="13"/>
<pin id="500" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_3_loc_load/14 "/>
</bind>
</comp>

<comp id="502" class="1004" name="arg1_r_2_loc_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="13"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_2_loc_load/14 "/>
</bind>
</comp>

<comp id="506" class="1004" name="arg1_r_1_loc_load_load_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="13"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_1_loc_load/14 "/>
</bind>
</comp>

<comp id="510" class="1004" name="arg1_r_loc_load_load_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="13"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arg1_r_loc_load/14 "/>
</bind>
</comp>

<comp id="514" class="1004" name="shl_ln30_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln30/14 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln31_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/14 "/>
</bind>
</comp>

<comp id="523" class="1004" name="shl_ln41_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41/14 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln40_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/14 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln40_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2"/>
<pin id="534" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/14 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln40_4_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="541" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/14 "/>
</bind>
</comp>

<comp id="544" class="1004" name="shl_ln2_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="0" index="1" bw="63" slack="0"/>
<pin id="547" dir="0" index="2" bw="1" slack="0"/>
<pin id="548" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln42_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/14 "/>
</bind>
</comp>

<comp id="561" class="1004" name="shl_ln3_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="64" slack="0"/>
<pin id="563" dir="0" index="1" bw="63" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/14 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln40_1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/14 "/>
</bind>
</comp>

<comp id="575" class="1004" name="shl_ln41_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41_1/14 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln41_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="0"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/14 "/>
</bind>
</comp>

<comp id="585" class="1004" name="arr_2_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="0" index="1" bw="64" slack="0"/>
<pin id="588" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_2/14 "/>
</bind>
</comp>

<comp id="592" class="1004" name="arr_3_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="0" index="1" bw="64" slack="0"/>
<pin id="595" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_3/14 "/>
</bind>
</comp>

<comp id="599" class="1004" name="zext_ln30_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/14 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln41_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/14 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln41_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="0"/>
<pin id="620" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/14 "/>
</bind>
</comp>

<comp id="626" class="1004" name="shl_ln41_2_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41_2/14 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln30_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/14 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln41_3_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="32" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/14 "/>
</bind>
</comp>

<comp id="641" class="1004" name="shl_ln41_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41_3/14 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln40_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/14 "/>
</bind>
</comp>

<comp id="650" class="1004" name="zext_ln42_1_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="652" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/14 "/>
</bind>
</comp>

<comp id="657" class="1004" name="shl_ln42_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="64" slack="0"/>
<pin id="659" dir="0" index="1" bw="63" slack="0"/>
<pin id="660" dir="0" index="2" bw="1" slack="0"/>
<pin id="661" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_1/14 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln41_4_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_4/14 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln41_5_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_5/14 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln41_6_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_6/14 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln41_7_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_7/14 "/>
</bind>
</comp>

<comp id="687" class="1004" name="zext_ln40_5_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="0"/>
<pin id="689" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/14 "/>
</bind>
</comp>

<comp id="694" class="1004" name="shl_ln42_2_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="64" slack="0"/>
<pin id="696" dir="0" index="1" bw="63" slack="0"/>
<pin id="697" dir="0" index="2" bw="1" slack="0"/>
<pin id="698" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_2/14 "/>
</bind>
</comp>

<comp id="702" class="1004" name="shl_ln41_4_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41_4/14 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln42_2_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="710" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/14 "/>
</bind>
</comp>

<comp id="712" class="1004" name="shl_ln41_5_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="0"/>
<pin id="714" dir="0" index="1" bw="1" slack="0"/>
<pin id="715" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41_5/14 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln42_3_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="0"/>
<pin id="720" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_3/14 "/>
</bind>
</comp>

<comp id="724" class="1004" name="shl_ln41_6_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="1" slack="0"/>
<pin id="727" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln41_6/14 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln40_6_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/14 "/>
</bind>
</comp>

<comp id="735" class="1004" name="shl_ln40_3_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="64" slack="0"/>
<pin id="737" dir="0" index="1" bw="63" slack="0"/>
<pin id="738" dir="0" index="2" bw="1" slack="0"/>
<pin id="739" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_3/14 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln42_4_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="32" slack="0"/>
<pin id="745" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_4/14 "/>
</bind>
</comp>

<comp id="748" class="1004" name="shl_ln42_5_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="0" index="1" bw="63" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_5/14 "/>
</bind>
</comp>

<comp id="756" class="1004" name="zext_ln41_8_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_8/14 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln41_9_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_9/14 "/>
</bind>
</comp>

<comp id="767" class="1004" name="zext_ln41_10_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_10/14 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln61_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/14 "/>
</bind>
</comp>

<comp id="779" class="1004" name="shl_ln62_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="1" slack="0"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln62/14 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln62_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="0"/>
<pin id="787" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/14 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln65_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln68_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/14 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln70_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/14 "/>
</bind>
</comp>

<comp id="804" class="1004" name="shl_ln_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="0"/>
<pin id="806" dir="0" index="1" bw="63" slack="0"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="shl_ln1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="0"/>
<pin id="814" dir="0" index="1" bw="63" slack="0"/>
<pin id="815" dir="0" index="2" bw="1" slack="0"/>
<pin id="816" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/14 "/>
</bind>
</comp>

<comp id="820" class="1004" name="zext_ln75_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="32" slack="1"/>
<pin id="822" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/14 "/>
</bind>
</comp>

<comp id="824" class="1004" name="shl_ln4_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="64" slack="0"/>
<pin id="826" dir="0" index="1" bw="63" slack="0"/>
<pin id="827" dir="0" index="2" bw="1" slack="0"/>
<pin id="828" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/14 "/>
</bind>
</comp>

<comp id="832" class="1004" name="arr_11_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="64" slack="0"/>
<pin id="834" dir="0" index="1" bw="64" slack="0"/>
<pin id="835" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_11/14 "/>
</bind>
</comp>

<comp id="838" class="1004" name="trunc_ln74_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="63" slack="0"/>
<pin id="840" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/14 "/>
</bind>
</comp>

<comp id="842" class="1004" name="trunc_ln_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="26" slack="0"/>
<pin id="844" dir="0" index="1" bw="25" slack="0"/>
<pin id="845" dir="0" index="2" bw="1" slack="0"/>
<pin id="846" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/14 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln74_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="64" slack="0"/>
<pin id="852" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74_1/14 "/>
</bind>
</comp>

<comp id="854" class="1004" name="trunc_ln75_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="63" slack="0"/>
<pin id="856" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/14 "/>
</bind>
</comp>

<comp id="858" class="1004" name="trunc_ln1_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="26" slack="0"/>
<pin id="860" dir="0" index="1" bw="25" slack="0"/>
<pin id="861" dir="0" index="2" bw="1" slack="0"/>
<pin id="862" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln1/14 "/>
</bind>
</comp>

<comp id="866" class="1004" name="trunc_ln76_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="63" slack="0"/>
<pin id="868" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/14 "/>
</bind>
</comp>

<comp id="870" class="1004" name="trunc_ln2_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="26" slack="0"/>
<pin id="872" dir="0" index="1" bw="25" slack="0"/>
<pin id="873" dir="0" index="2" bw="1" slack="0"/>
<pin id="874" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln2/14 "/>
</bind>
</comp>

<comp id="878" class="1004" name="trunc_ln77_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="63" slack="0"/>
<pin id="880" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln77/14 "/>
</bind>
</comp>

<comp id="882" class="1004" name="trunc_ln3_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="26" slack="0"/>
<pin id="884" dir="0" index="1" bw="25" slack="0"/>
<pin id="885" dir="0" index="2" bw="1" slack="0"/>
<pin id="886" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln3/14 "/>
</bind>
</comp>

<comp id="890" class="1004" name="add_ln77_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="0"/>
<pin id="892" dir="0" index="1" bw="64" slack="0"/>
<pin id="893" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/14 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln77_1_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="0"/>
<pin id="898" dir="0" index="1" bw="64" slack="0"/>
<pin id="899" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_1/14 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln77_2_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="0"/>
<pin id="904" dir="0" index="1" bw="64" slack="0"/>
<pin id="905" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77_2/14 "/>
</bind>
</comp>

<comp id="908" class="1004" name="arr_9_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="0"/>
<pin id="910" dir="0" index="1" bw="64" slack="0"/>
<pin id="911" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_9/14 "/>
</bind>
</comp>

<comp id="914" class="1004" name="shl_ln80_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="0"/>
<pin id="916" dir="0" index="1" bw="3" slack="0"/>
<pin id="917" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln80/14 "/>
</bind>
</comp>

<comp id="920" class="1004" name="zext_ln80_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="0"/>
<pin id="922" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/14 "/>
</bind>
</comp>

<comp id="925" class="1004" name="add_ln84_9_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="26" slack="0"/>
<pin id="927" dir="0" index="1" bw="26" slack="0"/>
<pin id="928" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_9/14 "/>
</bind>
</comp>

<comp id="931" class="1004" name="add_ln84_11_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="26" slack="0"/>
<pin id="933" dir="0" index="1" bw="26" slack="0"/>
<pin id="934" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_11/14 "/>
</bind>
</comp>

<comp id="937" class="1004" name="add_ln84_12_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="26" slack="0"/>
<pin id="939" dir="0" index="1" bw="26" slack="0"/>
<pin id="940" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_12/14 "/>
</bind>
</comp>

<comp id="943" class="1004" name="add_ln84_10_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="26" slack="0"/>
<pin id="945" dir="0" index="1" bw="26" slack="0"/>
<pin id="946" dir="1" index="2" bw="26" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_10/14 "/>
</bind>
</comp>

<comp id="949" class="1004" name="lshr_ln_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="38" slack="0"/>
<pin id="951" dir="0" index="1" bw="64" slack="0"/>
<pin id="952" dir="0" index="2" bw="6" slack="0"/>
<pin id="953" dir="0" index="3" bw="7" slack="0"/>
<pin id="954" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/14 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln84_1_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="38" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_1/14 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln72_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="0"/>
<pin id="965" dir="0" index="1" bw="64" slack="0"/>
<pin id="966" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/14 "/>
</bind>
</comp>

<comp id="969" class="1004" name="add_ln72_1_fu_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="64" slack="0"/>
<pin id="971" dir="0" index="1" bw="64" slack="0"/>
<pin id="972" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/14 "/>
</bind>
</comp>

<comp id="975" class="1004" name="add_ln72_2_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="64" slack="0"/>
<pin id="977" dir="0" index="1" bw="64" slack="0"/>
<pin id="978" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/14 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln72_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="64" slack="0"/>
<pin id="983" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/14 "/>
</bind>
</comp>

<comp id="985" class="1004" name="trunc_ln72_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="64" slack="0"/>
<pin id="987" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72_1/14 "/>
</bind>
</comp>

<comp id="989" class="1004" name="arr_14_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="0"/>
<pin id="991" dir="0" index="1" bw="64" slack="0"/>
<pin id="992" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_14/14 "/>
</bind>
</comp>

<comp id="995" class="1004" name="trunc_ln5_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="25" slack="0"/>
<pin id="997" dir="0" index="1" bw="64" slack="0"/>
<pin id="998" dir="0" index="2" bw="6" slack="0"/>
<pin id="999" dir="0" index="3" bw="7" slack="0"/>
<pin id="1000" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/14 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="add_ln84_13_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="25" slack="0"/>
<pin id="1007" dir="0" index="1" bw="25" slack="0"/>
<pin id="1008" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_13/14 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln84_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="64" slack="0"/>
<pin id="1013" dir="0" index="1" bw="38" slack="0"/>
<pin id="1014" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/14 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="lshr_ln84_1_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="39" slack="0"/>
<pin id="1019" dir="0" index="1" bw="64" slack="0"/>
<pin id="1020" dir="0" index="2" bw="6" slack="0"/>
<pin id="1021" dir="0" index="3" bw="7" slack="0"/>
<pin id="1022" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_1/14 "/>
</bind>
</comp>

<comp id="1027" class="1004" name="add_ln65_1_fu_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="64" slack="0"/>
<pin id="1029" dir="0" index="1" bw="64" slack="0"/>
<pin id="1030" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/14 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="add_ln65_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="64" slack="0"/>
<pin id="1035" dir="0" index="1" bw="64" slack="0"/>
<pin id="1036" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/14 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="trunc_ln66_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="63" slack="0"/>
<pin id="1041" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/14 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="trunc_ln66_1_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="64" slack="0"/>
<pin id="1045" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66_1/14 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="trunc_ln67_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="63" slack="0"/>
<pin id="1049" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/14 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="trunc_ln68_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="63" slack="0"/>
<pin id="1053" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/14 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="trunc_ln84_2_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="26" slack="0"/>
<pin id="1057" dir="0" index="1" bw="64" slack="0"/>
<pin id="1058" dir="0" index="2" bw="6" slack="0"/>
<pin id="1059" dir="0" index="3" bw="7" slack="0"/>
<pin id="1060" dir="1" index="4" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_2/14 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="add_ln63_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="0"/>
<pin id="1067" dir="0" index="1" bw="64" slack="0"/>
<pin id="1068" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/14 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="add_ln63_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="64" slack="0"/>
<pin id="1073" dir="0" index="1" bw="64" slack="0"/>
<pin id="1074" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_1/14 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="add_ln63_2_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="64" slack="0"/>
<pin id="1079" dir="0" index="1" bw="64" slack="0"/>
<pin id="1080" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_2/14 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="trunc_ln63_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="64" slack="0"/>
<pin id="1085" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/14 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="trunc_ln63_1_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="0"/>
<pin id="1089" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63_1/14 "/>
</bind>
</comp>

<comp id="1091" class="1004" name="add_ln80_1_fu_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="64" slack="0"/>
<pin id="1093" dir="0" index="1" bw="64" slack="0"/>
<pin id="1094" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_1/14 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="add_ln80_2_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="64" slack="0"/>
<pin id="1099" dir="0" index="1" bw="64" slack="0"/>
<pin id="1100" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80_2/14 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="trunc_ln80_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="64" slack="0"/>
<pin id="1105" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80/14 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="trunc_ln80_1_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="0"/>
<pin id="1109" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln80_1/14 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="add_ln80_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="64" slack="0"/>
<pin id="1113" dir="0" index="1" bw="64" slack="0"/>
<pin id="1114" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/14 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="trunc_ln81_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="63" slack="0"/>
<pin id="1119" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/14 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="add_ln81_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="26" slack="0"/>
<pin id="1123" dir="0" index="1" bw="26" slack="0"/>
<pin id="1124" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/14 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="trunc_ln82_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="63" slack="0"/>
<pin id="1129" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/14 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="add_ln41_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="0"/>
<pin id="1133" dir="0" index="1" bw="64" slack="0"/>
<pin id="1134" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/14 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="add_ln41_1_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="64" slack="0"/>
<pin id="1139" dir="0" index="1" bw="64" slack="0"/>
<pin id="1140" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/14 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="add_ln41_2_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="64" slack="0"/>
<pin id="1145" dir="0" index="1" bw="64" slack="0"/>
<pin id="1146" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/14 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="trunc_ln41_1_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="64" slack="0"/>
<pin id="1151" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/14 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="trunc_ln41_2_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="0"/>
<pin id="1155" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_2/14 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="add_ln85_1_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="25" slack="0"/>
<pin id="1159" dir="0" index="1" bw="25" slack="0"/>
<pin id="1160" dir="1" index="2" bw="25" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85_1/14 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="shl_ln40_1_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="64" slack="0"/>
<pin id="1165" dir="0" index="1" bw="63" slack="1"/>
<pin id="1166" dir="0" index="2" bw="1" slack="0"/>
<pin id="1167" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/15 "/>
</bind>
</comp>

<comp id="1170" class="1004" name="shl_ln40_2_fu_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="64" slack="0"/>
<pin id="1172" dir="0" index="1" bw="63" slack="1"/>
<pin id="1173" dir="0" index="2" bw="1" slack="0"/>
<pin id="1174" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_2/15 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="shl_ln42_3_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="64" slack="0"/>
<pin id="1179" dir="0" index="1" bw="63" slack="1"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_3/15 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="shl_ln42_4_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="64" slack="0"/>
<pin id="1186" dir="0" index="1" bw="63" slack="1"/>
<pin id="1187" dir="0" index="2" bw="1" slack="0"/>
<pin id="1188" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln42_4/15 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="shl_ln9_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="64" slack="0"/>
<pin id="1193" dir="0" index="1" bw="63" slack="1"/>
<pin id="1194" dir="0" index="2" bw="1" slack="0"/>
<pin id="1195" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln9/15 "/>
</bind>
</comp>

<comp id="1198" class="1004" name="zext_ln84_2_fu_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="39" slack="1"/>
<pin id="1200" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_2/15 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="trunc_ln6_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="26" slack="0"/>
<pin id="1203" dir="0" index="1" bw="25" slack="1"/>
<pin id="1204" dir="0" index="2" bw="1" slack="0"/>
<pin id="1205" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln6/15 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="trunc_ln7_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="26" slack="0"/>
<pin id="1210" dir="0" index="1" bw="25" slack="1"/>
<pin id="1211" dir="0" index="2" bw="1" slack="0"/>
<pin id="1212" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln7/15 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="trunc_ln8_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="26" slack="0"/>
<pin id="1217" dir="0" index="1" bw="25" slack="1"/>
<pin id="1218" dir="0" index="2" bw="1" slack="0"/>
<pin id="1219" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln8/15 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="add_ln84_14_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="64" slack="1"/>
<pin id="1224" dir="0" index="1" bw="64" slack="0"/>
<pin id="1225" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_14/15 "/>
</bind>
</comp>

<comp id="1227" class="1004" name="add_ln84_15_fu_1227">
<pin_list>
<pin id="1228" dir="0" index="0" bw="64" slack="0"/>
<pin id="1229" dir="0" index="1" bw="39" slack="0"/>
<pin id="1230" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_15/15 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="add_ln84_16_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="64" slack="0"/>
<pin id="1235" dir="0" index="1" bw="64" slack="0"/>
<pin id="1236" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_16/15 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="add_ln84_1_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="64" slack="0"/>
<pin id="1241" dir="0" index="1" bw="64" slack="0"/>
<pin id="1242" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_1/15 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="lshr_ln84_2_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="38" slack="0"/>
<pin id="1247" dir="0" index="1" bw="64" slack="0"/>
<pin id="1248" dir="0" index="2" bw="6" slack="0"/>
<pin id="1249" dir="0" index="3" bw="7" slack="0"/>
<pin id="1250" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_2/15 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="zext_ln84_3_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="38" slack="0"/>
<pin id="1257" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_3/15 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="arr_13_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="64" slack="1"/>
<pin id="1261" dir="0" index="1" bw="64" slack="1"/>
<pin id="1262" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_13/15 "/>
</bind>
</comp>

<comp id="1263" class="1004" name="trunc_ln84_3_fu_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="25" slack="0"/>
<pin id="1265" dir="0" index="1" bw="64" slack="0"/>
<pin id="1266" dir="0" index="2" bw="6" slack="0"/>
<pin id="1267" dir="0" index="3" bw="7" slack="0"/>
<pin id="1268" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_3/15 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="add_ln84_17_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="25" slack="1"/>
<pin id="1275" dir="0" index="1" bw="25" slack="1"/>
<pin id="1276" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_17/15 "/>
</bind>
</comp>

<comp id="1277" class="1004" name="add_ln84_2_fu_1277">
<pin_list>
<pin id="1278" dir="0" index="0" bw="64" slack="0"/>
<pin id="1279" dir="0" index="1" bw="38" slack="0"/>
<pin id="1280" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_2/15 "/>
</bind>
</comp>

<comp id="1283" class="1004" name="lshr_ln84_3_fu_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="39" slack="0"/>
<pin id="1285" dir="0" index="1" bw="64" slack="0"/>
<pin id="1286" dir="0" index="2" bw="6" slack="0"/>
<pin id="1287" dir="0" index="3" bw="7" slack="0"/>
<pin id="1288" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_3/15 "/>
</bind>
</comp>

<comp id="1293" class="1004" name="zext_ln84_4_fu_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="39" slack="0"/>
<pin id="1295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_4/15 "/>
</bind>
</comp>

<comp id="1297" class="1004" name="trunc_ln4_fu_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="26" slack="0"/>
<pin id="1299" dir="0" index="1" bw="25" slack="1"/>
<pin id="1300" dir="0" index="2" bw="1" slack="0"/>
<pin id="1301" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln4/15 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="trunc_ln9_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="26" slack="0"/>
<pin id="1306" dir="0" index="1" bw="25" slack="1"/>
<pin id="1307" dir="0" index="2" bw="1" slack="0"/>
<pin id="1308" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln9/15 "/>
</bind>
</comp>

<comp id="1311" class="1004" name="trunc_ln84_4_fu_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="26" slack="0"/>
<pin id="1313" dir="0" index="1" bw="64" slack="0"/>
<pin id="1314" dir="0" index="2" bw="6" slack="0"/>
<pin id="1315" dir="0" index="3" bw="7" slack="0"/>
<pin id="1316" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_4/15 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="add_ln84_18_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="64" slack="1"/>
<pin id="1323" dir="0" index="1" bw="64" slack="0"/>
<pin id="1324" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_18/15 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="add_ln84_19_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="64" slack="0"/>
<pin id="1328" dir="0" index="1" bw="39" slack="0"/>
<pin id="1329" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_19/15 "/>
</bind>
</comp>

<comp id="1332" class="1004" name="add_ln84_3_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="64" slack="0"/>
<pin id="1334" dir="0" index="1" bw="64" slack="0"/>
<pin id="1335" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_3/15 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="lshr_ln84_4_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="38" slack="0"/>
<pin id="1340" dir="0" index="1" bw="64" slack="0"/>
<pin id="1341" dir="0" index="2" bw="6" slack="0"/>
<pin id="1342" dir="0" index="3" bw="7" slack="0"/>
<pin id="1343" dir="1" index="4" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_4/15 "/>
</bind>
</comp>

<comp id="1348" class="1004" name="trunc_ln84_5_fu_1348">
<pin_list>
<pin id="1349" dir="0" index="0" bw="25" slack="0"/>
<pin id="1350" dir="0" index="1" bw="64" slack="0"/>
<pin id="1351" dir="0" index="2" bw="6" slack="0"/>
<pin id="1352" dir="0" index="3" bw="7" slack="0"/>
<pin id="1353" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_5/15 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="add_ln86_2_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="26" slack="1"/>
<pin id="1360" dir="0" index="1" bw="26" slack="0"/>
<pin id="1361" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_2/15 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="add_ln86_3_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="26" slack="0"/>
<pin id="1365" dir="0" index="1" bw="26" slack="1"/>
<pin id="1366" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_3/15 "/>
</bind>
</comp>

<comp id="1368" class="1004" name="add_ln86_4_fu_1368">
<pin_list>
<pin id="1369" dir="0" index="0" bw="26" slack="0"/>
<pin id="1370" dir="0" index="1" bw="26" slack="0"/>
<pin id="1371" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_4/15 "/>
</bind>
</comp>

<comp id="1374" class="1004" name="add_ln86_1_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="26" slack="0"/>
<pin id="1376" dir="0" index="1" bw="26" slack="0"/>
<pin id="1377" dir="1" index="2" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86_1/15 "/>
</bind>
</comp>

<comp id="1380" class="1004" name="out1_w_3_fu_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="25" slack="0"/>
<pin id="1382" dir="0" index="1" bw="25" slack="0"/>
<pin id="1383" dir="1" index="2" bw="25" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_3/15 "/>
</bind>
</comp>

<comp id="1386" class="1004" name="add_ln88_fu_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="26" slack="1"/>
<pin id="1388" dir="0" index="1" bw="26" slack="0"/>
<pin id="1389" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/15 "/>
</bind>
</comp>

<comp id="1391" class="1004" name="add_ln88_1_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="26" slack="0"/>
<pin id="1393" dir="0" index="1" bw="26" slack="0"/>
<pin id="1394" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/15 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="out1_w_4_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="26" slack="0"/>
<pin id="1399" dir="0" index="1" bw="26" slack="0"/>
<pin id="1400" dir="1" index="2" bw="26" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_4/15 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="add173_110_loc_load_load_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="64" slack="15"/>
<pin id="1405" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add173_110_loc_load/16 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="add156_19_loc_load_load_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="64" slack="15"/>
<pin id="1408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add156_19_loc_load/16 "/>
</bind>
</comp>

<comp id="1409" class="1004" name="add136_18_loc_load_load_fu_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="64" slack="15"/>
<pin id="1411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add136_18_loc_load/16 "/>
</bind>
</comp>

<comp id="1412" class="1004" name="add123_17_loc_load_load_fu_1412">
<pin_list>
<pin id="1413" dir="0" index="0" bw="64" slack="15"/>
<pin id="1414" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add123_17_loc_load/16 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="zext_ln84_5_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="38" slack="1"/>
<pin id="1417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_5/16 "/>
</bind>
</comp>

<comp id="1418" class="1004" name="trunc_ln84_fu_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="64" slack="0"/>
<pin id="1420" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84/16 "/>
</bind>
</comp>

<comp id="1422" class="1004" name="add_ln84_4_fu_1422">
<pin_list>
<pin id="1423" dir="0" index="0" bw="64" slack="0"/>
<pin id="1424" dir="0" index="1" bw="38" slack="0"/>
<pin id="1425" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_4/16 "/>
</bind>
</comp>

<comp id="1428" class="1004" name="lshr_ln84_5_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="39" slack="0"/>
<pin id="1430" dir="0" index="1" bw="64" slack="0"/>
<pin id="1431" dir="0" index="2" bw="6" slack="0"/>
<pin id="1432" dir="0" index="3" bw="7" slack="0"/>
<pin id="1433" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_5/16 "/>
</bind>
</comp>

<comp id="1438" class="1004" name="zext_ln84_6_fu_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="39" slack="0"/>
<pin id="1440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_6/16 "/>
</bind>
</comp>

<comp id="1442" class="1004" name="trunc_ln84_1_fu_1442">
<pin_list>
<pin id="1443" dir="0" index="0" bw="64" slack="0"/>
<pin id="1444" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_1/16 "/>
</bind>
</comp>

<comp id="1446" class="1004" name="trunc_ln84_8_fu_1446">
<pin_list>
<pin id="1447" dir="0" index="0" bw="26" slack="0"/>
<pin id="1448" dir="0" index="1" bw="64" slack="0"/>
<pin id="1449" dir="0" index="2" bw="6" slack="0"/>
<pin id="1450" dir="0" index="3" bw="7" slack="0"/>
<pin id="1451" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_8/16 "/>
</bind>
</comp>

<comp id="1456" class="1004" name="add_ln84_5_fu_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="39" slack="0"/>
<pin id="1458" dir="0" index="1" bw="64" slack="0"/>
<pin id="1459" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_5/16 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="lshr_ln84_6_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="38" slack="0"/>
<pin id="1464" dir="0" index="1" bw="64" slack="0"/>
<pin id="1465" dir="0" index="2" bw="6" slack="0"/>
<pin id="1466" dir="0" index="3" bw="7" slack="0"/>
<pin id="1467" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_6/16 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="zext_ln84_7_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="38" slack="0"/>
<pin id="1474" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_7/16 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="trunc_ln84_6_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="64" slack="0"/>
<pin id="1478" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_6/16 "/>
</bind>
</comp>

<comp id="1480" class="1004" name="trunc_ln84_s_fu_1480">
<pin_list>
<pin id="1481" dir="0" index="0" bw="25" slack="0"/>
<pin id="1482" dir="0" index="1" bw="64" slack="0"/>
<pin id="1483" dir="0" index="2" bw="6" slack="0"/>
<pin id="1484" dir="0" index="3" bw="7" slack="0"/>
<pin id="1485" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_s/16 "/>
</bind>
</comp>

<comp id="1490" class="1004" name="add_ln84_6_fu_1490">
<pin_list>
<pin id="1491" dir="0" index="0" bw="38" slack="0"/>
<pin id="1492" dir="0" index="1" bw="64" slack="0"/>
<pin id="1493" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_6/16 "/>
</bind>
</comp>

<comp id="1496" class="1004" name="lshr_ln84_7_fu_1496">
<pin_list>
<pin id="1497" dir="0" index="0" bw="39" slack="0"/>
<pin id="1498" dir="0" index="1" bw="64" slack="0"/>
<pin id="1499" dir="0" index="2" bw="6" slack="0"/>
<pin id="1500" dir="0" index="3" bw="7" slack="0"/>
<pin id="1501" dir="1" index="4" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_7/16 "/>
</bind>
</comp>

<comp id="1506" class="1004" name="zext_ln84_8_fu_1506">
<pin_list>
<pin id="1507" dir="0" index="0" bw="39" slack="0"/>
<pin id="1508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_8/16 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="arr_12_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="64" slack="0"/>
<pin id="1512" dir="0" index="1" bw="64" slack="0"/>
<pin id="1513" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_12/16 "/>
</bind>
</comp>

<comp id="1516" class="1004" name="trunc_ln84_7_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="26" slack="0"/>
<pin id="1518" dir="0" index="1" bw="64" slack="0"/>
<pin id="1519" dir="0" index="2" bw="6" slack="0"/>
<pin id="1520" dir="0" index="3" bw="7" slack="0"/>
<pin id="1521" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_7/16 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="trunc_ln84_9_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="64" slack="0"/>
<pin id="1528" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_9/16 "/>
</bind>
</comp>

<comp id="1530" class="1004" name="add_ln84_7_fu_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="64" slack="0"/>
<pin id="1532" dir="0" index="1" bw="39" slack="0"/>
<pin id="1533" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_7/16 "/>
</bind>
</comp>

<comp id="1536" class="1004" name="lshr_ln84_8_fu_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="38" slack="0"/>
<pin id="1538" dir="0" index="1" bw="64" slack="0"/>
<pin id="1539" dir="0" index="2" bw="6" slack="0"/>
<pin id="1540" dir="0" index="3" bw="7" slack="0"/>
<pin id="1541" dir="1" index="4" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln84_8/16 "/>
</bind>
</comp>

<comp id="1546" class="1004" name="zext_ln84_9_fu_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="38" slack="0"/>
<pin id="1548" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84_9/16 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="arr_10_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="64" slack="2"/>
<pin id="1552" dir="0" index="1" bw="64" slack="2"/>
<pin id="1553" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="arr_10/16 "/>
</bind>
</comp>

<comp id="1554" class="1004" name="trunc_ln84_10_fu_1554">
<pin_list>
<pin id="1555" dir="0" index="0" bw="25" slack="0"/>
<pin id="1556" dir="0" index="1" bw="64" slack="0"/>
<pin id="1557" dir="0" index="2" bw="6" slack="0"/>
<pin id="1558" dir="0" index="3" bw="7" slack="0"/>
<pin id="1559" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_10/16 "/>
</bind>
</comp>

<comp id="1564" class="1004" name="add_ln84_20_fu_1564">
<pin_list>
<pin id="1565" dir="0" index="0" bw="25" slack="2"/>
<pin id="1566" dir="0" index="1" bw="25" slack="2"/>
<pin id="1567" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_20/16 "/>
</bind>
</comp>

<comp id="1568" class="1004" name="add_ln84_8_fu_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="64" slack="0"/>
<pin id="1570" dir="0" index="1" bw="38" slack="0"/>
<pin id="1571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84_8/16 "/>
</bind>
</comp>

<comp id="1574" class="1004" name="trunc_ln84_11_fu_1574">
<pin_list>
<pin id="1575" dir="0" index="0" bw="39" slack="0"/>
<pin id="1576" dir="0" index="1" bw="64" slack="0"/>
<pin id="1577" dir="0" index="2" bw="6" slack="0"/>
<pin id="1578" dir="0" index="3" bw="7" slack="0"/>
<pin id="1579" dir="1" index="4" bw="39" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln84_11/16 "/>
</bind>
</comp>

<comp id="1584" class="1004" name="out1_w_5_fu_1584">
<pin_list>
<pin id="1585" dir="0" index="0" bw="25" slack="0"/>
<pin id="1586" dir="0" index="1" bw="25" slack="1"/>
<pin id="1587" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_5/16 "/>
</bind>
</comp>

<comp id="1589" class="1004" name="out1_w_6_fu_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="26" slack="0"/>
<pin id="1591" dir="0" index="1" bw="26" slack="0"/>
<pin id="1592" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_6/16 "/>
</bind>
</comp>

<comp id="1595" class="1004" name="out1_w_7_fu_1595">
<pin_list>
<pin id="1596" dir="0" index="0" bw="25" slack="0"/>
<pin id="1597" dir="0" index="1" bw="25" slack="0"/>
<pin id="1598" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_7/16 "/>
</bind>
</comp>

<comp id="1601" class="1004" name="out1_w_8_fu_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="26" slack="0"/>
<pin id="1603" dir="0" index="1" bw="26" slack="0"/>
<pin id="1604" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_8/16 "/>
</bind>
</comp>

<comp id="1607" class="1004" name="out1_w_9_fu_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="25" slack="0"/>
<pin id="1609" dir="0" index="1" bw="25" slack="0"/>
<pin id="1610" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_9/16 "/>
</bind>
</comp>

<comp id="1613" class="1004" name="sext_ln97_fu_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="62" slack="15"/>
<pin id="1615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln97/16 "/>
</bind>
</comp>

<comp id="1616" class="1004" name="mem_addr_1_fu_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="64" slack="0"/>
<pin id="1618" dir="0" index="1" bw="64" slack="0"/>
<pin id="1619" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr_1/16 "/>
</bind>
</comp>

<comp id="1623" class="1004" name="zext_ln84_fu_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="39" slack="1"/>
<pin id="1625" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln84/17 "/>
</bind>
</comp>

<comp id="1627" class="1004" name="trunc_ln84_12_fu_1627">
<pin_list>
<pin id="1628" dir="0" index="0" bw="44" slack="0"/>
<pin id="1629" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln84_12/17 "/>
</bind>
</comp>

<comp id="1631" class="1004" name="out1_w_fu_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="26" slack="0"/>
<pin id="1633" dir="0" index="1" bw="26" slack="3"/>
<pin id="1634" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w/17 "/>
</bind>
</comp>

<comp id="1637" class="1004" name="zext_ln85_fu_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="26" slack="3"/>
<pin id="1639" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85/17 "/>
</bind>
</comp>

<comp id="1640" class="1004" name="add_ln85_fu_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="44" slack="0"/>
<pin id="1642" dir="0" index="1" bw="26" slack="0"/>
<pin id="1643" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln85/17 "/>
</bind>
</comp>

<comp id="1646" class="1004" name="tmp_s_fu_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="18" slack="0"/>
<pin id="1648" dir="0" index="1" bw="44" slack="0"/>
<pin id="1649" dir="0" index="2" bw="6" slack="0"/>
<pin id="1650" dir="0" index="3" bw="7" slack="0"/>
<pin id="1651" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="1656" class="1004" name="zext_ln85_1_fu_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="18" slack="0"/>
<pin id="1658" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_1/17 "/>
</bind>
</comp>

<comp id="1660" class="1004" name="zext_ln85_2_fu_1660">
<pin_list>
<pin id="1661" dir="0" index="0" bw="18" slack="0"/>
<pin id="1662" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln85_2/17 "/>
</bind>
</comp>

<comp id="1664" class="1004" name="out1_w_1_fu_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="18" slack="0"/>
<pin id="1666" dir="0" index="1" bw="25" slack="3"/>
<pin id="1667" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_1/17 "/>
</bind>
</comp>

<comp id="1670" class="1004" name="zext_ln86_fu_1670">
<pin_list>
<pin id="1671" dir="0" index="0" bw="25" slack="3"/>
<pin id="1672" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/17 "/>
</bind>
</comp>

<comp id="1673" class="1004" name="add_ln86_fu_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="18" slack="0"/>
<pin id="1675" dir="0" index="1" bw="25" slack="0"/>
<pin id="1676" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/17 "/>
</bind>
</comp>

<comp id="1679" class="1004" name="tmp_fu_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="0"/>
<pin id="1681" dir="0" index="1" bw="26" slack="0"/>
<pin id="1682" dir="0" index="2" bw="6" slack="0"/>
<pin id="1683" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/17 "/>
</bind>
</comp>

<comp id="1687" class="1004" name="zext_ln86_1_fu_1687">
<pin_list>
<pin id="1688" dir="0" index="0" bw="1" slack="0"/>
<pin id="1689" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_1/17 "/>
</bind>
</comp>

<comp id="1691" class="1004" name="zext_ln86_2_fu_1691">
<pin_list>
<pin id="1692" dir="0" index="0" bw="26" slack="2"/>
<pin id="1693" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86_2/17 "/>
</bind>
</comp>

<comp id="1694" class="1004" name="out1_w_2_fu_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="26" slack="0"/>
<pin id="1696" dir="0" index="1" bw="1" slack="0"/>
<pin id="1697" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out1_w_2/17 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="add123_17_loc_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="64" slack="13"/>
<pin id="1703" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="add123_17_loc "/>
</bind>
</comp>

<comp id="1707" class="1005" name="add136_18_loc_reg_1707">
<pin_list>
<pin id="1708" dir="0" index="0" bw="64" slack="13"/>
<pin id="1709" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="add136_18_loc "/>
</bind>
</comp>

<comp id="1713" class="1005" name="add156_19_loc_reg_1713">
<pin_list>
<pin id="1714" dir="0" index="0" bw="64" slack="13"/>
<pin id="1715" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="add156_19_loc "/>
</bind>
</comp>

<comp id="1719" class="1005" name="add173_110_loc_reg_1719">
<pin_list>
<pin id="1720" dir="0" index="0" bw="64" slack="13"/>
<pin id="1721" dir="1" index="1" bw="64" slack="13"/>
</pin_list>
<bind>
<opset="add173_110_loc "/>
</bind>
</comp>

<comp id="1725" class="1005" name="arg1_r_loc_reg_1725">
<pin_list>
<pin id="1726" dir="0" index="0" bw="32" slack="9"/>
<pin id="1727" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_loc "/>
</bind>
</comp>

<comp id="1731" class="1005" name="arg1_r_1_loc_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="32" slack="9"/>
<pin id="1733" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_1_loc "/>
</bind>
</comp>

<comp id="1737" class="1005" name="arg1_r_2_loc_reg_1737">
<pin_list>
<pin id="1738" dir="0" index="0" bw="32" slack="9"/>
<pin id="1739" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_2_loc "/>
</bind>
</comp>

<comp id="1743" class="1005" name="arg1_r_3_loc_reg_1743">
<pin_list>
<pin id="1744" dir="0" index="0" bw="32" slack="9"/>
<pin id="1745" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_3_loc "/>
</bind>
</comp>

<comp id="1749" class="1005" name="arg1_r_4_loc_reg_1749">
<pin_list>
<pin id="1750" dir="0" index="0" bw="32" slack="9"/>
<pin id="1751" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_4_loc "/>
</bind>
</comp>

<comp id="1755" class="1005" name="arg1_r_5_loc_reg_1755">
<pin_list>
<pin id="1756" dir="0" index="0" bw="32" slack="9"/>
<pin id="1757" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_5_loc "/>
</bind>
</comp>

<comp id="1761" class="1005" name="arg1_r_6_loc_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="32" slack="9"/>
<pin id="1763" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_6_loc "/>
</bind>
</comp>

<comp id="1767" class="1005" name="arg1_r_7_loc_reg_1767">
<pin_list>
<pin id="1768" dir="0" index="0" bw="32" slack="9"/>
<pin id="1769" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_7_loc "/>
</bind>
</comp>

<comp id="1773" class="1005" name="arg1_r_8_loc_reg_1773">
<pin_list>
<pin id="1774" dir="0" index="0" bw="32" slack="9"/>
<pin id="1775" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_8_loc "/>
</bind>
</comp>

<comp id="1779" class="1005" name="arg1_r_9_loc_reg_1779">
<pin_list>
<pin id="1780" dir="0" index="0" bw="32" slack="9"/>
<pin id="1781" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="arg1_r_9_loc "/>
</bind>
</comp>

<comp id="1785" class="1005" name="trunc_ln22_1_reg_1785">
<pin_list>
<pin id="1786" dir="0" index="0" bw="62" slack="1"/>
<pin id="1787" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22_1 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="trunc_ln97_1_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="62" slack="15"/>
<pin id="1793" dir="1" index="1" bw="62" slack="15"/>
</pin_list>
<bind>
<opset="trunc_ln97_1 "/>
</bind>
</comp>

<comp id="1797" class="1005" name="mem_addr_reg_1797">
<pin_list>
<pin id="1798" dir="0" index="0" bw="32" slack="1"/>
<pin id="1799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="1805" class="1005" name="mul_ln27_reg_1805">
<pin_list>
<pin id="1806" dir="0" index="0" bw="32" slack="1"/>
<pin id="1807" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln27 "/>
</bind>
</comp>

<comp id="1820" class="1005" name="empty_20_reg_1820">
<pin_list>
<pin id="1821" dir="0" index="0" bw="31" slack="1"/>
<pin id="1822" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_20 "/>
</bind>
</comp>

<comp id="1828" class="1005" name="empty_22_reg_1828">
<pin_list>
<pin id="1829" dir="0" index="0" bw="31" slack="1"/>
<pin id="1830" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="1833" class="1005" name="empty_23_reg_1833">
<pin_list>
<pin id="1834" dir="0" index="0" bw="31" slack="1"/>
<pin id="1835" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="1838" class="1005" name="zext_ln27_1_reg_1838">
<pin_list>
<pin id="1839" dir="0" index="0" bw="64" slack="1"/>
<pin id="1840" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27_1 "/>
</bind>
</comp>

<comp id="1845" class="1005" name="arr_reg_1845">
<pin_list>
<pin id="1846" dir="0" index="0" bw="64" slack="1"/>
<pin id="1847" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr "/>
</bind>
</comp>

<comp id="1850" class="1005" name="zext_ln31_reg_1850">
<pin_list>
<pin id="1851" dir="0" index="0" bw="64" slack="1"/>
<pin id="1852" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31 "/>
</bind>
</comp>

<comp id="1855" class="1005" name="mul_ln31_reg_1855">
<pin_list>
<pin id="1856" dir="0" index="0" bw="32" slack="1"/>
<pin id="1857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln31 "/>
</bind>
</comp>

<comp id="1861" class="1005" name="arr_1_reg_1861">
<pin_list>
<pin id="1862" dir="0" index="0" bw="64" slack="1"/>
<pin id="1863" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_1 "/>
</bind>
</comp>

<comp id="1866" class="1005" name="trunc_ln41_reg_1866">
<pin_list>
<pin id="1867" dir="0" index="0" bw="31" slack="1"/>
<pin id="1868" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln41 "/>
</bind>
</comp>

<comp id="1871" class="1005" name="mul_ln61_reg_1871">
<pin_list>
<pin id="1872" dir="0" index="0" bw="32" slack="1"/>
<pin id="1873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61 "/>
</bind>
</comp>

<comp id="1877" class="1005" name="mul_ln65_reg_1877">
<pin_list>
<pin id="1878" dir="0" index="0" bw="32" slack="1"/>
<pin id="1879" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln65 "/>
</bind>
</comp>

<comp id="1883" class="1005" name="mul_ln75_reg_1883">
<pin_list>
<pin id="1884" dir="0" index="0" bw="32" slack="1"/>
<pin id="1885" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75 "/>
</bind>
</comp>

<comp id="1888" class="1005" name="empty_21_reg_1888">
<pin_list>
<pin id="1889" dir="0" index="0" bw="31" slack="1"/>
<pin id="1890" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="1905" class="1005" name="arr_2_reg_1905">
<pin_list>
<pin id="1906" dir="0" index="0" bw="64" slack="1"/>
<pin id="1907" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_2 "/>
</bind>
</comp>

<comp id="1910" class="1005" name="arr_3_reg_1910">
<pin_list>
<pin id="1911" dir="0" index="0" bw="64" slack="1"/>
<pin id="1912" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="arr_3 "/>
</bind>
</comp>

<comp id="1915" class="1005" name="zext_ln41_6_reg_1915">
<pin_list>
<pin id="1916" dir="0" index="0" bw="64" slack="2"/>
<pin id="1917" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln41_6 "/>
</bind>
</comp>

<comp id="1921" class="1005" name="mul_ln40_5_reg_1921">
<pin_list>
<pin id="1922" dir="0" index="0" bw="63" slack="1"/>
<pin id="1923" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_5 "/>
</bind>
</comp>

<comp id="1926" class="1005" name="mul_ln40_6_reg_1926">
<pin_list>
<pin id="1927" dir="0" index="0" bw="63" slack="1"/>
<pin id="1928" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln40_6 "/>
</bind>
</comp>

<comp id="1931" class="1005" name="mul_ln42_3_reg_1931">
<pin_list>
<pin id="1932" dir="0" index="0" bw="63" slack="1"/>
<pin id="1933" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_3 "/>
</bind>
</comp>

<comp id="1936" class="1005" name="mul_ln42_4_reg_1936">
<pin_list>
<pin id="1937" dir="0" index="0" bw="63" slack="1"/>
<pin id="1938" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln42_4 "/>
</bind>
</comp>

<comp id="1941" class="1005" name="mul_ln68_reg_1941">
<pin_list>
<pin id="1942" dir="0" index="0" bw="63" slack="1"/>
<pin id="1943" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln68 "/>
</bind>
</comp>

<comp id="1946" class="1005" name="add_ln84_10_reg_1946">
<pin_list>
<pin id="1947" dir="0" index="0" bw="26" slack="3"/>
<pin id="1948" dir="1" index="1" bw="26" slack="3"/>
</pin_list>
<bind>
<opset="add_ln84_10 "/>
</bind>
</comp>

<comp id="1952" class="1005" name="lshr_ln84_1_reg_1952">
<pin_list>
<pin id="1953" dir="0" index="0" bw="39" slack="1"/>
<pin id="1954" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln84_1 "/>
</bind>
</comp>

<comp id="1957" class="1005" name="add_ln65_reg_1957">
<pin_list>
<pin id="1958" dir="0" index="0" bw="64" slack="1"/>
<pin id="1959" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

<comp id="1962" class="1005" name="trunc_ln66_reg_1962">
<pin_list>
<pin id="1963" dir="0" index="0" bw="25" slack="1"/>
<pin id="1964" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="1967" class="1005" name="trunc_ln66_1_reg_1967">
<pin_list>
<pin id="1968" dir="0" index="0" bw="26" slack="1"/>
<pin id="1969" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66_1 "/>
</bind>
</comp>

<comp id="1972" class="1005" name="trunc_ln67_reg_1972">
<pin_list>
<pin id="1973" dir="0" index="0" bw="25" slack="1"/>
<pin id="1974" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln67 "/>
</bind>
</comp>

<comp id="1977" class="1005" name="trunc_ln68_reg_1977">
<pin_list>
<pin id="1978" dir="0" index="0" bw="25" slack="1"/>
<pin id="1979" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln68 "/>
</bind>
</comp>

<comp id="1982" class="1005" name="trunc_ln84_2_reg_1982">
<pin_list>
<pin id="1983" dir="0" index="0" bw="26" slack="1"/>
<pin id="1984" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_2 "/>
</bind>
</comp>

<comp id="1987" class="1005" name="add_ln63_reg_1987">
<pin_list>
<pin id="1988" dir="0" index="0" bw="64" slack="1"/>
<pin id="1989" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63 "/>
</bind>
</comp>

<comp id="1992" class="1005" name="add_ln63_2_reg_1992">
<pin_list>
<pin id="1993" dir="0" index="0" bw="64" slack="1"/>
<pin id="1994" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_2 "/>
</bind>
</comp>

<comp id="1997" class="1005" name="trunc_ln63_reg_1997">
<pin_list>
<pin id="1998" dir="0" index="0" bw="25" slack="1"/>
<pin id="1999" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63 "/>
</bind>
</comp>

<comp id="2002" class="1005" name="trunc_ln63_1_reg_2002">
<pin_list>
<pin id="2003" dir="0" index="0" bw="25" slack="1"/>
<pin id="2004" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln63_1 "/>
</bind>
</comp>

<comp id="2007" class="1005" name="add_ln80_reg_2007">
<pin_list>
<pin id="2008" dir="0" index="0" bw="64" slack="1"/>
<pin id="2009" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln80 "/>
</bind>
</comp>

<comp id="2012" class="1005" name="trunc_ln81_reg_2012">
<pin_list>
<pin id="2013" dir="0" index="0" bw="25" slack="1"/>
<pin id="2014" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln81 "/>
</bind>
</comp>

<comp id="2017" class="1005" name="add_ln81_reg_2017">
<pin_list>
<pin id="2018" dir="0" index="0" bw="26" slack="1"/>
<pin id="2019" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="2022" class="1005" name="trunc_ln82_reg_2022">
<pin_list>
<pin id="2023" dir="0" index="0" bw="25" slack="1"/>
<pin id="2024" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82 "/>
</bind>
</comp>

<comp id="2027" class="1005" name="add_ln41_reg_2027">
<pin_list>
<pin id="2028" dir="0" index="0" bw="64" slack="2"/>
<pin id="2029" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="2032" class="1005" name="add_ln41_2_reg_2032">
<pin_list>
<pin id="2033" dir="0" index="0" bw="64" slack="2"/>
<pin id="2034" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln41_2 "/>
</bind>
</comp>

<comp id="2037" class="1005" name="trunc_ln41_1_reg_2037">
<pin_list>
<pin id="2038" dir="0" index="0" bw="25" slack="2"/>
<pin id="2039" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_1 "/>
</bind>
</comp>

<comp id="2042" class="1005" name="trunc_ln41_2_reg_2042">
<pin_list>
<pin id="2043" dir="0" index="0" bw="25" slack="2"/>
<pin id="2044" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln41_2 "/>
</bind>
</comp>

<comp id="2047" class="1005" name="add_ln85_1_reg_2047">
<pin_list>
<pin id="2048" dir="0" index="0" bw="25" slack="3"/>
<pin id="2049" dir="1" index="1" bw="25" slack="3"/>
</pin_list>
<bind>
<opset="add_ln85_1 "/>
</bind>
</comp>

<comp id="2053" class="1005" name="lshr_ln84_4_reg_2053">
<pin_list>
<pin id="2054" dir="0" index="0" bw="38" slack="1"/>
<pin id="2055" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln84_4 "/>
</bind>
</comp>

<comp id="2058" class="1005" name="trunc_ln84_5_reg_2058">
<pin_list>
<pin id="2059" dir="0" index="0" bw="25" slack="1"/>
<pin id="2060" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_5 "/>
</bind>
</comp>

<comp id="2063" class="1005" name="add_ln86_1_reg_2063">
<pin_list>
<pin id="2064" dir="0" index="0" bw="26" slack="2"/>
<pin id="2065" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="add_ln86_1 "/>
</bind>
</comp>

<comp id="2068" class="1005" name="out1_w_3_reg_2068">
<pin_list>
<pin id="2069" dir="0" index="0" bw="25" slack="2"/>
<pin id="2070" dir="1" index="1" bw="25" slack="2"/>
</pin_list>
<bind>
<opset="out1_w_3 "/>
</bind>
</comp>

<comp id="2073" class="1005" name="out1_w_4_reg_2073">
<pin_list>
<pin id="2074" dir="0" index="0" bw="26" slack="2"/>
<pin id="2075" dir="1" index="1" bw="26" slack="2"/>
</pin_list>
<bind>
<opset="out1_w_4 "/>
</bind>
</comp>

<comp id="2078" class="1005" name="trunc_ln84_11_reg_2078">
<pin_list>
<pin id="2079" dir="0" index="0" bw="39" slack="1"/>
<pin id="2080" dir="1" index="1" bw="39" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln84_11 "/>
</bind>
</comp>

<comp id="2083" class="1005" name="out1_w_5_reg_2083">
<pin_list>
<pin id="2084" dir="0" index="0" bw="25" slack="1"/>
<pin id="2085" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_5 "/>
</bind>
</comp>

<comp id="2088" class="1005" name="out1_w_6_reg_2088">
<pin_list>
<pin id="2089" dir="0" index="0" bw="26" slack="1"/>
<pin id="2090" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_6 "/>
</bind>
</comp>

<comp id="2093" class="1005" name="out1_w_7_reg_2093">
<pin_list>
<pin id="2094" dir="0" index="0" bw="25" slack="1"/>
<pin id="2095" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_7 "/>
</bind>
</comp>

<comp id="2098" class="1005" name="out1_w_8_reg_2098">
<pin_list>
<pin id="2099" dir="0" index="0" bw="26" slack="1"/>
<pin id="2100" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_8 "/>
</bind>
</comp>

<comp id="2103" class="1005" name="out1_w_9_reg_2103">
<pin_list>
<pin id="2104" dir="0" index="0" bw="25" slack="1"/>
<pin id="2105" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_9 "/>
</bind>
</comp>

<comp id="2108" class="1005" name="mem_addr_1_reg_2108">
<pin_list>
<pin id="2109" dir="0" index="0" bw="32" slack="3"/>
<pin id="2110" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="mem_addr_1 "/>
</bind>
</comp>

<comp id="2113" class="1005" name="out1_w_reg_2113">
<pin_list>
<pin id="2114" dir="0" index="0" bw="26" slack="1"/>
<pin id="2115" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="out1_w "/>
</bind>
</comp>

<comp id="2118" class="1005" name="out1_w_1_reg_2118">
<pin_list>
<pin id="2119" dir="0" index="0" bw="25" slack="1"/>
<pin id="2120" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_1 "/>
</bind>
</comp>

<comp id="2123" class="1005" name="out1_w_2_reg_2123">
<pin_list>
<pin id="2124" dir="0" index="0" bw="27" slack="1"/>
<pin id="2125" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="out1_w_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="4" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="2" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="196"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="218"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="389"><net_src comp="24" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="22" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="24" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="22" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="409"><net_src comp="52" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="10" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="154" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="12" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="14" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="160" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="12" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="14" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="437"><net_src comp="0" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="433" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="443"><net_src comp="440" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="447"><net_src comp="444" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="451"><net_src comp="448" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="455"><net_src comp="452" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="459"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="460" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="448" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="479"><net_src comp="476" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="484"><net_src comp="444" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="489"><net_src comp="444" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="501"><net_src comp="498" pin="1"/><net_sink comp="198" pin=12"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="509"><net_src comp="506" pin="1"/><net_sink comp="198" pin=13"/></net>

<net id="513"><net_src comp="510" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="518"><net_src comp="26" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="527"><net_src comp="26" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="528" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="535"><net_src comp="532" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="542"><net_src comp="539" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="549"><net_src comp="28" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="236" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="30" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="552" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="560"><net_src comp="552" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="566"><net_src comp="28" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="240" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="30" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="572"><net_src comp="569" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="579"><net_src comp="26" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="583"><net_src comp="575" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="589"><net_src comp="544" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="292" pin="2"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="585" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="596"><net_src comp="296" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="561" pin="3"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="592" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="602"><net_src comp="510" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="607"><net_src comp="599" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="608"><net_src comp="599" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="609"><net_src comp="599" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="613"><net_src comp="506" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="621"><net_src comp="502" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="630"><net_src comp="26" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="514" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="639"><net_src comp="523" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="645"><net_src comp="26" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="646" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="653"><net_src comp="650" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="662"><net_src comp="28" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="663"><net_src comp="244" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="664"><net_src comp="30" pin="0"/><net_sink comp="657" pin=2"/></net>

<net id="668"><net_src comp="641" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="673"><net_src comp="498" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="678"><net_src comp="490" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="685"><net_src comp="626" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="690"><net_src comp="498" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="699"><net_src comp="28" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="252" pin="2"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="30" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="506" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="26" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="716"><net_src comp="490" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="26" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="490" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="728"><net_src comp="502" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="26" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="506" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="740"><net_src comp="28" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="268" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="30" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="746"><net_src comp="502" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="753"><net_src comp="28" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="272" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="30" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="759"><net_src comp="712" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="764"><net_src comp="724" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="766"><net_src comp="761" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="770"><net_src comp="702" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="776"><net_src comp="773" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="778"><net_src comp="773" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="783"><net_src comp="498" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="26" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="788"><net_src comp="779" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="793"><net_src comp="790" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="802"><net_src comp="799" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="809"><net_src comp="28" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="280" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="30" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="817"><net_src comp="28" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="818"><net_src comp="284" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="819"><net_src comp="30" pin="0"/><net_sink comp="812" pin=2"/></net>

<net id="823"><net_src comp="820" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="829"><net_src comp="28" pin="0"/><net_sink comp="824" pin=0"/></net>

<net id="830"><net_src comp="288" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="831"><net_src comp="30" pin="0"/><net_sink comp="824" pin=2"/></net>

<net id="836"><net_src comp="360" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="364" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="841"><net_src comp="284" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="34" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="848"><net_src comp="838" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="849"><net_src comp="30" pin="0"/><net_sink comp="842" pin=2"/></net>

<net id="853"><net_src comp="832" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="288" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="34" pin="0"/><net_sink comp="858" pin=0"/></net>

<net id="864"><net_src comp="854" pin="1"/><net_sink comp="858" pin=1"/></net>

<net id="865"><net_src comp="30" pin="0"/><net_sink comp="858" pin=2"/></net>

<net id="869"><net_src comp="272" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="875"><net_src comp="34" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="876"><net_src comp="866" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="877"><net_src comp="30" pin="0"/><net_sink comp="870" pin=2"/></net>

<net id="881"><net_src comp="268" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="887"><net_src comp="34" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="888"><net_src comp="878" pin="1"/><net_sink comp="882" pin=1"/></net>

<net id="889"><net_src comp="30" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="894"><net_src comp="832" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="895"><net_src comp="812" pin="3"/><net_sink comp="890" pin=1"/></net>

<net id="900"><net_src comp="748" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="735" pin="3"/><net_sink comp="896" pin=1"/></net>

<net id="906"><net_src comp="896" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="824" pin="3"/><net_sink comp="902" pin=1"/></net>

<net id="912"><net_src comp="902" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="890" pin="2"/><net_sink comp="908" pin=1"/></net>

<net id="918"><net_src comp="498" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="919"><net_src comp="12" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="914" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="929"><net_src comp="858" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="930"><net_src comp="870" pin="3"/><net_sink comp="925" pin=1"/></net>

<net id="935"><net_src comp="850" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="936"><net_src comp="882" pin="3"/><net_sink comp="931" pin=1"/></net>

<net id="941"><net_src comp="931" pin="2"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="842" pin="3"/><net_sink comp="937" pin=1"/></net>

<net id="947"><net_src comp="937" pin="2"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="925" pin="2"/><net_sink comp="943" pin=1"/></net>

<net id="955"><net_src comp="36" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="956"><net_src comp="908" pin="2"/><net_sink comp="949" pin=1"/></net>

<net id="957"><net_src comp="38" pin="0"/><net_sink comp="949" pin=2"/></net>

<net id="958"><net_src comp="14" pin="0"/><net_sink comp="949" pin=3"/></net>

<net id="962"><net_src comp="949" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="967"><net_src comp="356" pin="2"/><net_sink comp="963" pin=0"/></net>

<net id="968"><net_src comp="694" pin="3"/><net_sink comp="963" pin=1"/></net>

<net id="973"><net_src comp="804" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="974"><net_src comp="300" pin="2"/><net_sink comp="969" pin=1"/></net>

<net id="979"><net_src comp="969" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="352" pin="2"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="963" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="975" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="975" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="963" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="1001"><net_src comp="40" pin="0"/><net_sink comp="995" pin=0"/></net>

<net id="1002"><net_src comp="908" pin="2"/><net_sink comp="995" pin=1"/></net>

<net id="1003"><net_src comp="38" pin="0"/><net_sink comp="995" pin=2"/></net>

<net id="1004"><net_src comp="42" pin="0"/><net_sink comp="995" pin=3"/></net>

<net id="1009"><net_src comp="985" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="981" pin="1"/><net_sink comp="1005" pin=1"/></net>

<net id="1015"><net_src comp="989" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1016"><net_src comp="959" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1023"><net_src comp="44" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1024"><net_src comp="1011" pin="2"/><net_sink comp="1017" pin=1"/></net>

<net id="1025"><net_src comp="46" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1026"><net_src comp="14" pin="0"/><net_sink comp="1017" pin=3"/></net>

<net id="1031"><net_src comp="348" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1032"><net_src comp="340" pin="2"/><net_sink comp="1027" pin=1"/></net>

<net id="1037"><net_src comp="1027" pin="2"/><net_sink comp="1033" pin=0"/></net>

<net id="1038"><net_src comp="344" pin="2"/><net_sink comp="1033" pin=1"/></net>

<net id="1042"><net_src comp="276" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1046"><net_src comp="1033" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1050"><net_src comp="264" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1054"><net_src comp="248" pin="2"/><net_sink comp="1051" pin=0"/></net>

<net id="1061"><net_src comp="48" pin="0"/><net_sink comp="1055" pin=0"/></net>

<net id="1062"><net_src comp="1011" pin="2"/><net_sink comp="1055" pin=1"/></net>

<net id="1063"><net_src comp="46" pin="0"/><net_sink comp="1055" pin=2"/></net>

<net id="1064"><net_src comp="42" pin="0"/><net_sink comp="1055" pin=3"/></net>

<net id="1069"><net_src comp="328" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1070"><net_src comp="657" pin="3"/><net_sink comp="1065" pin=1"/></net>

<net id="1075"><net_src comp="332" pin="2"/><net_sink comp="1071" pin=0"/></net>

<net id="1076"><net_src comp="316" pin="2"/><net_sink comp="1071" pin=1"/></net>

<net id="1081"><net_src comp="1071" pin="2"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="336" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1086"><net_src comp="1065" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1090"><net_src comp="1077" pin="2"/><net_sink comp="1087" pin=0"/></net>

<net id="1095"><net_src comp="376" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1096"><net_src comp="368" pin="2"/><net_sink comp="1091" pin=1"/></net>

<net id="1101"><net_src comp="372" pin="2"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="380" pin="2"/><net_sink comp="1097" pin=1"/></net>

<net id="1106"><net_src comp="1091" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1110"><net_src comp="1097" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1115"><net_src comp="1097" pin="2"/><net_sink comp="1111" pin=0"/></net>

<net id="1116"><net_src comp="1091" pin="2"/><net_sink comp="1111" pin=1"/></net>

<net id="1120"><net_src comp="260" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1125"><net_src comp="1107" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1126"><net_src comp="1103" pin="1"/><net_sink comp="1121" pin=1"/></net>

<net id="1130"><net_src comp="256" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="312" pin="2"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="308" pin="2"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="320" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="304" pin="2"/><net_sink comp="1137" pin=1"/></net>

<net id="1147"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="324" pin="2"/><net_sink comp="1143" pin=1"/></net>

<net id="1152"><net_src comp="1131" pin="2"/><net_sink comp="1149" pin=0"/></net>

<net id="1156"><net_src comp="1143" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1161"><net_src comp="1005" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="995" pin="4"/><net_sink comp="1157" pin=1"/></net>

<net id="1168"><net_src comp="28" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1169"><net_src comp="30" pin="0"/><net_sink comp="1163" pin=2"/></net>

<net id="1175"><net_src comp="28" pin="0"/><net_sink comp="1170" pin=0"/></net>

<net id="1176"><net_src comp="30" pin="0"/><net_sink comp="1170" pin=2"/></net>

<net id="1182"><net_src comp="28" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="30" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1189"><net_src comp="28" pin="0"/><net_sink comp="1184" pin=0"/></net>

<net id="1190"><net_src comp="30" pin="0"/><net_sink comp="1184" pin=2"/></net>

<net id="1196"><net_src comp="28" pin="0"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="30" pin="0"/><net_sink comp="1191" pin=2"/></net>

<net id="1206"><net_src comp="34" pin="0"/><net_sink comp="1201" pin=0"/></net>

<net id="1207"><net_src comp="30" pin="0"/><net_sink comp="1201" pin=2"/></net>

<net id="1213"><net_src comp="34" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1214"><net_src comp="30" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1220"><net_src comp="34" pin="0"/><net_sink comp="1215" pin=0"/></net>

<net id="1221"><net_src comp="30" pin="0"/><net_sink comp="1215" pin=2"/></net>

<net id="1226"><net_src comp="1191" pin="3"/><net_sink comp="1222" pin=1"/></net>

<net id="1231"><net_src comp="1163" pin="3"/><net_sink comp="1227" pin=0"/></net>

<net id="1232"><net_src comp="1198" pin="1"/><net_sink comp="1227" pin=1"/></net>

<net id="1237"><net_src comp="1227" pin="2"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1184" pin="3"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1222" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1251"><net_src comp="36" pin="0"/><net_sink comp="1245" pin=0"/></net>

<net id="1252"><net_src comp="1239" pin="2"/><net_sink comp="1245" pin=1"/></net>

<net id="1253"><net_src comp="38" pin="0"/><net_sink comp="1245" pin=2"/></net>

<net id="1254"><net_src comp="14" pin="0"/><net_sink comp="1245" pin=3"/></net>

<net id="1258"><net_src comp="1245" pin="4"/><net_sink comp="1255" pin=0"/></net>

<net id="1269"><net_src comp="40" pin="0"/><net_sink comp="1263" pin=0"/></net>

<net id="1270"><net_src comp="1239" pin="2"/><net_sink comp="1263" pin=1"/></net>

<net id="1271"><net_src comp="38" pin="0"/><net_sink comp="1263" pin=2"/></net>

<net id="1272"><net_src comp="42" pin="0"/><net_sink comp="1263" pin=3"/></net>

<net id="1281"><net_src comp="1259" pin="2"/><net_sink comp="1277" pin=0"/></net>

<net id="1282"><net_src comp="1255" pin="1"/><net_sink comp="1277" pin=1"/></net>

<net id="1289"><net_src comp="44" pin="0"/><net_sink comp="1283" pin=0"/></net>

<net id="1290"><net_src comp="1277" pin="2"/><net_sink comp="1283" pin=1"/></net>

<net id="1291"><net_src comp="46" pin="0"/><net_sink comp="1283" pin=2"/></net>

<net id="1292"><net_src comp="14" pin="0"/><net_sink comp="1283" pin=3"/></net>

<net id="1296"><net_src comp="1283" pin="4"/><net_sink comp="1293" pin=0"/></net>

<net id="1302"><net_src comp="34" pin="0"/><net_sink comp="1297" pin=0"/></net>

<net id="1303"><net_src comp="30" pin="0"/><net_sink comp="1297" pin=2"/></net>

<net id="1309"><net_src comp="34" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1310"><net_src comp="30" pin="0"/><net_sink comp="1304" pin=2"/></net>

<net id="1317"><net_src comp="48" pin="0"/><net_sink comp="1311" pin=0"/></net>

<net id="1318"><net_src comp="1277" pin="2"/><net_sink comp="1311" pin=1"/></net>

<net id="1319"><net_src comp="46" pin="0"/><net_sink comp="1311" pin=2"/></net>

<net id="1320"><net_src comp="42" pin="0"/><net_sink comp="1311" pin=3"/></net>

<net id="1325"><net_src comp="1177" pin="3"/><net_sink comp="1321" pin=1"/></net>

<net id="1330"><net_src comp="1170" pin="3"/><net_sink comp="1326" pin=0"/></net>

<net id="1331"><net_src comp="1293" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1336"><net_src comp="1326" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="1321" pin="2"/><net_sink comp="1332" pin=1"/></net>

<net id="1344"><net_src comp="36" pin="0"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="1332" pin="2"/><net_sink comp="1338" pin=1"/></net>

<net id="1346"><net_src comp="38" pin="0"/><net_sink comp="1338" pin=2"/></net>

<net id="1347"><net_src comp="14" pin="0"/><net_sink comp="1338" pin=3"/></net>

<net id="1354"><net_src comp="40" pin="0"/><net_sink comp="1348" pin=0"/></net>

<net id="1355"><net_src comp="1332" pin="2"/><net_sink comp="1348" pin=1"/></net>

<net id="1356"><net_src comp="38" pin="0"/><net_sink comp="1348" pin=2"/></net>

<net id="1357"><net_src comp="42" pin="0"/><net_sink comp="1348" pin=3"/></net>

<net id="1362"><net_src comp="1201" pin="3"/><net_sink comp="1358" pin=1"/></net>

<net id="1367"><net_src comp="1215" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1372"><net_src comp="1363" pin="2"/><net_sink comp="1368" pin=0"/></net>

<net id="1373"><net_src comp="1208" pin="3"/><net_sink comp="1368" pin=1"/></net>

<net id="1378"><net_src comp="1368" pin="2"/><net_sink comp="1374" pin=0"/></net>

<net id="1379"><net_src comp="1358" pin="2"/><net_sink comp="1374" pin=1"/></net>

<net id="1384"><net_src comp="1273" pin="2"/><net_sink comp="1380" pin=0"/></net>

<net id="1385"><net_src comp="1263" pin="4"/><net_sink comp="1380" pin=1"/></net>

<net id="1390"><net_src comp="1297" pin="3"/><net_sink comp="1386" pin=1"/></net>

<net id="1395"><net_src comp="1304" pin="3"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="1311" pin="4"/><net_sink comp="1391" pin=1"/></net>

<net id="1401"><net_src comp="1391" pin="2"/><net_sink comp="1397" pin=0"/></net>

<net id="1402"><net_src comp="1386" pin="2"/><net_sink comp="1397" pin=1"/></net>

<net id="1421"><net_src comp="1403" pin="1"/><net_sink comp="1418" pin=0"/></net>

<net id="1426"><net_src comp="1403" pin="1"/><net_sink comp="1422" pin=0"/></net>

<net id="1427"><net_src comp="1415" pin="1"/><net_sink comp="1422" pin=1"/></net>

<net id="1434"><net_src comp="44" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1435"><net_src comp="1422" pin="2"/><net_sink comp="1428" pin=1"/></net>

<net id="1436"><net_src comp="46" pin="0"/><net_sink comp="1428" pin=2"/></net>

<net id="1437"><net_src comp="14" pin="0"/><net_sink comp="1428" pin=3"/></net>

<net id="1441"><net_src comp="1428" pin="4"/><net_sink comp="1438" pin=0"/></net>

<net id="1445"><net_src comp="1406" pin="1"/><net_sink comp="1442" pin=0"/></net>

<net id="1452"><net_src comp="48" pin="0"/><net_sink comp="1446" pin=0"/></net>

<net id="1453"><net_src comp="1422" pin="2"/><net_sink comp="1446" pin=1"/></net>

<net id="1454"><net_src comp="46" pin="0"/><net_sink comp="1446" pin=2"/></net>

<net id="1455"><net_src comp="42" pin="0"/><net_sink comp="1446" pin=3"/></net>

<net id="1460"><net_src comp="1438" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1461"><net_src comp="1406" pin="1"/><net_sink comp="1456" pin=1"/></net>

<net id="1468"><net_src comp="36" pin="0"/><net_sink comp="1462" pin=0"/></net>

<net id="1469"><net_src comp="1456" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1470"><net_src comp="38" pin="0"/><net_sink comp="1462" pin=2"/></net>

<net id="1471"><net_src comp="14" pin="0"/><net_sink comp="1462" pin=3"/></net>

<net id="1475"><net_src comp="1462" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1479"><net_src comp="1409" pin="1"/><net_sink comp="1476" pin=0"/></net>

<net id="1486"><net_src comp="40" pin="0"/><net_sink comp="1480" pin=0"/></net>

<net id="1487"><net_src comp="1456" pin="2"/><net_sink comp="1480" pin=1"/></net>

<net id="1488"><net_src comp="38" pin="0"/><net_sink comp="1480" pin=2"/></net>

<net id="1489"><net_src comp="42" pin="0"/><net_sink comp="1480" pin=3"/></net>

<net id="1494"><net_src comp="1472" pin="1"/><net_sink comp="1490" pin=0"/></net>

<net id="1495"><net_src comp="1409" pin="1"/><net_sink comp="1490" pin=1"/></net>

<net id="1502"><net_src comp="44" pin="0"/><net_sink comp="1496" pin=0"/></net>

<net id="1503"><net_src comp="1490" pin="2"/><net_sink comp="1496" pin=1"/></net>

<net id="1504"><net_src comp="46" pin="0"/><net_sink comp="1496" pin=2"/></net>

<net id="1505"><net_src comp="14" pin="0"/><net_sink comp="1496" pin=3"/></net>

<net id="1509"><net_src comp="1496" pin="4"/><net_sink comp="1506" pin=0"/></net>

<net id="1514"><net_src comp="1412" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1515"><net_src comp="292" pin="2"/><net_sink comp="1510" pin=1"/></net>

<net id="1522"><net_src comp="48" pin="0"/><net_sink comp="1516" pin=0"/></net>

<net id="1523"><net_src comp="1490" pin="2"/><net_sink comp="1516" pin=1"/></net>

<net id="1524"><net_src comp="46" pin="0"/><net_sink comp="1516" pin=2"/></net>

<net id="1525"><net_src comp="42" pin="0"/><net_sink comp="1516" pin=3"/></net>

<net id="1529"><net_src comp="1510" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1534"><net_src comp="1510" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1535"><net_src comp="1506" pin="1"/><net_sink comp="1530" pin=1"/></net>

<net id="1542"><net_src comp="36" pin="0"/><net_sink comp="1536" pin=0"/></net>

<net id="1543"><net_src comp="1530" pin="2"/><net_sink comp="1536" pin=1"/></net>

<net id="1544"><net_src comp="38" pin="0"/><net_sink comp="1536" pin=2"/></net>

<net id="1545"><net_src comp="14" pin="0"/><net_sink comp="1536" pin=3"/></net>

<net id="1549"><net_src comp="1536" pin="4"/><net_sink comp="1546" pin=0"/></net>

<net id="1560"><net_src comp="40" pin="0"/><net_sink comp="1554" pin=0"/></net>

<net id="1561"><net_src comp="1530" pin="2"/><net_sink comp="1554" pin=1"/></net>

<net id="1562"><net_src comp="38" pin="0"/><net_sink comp="1554" pin=2"/></net>

<net id="1563"><net_src comp="42" pin="0"/><net_sink comp="1554" pin=3"/></net>

<net id="1572"><net_src comp="1550" pin="2"/><net_sink comp="1568" pin=0"/></net>

<net id="1573"><net_src comp="1546" pin="1"/><net_sink comp="1568" pin=1"/></net>

<net id="1580"><net_src comp="44" pin="0"/><net_sink comp="1574" pin=0"/></net>

<net id="1581"><net_src comp="1568" pin="2"/><net_sink comp="1574" pin=1"/></net>

<net id="1582"><net_src comp="46" pin="0"/><net_sink comp="1574" pin=2"/></net>

<net id="1583"><net_src comp="14" pin="0"/><net_sink comp="1574" pin=3"/></net>

<net id="1588"><net_src comp="1418" pin="1"/><net_sink comp="1584" pin=0"/></net>

<net id="1593"><net_src comp="1446" pin="4"/><net_sink comp="1589" pin=0"/></net>

<net id="1594"><net_src comp="1442" pin="1"/><net_sink comp="1589" pin=1"/></net>

<net id="1599"><net_src comp="1480" pin="4"/><net_sink comp="1595" pin=0"/></net>

<net id="1600"><net_src comp="1476" pin="1"/><net_sink comp="1595" pin=1"/></net>

<net id="1605"><net_src comp="1526" pin="1"/><net_sink comp="1601" pin=0"/></net>

<net id="1606"><net_src comp="1516" pin="4"/><net_sink comp="1601" pin=1"/></net>

<net id="1611"><net_src comp="1564" pin="2"/><net_sink comp="1607" pin=0"/></net>

<net id="1612"><net_src comp="1554" pin="4"/><net_sink comp="1607" pin=1"/></net>

<net id="1620"><net_src comp="0" pin="0"/><net_sink comp="1616" pin=0"/></net>

<net id="1621"><net_src comp="1613" pin="1"/><net_sink comp="1616" pin=1"/></net>

<net id="1622"><net_src comp="1616" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="1626"><net_src comp="1623" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="1630"><net_src comp="405" pin="2"/><net_sink comp="1627" pin=0"/></net>

<net id="1635"><net_src comp="1627" pin="1"/><net_sink comp="1631" pin=0"/></net>

<net id="1636"><net_src comp="1631" pin="2"/><net_sink comp="219" pin=3"/></net>

<net id="1644"><net_src comp="405" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1645"><net_src comp="1637" pin="1"/><net_sink comp="1640" pin=1"/></net>

<net id="1652"><net_src comp="54" pin="0"/><net_sink comp="1646" pin=0"/></net>

<net id="1653"><net_src comp="1640" pin="2"/><net_sink comp="1646" pin=1"/></net>

<net id="1654"><net_src comp="38" pin="0"/><net_sink comp="1646" pin=2"/></net>

<net id="1655"><net_src comp="56" pin="0"/><net_sink comp="1646" pin=3"/></net>

<net id="1659"><net_src comp="1646" pin="4"/><net_sink comp="1656" pin=0"/></net>

<net id="1663"><net_src comp="1646" pin="4"/><net_sink comp="1660" pin=0"/></net>

<net id="1668"><net_src comp="1660" pin="1"/><net_sink comp="1664" pin=0"/></net>

<net id="1669"><net_src comp="1664" pin="2"/><net_sink comp="219" pin=4"/></net>

<net id="1677"><net_src comp="1656" pin="1"/><net_sink comp="1673" pin=0"/></net>

<net id="1678"><net_src comp="1670" pin="1"/><net_sink comp="1673" pin=1"/></net>

<net id="1684"><net_src comp="58" pin="0"/><net_sink comp="1679" pin=0"/></net>

<net id="1685"><net_src comp="1673" pin="2"/><net_sink comp="1679" pin=1"/></net>

<net id="1686"><net_src comp="46" pin="0"/><net_sink comp="1679" pin=2"/></net>

<net id="1690"><net_src comp="1679" pin="3"/><net_sink comp="1687" pin=0"/></net>

<net id="1698"><net_src comp="1691" pin="1"/><net_sink comp="1694" pin=0"/></net>

<net id="1699"><net_src comp="1687" pin="1"/><net_sink comp="1694" pin=1"/></net>

<net id="1700"><net_src comp="1694" pin="2"/><net_sink comp="219" pin=5"/></net>

<net id="1704"><net_src comp="98" pin="1"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="198" pin=17"/></net>

<net id="1706"><net_src comp="1701" pin="1"/><net_sink comp="1412" pin=0"/></net>

<net id="1710"><net_src comp="102" pin="1"/><net_sink comp="1707" pin=0"/></net>

<net id="1711"><net_src comp="1707" pin="1"/><net_sink comp="198" pin=16"/></net>

<net id="1712"><net_src comp="1707" pin="1"/><net_sink comp="1409" pin=0"/></net>

<net id="1716"><net_src comp="106" pin="1"/><net_sink comp="1713" pin=0"/></net>

<net id="1717"><net_src comp="1713" pin="1"/><net_sink comp="198" pin=15"/></net>

<net id="1718"><net_src comp="1713" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1722"><net_src comp="110" pin="1"/><net_sink comp="1719" pin=0"/></net>

<net id="1723"><net_src comp="1719" pin="1"/><net_sink comp="198" pin=14"/></net>

<net id="1724"><net_src comp="1719" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1728"><net_src comp="114" pin="1"/><net_sink comp="1725" pin=0"/></net>

<net id="1729"><net_src comp="1725" pin="1"/><net_sink comp="181" pin=12"/></net>

<net id="1730"><net_src comp="1725" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="1734"><net_src comp="118" pin="1"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="181" pin=11"/></net>

<net id="1736"><net_src comp="1731" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="1740"><net_src comp="122" pin="1"/><net_sink comp="1737" pin=0"/></net>

<net id="1741"><net_src comp="1737" pin="1"/><net_sink comp="181" pin=10"/></net>

<net id="1742"><net_src comp="1737" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="1746"><net_src comp="126" pin="1"/><net_sink comp="1743" pin=0"/></net>

<net id="1747"><net_src comp="1743" pin="1"/><net_sink comp="181" pin=9"/></net>

<net id="1748"><net_src comp="1743" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="1752"><net_src comp="130" pin="1"/><net_sink comp="1749" pin=0"/></net>

<net id="1753"><net_src comp="1749" pin="1"/><net_sink comp="181" pin=8"/></net>

<net id="1754"><net_src comp="1749" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="1758"><net_src comp="134" pin="1"/><net_sink comp="1755" pin=0"/></net>

<net id="1759"><net_src comp="1755" pin="1"/><net_sink comp="181" pin=7"/></net>

<net id="1760"><net_src comp="1755" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1764"><net_src comp="138" pin="1"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="181" pin=6"/></net>

<net id="1766"><net_src comp="1761" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="1770"><net_src comp="142" pin="1"/><net_sink comp="1767" pin=0"/></net>

<net id="1771"><net_src comp="1767" pin="1"/><net_sink comp="181" pin=5"/></net>

<net id="1772"><net_src comp="1767" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="1776"><net_src comp="146" pin="1"/><net_sink comp="1773" pin=0"/></net>

<net id="1777"><net_src comp="1773" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="1778"><net_src comp="1773" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="1782"><net_src comp="150" pin="1"/><net_sink comp="1779" pin=0"/></net>

<net id="1783"><net_src comp="1779" pin="1"/><net_sink comp="181" pin=3"/></net>

<net id="1784"><net_src comp="1779" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="1788"><net_src comp="410" pin="4"/><net_sink comp="1785" pin=0"/></net>

<net id="1789"><net_src comp="1785" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="1790"><net_src comp="1785" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="1794"><net_src comp="420" pin="4"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1613" pin=0"/></net>

<net id="1796"><net_src comp="1791" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="1800"><net_src comp="433" pin="2"/><net_sink comp="1797" pin=0"/></net>

<net id="1801"><net_src comp="1797" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="1808"><net_src comp="384" pin="2"/><net_sink comp="1805" pin=0"/></net>

<net id="1809"><net_src comp="1805" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="1810"><net_src comp="1805" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="1823"><net_src comp="456" pin="1"/><net_sink comp="1820" pin=0"/></net>

<net id="1824"><net_src comp="1820" pin="1"/><net_sink comp="198" pin=7"/></net>

<net id="1831"><net_src comp="464" pin="1"/><net_sink comp="1828" pin=0"/></net>

<net id="1832"><net_src comp="1828" pin="1"/><net_sink comp="198" pin=10"/></net>

<net id="1836"><net_src comp="468" pin="1"/><net_sink comp="1833" pin=0"/></net>

<net id="1837"><net_src comp="1833" pin="1"/><net_sink comp="198" pin=9"/></net>

<net id="1841"><net_src comp="476" pin="1"/><net_sink comp="1838" pin=0"/></net>

<net id="1842"><net_src comp="1838" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1843"><net_src comp="1838" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="1844"><net_src comp="1838" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="1848"><net_src comp="292" pin="2"/><net_sink comp="1845" pin=0"/></net>

<net id="1849"><net_src comp="1845" pin="1"/><net_sink comp="198" pin=4"/></net>

<net id="1853"><net_src comp="481" pin="1"/><net_sink comp="1850" pin=0"/></net>

<net id="1854"><net_src comp="1850" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1858"><net_src comp="384" pin="2"/><net_sink comp="1855" pin=0"/></net>

<net id="1859"><net_src comp="1855" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="1860"><net_src comp="1855" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1864"><net_src comp="296" pin="2"/><net_sink comp="1861" pin=0"/></net>

<net id="1865"><net_src comp="1861" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="1869"><net_src comp="486" pin="1"/><net_sink comp="1866" pin=0"/></net>

<net id="1870"><net_src comp="1866" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="1874"><net_src comp="390" pin="2"/><net_sink comp="1871" pin=0"/></net>

<net id="1875"><net_src comp="1871" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1876"><net_src comp="1871" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1880"><net_src comp="395" pin="2"/><net_sink comp="1877" pin=0"/></net>

<net id="1881"><net_src comp="1877" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1882"><net_src comp="1877" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="1886"><net_src comp="400" pin="2"/><net_sink comp="1883" pin=0"/></net>

<net id="1887"><net_src comp="1883" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1891"><net_src comp="493" pin="1"/><net_sink comp="1888" pin=0"/></net>

<net id="1892"><net_src comp="1888" pin="1"/><net_sink comp="198" pin=11"/></net>

<net id="1908"><net_src comp="585" pin="2"/><net_sink comp="1905" pin=0"/></net>

<net id="1909"><net_src comp="1905" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1913"><net_src comp="592" pin="2"/><net_sink comp="1910" pin=0"/></net>

<net id="1914"><net_src comp="1910" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1918"><net_src comp="675" pin="1"/><net_sink comp="1915" pin=0"/></net>

<net id="1919"><net_src comp="1915" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="1920"><net_src comp="1915" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="1924"><net_src comp="248" pin="2"/><net_sink comp="1921" pin=0"/></net>

<net id="1925"><net_src comp="1921" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1929"><net_src comp="256" pin="2"/><net_sink comp="1926" pin=0"/></net>

<net id="1930"><net_src comp="1926" pin="1"/><net_sink comp="1170" pin=1"/></net>

<net id="1934"><net_src comp="260" pin="2"/><net_sink comp="1931" pin=0"/></net>

<net id="1935"><net_src comp="1931" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1939"><net_src comp="264" pin="2"/><net_sink comp="1936" pin=0"/></net>

<net id="1940"><net_src comp="1936" pin="1"/><net_sink comp="1184" pin=1"/></net>

<net id="1944"><net_src comp="276" pin="2"/><net_sink comp="1941" pin=0"/></net>

<net id="1945"><net_src comp="1941" pin="1"/><net_sink comp="1191" pin=1"/></net>

<net id="1949"><net_src comp="943" pin="2"/><net_sink comp="1946" pin=0"/></net>

<net id="1950"><net_src comp="1946" pin="1"/><net_sink comp="1631" pin=1"/></net>

<net id="1951"><net_src comp="1946" pin="1"/><net_sink comp="1637" pin=0"/></net>

<net id="1955"><net_src comp="1017" pin="4"/><net_sink comp="1952" pin=0"/></net>

<net id="1956"><net_src comp="1952" pin="1"/><net_sink comp="1198" pin=0"/></net>

<net id="1960"><net_src comp="1033" pin="2"/><net_sink comp="1957" pin=0"/></net>

<net id="1961"><net_src comp="1957" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1965"><net_src comp="1039" pin="1"/><net_sink comp="1962" pin=0"/></net>

<net id="1966"><net_src comp="1962" pin="1"/><net_sink comp="1201" pin=1"/></net>

<net id="1970"><net_src comp="1043" pin="1"/><net_sink comp="1967" pin=0"/></net>

<net id="1971"><net_src comp="1967" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1975"><net_src comp="1047" pin="1"/><net_sink comp="1972" pin=0"/></net>

<net id="1976"><net_src comp="1972" pin="1"/><net_sink comp="1208" pin=1"/></net>

<net id="1980"><net_src comp="1051" pin="1"/><net_sink comp="1977" pin=0"/></net>

<net id="1981"><net_src comp="1977" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1985"><net_src comp="1055" pin="4"/><net_sink comp="1982" pin=0"/></net>

<net id="1986"><net_src comp="1982" pin="1"/><net_sink comp="1363" pin=1"/></net>

<net id="1990"><net_src comp="1065" pin="2"/><net_sink comp="1987" pin=0"/></net>

<net id="1991"><net_src comp="1987" pin="1"/><net_sink comp="1259" pin=1"/></net>

<net id="1995"><net_src comp="1077" pin="2"/><net_sink comp="1992" pin=0"/></net>

<net id="1996"><net_src comp="1992" pin="1"/><net_sink comp="1259" pin=0"/></net>

<net id="2000"><net_src comp="1083" pin="1"/><net_sink comp="1997" pin=0"/></net>

<net id="2001"><net_src comp="1997" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="2005"><net_src comp="1087" pin="1"/><net_sink comp="2002" pin=0"/></net>

<net id="2006"><net_src comp="2002" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="2010"><net_src comp="1111" pin="2"/><net_sink comp="2007" pin=0"/></net>

<net id="2011"><net_src comp="2007" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="2015"><net_src comp="1117" pin="1"/><net_sink comp="2012" pin=0"/></net>

<net id="2016"><net_src comp="2012" pin="1"/><net_sink comp="1297" pin=1"/></net>

<net id="2020"><net_src comp="1121" pin="2"/><net_sink comp="2017" pin=0"/></net>

<net id="2021"><net_src comp="2017" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="2025"><net_src comp="1127" pin="1"/><net_sink comp="2022" pin=0"/></net>

<net id="2026"><net_src comp="2022" pin="1"/><net_sink comp="1304" pin=1"/></net>

<net id="2030"><net_src comp="1131" pin="2"/><net_sink comp="2027" pin=0"/></net>

<net id="2031"><net_src comp="2027" pin="1"/><net_sink comp="1550" pin=1"/></net>

<net id="2035"><net_src comp="1143" pin="2"/><net_sink comp="2032" pin=0"/></net>

<net id="2036"><net_src comp="2032" pin="1"/><net_sink comp="1550" pin=0"/></net>

<net id="2040"><net_src comp="1149" pin="1"/><net_sink comp="2037" pin=0"/></net>

<net id="2041"><net_src comp="2037" pin="1"/><net_sink comp="1564" pin=1"/></net>

<net id="2045"><net_src comp="1153" pin="1"/><net_sink comp="2042" pin=0"/></net>

<net id="2046"><net_src comp="2042" pin="1"/><net_sink comp="1564" pin=0"/></net>

<net id="2050"><net_src comp="1157" pin="2"/><net_sink comp="2047" pin=0"/></net>

<net id="2051"><net_src comp="2047" pin="1"/><net_sink comp="1664" pin=1"/></net>

<net id="2052"><net_src comp="2047" pin="1"/><net_sink comp="1670" pin=0"/></net>

<net id="2056"><net_src comp="1338" pin="4"/><net_sink comp="2053" pin=0"/></net>

<net id="2057"><net_src comp="2053" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="2061"><net_src comp="1348" pin="4"/><net_sink comp="2058" pin=0"/></net>

<net id="2062"><net_src comp="2058" pin="1"/><net_sink comp="1584" pin=1"/></net>

<net id="2066"><net_src comp="1374" pin="2"/><net_sink comp="2063" pin=0"/></net>

<net id="2067"><net_src comp="2063" pin="1"/><net_sink comp="1691" pin=0"/></net>

<net id="2071"><net_src comp="1380" pin="2"/><net_sink comp="2068" pin=0"/></net>

<net id="2072"><net_src comp="2068" pin="1"/><net_sink comp="219" pin=6"/></net>

<net id="2076"><net_src comp="1397" pin="2"/><net_sink comp="2073" pin=0"/></net>

<net id="2077"><net_src comp="2073" pin="1"/><net_sink comp="219" pin=7"/></net>

<net id="2081"><net_src comp="1574" pin="4"/><net_sink comp="2078" pin=0"/></net>

<net id="2082"><net_src comp="2078" pin="1"/><net_sink comp="1623" pin=0"/></net>

<net id="2086"><net_src comp="1584" pin="2"/><net_sink comp="2083" pin=0"/></net>

<net id="2087"><net_src comp="2083" pin="1"/><net_sink comp="219" pin=8"/></net>

<net id="2091"><net_src comp="1589" pin="2"/><net_sink comp="2088" pin=0"/></net>

<net id="2092"><net_src comp="2088" pin="1"/><net_sink comp="219" pin=9"/></net>

<net id="2096"><net_src comp="1595" pin="2"/><net_sink comp="2093" pin=0"/></net>

<net id="2097"><net_src comp="2093" pin="1"/><net_sink comp="219" pin=10"/></net>

<net id="2101"><net_src comp="1601" pin="2"/><net_sink comp="2098" pin=0"/></net>

<net id="2102"><net_src comp="2098" pin="1"/><net_sink comp="219" pin=11"/></net>

<net id="2106"><net_src comp="1607" pin="2"/><net_sink comp="2103" pin=0"/></net>

<net id="2107"><net_src comp="2103" pin="1"/><net_sink comp="219" pin=12"/></net>

<net id="2111"><net_src comp="1616" pin="2"/><net_sink comp="2108" pin=0"/></net>

<net id="2112"><net_src comp="2108" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="2116"><net_src comp="1631" pin="2"/><net_sink comp="2113" pin=0"/></net>

<net id="2117"><net_src comp="2113" pin="1"/><net_sink comp="219" pin=3"/></net>

<net id="2121"><net_src comp="1664" pin="2"/><net_sink comp="2118" pin=0"/></net>

<net id="2122"><net_src comp="2118" pin="1"/><net_sink comp="219" pin=4"/></net>

<net id="2126"><net_src comp="1694" pin="2"/><net_sink comp="2123" pin=0"/></net>

<net id="2127"><net_src comp="2123" pin="1"/><net_sink comp="219" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {16 17 18 19 20 21 22 23 }
 - Input state : 
	Port: fiat_25519_carry_square : mem | {2 3 4 5 6 7 8 9 10 11 }
	Port: fiat_25519_carry_square : out1 | {1 }
	Port: fiat_25519_carry_square : arg1 | {1 }
  - Chain level:
	State 1
	State 2
		mem_addr : 1
		empty : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		mul_ln27 : 1
	State 13
		empty_20 : 1
		empty_22 : 1
		empty_23 : 1
		arr : 1
		zext_ln31 : 1
		mul_ln31 : 1
		arr_1 : 2
		trunc_ln41 : 1
		mul_ln61 : 1
		mul_ln65 : 1
		mul_ln75 : 1
	State 14
		empty_21 : 1
		mul_ln31_1 : 1
		mul_ln40_4 : 1
		shl_ln2 : 2
		mul_ln42_1 : 1
		shl_ln3 : 2
		mul_ln40_2 : 1
		arr_2 : 3
		arr_3 : 3
		call_ln42 : 4
		zext_ln30 : 1
		zext_ln41_1 : 1
		zext_ln41_2 : 1
		mul_ln40 : 2
		mul_ln30 : 1
		mul_ln41 : 1
		mul_ln42 : 1
		shl_ln42_1 : 2
		mul_ln41_1 : 1
		zext_ln41_5 : 1
		zext_ln41_6 : 1
		mul_ln40_3 : 2
		mul_ln41_2 : 1
		mul_ln41_3 : 1
		zext_ln40_5 : 1
		mul_ln40_5 : 2
		mul_ln42_2 : 2
		shl_ln42_2 : 3
		shl_ln41_4 : 1
		mul_ln40_6 : 1
		mul_ln42_3 : 1
		shl_ln41_5 : 1
		zext_ln42_3 : 1
		mul_ln42_4 : 2
		shl_ln41_6 : 1
		zext_ln40_6 : 1
		mul_ln40_7 : 2
		shl_ln40_3 : 3
		zext_ln42_4 : 1
		mul_ln42_5 : 2
		shl_ln42_5 : 3
		zext_ln41_8 : 1
		zext_ln41_9 : 1
		zext_ln41_10 : 1
		mul_ln61_1 : 1
		shl_ln62 : 1
		zext_ln62 : 1
		mul_ln62 : 2
		mul_ln63 : 2
		mul_ln65_1 : 1
		mul_ln66 : 2
		mul_ln67 : 2
		mul_ln68 : 1
		mul_ln70 : 1
		shl_ln : 2
		mul_ln71 : 2
		mul_ln72 : 2
		mul_ln74 : 2
		shl_ln1 : 3
		mul_ln75_1 : 1
		mul_ln76 : 2
		mul_ln77 : 2
		shl_ln4 : 3
		arr_11 : 3
		trunc_ln74 : 3
		trunc_ln : 4
		trunc_ln74_1 : 4
		trunc_ln75 : 3
		trunc_ln1 : 4
		trunc_ln76 : 3
		trunc_ln2 : 4
		trunc_ln77 : 3
		trunc_ln3 : 4
		add_ln77 : 4
		add_ln77_1 : 4
		add_ln77_2 : 5
		arr_9 : 6
		mul_ln79 : 2
		shl_ln80 : 1
		zext_ln80 : 1
		mul_ln80 : 2
		mul_ln81 : 2
		mul_ln82 : 1
		add_ln84_9 : 5
		add_ln84_11 : 5
		add_ln84_12 : 6
		add_ln84_10 : 7
		lshr_ln : 7
		zext_ln84_1 : 8
		add_ln72 : 4
		add_ln72_1 : 3
		add_ln72_2 : 4
		trunc_ln72 : 5
		trunc_ln72_1 : 5
		arr_14 : 5
		trunc_ln5 : 7
		add_ln84_13 : 6
		add_ln84 : 9
		lshr_ln84_1 : 10
		add_ln65_1 : 3
		add_ln65 : 4
		trunc_ln66 : 2
		trunc_ln66_1 : 5
		trunc_ln67 : 3
		trunc_ln68 : 3
		trunc_ln84_2 : 10
		add_ln63 : 3
		add_ln63_1 : 3
		add_ln63_2 : 4
		trunc_ln63 : 4
		trunc_ln63_1 : 5
		add_ln80_1 : 3
		add_ln80_2 : 3
		trunc_ln80 : 4
		trunc_ln80_1 : 4
		add_ln80 : 4
		trunc_ln81 : 2
		add_ln81 : 5
		trunc_ln82 : 2
		add_ln41 : 2
		add_ln41_1 : 2
		add_ln41_2 : 3
		trunc_ln41_1 : 3
		trunc_ln41_2 : 4
		add_ln85_1 : 8
	State 15
		add_ln84_14 : 1
		add_ln84_15 : 1
		add_ln84_16 : 2
		add_ln84_1 : 3
		lshr_ln84_2 : 4
		zext_ln84_3 : 5
		trunc_ln84_3 : 4
		add_ln84_2 : 6
		lshr_ln84_3 : 7
		zext_ln84_4 : 8
		trunc_ln84_4 : 7
		add_ln84_18 : 1
		add_ln84_19 : 9
		add_ln84_3 : 10
		lshr_ln84_4 : 11
		trunc_ln84_5 : 11
		add_ln86_2 : 1
		add_ln86_3 : 1
		add_ln86_4 : 2
		add_ln86_1 : 3
		out1_w_3 : 5
		add_ln88 : 1
		add_ln88_1 : 8
		out1_w_4 : 9
	State 16
		trunc_ln84 : 1
		add_ln84_4 : 1
		lshr_ln84_5 : 2
		zext_ln84_6 : 3
		trunc_ln84_1 : 1
		trunc_ln84_8 : 2
		add_ln84_5 : 4
		lshr_ln84_6 : 5
		zext_ln84_7 : 6
		trunc_ln84_6 : 1
		trunc_ln84_s : 5
		add_ln84_6 : 7
		lshr_ln84_7 : 8
		zext_ln84_8 : 9
		arr_12 : 1
		trunc_ln84_7 : 8
		trunc_ln84_9 : 2
		add_ln84_7 : 10
		lshr_ln84_8 : 11
		zext_ln84_9 : 12
		trunc_ln84_10 : 11
		add_ln84_8 : 13
		trunc_ln84_11 : 14
		out1_w_5 : 2
		out1_w_6 : 3
		out1_w_7 : 6
		out1_w_8 : 9
		out1_w_9 : 12
		mem_addr_1 : 1
		empty_24 : 2
	State 17
		mul_ln84 : 1
		trunc_ln84_12 : 2
		out1_w : 3
		add_ln85 : 2
		tmp_s : 3
		zext_ln85_1 : 4
		zext_ln85_2 : 4
		out1_w_1 : 5
		add_ln86 : 5
		tmp : 6
		zext_ln86_1 : 7
		out1_w_2 : 8
		call_ln97 : 9
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------|---------|---------|---------|
| Operation|                       Functional Unit                       |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                         arr_2_fu_585                        |    0    |    0    |    71   |
|          |                         arr_3_fu_592                        |    0    |    0    |    71   |
|          |                        arr_11_fu_832                        |    0    |    0    |    71   |
|          |                       add_ln77_fu_890                       |    0    |    0    |    64   |
|          |                      add_ln77_1_fu_896                      |    0    |    0    |    64   |
|          |                      add_ln77_2_fu_902                      |    0    |    0    |    64   |
|          |                         arr_9_fu_908                        |    0    |    0    |    64   |
|          |                      add_ln84_9_fu_925                      |    0    |    0    |    26   |
|          |                      add_ln84_11_fu_931                     |    0    |    0    |    26   |
|          |                      add_ln84_12_fu_937                     |    0    |    0    |    26   |
|          |                      add_ln84_10_fu_943                     |    0    |    0    |    26   |
|          |                       add_ln72_fu_963                       |    0    |    0    |    71   |
|          |                      add_ln72_1_fu_969                      |    0    |    0    |    64   |
|          |                      add_ln72_2_fu_975                      |    0    |    0    |    64   |
|          |                        arr_14_fu_989                        |    0    |    0    |    64   |
|          |                     add_ln84_13_fu_1005                     |    0    |    0    |    25   |
|          |                       add_ln84_fu_1011                      |    0    |    0    |    64   |
|          |                      add_ln65_1_fu_1027                     |    0    |    0    |    64   |
|          |                       add_ln65_fu_1033                      |    0    |    0    |    64   |
|          |                       add_ln63_fu_1065                      |    0    |    0    |    71   |
|          |                      add_ln63_1_fu_1071                     |    0    |    0    |    64   |
|          |                      add_ln63_2_fu_1077                     |    0    |    0    |    64   |
|          |                      add_ln80_1_fu_1091                     |    0    |    0    |    71   |
|          |                      add_ln80_2_fu_1097                     |    0    |    0    |    71   |
|          |                       add_ln80_fu_1111                      |    0    |    0    |    71   |
|          |                       add_ln81_fu_1121                      |    0    |    0    |    33   |
|          |                       add_ln41_fu_1131                      |    0    |    0    |    71   |
|          |                      add_ln41_1_fu_1137                     |    0    |    0    |    64   |
|          |                      add_ln41_2_fu_1143                     |    0    |    0    |    64   |
|          |                      add_ln85_1_fu_1157                     |    0    |    0    |    25   |
|          |                     add_ln84_14_fu_1222                     |    0    |    0    |    64   |
|          |                     add_ln84_15_fu_1227                     |    0    |    0    |    64   |
|    add   |                     add_ln84_16_fu_1233                     |    0    |    0    |    64   |
|          |                      add_ln84_1_fu_1239                     |    0    |    0    |    64   |
|          |                        arr_13_fu_1259                       |    0    |    0    |    64   |
|          |                     add_ln84_17_fu_1273                     |    0    |    0    |    25   |
|          |                      add_ln84_2_fu_1277                     |    0    |    0    |    64   |
|          |                     add_ln84_18_fu_1321                     |    0    |    0    |    64   |
|          |                     add_ln84_19_fu_1326                     |    0    |    0    |    71   |
|          |                      add_ln84_3_fu_1332                     |    0    |    0    |    64   |
|          |                      add_ln86_2_fu_1358                     |    0    |    0    |    26   |
|          |                      add_ln86_3_fu_1363                     |    0    |    0    |    26   |
|          |                      add_ln86_4_fu_1368                     |    0    |    0    |    26   |
|          |                      add_ln86_1_fu_1374                     |    0    |    0    |    26   |
|          |                       out1_w_3_fu_1380                      |    0    |    0    |    25   |
|          |                       add_ln88_fu_1386                      |    0    |    0    |    26   |
|          |                      add_ln88_1_fu_1391                     |    0    |    0    |    33   |
|          |                       out1_w_4_fu_1397                      |    0    |    0    |    26   |
|          |                      add_ln84_4_fu_1422                     |    0    |    0    |    71   |
|          |                      add_ln84_5_fu_1456                     |    0    |    0    |    71   |
|          |                      add_ln84_6_fu_1490                     |    0    |    0    |    71   |
|          |                        arr_12_fu_1510                       |    0    |    0    |    71   |
|          |                      add_ln84_7_fu_1530                     |    0    |    0    |    71   |
|          |                        arr_10_fu_1550                       |    0    |    0    |    64   |
|          |                     add_ln84_20_fu_1564                     |    0    |    0    |    25   |
|          |                      add_ln84_8_fu_1568                     |    0    |    0    |    64   |
|          |                       out1_w_5_fu_1584                      |    0    |    0    |    32   |
|          |                       out1_w_6_fu_1589                      |    0    |    0    |    33   |
|          |                       out1_w_7_fu_1595                      |    0    |    0    |    32   |
|          |                       out1_w_8_fu_1601                      |    0    |    0    |    33   |
|          |                       out1_w_9_fu_1607                      |    0    |    0    |    25   |
|          |                        out1_w_fu_1631                       |    0    |    0    |    33   |
|          |                       add_ln85_fu_1640                      |    0    |    0    |    51   |
|          |                       out1_w_1_fu_1664                      |    0    |    0    |    32   |
|          |                       add_ln86_fu_1673                      |    0    |    0    |    32   |
|          |                       out1_w_2_fu_1694                      |    0    |    0    |    33   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |   grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181  |    0    |   360   |    24   |
|   call   | grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198 |    32   |   542   |   1096  |
|          |   grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219   |    0    |    63   |    78   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                      mul_ln40_4_fu_236                      |    4    |    0    |    20   |
|          |                      mul_ln42_1_fu_240                      |    4    |    0    |    20   |
|          |                       mul_ln42_fu_244                       |    4    |    0    |    20   |
|          |                      mul_ln40_5_fu_248                      |    4    |    0    |    20   |
|          |                      mul_ln42_2_fu_252                      |    4    |    0    |    20   |
|          |                      mul_ln40_6_fu_256                      |    4    |    0    |    20   |
|          |                      mul_ln42_3_fu_260                      |    4    |    0    |    20   |
|          |                      mul_ln42_4_fu_264                      |    4    |    0    |    20   |
|          |                      mul_ln40_7_fu_268                      |    4    |    0    |    20   |
|          |                      mul_ln42_5_fu_272                      |    4    |    0    |    20   |
|          |                       mul_ln68_fu_276                       |    4    |    0    |    20   |
|          |                       mul_ln70_fu_280                       |    4    |    0    |    20   |
|          |                       mul_ln74_fu_284                       |    4    |    0    |    20   |
|          |                       mul_ln77_fu_288                       |    4    |    0    |    20   |
|          |                          grp_fu_292                         |    4    |    0    |    20   |
|          |                          grp_fu_296                         |    4    |    0    |    20   |
|          |                       mul_ln40_fu_300                       |    4    |    0    |    20   |
|          |                       mul_ln30_fu_304                       |    4    |    0    |    20   |
|          |                       mul_ln41_fu_308                       |    4    |    0    |    20   |
|          |                      mul_ln41_1_fu_312                      |    4    |    0    |    20   |
|    mul   |                      mul_ln40_3_fu_316                      |    4    |    0    |    20   |
|          |                      mul_ln41_2_fu_320                      |    4    |    0    |    20   |
|          |                      mul_ln41_3_fu_324                      |    4    |    0    |    20   |
|          |                      mul_ln61_1_fu_328                      |    4    |    0    |    20   |
|          |                       mul_ln62_fu_332                       |    4    |    0    |    20   |
|          |                       mul_ln63_fu_336                       |    4    |    0    |    20   |
|          |                      mul_ln65_1_fu_340                      |    4    |    0    |    20   |
|          |                       mul_ln66_fu_344                       |    4    |    0    |    20   |
|          |                       mul_ln67_fu_348                       |    4    |    0    |    20   |
|          |                       mul_ln71_fu_352                       |    4    |    0    |    20   |
|          |                       mul_ln72_fu_356                       |    4    |    0    |    20   |
|          |                      mul_ln75_1_fu_360                      |    4    |    0    |    20   |
|          |                       mul_ln76_fu_364                       |    4    |    0    |    20   |
|          |                       mul_ln79_fu_368                       |    4    |    0    |    20   |
|          |                       mul_ln80_fu_372                       |    4    |    0    |    20   |
|          |                       mul_ln81_fu_376                       |    4    |    0    |    20   |
|          |                       mul_ln82_fu_380                       |    4    |    0    |    20   |
|          |                          grp_fu_384                         |    2    |    0    |    20   |
|          |                       mul_ln61_fu_390                       |    2    |    0    |    20   |
|          |                       mul_ln65_fu_395                       |    2    |    0    |    20   |
|          |                       mul_ln75_fu_400                       |    2    |    0    |    20   |
|          |                       mul_ln84_fu_405                       |    2    |    0    |    27   |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   read   |                    arg1_read_read_fu_154                    |    0    |    0    |    0    |
|          |                    out1_read_read_fu_160                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|  readreq |                      grp_readreq_fu_166                     |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
| writeresp|                     grp_writeresp_fu_173                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                     trunc_ln22_1_fu_410                     |    0    |    0    |    0    |
|          |                     trunc_ln97_1_fu_420                     |    0    |    0    |    0    |
|          |                        lshr_ln_fu_949                       |    0    |    0    |    0    |
|          |                       trunc_ln5_fu_995                      |    0    |    0    |    0    |
|          |                     lshr_ln84_1_fu_1017                     |    0    |    0    |    0    |
|          |                     trunc_ln84_2_fu_1055                    |    0    |    0    |    0    |
|          |                     lshr_ln84_2_fu_1245                     |    0    |    0    |    0    |
|          |                     trunc_ln84_3_fu_1263                    |    0    |    0    |    0    |
|          |                     lshr_ln84_3_fu_1283                     |    0    |    0    |    0    |
|          |                     trunc_ln84_4_fu_1311                    |    0    |    0    |    0    |
|partselect|                     lshr_ln84_4_fu_1338                     |    0    |    0    |    0    |
|          |                     trunc_ln84_5_fu_1348                    |    0    |    0    |    0    |
|          |                     lshr_ln84_5_fu_1428                     |    0    |    0    |    0    |
|          |                     trunc_ln84_8_fu_1446                    |    0    |    0    |    0    |
|          |                     lshr_ln84_6_fu_1462                     |    0    |    0    |    0    |
|          |                     trunc_ln84_s_fu_1480                    |    0    |    0    |    0    |
|          |                     lshr_ln84_7_fu_1496                     |    0    |    0    |    0    |
|          |                     trunc_ln84_7_fu_1516                    |    0    |    0    |    0    |
|          |                     lshr_ln84_8_fu_1536                     |    0    |    0    |    0    |
|          |                    trunc_ln84_10_fu_1554                    |    0    |    0    |    0    |
|          |                    trunc_ln84_11_fu_1574                    |    0    |    0    |    0    |
|          |                        tmp_s_fu_1646                        |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   sext   |                       sext_ln22_fu_430                      |    0    |    0    |    0    |
|          |                      sext_ln97_fu_1613                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                       empty_20_fu_456                       |    0    |    0    |    0    |
|          |                       empty_22_fu_464                       |    0    |    0    |    0    |
|          |                       empty_23_fu_468                       |    0    |    0    |    0    |
|          |                      trunc_ln41_fu_486                      |    0    |    0    |    0    |
|          |                       empty_21_fu_493                       |    0    |    0    |    0    |
|          |                      trunc_ln74_fu_838                      |    0    |    0    |    0    |
|          |                     trunc_ln74_1_fu_850                     |    0    |    0    |    0    |
|          |                      trunc_ln75_fu_854                      |    0    |    0    |    0    |
|          |                      trunc_ln76_fu_866                      |    0    |    0    |    0    |
|          |                      trunc_ln77_fu_878                      |    0    |    0    |    0    |
|          |                      trunc_ln72_fu_981                      |    0    |    0    |    0    |
|          |                     trunc_ln72_1_fu_985                     |    0    |    0    |    0    |
|          |                      trunc_ln66_fu_1039                     |    0    |    0    |    0    |
|          |                     trunc_ln66_1_fu_1043                    |    0    |    0    |    0    |
|   trunc  |                      trunc_ln67_fu_1047                     |    0    |    0    |    0    |
|          |                      trunc_ln68_fu_1051                     |    0    |    0    |    0    |
|          |                      trunc_ln63_fu_1083                     |    0    |    0    |    0    |
|          |                     trunc_ln63_1_fu_1087                    |    0    |    0    |    0    |
|          |                      trunc_ln80_fu_1103                     |    0    |    0    |    0    |
|          |                     trunc_ln80_1_fu_1107                    |    0    |    0    |    0    |
|          |                      trunc_ln81_fu_1117                     |    0    |    0    |    0    |
|          |                      trunc_ln82_fu_1127                     |    0    |    0    |    0    |
|          |                     trunc_ln41_1_fu_1149                    |    0    |    0    |    0    |
|          |                     trunc_ln41_2_fu_1153                    |    0    |    0    |    0    |
|          |                      trunc_ln84_fu_1418                     |    0    |    0    |    0    |
|          |                     trunc_ln84_1_fu_1442                    |    0    |    0    |    0    |
|          |                     trunc_ln84_6_fu_1476                    |    0    |    0    |    0    |
|          |                     trunc_ln84_9_fu_1526                    |    0    |    0    |    0    |
|          |                    trunc_ln84_12_fu_1627                    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                       zext_ln27_fu_472                      |    0    |    0    |    0    |
|          |                      zext_ln27_1_fu_476                     |    0    |    0    |    0    |
|          |                       zext_ln31_fu_481                      |    0    |    0    |    0    |
|          |                      zext_ln31_1_fu_519                     |    0    |    0    |    0    |
|          |                       zext_ln40_fu_528                      |    0    |    0    |    0    |
|          |                      zext_ln40_3_fu_532                     |    0    |    0    |    0    |
|          |                      zext_ln40_4_fu_539                     |    0    |    0    |    0    |
|          |                       zext_ln42_fu_552                      |    0    |    0    |    0    |
|          |                      zext_ln40_1_fu_569                     |    0    |    0    |    0    |
|          |                       zext_ln41_fu_580                      |    0    |    0    |    0    |
|          |                       zext_ln30_fu_599                      |    0    |    0    |    0    |
|          |                      zext_ln41_1_fu_610                     |    0    |    0    |    0    |
|          |                      zext_ln41_2_fu_618                     |    0    |    0    |    0    |
|          |                      zext_ln30_1_fu_631                     |    0    |    0    |    0    |
|          |                      zext_ln41_3_fu_636                     |    0    |    0    |    0    |
|          |                      zext_ln40_2_fu_646                     |    0    |    0    |    0    |
|          |                      zext_ln42_1_fu_650                     |    0    |    0    |    0    |
|          |                      zext_ln41_4_fu_665                     |    0    |    0    |    0    |
|          |                      zext_ln41_5_fu_670                     |    0    |    0    |    0    |
|          |                      zext_ln41_6_fu_675                     |    0    |    0    |    0    |
|          |                      zext_ln41_7_fu_682                     |    0    |    0    |    0    |
|          |                      zext_ln40_5_fu_687                     |    0    |    0    |    0    |
|          |                      zext_ln42_2_fu_708                     |    0    |    0    |    0    |
|          |                      zext_ln42_3_fu_718                     |    0    |    0    |    0    |
|          |                      zext_ln40_6_fu_730                     |    0    |    0    |    0    |
|   zext   |                      zext_ln42_4_fu_743                     |    0    |    0    |    0    |
|          |                      zext_ln41_8_fu_756                     |    0    |    0    |    0    |
|          |                      zext_ln41_9_fu_761                     |    0    |    0    |    0    |
|          |                     zext_ln41_10_fu_767                     |    0    |    0    |    0    |
|          |                       zext_ln61_fu_773                      |    0    |    0    |    0    |
|          |                       zext_ln62_fu_785                      |    0    |    0    |    0    |
|          |                       zext_ln65_fu_790                      |    0    |    0    |    0    |
|          |                       zext_ln68_fu_794                      |    0    |    0    |    0    |
|          |                       zext_ln70_fu_799                      |    0    |    0    |    0    |
|          |                       zext_ln75_fu_820                      |    0    |    0    |    0    |
|          |                       zext_ln80_fu_920                      |    0    |    0    |    0    |
|          |                      zext_ln84_1_fu_959                     |    0    |    0    |    0    |
|          |                     zext_ln84_2_fu_1198                     |    0    |    0    |    0    |
|          |                     zext_ln84_3_fu_1255                     |    0    |    0    |    0    |
|          |                     zext_ln84_4_fu_1293                     |    0    |    0    |    0    |
|          |                     zext_ln84_5_fu_1415                     |    0    |    0    |    0    |
|          |                     zext_ln84_6_fu_1438                     |    0    |    0    |    0    |
|          |                     zext_ln84_7_fu_1472                     |    0    |    0    |    0    |
|          |                     zext_ln84_8_fu_1506                     |    0    |    0    |    0    |
|          |                     zext_ln84_9_fu_1546                     |    0    |    0    |    0    |
|          |                      zext_ln84_fu_1623                      |    0    |    0    |    0    |
|          |                      zext_ln85_fu_1637                      |    0    |    0    |    0    |
|          |                     zext_ln85_1_fu_1656                     |    0    |    0    |    0    |
|          |                     zext_ln85_2_fu_1660                     |    0    |    0    |    0    |
|          |                      zext_ln86_fu_1670                      |    0    |    0    |    0    |
|          |                     zext_ln86_1_fu_1687                     |    0    |    0    |    0    |
|          |                     zext_ln86_2_fu_1691                     |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                       shl_ln30_fu_514                       |    0    |    0    |    0    |
|          |                       shl_ln41_fu_523                       |    0    |    0    |    0    |
|          |                      shl_ln41_1_fu_575                      |    0    |    0    |    0    |
|          |                      shl_ln41_2_fu_626                      |    0    |    0    |    0    |
|    shl   |                      shl_ln41_3_fu_641                      |    0    |    0    |    0    |
|          |                      shl_ln41_4_fu_702                      |    0    |    0    |    0    |
|          |                      shl_ln41_5_fu_712                      |    0    |    0    |    0    |
|          |                      shl_ln41_6_fu_724                      |    0    |    0    |    0    |
|          |                       shl_ln62_fu_779                       |    0    |    0    |    0    |
|          |                       shl_ln80_fu_914                       |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|          |                        shl_ln2_fu_544                       |    0    |    0    |    0    |
|          |                        shl_ln3_fu_561                       |    0    |    0    |    0    |
|          |                      shl_ln42_1_fu_657                      |    0    |    0    |    0    |
|          |                      shl_ln42_2_fu_694                      |    0    |    0    |    0    |
|          |                      shl_ln40_3_fu_735                      |    0    |    0    |    0    |
|          |                      shl_ln42_5_fu_748                      |    0    |    0    |    0    |
|          |                        shl_ln_fu_804                        |    0    |    0    |    0    |
|          |                        shl_ln1_fu_812                       |    0    |    0    |    0    |
|          |                        shl_ln4_fu_824                       |    0    |    0    |    0    |
|          |                       trunc_ln_fu_842                       |    0    |    0    |    0    |
|          |                       trunc_ln1_fu_858                      |    0    |    0    |    0    |
|bitconcatenate|                       trunc_ln2_fu_870                      |    0    |    0    |    0    |
|          |                       trunc_ln3_fu_882                      |    0    |    0    |    0    |
|          |                      shl_ln40_1_fu_1163                     |    0    |    0    |    0    |
|          |                      shl_ln40_2_fu_1170                     |    0    |    0    |    0    |
|          |                      shl_ln42_3_fu_1177                     |    0    |    0    |    0    |
|          |                      shl_ln42_4_fu_1184                     |    0    |    0    |    0    |
|          |                       shl_ln9_fu_1191                       |    0    |    0    |    0    |
|          |                      trunc_ln6_fu_1201                      |    0    |    0    |    0    |
|          |                      trunc_ln7_fu_1208                      |    0    |    0    |    0    |
|          |                      trunc_ln8_fu_1215                      |    0    |    0    |    0    |
|          |                      trunc_ln4_fu_1297                      |    0    |    0    |    0    |
|          |                      trunc_ln9_fu_1304                      |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
| bitselect|                         tmp_fu_1679                         |    0    |    0    |    0    |
|----------|-------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                             |   190   |   965   |   5433  |
|----------|-------------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add123_17_loc_reg_1701|   64   |
| add136_18_loc_reg_1707|   64   |
| add156_19_loc_reg_1713|   64   |
|add173_110_loc_reg_1719|   64   |
|  add_ln41_2_reg_2032  |   64   |
|   add_ln41_reg_2027   |   64   |
|  add_ln63_2_reg_1992  |   64   |
|   add_ln63_reg_1987   |   64   |
|   add_ln65_reg_1957   |   64   |
|   add_ln80_reg_2007   |   64   |
|   add_ln81_reg_2017   |   26   |
|  add_ln84_10_reg_1946 |   26   |
|  add_ln85_1_reg_2047  |   25   |
|  add_ln86_1_reg_2063  |   26   |
| arg1_r_1_loc_reg_1731 |   32   |
| arg1_r_2_loc_reg_1737 |   32   |
| arg1_r_3_loc_reg_1743 |   32   |
| arg1_r_4_loc_reg_1749 |   32   |
| arg1_r_5_loc_reg_1755 |   32   |
| arg1_r_6_loc_reg_1761 |   32   |
| arg1_r_7_loc_reg_1767 |   32   |
| arg1_r_8_loc_reg_1773 |   32   |
| arg1_r_9_loc_reg_1779 |   32   |
|  arg1_r_loc_reg_1725  |   32   |
|     arr_1_reg_1861    |   64   |
|     arr_2_reg_1905    |   64   |
|     arr_3_reg_1910    |   64   |
|      arr_reg_1845     |   64   |
|   empty_20_reg_1820   |   31   |
|   empty_21_reg_1888   |   31   |
|   empty_22_reg_1828   |   31   |
|   empty_23_reg_1833   |   31   |
|  lshr_ln84_1_reg_1952 |   39   |
|  lshr_ln84_4_reg_2053 |   38   |
|  mem_addr_1_reg_2108  |   32   |
|   mem_addr_reg_1797   |   32   |
|   mul_ln27_reg_1805   |   32   |
|   mul_ln31_reg_1855   |   32   |
|  mul_ln40_5_reg_1921  |   63   |
|  mul_ln40_6_reg_1926  |   63   |
|  mul_ln42_3_reg_1931  |   63   |
|  mul_ln42_4_reg_1936  |   63   |
|   mul_ln61_reg_1871   |   32   |
|   mul_ln65_reg_1877   |   32   |
|   mul_ln68_reg_1941   |   63   |
|   mul_ln75_reg_1883   |   32   |
|   out1_w_1_reg_2118   |   25   |
|   out1_w_2_reg_2123   |   27   |
|   out1_w_3_reg_2068   |   25   |
|   out1_w_4_reg_2073   |   26   |
|   out1_w_5_reg_2083   |   25   |
|   out1_w_6_reg_2088   |   26   |
|   out1_w_7_reg_2093   |   25   |
|   out1_w_8_reg_2098   |   26   |
|   out1_w_9_reg_2103   |   25   |
|    out1_w_reg_2113    |   26   |
| trunc_ln22_1_reg_1785 |   62   |
| trunc_ln41_1_reg_2037 |   25   |
| trunc_ln41_2_reg_2042 |   25   |
|  trunc_ln41_reg_1866  |   31   |
| trunc_ln63_1_reg_2002 |   25   |
|  trunc_ln63_reg_1997  |   25   |
| trunc_ln66_1_reg_1967 |   26   |
|  trunc_ln66_reg_1962  |   25   |
|  trunc_ln67_reg_1972  |   25   |
|  trunc_ln68_reg_1977  |   25   |
|  trunc_ln81_reg_2012  |   25   |
|  trunc_ln82_reg_2022  |   25   |
| trunc_ln84_11_reg_2078|   39   |
| trunc_ln84_2_reg_1982 |   26   |
| trunc_ln84_5_reg_2058 |   25   |
| trunc_ln97_1_reg_1791 |   62   |
|  zext_ln27_1_reg_1838 |   64   |
|   zext_ln31_reg_1850  |   64   |
|  zext_ln41_6_reg_1915 |   64   |
+-----------------------+--------+
|         Total         |  3003  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Comp                            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                      grp_readreq_fu_166                     |  p1  |   2  |  32  |   64   ||    9    |
|                     grp_writeresp_fu_173                    |  p0  |   2  |   1  |    2   |
|                     grp_writeresp_fu_173                    |  p1  |   2  |  32  |   64   ||    9    |
| grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198 |  p1  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198 |  p2  |   2  |  64  |   128  ||    9    |
| grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198 |  p11 |   2  |  31  |   62   ||    9    |
|   grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219   |  p3  |   2  |  26  |   52   ||    9    |
|   grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219   |  p4  |   2  |  25  |   50   ||    9    |
|   grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219   |  p5  |   2  |  27  |   54   ||    9    |
|                          grp_fu_292                         |  p0  |   3  |  32  |   96   ||    14   |
|                          grp_fu_292                         |  p1  |   3  |  32  |   96   ||    14   |
|                          grp_fu_296                         |  p0  |   2  |  32  |   64   ||    9    |
|                          grp_fu_296                         |  p1  |   2  |  32  |   64   ||    9    |
|                          grp_fu_384                         |  p0  |   2  |  32  |   64   ||    9    |
|                          grp_fu_384                         |  p1  |   2  |   7  |   14   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Total                            |      |      |      |  1002  ||  6.503  ||   127   |
|-------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   190  |    -   |   965  |  5433  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   127  |
|  Register |    -   |    -   |  3003  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   190  |    6   |  3968  |  5560  |
+-----------+--------+--------+--------+--------+
