$date
	Thu Sep 25 14:35:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dff_async_reset $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
x!
$end
#5000
0!
1"
#10000
0"
1$
#15000
1"
#20000
0"
1#
0$
#25000
1!
1"
#30000
0"
0#
#35000
0!
1"
#40000
0"
1$
#45000
1"
0$
#50000
0"
1#
#55000
1!
1"
#60000
0"
