

================================================================
== Vitis HLS Report for 'kernel_2mm'
================================================================
* Date:           Thu Apr 27 10:40:11 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.408 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1030|     1030|  5.150 us|  5.150 us|  1031|  1031|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50  |kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2  |      516|      516|  2.580 us|  2.580 us|  516|  516|       no|
        |grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62  |kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5  |      511|      511|  2.555 us|  2.555 us|  511|  511|       no|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       -|       -|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   60|    7372|    1810|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     494|    -|
|Register         |        -|    -|       6|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   60|    7378|    2304|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   10|       3|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |                            Instance                           |                        Module                       | BRAM_18K| DSP|  FF  | LUT | URAM|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50  |kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2  |        0|  27|  3561|  862|    0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62  |kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5  |        0|   0|  1446|  937|    0|
    |mul_32s_32s_32_5_1_U41                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U42                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U43                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U44                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U45                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U46                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U47                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U48                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U49                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U50                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    |mul_32s_32s_32_5_1_U51                                         |mul_32s_32s_32_5_1                                   |        0|   3|   215|    1|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                          |                                                     |        0|  60|  7372| 1810|    0|
    +---------------------------------------------------------------+-----------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  21|          5|    1|          5|
    |grp_fu_100_ce  |  13|          3|    1|          3|
    |grp_fu_100_p0  |  13|          3|   32|         96|
    |grp_fu_100_p1  |  13|          3|   32|         96|
    |grp_fu_104_ce  |  13|          3|    1|          3|
    |grp_fu_104_p0  |  13|          3|   32|         96|
    |grp_fu_104_p1  |  13|          3|   32|         96|
    |grp_fu_108_ce  |  13|          3|    1|          3|
    |grp_fu_108_p0  |  13|          3|   32|         96|
    |grp_fu_108_p1  |  13|          3|   32|         96|
    |grp_fu_112_ce  |  13|          3|    1|          3|
    |grp_fu_112_p0  |  13|          3|   32|         96|
    |grp_fu_112_p1  |  13|          3|   32|         96|
    |grp_fu_116_ce  |  13|          3|    1|          3|
    |grp_fu_116_p0  |  13|          3|   32|         96|
    |grp_fu_116_p1  |  13|          3|   32|         96|
    |grp_fu_120_ce  |  13|          3|    1|          3|
    |grp_fu_120_p0  |  13|          3|   32|         96|
    |grp_fu_120_p1  |  13|          3|   32|         96|
    |grp_fu_124_ce  |  13|          3|    1|          3|
    |grp_fu_124_p0  |  13|          3|   32|         96|
    |grp_fu_124_p1  |  13|          3|   32|         96|
    |grp_fu_84_ce   |  13|          3|    1|          3|
    |grp_fu_84_p0   |  13|          3|   32|         96|
    |grp_fu_84_p1   |  13|          3|   32|         96|
    |grp_fu_88_ce   |  13|          3|    1|          3|
    |grp_fu_88_p0   |  13|          3|   32|         96|
    |grp_fu_88_p1   |  13|          3|   32|         96|
    |grp_fu_92_ce   |  13|          3|    1|          3|
    |grp_fu_92_p0   |  13|          3|   32|         96|
    |grp_fu_92_p1   |  13|          3|   32|         96|
    |grp_fu_96_ce   |  13|          3|    1|          3|
    |grp_fu_96_p0   |  13|          3|   32|         96|
    |grp_fu_96_p1   |  13|          3|   32|         96|
    |tmp_address0   |  13|          3|    7|         21|
    |tmp_ce0        |  13|          3|    1|          3|
    |tmp_ce1        |   9|          2|    1|          2|
    |tmp_we0        |   9|          2|    1|          2|
    +---------------+----+-----------+-----+-----------+
    |Total          | 494|        114|  726|       2178|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  4|   0|    4|          0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50_ap_start_reg  |  1|   0|    1|          0|
    |grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       |  6|   0|    6|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|    kernel_2mm|  return value|
|alpha         |   in|   32|     ap_none|         alpha|        scalar|
|beta          |   in|   32|     ap_none|          beta|        scalar|
|tmp_address0  |  out|    7|   ap_memory|           tmp|         array|
|tmp_ce0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_we0       |  out|    1|   ap_memory|           tmp|         array|
|tmp_d0        |  out|   32|   ap_memory|           tmp|         array|
|tmp_q0        |   in|   32|   ap_memory|           tmp|         array|
|tmp_address1  |  out|    7|   ap_memory|           tmp|         array|
|tmp_ce1       |  out|    1|   ap_memory|           tmp|         array|
|tmp_q1        |   in|   32|   ap_memory|           tmp|         array|
|A_address0    |  out|    7|   ap_memory|             A|         array|
|A_ce0         |  out|    1|   ap_memory|             A|         array|
|A_q0          |   in|   32|   ap_memory|             A|         array|
|A_address1    |  out|    7|   ap_memory|             A|         array|
|A_ce1         |  out|    1|   ap_memory|             A|         array|
|A_q1          |   in|   32|   ap_memory|             A|         array|
|B_address0    |  out|    7|   ap_memory|             B|         array|
|B_ce0         |  out|    1|   ap_memory|             B|         array|
|B_q0          |   in|   32|   ap_memory|             B|         array|
|B_address1    |  out|    7|   ap_memory|             B|         array|
|B_ce1         |  out|    1|   ap_memory|             B|         array|
|B_q1          |   in|   32|   ap_memory|             B|         array|
|C_address0    |  out|    7|   ap_memory|             C|         array|
|C_ce0         |  out|    1|   ap_memory|             C|         array|
|C_q0          |   in|   32|   ap_memory|             C|         array|
|C_address1    |  out|    7|   ap_memory|             C|         array|
|C_ce1         |  out|    1|   ap_memory|             C|         array|
|C_q1          |   in|   32|   ap_memory|             C|         array|
|D_address0    |  out|    7|   ap_memory|             D|         array|
|D_ce0         |  out|    1|   ap_memory|             D|         array|
|D_we0         |  out|    1|   ap_memory|             D|         array|
|D_d0          |  out|   32|   ap_memory|             D|         array|
|D_q0          |   in|   32|   ap_memory|             D|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %alpha" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11]   --->   Operation 5 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln11 = call void @kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2, i32 %A, i32 %tmp, i32 %B, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11]   --->   Operation 6 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln11 = call void @kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2, i32 %A, i32 %tmp, i32 %B, i32 %alpha_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11]   --->   Operation 7 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 8 [1/1] (0.00ns)   --->   "%beta_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %beta" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11]   --->   Operation 8 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "%call_ln11 = call void @kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5, i32 %tmp, i32 %C, i32 %D, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11]   --->   Operation 9 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11]   --->   Operation 10 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %tmp"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %D, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %D"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln11 = call void @kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5, i32 %tmp, i32 %C, i32 %D, i32 %beta_read" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:11]   --->   Operation 25 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln29 = ret" [../../../../Documents/LAP_hls_benchmarks/Vitis/2mm/src/kernel_2mm.cpp:29]   --->   Operation 26 'ret' 'ret_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ D]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
alpha_read         (read         ) [ 00100]
call_ln11          (call         ) [ 00000]
beta_read          (read         ) [ 00001]
spectopmodule_ln11 (spectopmodule) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
call_ln11          (call         ) [ 00000]
ret_ln29           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="beta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="D">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="alpha_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="beta_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/3 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="0" index="2" bw="32" slack="0"/>
<pin id="54" dir="0" index="3" bw="32" slack="0"/>
<pin id="55" dir="0" index="4" bw="32" slack="0"/>
<pin id="56" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="32" slack="0"/>
<pin id="66" dir="0" index="3" bw="32" slack="0"/>
<pin id="67" dir="0" index="4" bw="32" slack="0"/>
<pin id="68" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/3 "/>
</bind>
</comp>

<comp id="74" class="1005" name="alpha_read_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="1"/>
<pin id="76" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="79" class="1005" name="beta_read_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_14/4 mul_ln25/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_16/4 mul_ln27_5/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20/5 mul_ln27_6/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_18/5 mul_ln27/6 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_2/6 mul_ln27_7/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="107" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_4/6 mul_ln27_8/6 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_6/7 mul_ln27_1/7 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_8/7 mul_ln27_2/7 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_10/8 mul_ln27_9/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_12/8 mul_ln27_3/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="127" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln20_15/9 mul_ln27_4/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="61"><net_src comp="38" pin="2"/><net_sink comp="50" pin=4"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="62" pin=2"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="62" pin=3"/></net>

<net id="73"><net_src comp="44" pin="2"/><net_sink comp="62" pin=4"/></net>

<net id="77"><net_src comp="38" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="50" pin=4"/></net>

<net id="82"><net_src comp="44" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="62" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp | {1 2 }
	Port: D | {3 4 }
 - Input state : 
	Port: kernel_2mm : alpha | {1 }
	Port: kernel_2mm : beta | {3 }
	Port: kernel_2mm : tmp | {3 4 }
	Port: kernel_2mm : A | {1 2 }
	Port: kernel_2mm : B | {1 2 }
	Port: kernel_2mm : C | {3 4 }
	Port: kernel_2mm : D | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50 |    60   | 4.70343 |   6079  |   818   |
|          | grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62 |    33   | 5.73243 |   3923  |   857   |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|          |                           grp_fu_84                           |    3    |    0    |   215   |    1    |
|          |                           grp_fu_88                           |    3    |    0    |   215   |    1    |
|          |                           grp_fu_92                           |    3    |    0    |   215   |    1    |
|          |                           grp_fu_96                           |    3    |    0    |   215   |    1    |
|          |                           grp_fu_100                          |    3    |    0    |   215   |    1    |
|    mul   |                           grp_fu_104                          |    3    |    0    |   215   |    1    |
|          |                           grp_fu_108                          |    3    |    0    |   215   |    1    |
|          |                           grp_fu_112                          |    3    |    0    |   215   |    1    |
|          |                           grp_fu_116                          |    3    |    0    |   215   |    1    |
|          |                           grp_fu_120                          |    3    |    0    |   215   |    1    |
|          |                           grp_fu_124                          |    3    |    0    |   215   |    1    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                     alpha_read_read_fu_38                     |    0    |    0    |    0    |    0    |
|          |                      beta_read_read_fu_44                     |    0    |    0    |    0    |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                               |   126   | 10.4359 |  12367  |   1686  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|alpha_read_reg_74|   32   |
| beta_read_reg_79|   32   |
+-----------------+--------+
|      Total      |   64   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                              Comp                             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_kernel_2mm_Pipeline_VITIS_LOOP_15_1_VITIS_LOOP_16_2_fu_50 |  p4  |   2  |  32  |   64   ||    9    |
| grp_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5_fu_62 |  p4  |   2  |  32  |   64   ||    9    |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             Total                             |      |      |      |   128  ||  2.058  ||    18   |
|---------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   126  |   10   |  12367 |  1686  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   18   |
|  Register |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   126  |   12   |  12431 |  1704  |
+-----------+--------+--------+--------+--------+
