module main(
  input wire cond
);
  `ifdef SIMULATION
  always @ (*) begin
    if (cond) begin
      $display("This is a simple trace.");
    end
  end
  `endif
endmodule
