
mpcwcet5.elf:     file format elf32-sparc


Disassembly of section .text:

40000000 <_trap_table>:
40000000:	0d 10 00 04 	sethi  %hi(0x40001000), %g6
40000004:	81 c1 a3 9c 	jmp  %g6 + 0x39c	! 4000139c <_start_svt_weak>
40000008:	01 00 00 00 	nop 

4000000c <_start>:
4000000c:	9d e3 bf c0 	save  %sp, -64, %sp
40000010:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40000014:	84 10 a3 80 	or  %g2, 0x380, %g2	! 40002b80 <__bss_start>
40000018:	07 10 00 0b 	sethi  %hi(0x40002c00), %g3
4000001c:	86 10 e2 f8 	or  %g3, 0x2f8, %g3	! 40002ef8 <__JCR_END__>
40000020:	82 10 00 00 	mov  %g0, %g1
40000024:	86 20 c0 02 	sub  %g3, %g2, %g3

40000028 <zerobss>:
40000028:	86 a0 e0 08 	subcc  %g3, 8, %g3
4000002c:	36 bf ff ff 	bge,a   40000028 <zerobss>
40000030:	c0 38 80 03 	std  %g0, [ %g2 + %g3 ]
40000034:	11 10 00 0b 	sethi  %hi(0x40002c00), %o0
40000038:	90 12 22 f8 	or  %o0, 0x2f8, %o0	! 40002ef8 <__JCR_END__>
4000003c:	c0 22 00 00 	clr  [ %o0 ]
40000040:	40 00 04 ce 	call  40001378 <bdinit2>
40000044:	01 00 00 00 	nop 
40000048:	40 00 04 ce 	call  40001380 <prelibchook>
4000004c:	01 00 00 00 	nop 
40000050:	40 00 05 0d 	call  40001484 <_call_initcalls>
40000054:	01 00 00 00 	nop 
40000058:	11 10 00 08 	sethi  %hi(0x40002000), %o0
4000005c:	90 12 23 ec 	or  %o0, 0x3ec, %o0	! 400023ec <_fini>
40000060:	40 00 04 81 	call  40001264 <atexit>
40000064:	01 00 00 00 	nop 
40000068:	40 00 08 da 	call  400023d0 <_init>
4000006c:	01 00 00 00 	nop 
40000070:	40 00 03 a9 	call  40000f14 <main>
40000074:	01 00 00 00 	nop 
40000078:	40 00 04 c4 	call  40001388 <_exit>
4000007c:	01 00 00 00 	nop 
40000080:	81 c7 e0 08 	ret 
40000084:	81 e8 00 00 	restore 

40000088 <__do_global_dtors_aux>:
40000088:	9d e3 bf a0 	save  %sp, -96, %sp
4000008c:	3b 10 00 0a 	sethi  %hi(0x40002800), %i5
40000090:	c2 0f 63 80 	ldub  [ %i5 + 0x380 ], %g1	! 40002b80 <__bss_start>
40000094:	80 a0 60 00 	cmp  %g1, 0
40000098:	12 80 00 22 	bne  40000120 <__do_global_dtors_aux+0x98>
4000009c:	39 10 00 0a 	sethi  %hi(0x40002800), %i4
400000a0:	c2 07 23 84 	ld  [ %i4 + 0x384 ], %g1	! 40002b84 <dtor_idx.4110>
400000a4:	35 10 00 08 	sethi  %hi(0x40002000), %i2
400000a8:	37 10 00 08 	sethi  %hi(0x40002000), %i3
400000ac:	b4 16 a2 64 	or  %i2, 0x264, %i2
400000b0:	b6 16 e2 68 	or  %i3, 0x268, %i3
400000b4:	b6 26 c0 1a 	sub  %i3, %i2, %i3
400000b8:	b7 3e e0 02 	sra  %i3, 2, %i3
400000bc:	b6 06 ff ff 	add  %i3, -1, %i3
400000c0:	80 a0 40 1b 	cmp  %g1, %i3
400000c4:	3a 80 00 0e 	bcc,a   400000fc <__do_global_dtors_aux+0x74>
400000c8:	03 00 00 00 	sethi  %hi(0), %g1
400000cc:	b8 17 23 84 	or  %i4, 0x384, %i4
400000d0:	82 00 60 01 	inc  %g1
400000d4:	85 28 60 02 	sll  %g1, 2, %g2
400000d8:	c2 27 00 00 	st  %g1, [ %i4 ]
400000dc:	c2 06 80 02 	ld  [ %i2 + %g2 ], %g1
400000e0:	9f c0 40 00 	call  %g1
400000e4:	01 00 00 00 	nop 
400000e8:	c2 07 00 00 	ld  [ %i4 ], %g1
400000ec:	80 a0 40 1b 	cmp  %g1, %i3
400000f0:	0a bf ff f9 	bcs  400000d4 <__do_global_dtors_aux+0x4c>
400000f4:	82 00 60 01 	inc  %g1
400000f8:	03 00 00 00 	sethi  %hi(0), %g1
400000fc:	82 10 60 00 	mov  %g1, %g1	! 0 <_trap_table-0x40000000>
40000100:	80 a0 60 00 	cmp  %g1, 0
40000104:	02 80 00 06 	be  4000011c <__do_global_dtors_aux+0x94>
40000108:	82 10 20 01 	mov  1, %g1
4000010c:	11 10 00 08 	sethi  %hi(0x40002000), %o0
40000110:	6f ff ff bc 	call  0 <_trap_table-0x40000000>
40000114:	90 12 22 40 	or  %o0, 0x240, %o0	! 40002240 <__EH_FRAME_BEGIN__>
40000118:	82 10 20 01 	mov  1, %g1
4000011c:	c2 2f 63 80 	stb  %g1, [ %i5 + 0x380 ]
40000120:	81 c7 e0 08 	ret 
40000124:	81 e8 00 00 	restore 

40000128 <call___do_global_dtors_aux>:
40000128:	9d e3 bf a0 	save  %sp, -96, %sp
4000012c:	81 c7 e0 08 	ret 
40000130:	81 e8 00 00 	restore 

40000134 <frame_dummy>:
40000134:	9d e3 bf a0 	save  %sp, -96, %sp
40000138:	03 00 00 00 	sethi  %hi(0), %g1
4000013c:	82 10 60 00 	mov  %g1, %g1	! 0 <_trap_table-0x40000000>
40000140:	80 a0 60 00 	cmp  %g1, 0
40000144:	22 80 00 08 	be,a   40000164 <frame_dummy+0x30>
40000148:	11 10 00 0b 	sethi  %hi(0x40002c00), %o0
4000014c:	11 10 00 08 	sethi  %hi(0x40002000), %o0
40000150:	13 10 00 0a 	sethi  %hi(0x40002800), %o1
40000154:	90 12 22 40 	or  %o0, 0x240, %o0
40000158:	6f ff ff aa 	call  0 <_trap_table-0x40000000>
4000015c:	92 12 63 88 	or  %o1, 0x388, %o1
40000160:	11 10 00 0b 	sethi  %hi(0x40002c00), %o0
40000164:	c2 02 22 f8 	ld  [ %o0 + 0x2f8 ], %g1	! 40002ef8 <__JCR_END__>
40000168:	80 a0 60 00 	cmp  %g1, 0
4000016c:	02 80 00 09 	be  40000190 <frame_dummy+0x5c>
40000170:	90 12 22 f8 	or  %o0, 0x2f8, %o0
40000174:	03 00 00 00 	sethi  %hi(0), %g1
40000178:	82 10 60 00 	mov  %g1, %g1	! 0 <_trap_table-0x40000000>
4000017c:	80 a0 60 00 	cmp  %g1, 0
40000180:	02 80 00 04 	be  40000190 <frame_dummy+0x5c>
40000184:	01 00 00 00 	nop 
40000188:	9f c0 40 00 	call  %g1
4000018c:	01 00 00 00 	nop 
40000190:	81 c7 e0 08 	ret 
40000194:	81 e8 00 00 	restore 

40000198 <call_frame_dummy>:
40000198:	9d e3 bf a0 	save  %sp, -96, %sp
4000019c:	81 c7 e0 08 	ret 
400001a0:	81 e8 00 00 	restore 

400001a4 <pnpinit>:
400001a4:	81 c3 e0 08 	retl 
400001a8:	01 00 00 00 	nop 

400001ac <myumul>:
400001ac:	98 12 00 09 	or  %o0, %o1, %o4
400001b0:	81 80 00 08 	mov  %o0, %y
400001b4:	98 88 00 00 	andcc  %g0, %g0, %o4
400001b8:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001bc:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001c0:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001c4:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001c8:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001cc:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001d0:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001d4:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001d8:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001dc:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001e0:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001e4:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001e8:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001ec:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001f0:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001f4:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001f8:	99 23 00 09 	mulscc  %o4, %o1, %o4
400001fc:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000200:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000204:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000208:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000020c:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000210:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000214:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000218:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000021c:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000220:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000224:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000228:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000022c:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000230:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000234:	99 23 00 09 	mulscc  %o4, %o1, %o4
40000238:	99 23 00 00 	mulscc  %o4, %g0, %o4
4000023c:	95 3a 60 1f 	sra  %o1, 0x1f, %o2
40000240:	94 0a 00 0a 	and  %o0, %o2, %o2
40000244:	93 40 00 00 	rd  %y, %o1
40000248:	81 c3 e0 08 	retl 
4000024c:	90 83 00 0a 	addcc  %o4, %o2, %o0

40000250 <mul>:
40000250:	9d e3 bf 98 	save  %sp, -104, %sp
40000254:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000258:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000025c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40000260:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000264:	c4 00 40 00 	ld  [ %g1 ], %g2
40000268:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
4000026c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <__JCR_END__+0x3fffd107>
40000270:	84 08 80 01 	and  %g2, %g1, %g2
40000274:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40000278:	c6 00 40 00 	ld  [ %g1 ], %g3
4000027c:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40000280:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <__JCR_END__+0x3fffd107>
40000284:	82 08 c0 01 	and  %g3, %g1, %g1
40000288:	90 10 00 02 	mov  %g2, %o0
4000028c:	92 10 00 01 	mov  %g1, %o1
40000290:	7f ff ff c7 	call  400001ac <myumul>
40000294:	01 00 00 00 	nop 
40000298:	d0 3f bf f8 	std  %o0, [ %fp + -8 ]
4000029c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400002a0:	83 28 60 10 	sll  %g1, 0x10, %g1
400002a4:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400002a8:	85 30 a0 10 	srl  %g2, 0x10, %g2
400002ac:	82 10 80 01 	or  %g2, %g1, %g1
400002b0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400002b4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400002b8:	83 30 60 10 	srl  %g1, 0x10, %g1
400002bc:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400002c0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400002c4:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
400002c8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <__JCR_END__+0x3fffd107>
400002cc:	84 08 80 01 	and  %g2, %g1, %g2
400002d0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400002d4:	c4 20 40 00 	st  %g2, [ %g1 ]
400002d8:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400002dc:	c2 00 40 00 	ld  [ %g1 ], %g1
400002e0:	83 30 60 1f 	srl  %g1, 0x1f, %g1
400002e4:	84 10 00 01 	mov  %g1, %g2
400002e8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400002ec:	c2 00 40 00 	ld  [ %g1 ], %g1
400002f0:	83 30 60 1f 	srl  %g1, 0x1f, %g1
400002f4:	82 18 80 01 	xor  %g2, %g1, %g1
400002f8:	82 08 60 01 	and  %g1, 1, %g1
400002fc:	84 10 00 01 	mov  %g1, %g2
40000300:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40000304:	84 08 a0 ff 	and  %g2, 0xff, %g2
40000308:	85 28 a0 1f 	sll  %g2, 0x1f, %g2
4000030c:	c8 00 40 00 	ld  [ %g1 ], %g4
40000310:	07 1f ff ff 	sethi  %hi(0x7ffffc00), %g3
40000314:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fffffff <__JCR_END__+0x3fffd107>
40000318:	86 09 00 03 	and  %g4, %g3, %g3
4000031c:	84 10 c0 02 	or  %g3, %g2, %g2
40000320:	c4 20 40 00 	st  %g2, [ %g1 ]
40000324:	81 e8 00 00 	restore 
40000328:	81 c3 e0 08 	retl 
4000032c:	01 00 00 00 	nop 

40000330 <add>:
40000330:	9d e3 bf 60 	save  %sp, -160, %sp
40000334:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000338:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000033c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40000340:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000344:	c2 00 40 00 	ld  [ %g1 ], %g1
40000348:	b4 10 20 00 	clr  %i2
4000034c:	b6 10 00 01 	mov  %g1, %i3
40000350:	b8 10 20 00 	clr  %i4
40000354:	3b 1f ff ff 	sethi  %hi(0x7ffffc00), %i5
40000358:	ba 17 63 ff 	or  %i5, 0x3ff, %i5	! 7fffffff <__JCR_END__+0x3fffd107>
4000035c:	b8 0e 80 1c 	and  %i2, %i4, %i4
40000360:	ba 0e c0 1d 	and  %i3, %i5, %i5
40000364:	f8 3f bf e0 	std  %i4, [ %fp + -32 ]
40000368:	f8 1f bf e0 	ldd  [ %fp + -32 ], %i4
4000036c:	ba a0 00 1d 	subcc  %g0, %i5, %i5
40000370:	b8 60 00 1c 	subx  %g0, %i4, %i4
40000374:	f8 3f bf e8 	std  %i4, [ %fp + -24 ]
40000378:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4000037c:	c2 00 40 00 	ld  [ %g1 ], %g1
40000380:	b4 10 20 00 	clr  %i2
40000384:	b6 10 00 01 	mov  %g1, %i3
40000388:	b8 10 20 00 	clr  %i4
4000038c:	3b 1f ff ff 	sethi  %hi(0x7ffffc00), %i5
40000390:	ba 17 63 ff 	or  %i5, 0x3ff, %i5	! 7fffffff <__JCR_END__+0x3fffd107>
40000394:	b8 0e 80 1c 	and  %i2, %i4, %i4
40000398:	ba 0e c0 1d 	and  %i3, %i5, %i5
4000039c:	f8 3f bf d0 	std  %i4, [ %fp + -48 ]
400003a0:	f8 1f bf d0 	ldd  [ %fp + -48 ], %i4
400003a4:	ba a0 00 1d 	subcc  %g0, %i5, %i5
400003a8:	b8 60 00 1c 	subx  %g0, %i4, %i4
400003ac:	f8 3f bf d8 	std  %i4, [ %fp + -40 ]
400003b0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
400003b4:	c2 00 40 00 	ld  [ %g1 ], %g1
400003b8:	83 30 60 1f 	srl  %g1, 0x1f, %g1
400003bc:	82 08 60 ff 	and  %g1, 0xff, %g1
400003c0:	83 28 60 03 	sll  %g1, 3, %g1
400003c4:	82 07 80 01 	add  %fp, %g1, %g1
400003c8:	f4 18 7f e0 	ldd  [ %g1 + -32 ], %i2
400003cc:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400003d0:	c2 00 40 00 	ld  [ %g1 ], %g1
400003d4:	83 30 60 1f 	srl  %g1, 0x1f, %g1
400003d8:	82 08 60 ff 	and  %g1, 0xff, %g1
400003dc:	83 28 60 03 	sll  %g1, 3, %g1
400003e0:	82 07 80 01 	add  %fp, %g1, %g1
400003e4:	f8 18 7f d0 	ldd  [ %g1 + -48 ], %i4
400003e8:	ba 86 c0 1d 	addcc  %i3, %i5, %i5
400003ec:	b8 46 80 1c 	addx  %i2, %i4, %i4
400003f0:	f8 3f bf f8 	std  %i4, [ %fp + -8 ]
400003f4:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
400003f8:	87 37 20 1f 	srl  %i4, 0x1f, %g3
400003fc:	84 10 20 00 	clr  %g2
40000400:	c6 27 bf f4 	st  %g3, [ %fp + -12 ]
40000404:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40000408:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
4000040c:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40000410:	86 a0 00 03 	subcc  %g0, %g3, %g3
40000414:	84 60 00 02 	subx  %g0, %g2, %g2
40000418:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
4000041c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000420:	83 28 60 03 	sll  %g1, 3, %g1
40000424:	82 07 80 01 	add  %fp, %g1, %g1
40000428:	c4 18 7f c0 	ldd  [ %g1 + -64 ], %g2
4000042c:	84 10 00 03 	mov  %g3, %g2
40000430:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40000434:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <__JCR_END__+0x3fffd107>
40000438:	84 08 80 01 	and  %g2, %g1, %g2
4000043c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40000440:	c4 20 40 00 	st  %g2, [ %g1 ]
40000444:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000448:	82 08 60 01 	and  %g1, 1, %g1
4000044c:	84 10 00 01 	mov  %g1, %g2
40000450:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40000454:	84 08 a0 ff 	and  %g2, 0xff, %g2
40000458:	85 28 a0 1f 	sll  %g2, 0x1f, %g2
4000045c:	c8 00 40 00 	ld  [ %g1 ], %g4
40000460:	07 1f ff ff 	sethi  %hi(0x7ffffc00), %g3
40000464:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fffffff <__JCR_END__+0x3fffd107>
40000468:	86 09 00 03 	and  %g4, %g3, %g3
4000046c:	84 10 c0 02 	or  %g3, %g2, %g2
40000470:	c4 20 40 00 	st  %g2, [ %g1 ]
40000474:	81 e8 00 00 	restore 
40000478:	81 c3 e0 08 	retl 
4000047c:	01 00 00 00 	nop 

40000480 <sub>:
40000480:	9d e3 bf 60 	save  %sp, -160, %sp
40000484:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000488:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000048c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40000490:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000494:	c2 00 40 00 	ld  [ %g1 ], %g1
40000498:	b4 10 20 00 	clr  %i2
4000049c:	b6 10 00 01 	mov  %g1, %i3
400004a0:	b8 10 20 00 	clr  %i4
400004a4:	3b 1f ff ff 	sethi  %hi(0x7ffffc00), %i5
400004a8:	ba 17 63 ff 	or  %i5, 0x3ff, %i5	! 7fffffff <__JCR_END__+0x3fffd107>
400004ac:	b8 0e 80 1c 	and  %i2, %i4, %i4
400004b0:	ba 0e c0 1d 	and  %i3, %i5, %i5
400004b4:	f8 3f bf e0 	std  %i4, [ %fp + -32 ]
400004b8:	f8 1f bf e0 	ldd  [ %fp + -32 ], %i4
400004bc:	ba a0 00 1d 	subcc  %g0, %i5, %i5
400004c0:	b8 60 00 1c 	subx  %g0, %i4, %i4
400004c4:	f8 3f bf e8 	std  %i4, [ %fp + -24 ]
400004c8:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
400004cc:	c2 00 40 00 	ld  [ %g1 ], %g1
400004d0:	b4 10 20 00 	clr  %i2
400004d4:	b6 10 00 01 	mov  %g1, %i3
400004d8:	b8 10 20 00 	clr  %i4
400004dc:	3b 1f ff ff 	sethi  %hi(0x7ffffc00), %i5
400004e0:	ba 17 63 ff 	or  %i5, 0x3ff, %i5	! 7fffffff <__JCR_END__+0x3fffd107>
400004e4:	b8 0e 80 1c 	and  %i2, %i4, %i4
400004e8:	ba 0e c0 1d 	and  %i3, %i5, %i5
400004ec:	f8 3f bf d0 	std  %i4, [ %fp + -48 ]
400004f0:	f8 1f bf d0 	ldd  [ %fp + -48 ], %i4
400004f4:	ba a0 00 1d 	subcc  %g0, %i5, %i5
400004f8:	b8 60 00 1c 	subx  %g0, %i4, %i4
400004fc:	f8 3f bf d8 	std  %i4, [ %fp + -40 ]
40000500:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000504:	c2 00 40 00 	ld  [ %g1 ], %g1
40000508:	83 30 60 1f 	srl  %g1, 0x1f, %g1
4000050c:	82 08 60 ff 	and  %g1, 0xff, %g1
40000510:	83 28 60 03 	sll  %g1, 3, %g1
40000514:	82 07 80 01 	add  %fp, %g1, %g1
40000518:	f4 18 7f e0 	ldd  [ %g1 + -32 ], %i2
4000051c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40000520:	c2 00 40 00 	ld  [ %g1 ], %g1
40000524:	83 30 60 1f 	srl  %g1, 0x1f, %g1
40000528:	82 08 60 ff 	and  %g1, 0xff, %g1
4000052c:	83 28 60 03 	sll  %g1, 3, %g1
40000530:	82 07 80 01 	add  %fp, %g1, %g1
40000534:	f8 18 7f d0 	ldd  [ %g1 + -48 ], %i4
40000538:	ba a6 c0 1d 	subcc  %i3, %i5, %i5
4000053c:	b8 66 80 1c 	subx  %i2, %i4, %i4
40000540:	f8 3f bf f8 	std  %i4, [ %fp + -8 ]
40000544:	f8 1f bf f8 	ldd  [ %fp + -8 ], %i4
40000548:	87 37 20 1f 	srl  %i4, 0x1f, %g3
4000054c:	84 10 20 00 	clr  %g2
40000550:	c6 27 bf f4 	st  %g3, [ %fp + -12 ]
40000554:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40000558:	c4 3f bf c0 	std  %g2, [ %fp + -64 ]
4000055c:	c4 1f bf f8 	ldd  [ %fp + -8 ], %g2
40000560:	86 a0 00 03 	subcc  %g0, %g3, %g3
40000564:	84 60 00 02 	subx  %g0, %g2, %g2
40000568:	c4 3f bf c8 	std  %g2, [ %fp + -56 ]
4000056c:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000570:	83 28 60 03 	sll  %g1, 3, %g1
40000574:	82 07 80 01 	add  %fp, %g1, %g1
40000578:	c4 18 7f c0 	ldd  [ %g1 + -64 ], %g2
4000057c:	84 10 00 03 	mov  %g3, %g2
40000580:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
40000584:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <__JCR_END__+0x3fffd107>
40000588:	84 08 80 01 	and  %g2, %g1, %g2
4000058c:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
40000590:	c4 20 40 00 	st  %g2, [ %g1 ]
40000594:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000598:	82 08 60 01 	and  %g1, 1, %g1
4000059c:	84 10 00 01 	mov  %g1, %g2
400005a0:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
400005a4:	84 08 a0 ff 	and  %g2, 0xff, %g2
400005a8:	85 28 a0 1f 	sll  %g2, 0x1f, %g2
400005ac:	c8 00 40 00 	ld  [ %g1 ], %g4
400005b0:	07 1f ff ff 	sethi  %hi(0x7ffffc00), %g3
400005b4:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fffffff <__JCR_END__+0x3fffd107>
400005b8:	86 09 00 03 	and  %g4, %g3, %g3
400005bc:	84 10 c0 02 	or  %g3, %g2, %g2
400005c0:	c4 20 40 00 	st  %g2, [ %g1 ]
400005c4:	81 e8 00 00 	restore 
400005c8:	81 c3 e0 08 	retl 
400005cc:	01 00 00 00 	nop 

400005d0 <fixCompare>:
400005d0:	9d e3 bf 98 	save  %sp, -104, %sp
400005d4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400005d8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400005dc:	82 07 bf fc 	add  %fp, -4, %g1
400005e0:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
400005e4:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400005e8:	94 10 00 01 	mov  %g1, %o2
400005ec:	7f ff ff a5 	call  40000480 <sub>
400005f0:	01 00 00 00 	nop 
400005f4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400005f8:	80 a0 60 00 	cmp  %g1, 0
400005fc:	12 80 00 05 	bne  40000610 <fixCompare+0x40>
40000600:	01 00 00 00 	nop 
40000604:	82 10 20 00 	clr  %g1	! 0 <_trap_table-0x40000000>
40000608:	10 80 00 0c 	b  40000638 <fixCompare+0x68>
4000060c:	01 00 00 00 	nop 
40000610:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40000614:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40000618:	82 08 80 01 	and  %g2, %g1, %g1
4000061c:	80 a0 60 00 	cmp  %g1, 0
40000620:	02 80 00 05 	be  40000634 <fixCompare+0x64>
40000624:	01 00 00 00 	nop 
40000628:	82 10 3f ff 	mov  -1, %g1	! ffffffff <__JCR_END__+0xbfffd107>
4000062c:	10 80 00 03 	b  40000638 <fixCompare+0x68>
40000630:	01 00 00 00 	nop 
40000634:	82 10 20 01 	mov  1, %g1	! 1 <_trap_table-0x3fffffff>
40000638:	b0 10 00 01 	mov  %g1, %i0
4000063c:	81 e8 00 00 	restore 
40000640:	81 c3 e0 08 	retl 
40000644:	01 00 00 00 	nop 

40000648 <fixAbs>:
40000648:	9d e3 bf a0 	save  %sp, -96, %sp
4000064c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000650:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000654:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000658:	c4 00 40 00 	ld  [ %g1 ], %g2
4000065c:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40000660:	c4 20 40 00 	st  %g2, [ %g1 ]
40000664:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40000668:	c6 00 40 00 	ld  [ %g1 ], %g3
4000066c:	05 1f ff ff 	sethi  %hi(0x7ffffc00), %g2
40000670:	84 10 a3 ff 	or  %g2, 0x3ff, %g2	! 7fffffff <__JCR_END__+0x3fffd107>
40000674:	84 08 c0 02 	and  %g3, %g2, %g2
40000678:	c4 20 40 00 	st  %g2, [ %g1 ]
4000067c:	81 e8 00 00 	restore 
40000680:	81 c3 e0 08 	retl 
40000684:	01 00 00 00 	nop 

40000688 <fixIsGreaterOrEqual>:
40000688:	9d e3 bf 98 	save  %sp, -104, %sp
4000068c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000690:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000694:	82 07 bf fc 	add  %fp, -4, %g1
40000698:	d0 07 a0 44 	ld  [ %fp + 0x44 ], %o0
4000069c:	d2 07 a0 48 	ld  [ %fp + 0x48 ], %o1
400006a0:	94 10 00 01 	mov  %g1, %o2
400006a4:	7f ff ff 77 	call  40000480 <sub>
400006a8:	01 00 00 00 	nop 
400006ac:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400006b0:	03 20 00 00 	sethi  %hi(0x80000000), %g1
400006b4:	82 08 80 01 	and  %g2, %g1, %g1
400006b8:	82 18 60 00 	xor  %g1, 0, %g1
400006bc:	80 a0 00 01 	cmp  %g0, %g1
400006c0:	82 60 3f ff 	subx  %g0, -1, %g1
400006c4:	82 08 60 ff 	and  %g1, 0xff, %g1
400006c8:	b0 10 00 01 	mov  %g1, %i0
400006cc:	81 e8 00 00 	restore 
400006d0:	81 c3 e0 08 	retl 
400006d4:	01 00 00 00 	nop 

400006d8 <fixIsLessOrEqual>:
400006d8:	9d e3 bf 98 	save  %sp, -104, %sp
400006dc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400006e0:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400006e4:	82 07 bf fc 	add  %fp, -4, %g1
400006e8:	d0 07 a0 48 	ld  [ %fp + 0x48 ], %o0
400006ec:	d2 07 a0 44 	ld  [ %fp + 0x44 ], %o1
400006f0:	94 10 00 01 	mov  %g1, %o2
400006f4:	7f ff ff 63 	call  40000480 <sub>
400006f8:	01 00 00 00 	nop 
400006fc:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40000700:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40000704:	82 08 80 01 	and  %g2, %g1, %g1
40000708:	82 18 60 00 	xor  %g1, 0, %g1
4000070c:	80 a0 00 01 	cmp  %g0, %g1
40000710:	82 60 3f ff 	subx  %g0, -1, %g1
40000714:	82 08 60 ff 	and  %g1, 0xff, %g1
40000718:	b0 10 00 01 	mov  %g1, %i0
4000071c:	81 e8 00 00 	restore 
40000720:	81 c3 e0 08 	retl 
40000724:	01 00 00 00 	nop 

40000728 <compwdP2>:
40000728:	9d e3 bf 98 	save  %sp, -104, %sp
4000072c:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000730:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40000734:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40000738:	c2 07 a0 4c 	ld  [ %fp + 0x4c ], %g1
4000073c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000740:	c4 00 a0 34 	ld  [ %g2 + 0x34 ], %g2
40000744:	c4 20 40 00 	st  %g2, [ %g1 ]
40000748:	c0 27 bf fc 	clr  [ %fp + -4 ]
4000074c:	10 80 00 1a 	b  400007b4 <compwdP2+0x8c>
40000750:	01 00 00 00 	nop 
40000754:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000758:	83 28 60 02 	sll  %g1, 2, %g1
4000075c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000760:	86 00 80 01 	add  %g2, %g1, %g3
40000764:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000768:	83 28 60 02 	sll  %g1, 2, %g1
4000076c:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40000770:	82 00 80 01 	add  %g2, %g1, %g1
40000774:	c4 00 40 00 	ld  [ %g1 ], %g2
40000778:	82 07 bf f8 	add  %fp, -8, %g1
4000077c:	90 10 00 03 	mov  %g3, %o0
40000780:	92 10 00 02 	mov  %g2, %o1
40000784:	94 10 00 01 	mov  %g1, %o2
40000788:	7f ff fe b2 	call  40000250 <mul>
4000078c:	01 00 00 00 	nop 
40000790:	82 07 bf f8 	add  %fp, -8, %g1
40000794:	d0 07 a0 4c 	ld  [ %fp + 0x4c ], %o0
40000798:	92 10 00 01 	mov  %g1, %o1
4000079c:	d4 07 a0 4c 	ld  [ %fp + 0x4c ], %o2
400007a0:	7f ff fe e4 	call  40000330 <add>
400007a4:	01 00 00 00 	nop 
400007a8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400007ac:	82 00 60 01 	inc  %g1
400007b0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400007b4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400007b8:	80 a0 60 0c 	cmp  %g1, 0xc
400007bc:	04 bf ff e6 	ble  40000754 <compwdP2+0x2c>
400007c0:	01 00 00 00 	nop 
400007c4:	81 e8 00 00 	restore 
400007c8:	81 c3 e0 08 	retl 
400007cc:	01 00 00 00 	nop 

400007d0 <ctrSig>:
400007d0:	9d e3 bf 68 	save  %sp, -152, %sp
400007d4:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
400007d8:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
400007dc:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
400007e0:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
400007e4:	c0 27 bf fc 	clr  [ %fp + -4 ]
400007e8:	10 80 00 0d 	b  4000081c <ctrSig+0x4c>
400007ec:	01 00 00 00 	nop 
400007f0:	03 10 00 0b 	sethi  %hi(0x40002c00), %g1
400007f4:	84 10 62 b8 	or  %g1, 0x2b8, %g2	! 40002eb8 <lambda>
400007f8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400007fc:	83 28 60 02 	sll  %g1, 2, %g1
40000800:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40000804:	86 10 e3 a0 	or  %g3, 0x3a0, %g3	! 40002ba0 <zero>
40000808:	c6 00 c0 00 	ld  [ %g3 ], %g3
4000080c:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40000810:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000814:	82 00 60 01 	inc  %g1
40000818:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000081c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000820:	80 a0 60 07 	cmp  %g1, 7
40000824:	04 bf ff f3 	ble  400007f0 <ctrSig+0x20>
40000828:	01 00 00 00 	nop 
4000082c:	c0 27 bf fc 	clr  [ %fp + -4 ]
40000830:	10 80 00 0f 	b  4000086c <ctrSig+0x9c>
40000834:	01 00 00 00 	nop 
40000838:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
4000083c:	82 00 60 08 	add  %g1, 8, %g1
40000840:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40000844:	85 28 a0 02 	sll  %g2, 2, %g2
40000848:	c6 07 a0 44 	ld  [ %fp + 0x44 ], %g3
4000084c:	86 00 c0 02 	add  %g3, %g2, %g3
40000850:	05 10 00 09 	sethi  %hi(0x40002400), %g2
40000854:	84 10 a0 0c 	or  %g2, 0xc, %g2	! 4000240c <vars>
40000858:	83 28 60 02 	sll  %g1, 2, %g1
4000085c:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40000860:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000864:	82 00 60 01 	inc  %g1
40000868:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
4000086c:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000870:	80 a0 60 02 	cmp  %g1, 2
40000874:	04 bf ff f1 	ble  40000838 <ctrSig+0x68>
40000878:	01 00 00 00 	nop 
4000087c:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000880:	82 10 60 0c 	or  %g1, 0xc, %g1	! 4000240c <vars>
40000884:	c4 07 a0 4c 	ld  [ %fp + 0x4c ], %g2
40000888:	c4 20 60 2c 	st  %g2, [ %g1 + 0x2c ]
4000088c:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000890:	82 10 60 0c 	or  %g1, 0xc, %g1	! 4000240c <vars>
40000894:	c4 07 a0 48 	ld  [ %fp + 0x48 ], %g2
40000898:	c4 20 60 30 	st  %g2, [ %g1 + 0x30 ]
4000089c:	c0 27 bf fc 	clr  [ %fp + -4 ]
400008a0:	10 80 00 74 	b  40000a70 <ctrSig+0x2a0>
400008a4:	01 00 00 00 	nop 
400008a8:	c0 27 bf f8 	clr  [ %fp + -8 ]
400008ac:	10 80 00 0e 	b  400008e4 <ctrSig+0x114>
400008b0:	01 00 00 00 	nop 
400008b4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400008b8:	83 28 60 02 	sll  %g1, 2, %g1
400008bc:	82 07 80 01 	add  %fp, %g1, %g1
400008c0:	05 10 00 0b 	sethi  %hi(0x40002c00), %g2
400008c4:	86 10 a2 b8 	or  %g2, 0x2b8, %g3	! 40002eb8 <lambda>
400008c8:	c4 07 bf f8 	ld  [ %fp + -8 ], %g2
400008cc:	85 28 a0 02 	sll  %g2, 2, %g2
400008d0:	c4 00 c0 02 	ld  [ %g3 + %g2 ], %g2
400008d4:	c4 20 7f d8 	st  %g2, [ %g1 + -40 ]
400008d8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400008dc:	82 00 60 01 	inc  %g1
400008e0:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400008e4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400008e8:	80 a0 60 07 	cmp  %g1, 7
400008ec:	04 bf ff f2 	ble  400008b4 <ctrSig+0xe4>
400008f0:	01 00 00 00 	nop 
400008f4:	c0 27 bf f8 	clr  [ %fp + -8 ]
400008f8:	10 80 00 1f 	b  40000974 <ctrSig+0x1a4>
400008fc:	01 00 00 00 	nop 
40000900:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000904:	83 28 60 03 	sll  %g1, 3, %g1
40000908:	85 28 60 03 	sll  %g1, 3, %g2
4000090c:	84 20 80 01 	sub  %g2, %g1, %g2
40000910:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000914:	82 10 60 40 	or  %g1, 0x40, %g1	! 40002440 <lcnts>
40000918:	84 00 80 01 	add  %g2, %g1, %g2
4000091c:	82 07 bf d4 	add  %fp, -44, %g1
40000920:	90 10 00 02 	mov  %g2, %o0
40000924:	05 10 00 09 	sethi  %hi(0x40002400), %g2
40000928:	92 10 a0 0c 	or  %g2, 0xc, %o1	! 4000240c <vars>
4000092c:	94 10 00 01 	mov  %g1, %o2
40000930:	7f ff ff 7e 	call  40000728 <compwdP2>
40000934:	01 00 00 00 	nop 
40000938:	c4 07 bf d4 	ld  [ %fp + -44 ], %g2
4000093c:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40000940:	82 08 80 01 	and  %g2, %g1, %g1
40000944:	80 a0 60 00 	cmp  %g1, 0
40000948:	12 80 00 08 	bne  40000968 <ctrSig+0x198>
4000094c:	01 00 00 00 	nop 
40000950:	03 10 00 0b 	sethi  %hi(0x40002c00), %g1
40000954:	84 10 62 b8 	or  %g1, 0x2b8, %g2	! 40002eb8 <lambda>
40000958:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000095c:	83 28 60 02 	sll  %g1, 2, %g1
40000960:	c6 07 bf d4 	ld  [ %fp + -44 ], %g3
40000964:	c6 20 80 01 	st  %g3, [ %g2 + %g1 ]
40000968:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
4000096c:	82 00 60 01 	inc  %g1
40000970:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40000974:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000978:	80 a0 60 07 	cmp  %g1, 7
4000097c:	04 bf ff e1 	ble  40000900 <ctrSig+0x130>
40000980:	01 00 00 00 	nop 
40000984:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40000988:	82 10 63 a0 	or  %g1, 0x3a0, %g1	! 40002ba0 <zero>
4000098c:	c2 00 40 00 	ld  [ %g1 ], %g1
40000990:	c2 27 bf d0 	st  %g1, [ %fp + -48 ]
40000994:	c0 27 bf c8 	clr  [ %fp + -56 ]
40000998:	82 10 20 15 	mov  0x15, %g1
4000099c:	c2 37 bf ca 	sth  %g1, [ %fp + -54 ]
400009a0:	c0 27 bf f8 	clr  [ %fp + -8 ]
400009a4:	10 80 00 21 	b  40000a28 <ctrSig+0x258>
400009a8:	01 00 00 00 	nop 
400009ac:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400009b0:	85 28 60 02 	sll  %g1, 2, %g2
400009b4:	03 10 00 0b 	sethi  %hi(0x40002c00), %g1
400009b8:	82 10 62 b8 	or  %g1, 0x2b8, %g1	! 40002eb8 <lambda>
400009bc:	86 00 80 01 	add  %g2, %g1, %g3
400009c0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400009c4:	83 28 60 02 	sll  %g1, 2, %g1
400009c8:	84 07 bf d8 	add  %fp, -40, %g2
400009cc:	84 00 80 01 	add  %g2, %g1, %g2
400009d0:	82 07 bf cc 	add  %fp, -52, %g1
400009d4:	90 10 00 03 	mov  %g3, %o0
400009d8:	92 10 00 02 	mov  %g2, %o1
400009dc:	94 10 00 01 	mov  %g1, %o2
400009e0:	7f ff fe a8 	call  40000480 <sub>
400009e4:	01 00 00 00 	nop 
400009e8:	c4 07 bf cc 	ld  [ %fp + -52 ], %g2
400009ec:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
400009f0:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 7fffffff <__JCR_END__+0x3fffd107>
400009f4:	82 08 80 01 	and  %g2, %g1, %g1
400009f8:	c2 27 bf cc 	st  %g1, [ %fp + -52 ]
400009fc:	86 07 bf d0 	add  %fp, -48, %g3
40000a00:	84 07 bf cc 	add  %fp, -52, %g2
40000a04:	82 07 bf d0 	add  %fp, -48, %g1
40000a08:	90 10 00 03 	mov  %g3, %o0
40000a0c:	92 10 00 02 	mov  %g2, %o1
40000a10:	94 10 00 01 	mov  %g1, %o2
40000a14:	7f ff fe 47 	call  40000330 <add>
40000a18:	01 00 00 00 	nop 
40000a1c:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000a20:	82 00 60 01 	inc  %g1
40000a24:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40000a28:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000a2c:	80 a0 60 07 	cmp  %g1, 7
40000a30:	04 bf ff df 	ble  400009ac <ctrSig+0x1dc>
40000a34:	01 00 00 00 	nop 
40000a38:	84 07 bf d0 	add  %fp, -48, %g2
40000a3c:	82 07 bf c8 	add  %fp, -56, %g1
40000a40:	90 10 00 02 	mov  %g2, %o0
40000a44:	92 10 00 01 	mov  %g1, %o1
40000a48:	7f ff ff 24 	call  400006d8 <fixIsLessOrEqual>
40000a4c:	01 00 00 00 	nop 
40000a50:	82 10 00 08 	mov  %o0, %g1
40000a54:	82 08 60 ff 	and  %g1, 0xff, %g1
40000a58:	80 a0 60 00 	cmp  %g1, 0
40000a5c:	12 80 00 0b 	bne  40000a88 <ctrSig+0x2b8>
40000a60:	01 00 00 00 	nop 
40000a64:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000a68:	82 00 60 01 	inc  %g1
40000a6c:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000a70:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000a74:	80 a0 60 18 	cmp  %g1, 0x18
40000a78:	04 bf ff 8c 	ble  400008a8 <ctrSig+0xd8>
40000a7c:	01 00 00 00 	nop 
40000a80:	10 80 00 03 	b  40000a8c <ctrSig+0x2bc>
40000a84:	01 00 00 00 	nop 
40000a88:	01 00 00 00 	nop 
40000a8c:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000a90:	90 10 62 00 	or  %g1, 0x200, %o0	! 40002600 <eta2cnts>
40000a94:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000a98:	92 10 60 0c 	or  %g1, 0xc, %o1	! 4000240c <vars>
40000a9c:	d4 07 a0 50 	ld  [ %fp + 0x50 ], %o2
40000aa0:	7f ff ff 22 	call  40000728 <compwdP2>
40000aa4:	01 00 00 00 	nop 
40000aa8:	c0 27 bf fc 	clr  [ %fp + -4 ]
40000aac:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000ab0:	82 00 60 01 	inc  %g1
40000ab4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000ab8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000abc:	82 00 60 01 	inc  %g1
40000ac0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000ac4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000ac8:	82 00 60 01 	inc  %g1
40000acc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000ad0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000ad4:	82 00 60 01 	inc  %g1
40000ad8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000adc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000ae0:	82 00 60 01 	inc  %g1
40000ae4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000ae8:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000aec:	82 00 60 01 	inc  %g1
40000af0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000af4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000af8:	82 00 60 01 	inc  %g1
40000afc:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000b00:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000b04:	82 00 60 01 	inc  %g1
40000b08:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000b0c:	81 e8 00 00 	restore 
40000b10:	81 c3 e0 08 	retl 
40000b14:	01 00 00 00 	nop 

40000b18 <mysrand>:
40000b18:	9d e3 bf a0 	save  %sp, -96, %sp
40000b1c:	82 10 00 18 	mov  %i0, %g1
40000b20:	c2 37 a0 44 	sth  %g1, [ %fp + 0x44 ]
40000b24:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000b28:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000b2c:	c4 17 a0 44 	lduh  [ %fp + 0x44 ], %g2
40000b30:	c4 30 40 00 	sth  %g2, [ %g1 ]
40000b34:	81 e8 00 00 	restore 
40000b38:	81 c3 e0 08 	retl 
40000b3c:	01 00 00 00 	nop 

40000b40 <myrand>:
40000b40:	9d e3 bf 98 	save  %sp, -104, %sp
40000b44:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000b48:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000b4c:	c2 10 40 00 	lduh  [ %g1 ], %g1
40000b50:	83 28 60 10 	sll  %g1, 0x10, %g1
40000b54:	83 30 60 10 	srl  %g1, 0x10, %g1
40000b58:	83 30 60 02 	srl  %g1, 2, %g1
40000b5c:	84 10 00 01 	mov  %g1, %g2
40000b60:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000b64:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000b68:	c2 10 40 00 	lduh  [ %g1 ], %g1
40000b6c:	82 18 80 01 	xor  %g2, %g1, %g1
40000b70:	84 10 00 01 	mov  %g1, %g2
40000b74:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000b78:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000b7c:	c2 10 40 00 	lduh  [ %g1 ], %g1
40000b80:	83 28 60 10 	sll  %g1, 0x10, %g1
40000b84:	83 30 60 10 	srl  %g1, 0x10, %g1
40000b88:	83 30 60 03 	srl  %g1, 3, %g1
40000b8c:	82 18 80 01 	xor  %g2, %g1, %g1
40000b90:	84 10 00 01 	mov  %g1, %g2
40000b94:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000b98:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000b9c:	c2 10 40 00 	lduh  [ %g1 ], %g1
40000ba0:	83 28 60 10 	sll  %g1, 0x10, %g1
40000ba4:	83 30 60 10 	srl  %g1, 0x10, %g1
40000ba8:	83 30 60 05 	srl  %g1, 5, %g1
40000bac:	82 18 80 01 	xor  %g2, %g1, %g1
40000bb0:	82 08 60 01 	and  %g1, 1, %g1
40000bb4:	c2 37 bf fe 	sth  %g1, [ %fp + -2 ]
40000bb8:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000bbc:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000bc0:	c2 10 40 00 	lduh  [ %g1 ], %g1
40000bc4:	83 28 60 10 	sll  %g1, 0x10, %g1
40000bc8:	83 30 60 10 	srl  %g1, 0x10, %g1
40000bcc:	83 30 60 01 	srl  %g1, 1, %g1
40000bd0:	84 10 00 01 	mov  %g1, %g2
40000bd4:	c2 17 bf fe 	lduh  [ %fp + -2 ], %g1
40000bd8:	83 28 60 10 	sll  %g1, 0x10, %g1
40000bdc:	83 30 60 10 	srl  %g1, 0x10, %g1
40000be0:	83 28 60 0f 	sll  %g1, 0xf, %g1
40000be4:	82 10 80 01 	or  %g2, %g1, %g1
40000be8:	84 10 00 01 	mov  %g1, %g2
40000bec:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000bf0:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000bf4:	c4 30 40 00 	sth  %g2, [ %g1 ]
40000bf8:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000bfc:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002638 <lfsr>
40000c00:	c2 10 40 00 	lduh  [ %g1 ], %g1
40000c04:	83 28 60 10 	sll  %g1, 0x10, %g1
40000c08:	83 30 60 10 	srl  %g1, 0x10, %g1
40000c0c:	b0 10 00 01 	mov  %g1, %i0
40000c10:	81 e8 00 00 	restore 
40000c14:	81 c3 e0 08 	retl 
40000c18:	01 00 00 00 	nop 

40000c1c <bubblesort>:
40000c1c:	9d e3 bf 88 	save  %sp, -120, %sp
40000c20:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000c24:	82 10 20 01 	mov  1, %g1
40000c28:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000c2c:	c0 27 bf f8 	clr  [ %fp + -8 ]
40000c30:	10 80 00 38 	b  40000d10 <bubblesort+0xf4>
40000c34:	01 00 00 00 	nop 
40000c38:	c0 27 bf fc 	clr  [ %fp + -4 ]
40000c3c:	c0 27 bf f4 	clr  [ %fp + -12 ]
40000c40:	10 80 00 2a 	b  40000ce8 <bubblesort+0xcc>
40000c44:	01 00 00 00 	nop 
40000c48:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000c4c:	82 00 60 01 	inc  %g1
40000c50:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40000c54:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000c58:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000c5c:	82 00 80 01 	add  %g2, %g1, %g1
40000c60:	c4 08 40 00 	ldub  [ %g1 ], %g2
40000c64:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40000c68:	c6 07 a0 44 	ld  [ %fp + 0x44 ], %g3
40000c6c:	82 00 c0 01 	add  %g3, %g1, %g1
40000c70:	c2 08 40 00 	ldub  [ %g1 ], %g1
40000c74:	84 08 a0 ff 	and  %g2, 0xff, %g2
40000c78:	82 08 60 ff 	and  %g1, 0xff, %g1
40000c7c:	80 a0 80 01 	cmp  %g2, %g1
40000c80:	08 80 00 17 	bleu  40000cdc <bubblesort+0xc0>
40000c84:	01 00 00 00 	nop 
40000c88:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000c8c:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000c90:	82 00 80 01 	add  %g2, %g1, %g1
40000c94:	c2 08 40 00 	ldub  [ %g1 ], %g1
40000c98:	82 08 60 ff 	and  %g1, 0xff, %g1
40000c9c:	c2 27 bf ec 	st  %g1, [ %fp + -20 ]
40000ca0:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000ca4:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000ca8:	82 00 80 01 	add  %g2, %g1, %g1
40000cac:	c4 07 bf f0 	ld  [ %fp + -16 ], %g2
40000cb0:	c6 07 a0 44 	ld  [ %fp + 0x44 ], %g3
40000cb4:	84 00 c0 02 	add  %g3, %g2, %g2
40000cb8:	c4 08 80 00 	ldub  [ %g2 ], %g2
40000cbc:	c4 28 40 00 	stb  %g2, [ %g1 ]
40000cc0:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
40000cc4:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000cc8:	82 00 80 01 	add  %g2, %g1, %g1
40000ccc:	c4 07 bf ec 	ld  [ %fp + -20 ], %g2
40000cd0:	c4 28 40 00 	stb  %g2, [ %g1 ]
40000cd4:	82 10 20 01 	mov  1, %g1
40000cd8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000cdc:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000ce0:	82 00 60 01 	inc  %g1
40000ce4:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40000ce8:	84 10 20 13 	mov  0x13, %g2
40000cec:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000cf0:	84 20 80 01 	sub  %g2, %g1, %g2
40000cf4:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
40000cf8:	80 a0 80 01 	cmp  %g2, %g1
40000cfc:	14 bf ff d3 	bg  40000c48 <bubblesort+0x2c>
40000d00:	01 00 00 00 	nop 
40000d04:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000d08:	82 00 60 01 	inc  %g1
40000d0c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40000d10:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000d14:	80 a0 60 13 	cmp  %g1, 0x13
40000d18:	14 80 00 06 	bg  40000d30 <bubblesort+0x114>
40000d1c:	01 00 00 00 	nop 
40000d20:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000d24:	80 a0 60 00 	cmp  %g1, 0
40000d28:	12 bf ff c4 	bne  40000c38 <bubblesort+0x1c>
40000d2c:	01 00 00 00 	nop 
40000d30:	81 e8 00 00 	restore 
40000d34:	81 c3 e0 08 	retl 
40000d38:	01 00 00 00 	nop 

40000d3c <get_asr17>:
40000d3c:	9d e3 bf 98 	save  %sp, -104, %sp
40000d40:	bb 44 40 00 	rd  %asr17, %i5
40000d44:	fa 27 bf fc 	st  %i5, [ %fp + -4 ]
40000d48:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000d4c:	b0 10 00 01 	mov  %g1, %i0
40000d50:	81 e8 00 00 	restore 
40000d54:	81 c3 e0 08 	retl 
40000d58:	01 00 00 00 	nop 

40000d5c <get_proc_index>:
40000d5c:	9d e3 bf a0 	save  %sp, -96, %sp
40000d60:	7f ff ff f7 	call  40000d3c <get_asr17>
40000d64:	01 00 00 00 	nop 
40000d68:	82 10 00 08 	mov  %o0, %g1
40000d6c:	83 30 60 1c 	srl  %g1, 0x1c, %g1
40000d70:	b0 10 00 01 	mov  %g1, %i0
40000d74:	81 e8 00 00 	restore 
40000d78:	81 c3 e0 08 	retl 
40000d7c:	01 00 00 00 	nop 

40000d80 <start_processor>:
40000d80:	9d e3 bf a0 	save  %sp, -96, %sp
40000d84:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000d88:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000d8c:	82 08 60 0f 	and  %g1, 0xf, %g1
40000d90:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40000d94:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40000d98:	82 10 62 10 	or  %g1, 0x210, %g1	! 80000210 <__JCR_END__+0x3fffd318>
40000d9c:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40000da0:	84 10 a2 10 	or  %g2, 0x210, %g2	! 80000210 <__JCR_END__+0x3fffd318>
40000da4:	c6 00 80 00 	ld  [ %g2 ], %g3
40000da8:	88 10 20 01 	mov  1, %g4
40000dac:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000db0:	85 29 00 02 	sll  %g4, %g2, %g2
40000db4:	84 10 c0 02 	or  %g3, %g2, %g2
40000db8:	c4 20 40 00 	st  %g2, [ %g1 ]
40000dbc:	81 e8 00 00 	restore 
40000dc0:	81 c3 e0 08 	retl 
40000dc4:	01 00 00 00 	nop 

40000dc8 <stop_processor>:
40000dc8:	9d e3 bf a0 	save  %sp, -96, %sp
40000dcc:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000dd0:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000dd4:	82 08 60 0f 	and  %g1, 0xf, %g1
40000dd8:	c2 27 a0 44 	st  %g1, [ %fp + 0x44 ]
40000ddc:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40000de0:	82 10 62 10 	or  %g1, 0x210, %g1	! 80000210 <__JCR_END__+0x3fffd318>
40000de4:	05 20 00 00 	sethi  %hi(0x80000000), %g2
40000de8:	84 10 a2 10 	or  %g2, 0x210, %g2	! 80000210 <__JCR_END__+0x3fffd318>
40000dec:	c6 00 80 00 	ld  [ %g2 ], %g3
40000df0:	88 10 20 01 	mov  1, %g4
40000df4:	c4 07 a0 44 	ld  [ %fp + 0x44 ], %g2
40000df8:	85 29 00 02 	sll  %g4, %g2, %g2
40000dfc:	84 38 00 02 	xnor  %g0, %g2, %g2
40000e00:	84 08 c0 02 	and  %g3, %g2, %g2
40000e04:	c4 20 40 00 	st  %g2, [ %g1 ]
40000e08:	81 e8 00 00 	restore 
40000e0c:	81 c3 e0 08 	retl 
40000e10:	01 00 00 00 	nop 

40000e14 <randFix>:
40000e14:	9d e3 bf 98 	save  %sp, -104, %sp
40000e18:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000e1c:	7f ff ff 49 	call  40000b40 <myrand>
40000e20:	01 00 00 00 	nop 
40000e24:	82 10 00 08 	mov  %o0, %g1
40000e28:	83 28 60 10 	sll  %g1, 0x10, %g1
40000e2c:	83 30 60 10 	srl  %g1, 0x10, %g1
40000e30:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000e34:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000e38:	82 08 60 01 	and  %g1, 1, %g1
40000e3c:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40000e40:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000e44:	83 28 60 03 	sll  %g1, 3, %g1
40000e48:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000e4c:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000e50:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40000e54:	c4 20 40 00 	st  %g2, [ %g1 ]
40000e58:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000e5c:	82 08 60 01 	and  %g1, 1, %g1
40000e60:	84 10 00 01 	mov  %g1, %g2
40000e64:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000e68:	84 08 a0 ff 	and  %g2, 0xff, %g2
40000e6c:	85 28 a0 1f 	sll  %g2, 0x1f, %g2
40000e70:	c8 00 40 00 	ld  [ %g1 ], %g4
40000e74:	07 1f ff ff 	sethi  %hi(0x7ffffc00), %g3
40000e78:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fffffff <__JCR_END__+0x3fffd107>
40000e7c:	86 09 00 03 	and  %g4, %g3, %g3
40000e80:	84 10 c0 02 	or  %g3, %g2, %g2
40000e84:	c4 20 40 00 	st  %g2, [ %g1 ]
40000e88:	81 e8 00 00 	restore 
40000e8c:	81 c3 e0 08 	retl 
40000e90:	01 00 00 00 	nop 

40000e94 <randFix2>:
40000e94:	9d e3 bf 98 	save  %sp, -104, %sp
40000e98:	f0 27 a0 44 	st  %i0, [ %fp + 0x44 ]
40000e9c:	7f ff ff 29 	call  40000b40 <myrand>
40000ea0:	01 00 00 00 	nop 
40000ea4:	82 10 00 08 	mov  %o0, %g1
40000ea8:	83 28 60 10 	sll  %g1, 0x10, %g1
40000eac:	83 30 60 10 	srl  %g1, 0x10, %g1
40000eb0:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000eb4:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000eb8:	82 08 60 01 	and  %g1, 1, %g1
40000ebc:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
40000ec0:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
40000ec4:	83 28 60 01 	sll  %g1, 1, %g1
40000ec8:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
40000ecc:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000ed0:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
40000ed4:	c4 20 40 00 	st  %g2, [ %g1 ]
40000ed8:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40000edc:	82 08 60 01 	and  %g1, 1, %g1
40000ee0:	84 10 00 01 	mov  %g1, %g2
40000ee4:	c2 07 a0 44 	ld  [ %fp + 0x44 ], %g1
40000ee8:	84 08 a0 ff 	and  %g2, 0xff, %g2
40000eec:	85 28 a0 1f 	sll  %g2, 0x1f, %g2
40000ef0:	c8 00 40 00 	ld  [ %g1 ], %g4
40000ef4:	07 1f ff ff 	sethi  %hi(0x7ffffc00), %g3
40000ef8:	86 10 e3 ff 	or  %g3, 0x3ff, %g3	! 7fffffff <__JCR_END__+0x3fffd107>
40000efc:	86 09 00 03 	and  %g4, %g3, %g3
40000f00:	84 10 c0 02 	or  %g3, %g2, %g2
40000f04:	c4 20 40 00 	st  %g2, [ %g1 ]
40000f08:	81 e8 00 00 	restore 
40000f0c:	81 c3 e0 08 	retl 
40000f10:	01 00 00 00 	nop 

40000f14 <main>:
40000f14:	9d e3 bf 70 	save  %sp, -144, %sp
40000f18:	7f ff ff 91 	call  40000d5c <get_proc_index>
40000f1c:	01 00 00 00 	nop 
40000f20:	82 10 00 08 	mov  %o0, %g1
40000f24:	80 a0 60 00 	cmp  %g1, 0
40000f28:	12 80 00 7d 	bne  4000111c <main+0x208>
40000f2c:	01 00 00 00 	nop 
40000f30:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000f34:	82 10 62 40 	or  %g1, 0x240, %g1	! 40002640 <c0Running>
40000f38:	84 10 20 01 	mov  1, %g2
40000f3c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40000f40:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000f44:	82 10 62 40 	or  %g1, 0x240, %g1	! 40002640 <c0Running>
40000f48:	84 10 20 01 	mov  1, %g2
40000f4c:	c4 28 40 00 	stb  %g2, [ %g1 ]
40000f50:	c0 27 bf e0 	clr  [ %fp + -32 ]
40000f54:	c0 27 bf e4 	clr  [ %fp + -28 ]
40000f58:	c0 27 bf e8 	clr  [ %fp + -24 ]
40000f5c:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40000f60:	82 10 63 a0 	or  %g1, 0x3a0, %g1	! 40002ba0 <zero>
40000f64:	c2 00 40 00 	ld  [ %g1 ], %g1
40000f68:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
40000f6c:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40000f70:	82 10 63 a0 	or  %g1, 0x3a0, %g1	! 40002ba0 <zero>
40000f74:	c2 00 40 00 	ld  [ %g1 ], %g1
40000f78:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
40000f7c:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40000f80:	82 10 63 a0 	or  %g1, 0x3a0, %g1	! 40002ba0 <zero>
40000f84:	c2 00 40 00 	ld  [ %g1 ], %g1
40000f88:	c2 27 bf e8 	st  %g1, [ %fp + -24 ]
40000f8c:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40000f90:	82 10 63 a0 	or  %g1, 0x3a0, %g1	! 40002ba0 <zero>
40000f94:	c2 00 40 00 	ld  [ %g1 ], %g1
40000f98:	c2 27 bf d8 	st  %g1, [ %fp + -40 ]
40000f9c:	01 00 00 00 	nop 
40000fa0:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000fa4:	82 10 62 3c 	or  %g1, 0x23c, %g1	! 4000263c <ireg>
40000fa8:	c2 00 40 00 	ld  [ %g1 ], %g1
40000fac:	c4 00 40 00 	ld  [ %g1 ], %g2
40000fb0:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40000fb4:	80 a0 80 01 	cmp  %g2, %g1
40000fb8:	12 bf ff fa 	bne  40000fa0 <main+0x8c>
40000fbc:	01 00 00 00 	nop 
40000fc0:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000fc4:	82 10 62 3c 	or  %g1, 0x23c, %g1	! 4000263c <ireg>
40000fc8:	c2 00 40 00 	ld  [ %g1 ], %g1
40000fcc:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40000fd0:	c2 27 bf dc 	st  %g1, [ %fp + -36 ]
40000fd4:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000fd8:	82 10 62 3c 	or  %g1, 0x23c, %g1	! 4000263c <ireg>
40000fdc:	c2 00 40 00 	ld  [ %g1 ], %g1
40000fe0:	82 00 60 08 	add  %g1, 8, %g1
40000fe4:	c2 00 40 00 	ld  [ %g1 ], %g1
40000fe8:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40000fec:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40000ff0:	82 10 62 3c 	or  %g1, 0x23c, %g1	! 4000263c <ireg>
40000ff4:	c2 00 40 00 	ld  [ %g1 ], %g1
40000ff8:	82 00 60 0c 	add  %g1, 0xc, %g1
40000ffc:	c2 00 40 00 	ld  [ %g1 ], %g1
40001000:	83 28 60 10 	sll  %g1, 0x10, %g1
40001004:	83 30 60 10 	srl  %g1, 0x10, %g1
40001008:	90 10 00 01 	mov  %g1, %o0
4000100c:	7f ff fe c3 	call  40000b18 <mysrand>
40001010:	01 00 00 00 	nop 
40001014:	7f ff fe cb 	call  40000b40 <myrand>
40001018:	01 00 00 00 	nop 
4000101c:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40001020:	82 10 62 3c 	or  %g1, 0x23c, %g1	! 4000263c <ireg>
40001024:	c2 00 40 00 	ld  [ %g1 ], %g1
40001028:	82 00 60 10 	add  %g1, 0x10, %g1
4000102c:	c2 00 40 00 	ld  [ %g1 ], %g1
40001030:	80 a0 60 00 	cmp  %g1, 0
40001034:	02 80 00 05 	be  40001048 <main+0x134>
40001038:	01 00 00 00 	nop 
4000103c:	90 10 20 01 	mov  1, %o0	! 1 <_trap_table-0x3fffffff>
40001040:	7f ff ff 50 	call  40000d80 <start_processor>
40001044:	01 00 00 00 	nop 
40001048:	01 00 00 00 	nop 
4000104c:	01 00 00 00 	nop 
40001050:	c0 27 bf fc 	clr  [ %fp + -4 ]
40001054:	10 80 00 25 	b  400010e8 <main+0x1d4>
40001058:	01 00 00 00 	nop 
4000105c:	88 07 bf e0 	add  %fp, -32, %g4
40001060:	86 07 bf d8 	add  %fp, -40, %g3
40001064:	84 07 bf dc 	add  %fp, -36, %g2
40001068:	82 07 bf d4 	add  %fp, -44, %g1
4000106c:	90 10 00 04 	mov  %g4, %o0
40001070:	92 10 00 03 	mov  %g3, %o1
40001074:	94 10 00 02 	mov  %g2, %o2
40001078:	96 10 00 01 	mov  %g1, %o3
4000107c:	7f ff fd d5 	call  400007d0 <ctrSig>
40001080:	01 00 00 00 	nop 
40001084:	82 07 bf dc 	add  %fp, -36, %g1
40001088:	90 10 00 01 	mov  %g1, %o0
4000108c:	7f ff ff 62 	call  40000e14 <randFix>
40001090:	01 00 00 00 	nop 
40001094:	82 07 bf d8 	add  %fp, -40, %g1
40001098:	90 10 00 01 	mov  %g1, %o0
4000109c:	7f ff ff 7e 	call  40000e94 <randFix2>
400010a0:	01 00 00 00 	nop 
400010a4:	82 07 bf e0 	add  %fp, -32, %g1
400010a8:	90 10 00 01 	mov  %g1, %o0
400010ac:	7f ff ff 5a 	call  40000e14 <randFix>
400010b0:	01 00 00 00 	nop 
400010b4:	82 07 bf e0 	add  %fp, -32, %g1
400010b8:	82 00 60 04 	add  %g1, 4, %g1
400010bc:	90 10 00 01 	mov  %g1, %o0
400010c0:	7f ff ff 55 	call  40000e14 <randFix>
400010c4:	01 00 00 00 	nop 
400010c8:	82 07 bf e0 	add  %fp, -32, %g1
400010cc:	82 00 60 08 	add  %g1, 8, %g1
400010d0:	90 10 00 01 	mov  %g1, %o0
400010d4:	7f ff ff 50 	call  40000e14 <randFix>
400010d8:	01 00 00 00 	nop 
400010dc:	c2 07 bf fc 	ld  [ %fp + -4 ], %g1
400010e0:	82 00 60 01 	inc  %g1
400010e4:	c2 27 bf fc 	st  %g1, [ %fp + -4 ]
400010e8:	c4 07 bf fc 	ld  [ %fp + -4 ], %g2
400010ec:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
400010f0:	80 a0 80 01 	cmp  %g2, %g1
400010f4:	06 bf ff da 	bl  4000105c <main+0x148>
400010f8:	01 00 00 00 	nop 
400010fc:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40001100:	82 10 62 40 	or  %g1, 0x240, %g1	! 40002640 <c0Running>
40001104:	c0 28 40 00 	clrb  [ %g1 ]
40001108:	03 10 00 09 	sethi  %hi(0x40002400), %g1
4000110c:	82 10 62 40 	or  %g1, 0x240, %g1	! 40002640 <c0Running>
40001110:	c0 28 40 00 	clrb  [ %g1 ]
40001114:	10 80 00 50 	b  40001254 <main+0x340>
40001118:	01 00 00 00 	nop 
4000111c:	03 10 00 09 	sethi  %hi(0x40002400), %g1
40001120:	82 10 62 3c 	or  %g1, 0x23c, %g1	! 4000263c <ireg>
40001124:	c2 00 40 00 	ld  [ %g1 ], %g1
40001128:	82 00 60 0c 	add  %g1, 0xc, %g1
4000112c:	c2 00 40 00 	ld  [ %g1 ], %g1
40001130:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
40001134:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40001138:	82 10 63 a4 	or  %g1, 0x3a4, %g1	! 40002ba4 <C1total>
4000113c:	c0 20 40 00 	clr  [ %g1 ]
40001140:	10 80 00 3e 	b  40001238 <main+0x324>
40001144:	01 00 00 00 	nop 
40001148:	c0 27 bf f8 	clr  [ %fp + -8 ]
4000114c:	10 80 00 2c 	b  400011fc <main+0x2e8>
40001150:	01 00 00 00 	nop 
40001154:	c2 17 bf f6 	lduh  [ %fp + -10 ], %g1
40001158:	83 28 60 10 	sll  %g1, 0x10, %g1
4000115c:	83 30 60 10 	srl  %g1, 0x10, %g1
40001160:	83 30 60 02 	srl  %g1, 2, %g1
40001164:	84 10 00 01 	mov  %g1, %g2
40001168:	c2 17 bf f6 	lduh  [ %fp + -10 ], %g1
4000116c:	82 18 80 01 	xor  %g2, %g1, %g1
40001170:	84 10 00 01 	mov  %g1, %g2
40001174:	c2 17 bf f6 	lduh  [ %fp + -10 ], %g1
40001178:	83 28 60 10 	sll  %g1, 0x10, %g1
4000117c:	83 30 60 10 	srl  %g1, 0x10, %g1
40001180:	83 30 60 03 	srl  %g1, 3, %g1
40001184:	82 18 80 01 	xor  %g2, %g1, %g1
40001188:	84 10 00 01 	mov  %g1, %g2
4000118c:	c2 17 bf f6 	lduh  [ %fp + -10 ], %g1
40001190:	83 28 60 10 	sll  %g1, 0x10, %g1
40001194:	83 30 60 10 	srl  %g1, 0x10, %g1
40001198:	83 30 60 05 	srl  %g1, 5, %g1
4000119c:	82 18 80 01 	xor  %g2, %g1, %g1
400011a0:	82 08 60 01 	and  %g1, 1, %g1
400011a4:	c2 37 bf ee 	sth  %g1, [ %fp + -18 ]
400011a8:	c2 17 bf f6 	lduh  [ %fp + -10 ], %g1
400011ac:	83 28 60 10 	sll  %g1, 0x10, %g1
400011b0:	83 30 60 10 	srl  %g1, 0x10, %g1
400011b4:	83 30 60 01 	srl  %g1, 1, %g1
400011b8:	84 10 00 01 	mov  %g1, %g2
400011bc:	c2 17 bf ee 	lduh  [ %fp + -18 ], %g1
400011c0:	83 28 60 10 	sll  %g1, 0x10, %g1
400011c4:	83 30 60 10 	srl  %g1, 0x10, %g1
400011c8:	83 28 60 0f 	sll  %g1, 0xf, %g1
400011cc:	82 10 80 01 	or  %g2, %g1, %g1
400011d0:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
400011d4:	c2 17 bf f6 	lduh  [ %fp + -10 ], %g1
400011d8:	84 10 00 01 	mov  %g1, %g2
400011dc:	03 10 00 0b 	sethi  %hi(0x40002c00), %g1
400011e0:	86 10 62 d8 	or  %g1, 0x2d8, %g3	! 40002ed8 <bsArray>
400011e4:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400011e8:	82 00 c0 01 	add  %g3, %g1, %g1
400011ec:	c4 28 40 00 	stb  %g2, [ %g1 ]
400011f0:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
400011f4:	82 00 60 01 	inc  %g1
400011f8:	c2 27 bf f8 	st  %g1, [ %fp + -8 ]
400011fc:	c2 07 bf f8 	ld  [ %fp + -8 ], %g1
40001200:	80 a0 60 13 	cmp  %g1, 0x13
40001204:	04 bf ff d4 	ble  40001154 <main+0x240>
40001208:	01 00 00 00 	nop 
4000120c:	03 10 00 0b 	sethi  %hi(0x40002c00), %g1
40001210:	90 10 62 d8 	or  %g1, 0x2d8, %o0	! 40002ed8 <bsArray>
40001214:	7f ff fe 82 	call  40000c1c <bubblesort>
40001218:	01 00 00 00 	nop 
4000121c:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40001220:	82 10 63 a4 	or  %g1, 0x3a4, %g1	! 40002ba4 <C1total>
40001224:	c2 00 40 00 	ld  [ %g1 ], %g1
40001228:	84 00 60 01 	add  %g1, 1, %g2
4000122c:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40001230:	82 10 63 a4 	or  %g1, 0x3a4, %g1	! 40002ba4 <C1total>
40001234:	c4 20 40 00 	st  %g2, [ %g1 ]
40001238:	03 10 00 09 	sethi  %hi(0x40002400), %g1
4000123c:	82 10 62 40 	or  %g1, 0x240, %g1	! 40002640 <c0Running>
40001240:	c2 08 40 00 	ldub  [ %g1 ], %g1
40001244:	82 08 60 ff 	and  %g1, 0xff, %g1
40001248:	80 a0 60 01 	cmp  %g1, 1
4000124c:	02 bf ff bf 	be  40001148 <main+0x234>
40001250:	01 00 00 00 	nop 
40001254:	b0 10 00 01 	mov  %g1, %i0
40001258:	81 e8 00 00 	restore 
4000125c:	81 c3 e0 08 	retl 
40001260:	01 00 00 00 	nop 

40001264 <atexit>:
40001264:	92 10 00 08 	mov  %o0, %o1
40001268:	94 10 20 00 	clr  %o2
4000126c:	90 10 20 00 	clr  %o0
40001270:	96 10 20 00 	clr  %o3
40001274:	82 13 c0 00 	mov  %o7, %g1
40001278:	40 00 00 02 	call  40001280 <__register_exitproc>
4000127c:	9e 10 40 00 	mov  %g1, %o7

40001280 <__register_exitproc>:
40001280:	9d e3 bf a0 	save  %sp, -96, %sp
40001284:	03 10 00 08 	sethi  %hi(0x40002000), %g1
40001288:	fa 00 62 70 	ld  [ %g1 + 0x270 ], %i5	! 40002270 <___DTOR_END__>
4000128c:	d0 07 61 48 	ld  [ %i5 + 0x148 ], %o0
40001290:	80 a2 20 00 	cmp  %o0, 0
40001294:	02 80 00 34 	be  40001364 <__register_exitproc+0xe4>
40001298:	b8 10 00 18 	mov  %i0, %i4
4000129c:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
400012a0:	80 a0 60 1f 	cmp  %g1, 0x1f
400012a4:	04 80 00 15 	ble  400012f8 <__register_exitproc+0x78>
400012a8:	80 a7 20 00 	cmp  %i4, 0
400012ac:	03 00 00 00 	sethi  %hi(0), %g1
400012b0:	82 10 60 00 	mov  %g1, %g1	! 0 <_trap_table-0x40000000>
400012b4:	80 a0 60 00 	cmp  %g1, 0
400012b8:	12 80 00 04 	bne  400012c8 <__register_exitproc+0x48>
400012bc:	b0 10 3f ff 	mov  -1, %i0
400012c0:	81 c7 e0 08 	ret 
400012c4:	81 e8 00 00 	restore 
400012c8:	6f ff fb 4e 	call  0 <_trap_table-0x40000000>
400012cc:	90 10 21 90 	mov  0x190, %o0
400012d0:	80 a2 20 00 	cmp  %o0, 0
400012d4:	02 bf ff fb 	be  400012c0 <__register_exitproc+0x40>
400012d8:	80 a7 20 00 	cmp  %i4, 0
400012dc:	c2 07 61 48 	ld  [ %i5 + 0x148 ], %g1
400012e0:	c2 22 00 00 	st  %g1, [ %o0 ]
400012e4:	c0 22 20 04 	clr  [ %o0 + 4 ]
400012e8:	d0 27 61 48 	st  %o0, [ %i5 + 0x148 ]
400012ec:	c0 22 21 88 	clr  [ %o0 + 0x188 ]
400012f0:	c0 22 21 8c 	clr  [ %o0 + 0x18c ]
400012f4:	82 10 20 00 	clr  %g1
400012f8:	02 80 00 11 	be  4000133c <__register_exitproc+0xbc>
400012fc:	84 00 60 02 	add  %g1, 2, %g2
40001300:	c8 02 21 88 	ld  [ %o0 + 0x188 ], %g4
40001304:	bb 28 60 02 	sll  %g1, 2, %i5
40001308:	84 10 20 01 	mov  1, %g2
4000130c:	ba 02 00 1d 	add  %o0, %i5, %i5
40001310:	85 28 80 01 	sll  %g2, %g1, %g2
40001314:	86 00 60 20 	add  %g1, 0x20, %g3
40001318:	88 11 00 02 	or  %g4, %g2, %g4
4000131c:	87 28 e0 02 	sll  %g3, 2, %g3
40001320:	f4 27 60 88 	st  %i2, [ %i5 + 0x88 ]
40001324:	86 02 00 03 	add  %o0, %g3, %g3
40001328:	c8 22 21 88 	st  %g4, [ %o0 + 0x188 ]
4000132c:	80 a7 20 02 	cmp  %i4, 2
40001330:	02 80 00 09 	be  40001354 <__register_exitproc+0xd4>
40001334:	f6 20 e0 88 	st  %i3, [ %g3 + 0x88 ]
40001338:	84 00 60 02 	add  %g1, 2, %g2
4000133c:	82 00 60 01 	inc  %g1
40001340:	85 28 a0 02 	sll  %g2, 2, %g2
40001344:	c2 22 20 04 	st  %g1, [ %o0 + 4 ]
40001348:	f2 22 00 02 	st  %i1, [ %o0 + %g2 ]
4000134c:	81 c7 e0 08 	ret 
40001350:	91 e8 20 00 	restore  %g0, 0, %o0
40001354:	c6 02 21 8c 	ld  [ %o0 + 0x18c ], %g3
40001358:	84 10 c0 02 	or  %g3, %g2, %g2
4000135c:	10 bf ff f7 	b  40001338 <__register_exitproc+0xb8>
40001360:	c4 22 21 8c 	st  %g2, [ %o0 + 0x18c ]
40001364:	90 07 61 4c 	add  %i5, 0x14c, %o0
40001368:	10 bf ff cd 	b  4000129c <__register_exitproc+0x1c>
4000136c:	d0 27 61 48 	st  %o0, [ %i5 + 0x148 ]

40001370 <bdinit1>:
40001370:	81 c3 e0 08 	retl 
40001374:	01 00 00 00 	nop 

40001378 <bdinit2>:
40001378:	81 c3 e0 08 	retl 
4000137c:	01 00 00 00 	nop 

40001380 <prelibchook>:
40001380:	81 c3 e0 08 	retl 
40001384:	01 00 00 00 	nop 

40001388 <_exit>:
40001388:	82 10 20 01 	mov  1, %g1	! 1 <_trap_table-0x3fffffff>
4000138c:	91 d0 20 00 	ta  0
40001390:	81 c3 e0 08 	retl 
40001394:	01 00 00 00 	nop 

40001398 <_start_svt_real>:
40001398:	01 00 00 00 	nop 

4000139c <_start_svt_weak>:
4000139c:	a7 58 00 00 	rd  %tbr, %l3
400013a0:	a1 48 00 00 	rd  %psr, %l0
400013a4:	a6 0c ef f0 	and  %l3, 0xff0, %l3
400013a8:	a7 34 e0 04 	srl  %l3, 4, %l3
400013ac:	2b 10 00 08 	sethi  %hi(0x40002000), %l5
400013b0:	aa 15 62 80 	or  %l5, 0x280, %l5	! 40002280 <trap_table>
400013b4:	ac 10 00 13 	mov  %l3, %l6
400013b8:	e8 05 40 00 	ld  [ %l5 ], %l4
400013bc:	80 a5 00 16 	cmp  %l4, %l6
400013c0:	34 80 00 07 	bg,a   400013dc <_start_svt_weak+0x40>
400013c4:	aa 05 60 0c 	add  %l5, 0xc, %l5
400013c8:	e6 05 60 04 	ld  [ %l5 + 4 ], %l3
400013cc:	80 a4 c0 16 	cmp  %l3, %l6
400013d0:	36 80 00 13 	bge,a   4000141c <_start_svt_weak+0x80>
400013d4:	e6 05 60 08 	ld  [ %l5 + 8 ], %l3
400013d8:	aa 05 60 0c 	add  %l5, 0xc, %l5
400013dc:	e6 05 40 00 	ld  [ %l5 ], %l3
400013e0:	a8 94 e0 00 	orcc  %l3, 0, %l4
400013e4:	12 bf ff f7 	bne  400013c0 <_start_svt_weak+0x24>
400013e8:	80 a5 00 16 	cmp  %l4, %l6
400013ec:	e6 05 60 04 	ld  [ %l5 + 4 ], %l3
400013f0:	80 a4 e0 00 	cmp  %l3, 0
400013f4:	12 bf ff f3 	bne  400013c0 <_start_svt_weak+0x24>
400013f8:	80 a5 00 16 	cmp  %l4, %l6
400013fc:	e6 05 60 08 	ld  [ %l5 + 8 ], %l3
40001400:	80 a4 e0 00 	cmp  %l3, 0
40001404:	12 bf ff ef 	bne  400013c0 <_start_svt_weak+0x24>
40001408:	80 a5 00 16 	cmp  %l4, %l6
4000140c:	91 d0 20 00 	ta  0
40001410:	01 00 00 00 	nop 
40001414:	01 00 00 00 	nop 
40001418:	01 00 00 00 	nop 
4000141c:	81 c4 c0 00 	jmp  %l3
40001420:	01 00 00 00 	nop 

40001424 <_hardreset_svt_real>:
40001424:	01 00 00 00 	nop 

40001428 <_hardreset_svt>:
40001428:	a7 48 00 00 	rd  %psr, %l3
4000142c:	8b 34 e0 18 	srl  %l3, 0x18, %g5
40001430:	8a 09 60 03 	and  %g5, 3, %g5
40001434:	80 a1 60 03 	cmp  %g5, 3
40001438:	12 80 00 11 	bne  4000147c <_hardreset_svt+0x54>
4000143c:	01 00 00 00 	nop 
40001440:	8b 44 40 00 	rd  %asr17, %g5
40001444:	03 00 00 08 	sethi  %hi(0x2000), %g1
40001448:	8a 11 40 01 	or  %g5, %g1, %g5
4000144c:	a3 80 00 05 	mov  %g5, %asr17
40001450:	01 00 00 00 	nop 
40001454:	01 00 00 00 	nop 
40001458:	01 00 00 00 	nop 
4000145c:	8b 44 40 00 	rd  %asr17, %g5
40001460:	80 89 40 01 	btst  %g5, %g1
40001464:	02 80 00 06 	be  4000147c <_hardreset_svt+0x54>
40001468:	01 00 00 00 	nop 
4000146c:	27 10 00 07 	sethi  %hi(0x40001c00), %l3
40001470:	a6 14 e0 44 	or  %l3, 0x44, %l3	! 40001c44 <_hardreset>
40001474:	81 c4 c0 00 	jmp  %l3
40001478:	01 00 00 00 	nop 
4000147c:	91 d0 20 00 	ta  0
40001480:	01 00 00 00 	nop 

40001484 <_call_initcalls>:
40001484:	9d e3 bf a0 	save  %sp, -96, %sp
40001488:	3b 10 00 08 	sethi  %hi(0x40002000), %i5
4000148c:	39 10 00 08 	sethi  %hi(0x40002000), %i4
40001490:	ba 17 62 70 	or  %i5, 0x270, %i5
40001494:	b8 17 22 70 	or  %i4, 0x270, %i4
40001498:	80 a7 40 1c 	cmp  %i5, %i4
4000149c:	1a 80 00 0b 	bcc  400014c8 <_call_initcalls+0x44>
400014a0:	01 00 00 00 	nop 
400014a4:	d0 07 40 00 	ld  [ %i5 ], %o0
400014a8:	80 a2 20 00 	cmp  %o0, 0
400014ac:	02 80 00 04 	be  400014bc <_call_initcalls+0x38>
400014b0:	ba 07 60 04 	add  %i5, 4, %i5
400014b4:	9f c2 00 00 	call  %o0
400014b8:	01 00 00 00 	nop 
400014bc:	80 a7 40 1c 	cmp  %i5, %i4
400014c0:	2a bf ff fa 	bcs,a   400014a8 <_call_initcalls+0x24>
400014c4:	d0 07 40 00 	ld  [ %i5 ], %o0
400014c8:	81 c7 e0 08 	ret 
400014cc:	81 e8 00 00 	restore 

400014d0 <__window_overflow_rettseq>:
400014d0:	a7 50 00 00 	rd  %wim, %l3
400014d4:	ae 10 00 01 	mov  %g1, %l7
400014d8:	83 34 e0 01 	srl  %l3, 1, %g1

400014dc <__window_overflow_rettseq_ret>:
400014dc:	29 10 00 0a 	sethi  %hi(0x40002800), %l4
400014e0:	e8 05 23 5c 	ld  [ %l4 + 0x35c ], %l4	! 40002b5c <_nwindows_min1>
400014e4:	a9 2c c0 14 	sll  %l3, %l4, %l4
400014e8:	82 15 00 01 	or  %l4, %g1, %g1
400014ec:	81 e0 00 00 	save 
400014f0:	81 90 00 01 	mov  %g1, %wim
400014f4:	01 00 00 00 	nop 
400014f8:	01 00 00 00 	nop 
400014fc:	01 00 00 00 	nop 
40001500:	e0 3b a0 00 	std  %l0, [ %sp ]
40001504:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40001508:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
4000150c:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40001510:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40001514:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40001518:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
4000151c:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40001520:	81 e8 00 00 	restore 
40001524:	82 10 00 17 	mov  %l7, %g1
40001528:	81 c4 40 00 	jmp  %l1
4000152c:	81 cc 80 00 	rett  %l2
40001530:	01 00 00 00 	nop 

40001534 <__window_overflow_slow1>:
40001534:	01 00 00 00 	nop 
40001538:	01 00 00 00 	nop 

4000153c <_window_underflow>:
4000153c:	a7 50 00 00 	rd  %wim, %l3
40001540:	a9 2c e0 01 	sll  %l3, 1, %l4
40001544:	2b 10 00 0a 	sethi  %hi(0x40002800), %l5
40001548:	ea 05 63 5c 	ld  [ %l5 + 0x35c ], %l5	! 40002b5c <_nwindows_min1>
4000154c:	ab 34 c0 15 	srl  %l3, %l5, %l5
40001550:	aa 15 40 14 	or  %l5, %l4, %l5
40001554:	81 90 00 15 	mov  %l5, %wim
40001558:	01 00 00 00 	nop 
4000155c:	01 00 00 00 	nop 
40001560:	01 00 00 00 	nop 
40001564:	81 e8 00 00 	restore 
40001568:	81 e8 00 00 	restore 
4000156c:	e0 1b a0 00 	ldd  [ %sp ], %l0
40001570:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40001574:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
40001578:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
4000157c:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
40001580:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
40001584:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
40001588:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
4000158c:	81 e0 00 00 	save 
40001590:	81 e0 00 00 	save 
40001594:	81 c4 40 00 	jmp  %l1
40001598:	81 cc 80 00 	rett  %l2

4000159c <_flush_windows_svt>:
4000159c:	a7 50 00 00 	rd  %wim, %l3

400015a0 <_flush_windows>:
400015a0:	29 10 00 07 	sethi  %hi(0x40001c00), %l4
400015a4:	ad c5 21 80 	jmpl  %l4 + 0x180, %l6	! 40001d80 <leonbare_trapsetup>
400015a8:	01 00 00 00 	nop 
400015ac:	27 10 00 0a 	sethi  %hi(0x40002800), %l3
400015b0:	a6 14 e2 94 	or  %l3, 0x294, %l3	! 40002a94 <_lb_issideflush>
400015b4:	e0 24 c0 00 	st  %l0, [ %l3 ]
400015b8:	81 8c 20 20 	wr  %l0, 0x20, %psr
400015bc:	01 00 00 00 	nop 
400015c0:	01 00 00 00 	nop 
400015c4:	01 00 00 00 	nop 
400015c8:	9d e3 bf a0 	save  %sp, -96, %sp
400015cc:	9d e3 bf a0 	save  %sp, -96, %sp
400015d0:	9d e3 bf a0 	save  %sp, -96, %sp
400015d4:	9d e3 bf a0 	save  %sp, -96, %sp
400015d8:	9d e3 bf a0 	save  %sp, -96, %sp
400015dc:	9d e3 bf a0 	save  %sp, -96, %sp
400015e0:	9d e3 bf a0 	save  %sp, -96, %sp
400015e4:	81 e8 00 00 	restore 
400015e8:	81 e8 00 00 	restore 
400015ec:	81 e8 00 00 	restore 
400015f0:	81 e8 00 00 	restore 
400015f4:	81 e8 00 00 	restore 
400015f8:	81 e8 00 00 	restore 
400015fc:	81 e8 00 00 	restore 
40001600:	27 10 00 0a 	sethi  %hi(0x40002800), %l3
40001604:	a6 14 e2 94 	or  %l3, 0x294, %l3	! 40002a94 <_lb_issideflush>
40001608:	c0 24 c0 00 	clr  [ %l3 ]
4000160c:	e2 03 a0 68 	ld  [ %sp + 0x68 ], %l1
40001610:	a4 04 60 04 	add  %l1, 4, %l2
40001614:	e2 23 a0 64 	st  %l1, [ %sp + 0x64 ]
40001618:	e4 23 a0 68 	st  %l2, [ %sp + 0x68 ]
4000161c:	10 80 02 04 	b  40001e2c <leonbare_trapreturn>
40001620:	ac 10 00 00 	mov  %g0, %l6

40001624 <_irqcall_flush_windows>:
40001624:	29 10 00 0a 	sethi  %hi(0x40002800), %l4
40001628:	a8 15 22 78 	or  %l4, 0x278, %l4	! 40002a78 <_lb_spillglobals>
4000162c:	c2 25 20 00 	st  %g1, [ %l4 ]
40001630:	c8 25 20 04 	st  %g4, [ %l4 + 4 ]
40001634:	e0 25 20 10 	st  %l0, [ %l4 + 0x10 ]
40001638:	e2 25 20 14 	st  %l1, [ %l4 + 0x14 ]
4000163c:	e4 25 20 18 	st  %l2, [ %l4 + 0x18 ]
40001640:	e8 25 20 1c 	st  %l4, [ %l4 + 0x1c ]
40001644:	81 e8 00 00 	restore 
40001648:	83 48 00 00 	rd  %psr, %g1
4000164c:	82 10 6f 00 	or  %g1, 0xf00, %g1
40001650:	81 88 60 20 	wr  %g1, 0x20, %psr
40001654:	01 00 00 00 	nop 
40001658:	01 00 00 00 	nop 
4000165c:	01 00 00 00 	nop 
40001660:	09 10 00 0a 	sethi  %hi(0x40002800), %g4
40001664:	c8 01 23 5c 	ld  [ %g4 + 0x35c ], %g4	! 40002b5c <_nwindows_min1>
40001668:	81 e0 00 00 	save 
4000166c:	88 21 20 01 	dec  %g4
40001670:	80 a9 20 ff 	andncc  %g4, 0xff, %g0
40001674:	02 80 00 03 	be  40001680 <.lab1>
40001678:	01 00 00 00 	nop 
4000167c:	01 00 00 00 	nop 

40001680 <.lab1>:
40001680:	80 a1 00 00 	cmp  %g4, %g0
40001684:	12 bf ff f9 	bne  40001668 <_irqcall_flush_windows+0x44>
40001688:	01 00 00 00 	nop 
4000168c:	09 10 00 0a 	sethi  %hi(0x40002800), %g4
40001690:	c8 01 23 5c 	ld  [ %g4 + 0x35c ], %g4	! 40002b5c <_nwindows_min1>
40001694:	81 e8 00 00 	restore 
40001698:	80 a9 20 ff 	andncc  %g4, 0xff, %g0
4000169c:	02 80 00 03 	be  400016a8 <.lab2>
400016a0:	01 00 00 00 	nop 
400016a4:	01 00 00 00 	nop 

400016a8 <.lab2>:
400016a8:	88 21 20 01 	dec  %g4
400016ac:	80 a1 00 00 	cmp  %g4, %g0
400016b0:	12 bf ff f9 	bne  40001694 <.lab1+0x14>
400016b4:	01 00 00 00 	nop 
400016b8:	81 e0 00 00 	save 
400016bc:	29 10 00 0a 	sethi  %hi(0x40002800), %l4
400016c0:	a8 15 22 78 	or  %l4, 0x278, %l4	! 40002a78 <_lb_spillglobals>
400016c4:	c8 05 20 04 	ld  [ %l4 + 4 ], %g4
400016c8:	c2 05 20 00 	ld  [ %l4 ], %g1
400016cc:	e0 05 20 10 	ld  [ %l4 + 0x10 ], %l0
400016d0:	e2 05 20 14 	ld  [ %l4 + 0x14 ], %l1
400016d4:	e4 05 20 18 	ld  [ %l4 + 0x18 ], %l2
400016d8:	c0 25 20 1c 	clr  [ %l4 + 0x1c ]
400016dc:	81 8c 20 00 	mov  %l0, %psr
400016e0:	01 00 00 00 	nop 
400016e4:	01 00 00 00 	nop 
400016e8:	01 00 00 00 	nop 
400016ec:	81 c4 80 00 	jmp  %l2
400016f0:	81 cc a0 04 	rett  %l2 + 4

400016f4 <_irqcall_disableirq>:
400016f4:	a0 14 2f 00 	or  %l0, 0xf00, %l0
400016f8:	81 88 00 10 	mov  %l0, %psr
400016fc:	01 00 00 00 	nop 
40001700:	01 00 00 00 	nop 
40001704:	01 00 00 00 	nop 
40001708:	81 c4 80 00 	jmp  %l2
4000170c:	81 cc a0 04 	rett  %l2 + 4

40001710 <_irqcall>:
40001710:	80 a6 60 02 	cmp  %i1, 2
40001714:	12 80 00 05 	bne  40001728 <_irqcall+0x18>
40001718:	a8 14 2f 00 	or  %l0, 0xf00, %l4
4000171c:	81 88 00 14 	mov  %l4, %psr
40001720:	b0 14 20 20 	or  %l0, 0x20, %i0
40001724:	30 80 00 1f 	b,a   400017a0 <_irqcall+0x90>
40001728:	80 a6 60 03 	cmp  %i1, 3
4000172c:	12 80 00 06 	bne  40001744 <_irqcall+0x34>
40001730:	a8 0e 2f 00 	and  %i0, 0xf00, %l4
40001734:	aa 2c 2f 00 	andn  %l0, 0xf00, %l5
40001738:	a8 15 40 14 	or  %l5, %l4, %l4
4000173c:	81 88 00 14 	mov  %l4, %psr
40001740:	30 80 00 18 	b,a   400017a0 <_irqcall+0x90>
40001744:	80 a6 60 04 	cmp  %i1, 4
40001748:	12 80 00 08 	bne  40001768 <_irqcall+0x58>
4000174c:	a9 48 00 00 	rd  %psr, %l4
40001750:	a8 15 20 40 	or  %l4, 0x40, %l4
40001754:	81 88 00 14 	mov  %l4, %psr
40001758:	01 00 00 00 	nop 
4000175c:	01 00 00 00 	nop 
40001760:	01 00 00 00 	nop 
40001764:	30 80 00 0f 	b,a   400017a0 <_irqcall+0x90>
40001768:	80 a6 60 05 	cmp  %i1, 5
4000176c:	12 80 00 08 	bne  4000178c <_irqcall+0x7c>
40001770:	a9 48 00 00 	rd  %psr, %l4
40001774:	a8 2d 20 40 	andn  %l4, 0x40, %l4
40001778:	81 88 00 14 	mov  %l4, %psr
4000177c:	01 00 00 00 	nop 
40001780:	01 00 00 00 	nop 
40001784:	01 00 00 00 	nop 
40001788:	30 80 00 06 	b,a   400017a0 <_irqcall+0x90>
4000178c:	80 a6 60 06 	cmp  %i1, 6
40001790:	12 80 00 03 	bne  4000179c <_irqcall+0x8c>
40001794:	01 00 00 00 	nop 
40001798:	30 bf ff a3 	b,a   40001624 <_irqcall_flush_windows>
4000179c:	91 d0 20 00 	ta  0
400017a0:	81 c4 80 00 	jmp  %l2
400017a4:	81 cc a0 04 	rett  %l2 + 4

400017a8 <leonbare_enable_traps>:
400017a8:	92 10 20 03 	mov  3, %o1
400017ac:	81 c3 e0 08 	retl 
400017b0:	91 d0 20 02 	ta  2

400017b4 <leonbare_disable_traps>:
400017b4:	92 10 20 02 	mov  2, %o1
400017b8:	81 c3 e0 08 	retl 
400017bc:	91 d0 20 02 	ta  2

400017c0 <leonbare_flush_windows>:
400017c0:	92 10 20 06 	mov  6, %o1
400017c4:	81 c3 e0 08 	retl 
400017c8:	91 d0 20 02 	ta  2

400017cc <_fpdis_enable>:
400017cc:	27 00 00 04 	sethi  %hi(0x1000), %l3
400017d0:	a0 14 00 13 	or  %l0, %l3, %l0
400017d4:	a6 14 2f 00 	or  %l0, 0xf00, %l3
400017d8:	81 8c e0 00 	mov  %l3, %psr
400017dc:	01 00 00 00 	nop 
400017e0:	01 00 00 00 	nop 
400017e4:	01 00 00 00 	nop 
400017e8:	a7 48 00 00 	rd  %psr, %l3
400017ec:	29 00 00 04 	sethi  %hi(0x1000), %l4
400017f0:	a6 8c c0 14 	andcc  %l3, %l4, %l3
400017f4:	12 80 00 03 	bne  40001800 <_fpdis_enable+0x34>
400017f8:	01 00 00 00 	nop 
400017fc:	91 d0 20 00 	ta  0
40001800:	29 10 00 0a 	sethi  %hi(0x40002800), %l4
40001804:	a8 15 23 3c 	or  %l4, 0x33c, %l4	! 40002b3c <fpustate_current>
40001808:	e8 05 00 00 	ld  [ %l4 ], %l4
4000180c:	2b 10 00 0a 	sethi  %hi(0x40002800), %l5
40001810:	aa 15 63 38 	or  %l5, 0x338, %l5	! 40002b38 <fpustate_owner>
40001814:	ea 05 40 00 	ld  [ %l5 ], %l5
40001818:	80 a5 00 15 	cmp  %l4, %l5
4000181c:	02 80 00 2d 	be  400018d0 <mpfnostore>
40001820:	01 00 00 00 	nop 
40001824:	80 a0 00 15 	cmp  %g0, %l5
40001828:	02 80 00 13 	be  40001874 <mpfstore>
4000182c:	01 00 00 00 	nop 
40001830:	c1 3d 60 00 	std  %f0, [ %l5 ]
40001834:	c5 3d 60 08 	std  %f2, [ %l5 + 8 ]
40001838:	c9 3d 60 10 	std  %f4, [ %l5 + 0x10 ]
4000183c:	cd 3d 60 18 	std  %f6, [ %l5 + 0x18 ]
40001840:	d1 3d 60 20 	std  %f8, [ %l5 + 0x20 ]
40001844:	d5 3d 60 28 	std  %f10, [ %l5 + 0x28 ]
40001848:	d9 3d 60 30 	std  %f12, [ %l5 + 0x30 ]
4000184c:	dd 3d 60 38 	std  %f14, [ %l5 + 0x38 ]
40001850:	e1 3d 60 40 	std  %f16, [ %l5 + 0x40 ]
40001854:	e5 3d 60 48 	std  %f18, [ %l5 + 0x48 ]
40001858:	e9 3d 60 50 	std  %f20, [ %l5 + 0x50 ]
4000185c:	ed 3d 60 58 	std  %f22, [ %l5 + 0x58 ]
40001860:	f1 3d 60 60 	std  %f24, [ %l5 + 0x60 ]
40001864:	f5 3d 60 68 	std  %f26, [ %l5 + 0x68 ]
40001868:	f9 3d 60 70 	std  %f28, [ %l5 + 0x70 ]
4000186c:	fd 3d 60 78 	std  %f30, [ %l5 + 0x78 ]
40001870:	c1 2d 60 80 	st  %fsr, [ %l5 + 0x80 ]

40001874 <mpfstore>:
40001874:	2d 10 00 0a 	sethi  %hi(0x40002800), %l6
40001878:	ac 15 a3 38 	or  %l6, 0x338, %l6	! 40002b38 <fpustate_owner>
4000187c:	e8 25 80 00 	st  %l4, [ %l6 ]
40001880:	80 a0 00 14 	cmp  %g0, %l4
40001884:	02 80 00 13 	be  400018d0 <mpfnostore>
40001888:	01 00 00 00 	nop 
4000188c:	c1 1d 20 00 	ldd  [ %l4 ], %f0
40001890:	c5 1d 20 08 	ldd  [ %l4 + 8 ], %f2
40001894:	c9 1d 20 10 	ldd  [ %l4 + 0x10 ], %f4
40001898:	cd 1d 20 18 	ldd  [ %l4 + 0x18 ], %f6
4000189c:	d1 1d 20 20 	ldd  [ %l4 + 0x20 ], %f8
400018a0:	d5 1d 20 28 	ldd  [ %l4 + 0x28 ], %f10
400018a4:	d9 1d 20 30 	ldd  [ %l4 + 0x30 ], %f12
400018a8:	dd 1d 20 38 	ldd  [ %l4 + 0x38 ], %f14
400018ac:	e1 1d 20 40 	ldd  [ %l4 + 0x40 ], %f16
400018b0:	e5 1d 20 48 	ldd  [ %l4 + 0x48 ], %f18
400018b4:	e9 1d 20 50 	ldd  [ %l4 + 0x50 ], %f20
400018b8:	ed 1d 20 58 	ldd  [ %l4 + 0x58 ], %f22
400018bc:	f1 1d 20 60 	ldd  [ %l4 + 0x60 ], %f24
400018c0:	f5 1d 20 68 	ldd  [ %l4 + 0x68 ], %f26
400018c4:	f9 1d 20 70 	ldd  [ %l4 + 0x70 ], %f28
400018c8:	fd 1d 20 78 	ldd  [ %l4 + 0x78 ], %f30
400018cc:	c1 0d 20 80 	ld  [ %l4 + 0x80 ], %fsr

400018d0 <mpfnostore>:
400018d0:	81 8c 20 00 	mov  %l0, %psr
400018d4:	01 00 00 00 	nop 
400018d8:	01 00 00 00 	nop 
400018dc:	01 00 00 00 	nop 
400018e0:	81 c4 40 00 	jmp  %l1
400018e4:	81 cc 80 00 	rett  %l2

400018e8 <_leonbare_irq_entry_svt>:
400018e8:	ae 25 a0 10 	sub  %l6, 0x10, %l7
400018ec:	a7 50 00 00 	rd  %wim, %l3

400018f0 <leonbare_irq_entry>:
400018f0:	2d 10 00 06 	sethi  %hi(0x40001800), %l6
400018f4:	ac 15 a0 fc 	or  %l6, 0xfc, %l6	! 400018fc <leonbare_irq_entry+0xc>
400018f8:	29 10 00 07 	sethi  %hi(0x40001c00), %l4
400018fc:	81 c5 23 48 	jmp  %l4 + 0x348	! 40001f48 <leonbare_trapsetup_fast>
40001900:	01 00 00 00 	nop 
40001904:	11 10 00 0a 	sethi  %hi(0x40002800), %o0
40001908:	90 12 23 48 	or  %o0, 0x348, %o0	! 40002b48 <nestcount>
4000190c:	d2 02 00 00 	ld  [ %o0 ], %o1
40001910:	92 02 60 01 	inc  %o1
40001914:	d2 22 00 00 	st  %o1, [ %o0 ]
40001918:	93 2d e0 08 	sll  %l7, 8, %o1
4000191c:	90 2c 2f 00 	andn  %l0, 0xf00, %o0
40001920:	92 12 00 09 	or  %o0, %o1, %o1
40001924:	11 10 00 0a 	sethi  %hi(0x40002800), %o0
40001928:	90 12 23 40 	or  %o0, 0x340, %o0	! 40002b40 <nestedirq>
4000192c:	d0 02 00 00 	ld  [ %o0 ], %o0
40001930:	80 a0 00 08 	cmp  %g0, %o0
40001934:	22 80 00 02 	be,a   4000193c <leonbare_irq_entry+0x4c>
40001938:	92 12 6f 00 	or  %o1, 0xf00, %o1
4000193c:	81 8a 60 20 	wr  %o1, 0x20, %psr
40001940:	01 00 00 00 	nop 
40001944:	01 00 00 00 	nop 
40001948:	01 00 00 00 	nop 
4000194c:	90 10 00 17 	mov  %l7, %o0
40001950:	40 00 00 37 	call  40001a2c <handler_irq>
40001954:	92 03 a0 f8 	add  %sp, 0xf8, %o1
40001958:	92 14 2f 00 	or  %l0, 0xf00, %o1
4000195c:	81 8a 60 20 	wr  %o1, 0x20, %psr
40001960:	01 00 00 00 	nop 
40001964:	01 00 00 00 	nop 
40001968:	01 00 00 00 	nop 
4000196c:	11 10 00 0a 	sethi  %hi(0x40002800), %o0
40001970:	90 12 23 48 	or  %o0, 0x348, %o0	! 40002b48 <nestcount>
40001974:	d2 02 00 00 	ld  [ %o0 ], %o1
40001978:	92 22 60 01 	dec  %o1
4000197c:	d2 22 00 00 	st  %o1, [ %o0 ]
40001980:	10 80 01 9a 	b  40001fe8 <leonbare_trapreturn_fast>
40001984:	ac 10 00 00 	mov  %g0, %l6

40001988 <catch_interrupt>:
40001988:	9d e3 bf a0 	save  %sp, -96, %sp
4000198c:	05 10 00 0b 	sethi  %hi(0x40002c00), %g2
40001990:	83 2e 60 02 	sll  %i1, 2, %g1
40001994:	84 10 a2 38 	or  %g2, 0x238, %g2
40001998:	88 10 20 00 	clr  %g4
4000199c:	80 a6 60 1f 	cmp  %i1, 0x1f
400019a0:	14 80 00 17 	bg  400019fc <catch_interrupt+0x74>
400019a4:	de 00 80 01 	ld  [ %g2 + %g1 ], %o7
400019a8:	b3 2e 60 04 	sll  %i1, 4, %i1
400019ac:	1b 10 00 0b 	sethi  %hi(0x40002c00), %o5
400019b0:	80 a3 e0 00 	cmp  %o7, 0
400019b4:	9a 13 60 38 	or  %o5, 0x38, %o5
400019b8:	02 80 00 0d 	be  400019ec <catch_interrupt+0x64>
400019bc:	88 06 40 0d 	add  %i1, %o5, %g4
400019c0:	80 a3 c0 04 	cmp  %o7, %g4
400019c4:	12 80 00 06 	bne  400019dc <catch_interrupt+0x54>
400019c8:	86 10 00 0f 	mov  %o7, %g3
400019cc:	10 80 00 0e 	b  40001a04 <catch_interrupt+0x7c>
400019d0:	c8 00 c0 00 	ld  [ %g3 ], %g4
400019d4:	22 80 00 0c 	be,a   40001a04 <catch_interrupt+0x7c>
400019d8:	c8 00 c0 00 	ld  [ %g3 ], %g4
400019dc:	c6 00 e0 0c 	ld  [ %g3 + 0xc ], %g3
400019e0:	80 a0 e0 00 	cmp  %g3, 0
400019e4:	12 bf ff fc 	bne  400019d4 <catch_interrupt+0x4c>
400019e8:	80 a1 00 03 	cmp  %g4, %g3
400019ec:	f0 26 40 0d 	st  %i0, [ %i1 + %o5 ]
400019f0:	de 21 20 0c 	st  %o7, [ %g4 + 0xc ]
400019f4:	c8 20 80 01 	st  %g4, [ %g2 + %g1 ]
400019f8:	88 10 20 00 	clr  %g4
400019fc:	81 c7 e0 08 	ret 
40001a00:	91 e8 00 04 	restore  %g0, %g4, %o0
40001a04:	f0 20 c0 00 	st  %i0, [ %g3 ]
40001a08:	81 c7 e0 08 	ret 
40001a0c:	91 e8 00 04 	restore  %g0, %g4, %o0

40001a10 <chained_catch_interrupt>:
40001a10:	91 2a 20 02 	sll  %o0, 2, %o0
40001a14:	03 10 00 0b 	sethi  %hi(0x40002c00), %g1
40001a18:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002e38 <_irqtbl>
40001a1c:	c4 00 40 08 	ld  [ %g1 + %o0 ], %g2
40001a20:	c4 22 60 0c 	st  %g2, [ %o1 + 0xc ]
40001a24:	81 c3 e0 08 	retl 
40001a28:	d2 20 40 08 	st  %o1, [ %g1 + %o0 ]

40001a2c <handler_irq>:
40001a2c:	9d e3 bf a0 	save  %sp, -96, %sp
40001a30:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40001a34:	82 10 a3 4c 	or  %g2, 0x34c, %g1	! 40002b4c <irqmp>
40001a38:	c2 00 60 04 	ld  [ %g1 + 4 ], %g1
40001a3c:	80 a0 40 18 	cmp  %g1, %i0
40001a40:	22 80 00 39 	be,a   40001b24 <handler_irq+0xf8>
40001a44:	c4 00 a3 4c 	ld  [ %g2 + 0x34c ], %g2
40001a48:	80 a6 20 00 	cmp  %i0, 0
40001a4c:	22 80 00 02 	be,a   40001a54 <handler_irq+0x28>
40001a50:	b0 10 00 01 	mov  %g1, %i0
40001a54:	b7 2e 20 02 	sll  %i0, 2, %i3
40001a58:	03 10 00 0b 	sethi  %hi(0x40002c00), %g1
40001a5c:	82 10 62 38 	or  %g1, 0x238, %g1	! 40002e38 <_irqtbl>
40001a60:	fa 00 40 1b 	ld  [ %g1 + %i3 ], %i5
40001a64:	80 a7 60 00 	cmp  %i5, 0
40001a68:	02 80 00 2d 	be  40001b1c <handler_irq+0xf0>
40001a6c:	35 10 00 0b 	sethi  %hi(0x40002c00), %i2
40001a70:	25 10 00 0a 	sethi  %hi(0x40002800), %l2
40001a74:	23 10 00 0a 	sethi  %hi(0x40002800), %l1
40001a78:	10 80 00 1c 	b  40001ae8 <handler_irq+0xbc>
40001a7c:	21 10 00 0a 	sethi  %hi(0x40002800), %l0
40001a80:	c6 07 00 1b 	ld  [ %i4 + %i3 ], %g3
40001a84:	86 00 e0 01 	inc  %g3
40001a88:	c4 04 a3 b0 	ld  [ %l2 + 0x3b0 ], %g2
40001a8c:	80 a0 a0 00 	cmp  %g2, 0
40001a90:	02 80 00 05 	be  40001aa4 <handler_irq+0x78>
40001a94:	c6 27 00 1b 	st  %g3, [ %i4 + %i3 ]
40001a98:	9f c0 80 00 	call  %g2
40001a9c:	01 00 00 00 	nop 
40001aa0:	c2 07 40 00 	ld  [ %i5 ], %g1
40001aa4:	d2 07 60 08 	ld  [ %i5 + 8 ], %o1
40001aa8:	90 10 00 18 	mov  %i0, %o0
40001aac:	9f c0 40 00 	call  %g1
40001ab0:	94 10 00 19 	mov  %i1, %o2
40001ab4:	c2 04 63 ac 	ld  [ %l1 + 0x3ac ], %g1
40001ab8:	80 a0 60 00 	cmp  %g1, 0
40001abc:	22 80 00 05 	be,a   40001ad0 <handler_irq+0xa4>
40001ac0:	c2 07 00 1b 	ld  [ %i4 + %i3 ], %g1
40001ac4:	9f c0 40 00 	call  %g1
40001ac8:	01 00 00 00 	nop 
40001acc:	c2 07 00 1b 	ld  [ %i4 + %i3 ], %g1
40001ad0:	82 00 7f ff 	add  %g1, -1, %g1
40001ad4:	c2 27 00 1b 	st  %g1, [ %i4 + %i3 ]
40001ad8:	fa 07 60 0c 	ld  [ %i5 + 0xc ], %i5
40001adc:	80 a7 60 00 	cmp  %i5, 0
40001ae0:	02 80 00 0f 	be  40001b1c <handler_irq+0xf0>
40001ae4:	01 00 00 00 	nop 
40001ae8:	c2 07 40 00 	ld  [ %i5 ], %g1
40001aec:	80 a0 60 00 	cmp  %g1, 0
40001af0:	02 bf ff fa 	be  40001ad8 <handler_irq+0xac>
40001af4:	c4 06 a0 34 	ld  [ %i2 + 0x34 ], %g2
40001af8:	80 a0 a0 00 	cmp  %g2, 0
40001afc:	12 bf ff e1 	bne  40001a80 <handler_irq+0x54>
40001b00:	b8 14 23 b4 	or  %l0, 0x3b4, %i4
40001b04:	c4 07 00 1b 	ld  [ %i4 + %i3 ], %g2
40001b08:	80 a0 a0 00 	cmp  %g2, 0
40001b0c:	32 bf ff f4 	bne,a   40001adc <handler_irq+0xb0>
40001b10:	fa 07 60 0c 	ld  [ %i5 + 0xc ], %i5
40001b14:	10 bf ff dc 	b  40001a84 <handler_irq+0x58>
40001b18:	86 10 20 00 	clr  %g3
40001b1c:	81 c7 e0 08 	ret 
40001b20:	81 e8 00 00 	restore 
40001b24:	f0 00 a0 c0 	ld  [ %g2 + 0xc0 ], %i0
40001b28:	10 bf ff c8 	b  40001a48 <handler_irq+0x1c>
40001b2c:	b0 0e 20 1f 	and  %i0, 0x1f, %i0

40001b30 <cpuinit>:
40001b30:	8c 10 00 0f 	mov  %o7, %g6
40001b34:	a7 48 00 00 	rd  %psr, %l3
40001b38:	8b 34 e0 18 	srl  %l3, 0x18, %g5
40001b3c:	8a 09 60 0f 	and  %g5, 0xf, %g5
40001b40:	80 a1 60 03 	cmp  %g5, 3
40001b44:	02 80 00 02 	be  40001b4c <cpuinit+0x1c>
40001b48:	10 80 00 39 	b  40001c2c <cpuinit+0xfc>
40001b4c:	90 10 20 01 	mov  1, %o0
40001b50:	92 10 20 06 	mov  6, %o1
40001b54:	40 00 01 6e 	call  4000210c <ahbslv_scan>
40001b58:	01 00 00 00 	nop 
40001b5c:	80 a0 00 08 	cmp  %g0, %o0
40001b60:	02 80 00 33 	be  40001c2c <cpuinit+0xfc>
40001b64:	01 00 00 00 	nop 
40001b68:	c2 02 20 10 	ld  [ %o0 + 0x10 ], %g1
40001b6c:	11 3f fc 00 	sethi  %hi(0xfff00000), %o0
40001b70:	82 08 40 08 	and  %g1, %o0, %g1
40001b74:	11 00 03 fc 	sethi  %hi(0xff000), %o0
40001b78:	84 10 40 08 	or  %g1, %o0, %g2
40001b7c:	90 10 00 02 	mov  %g2, %o0
40001b80:	92 10 20 01 	mov  1, %o1
40001b84:	94 10 20 0c 	mov  0xc, %o2
40001b88:	40 00 01 77 	call  40002164 <apbslv_scan>
40001b8c:	01 00 00 00 	nop 
40001b90:	80 a0 00 08 	cmp  %g0, %o0
40001b94:	02 80 00 26 	be  40001c2c <cpuinit+0xfc>
40001b98:	01 00 00 00 	nop 
40001b9c:	40 00 01 87 	call  400021b8 <iobar_getbase>
40001ba0:	92 10 00 01 	mov  %g1, %o1
40001ba4:	0b 10 00 0a 	sethi  %hi(0x40002800), %g5
40001ba8:	8a 11 63 54 	or  %g5, 0x354, %g5	! 40002b54 <console>
40001bac:	d2 21 40 00 	st  %o1, [ %g5 ]
40001bb0:	90 10 00 02 	mov  %g2, %o0
40001bb4:	92 10 20 01 	mov  1, %o1
40001bb8:	94 10 20 11 	mov  0x11, %o2
40001bbc:	40 00 01 6a 	call  40002164 <apbslv_scan>
40001bc0:	01 00 00 00 	nop 
40001bc4:	80 a0 00 08 	cmp  %g0, %o0
40001bc8:	02 80 00 19 	be  40001c2c <cpuinit+0xfc>
40001bcc:	01 00 00 00 	nop 
40001bd0:	40 00 01 7a 	call  400021b8 <iobar_getbase>
40001bd4:	92 10 00 01 	mov  %g1, %o1
40001bd8:	92 02 60 10 	add  %o1, 0x10, %o1
40001bdc:	0b 10 00 0a 	sethi  %hi(0x40002800), %g5
40001be0:	8a 11 63 70 	or  %g5, 0x370, %g5	! 40002b70 <rtc>
40001be4:	d2 21 40 00 	st  %o1, [ %g5 ]
40001be8:	90 10 00 02 	mov  %g2, %o0
40001bec:	92 10 20 01 	mov  1, %o1
40001bf0:	94 10 20 0d 	mov  0xd, %o2
40001bf4:	40 00 01 5c 	call  40002164 <apbslv_scan>
40001bf8:	01 00 00 00 	nop 
40001bfc:	80 a0 00 08 	cmp  %g0, %o0
40001c00:	02 80 00 0b 	be  40001c2c <cpuinit+0xfc>
40001c04:	01 00 00 00 	nop 
40001c08:	40 00 01 6c 	call  400021b8 <iobar_getbase>
40001c0c:	92 10 00 01 	mov  %g1, %o1
40001c10:	0b 10 00 0a 	sethi  %hi(0x40002800), %g5
40001c14:	8a 11 63 4c 	or  %g5, 0x34c, %g5	! 40002b4c <irqmp>
40001c18:	d2 21 40 00 	st  %o1, [ %g5 ]
40001c1c:	d4 02 60 10 	ld  [ %o1 + 0x10 ], %o2
40001c20:	95 32 a0 10 	srl  %o2, 0x10, %o2
40001c24:	94 0a a0 0f 	and  %o2, 0xf, %o2
40001c28:	d4 21 60 04 	st  %o2, [ %g5 + 4 ]
40001c2c:	9e 10 00 06 	mov  %g6, %o7
40001c30:	81 c3 e0 08 	retl 
40001c34:	01 00 00 00 	nop 
40001c38:	03 10 00 0a 	sethi  %hi(0x40002800), %g1
40001c3c:	82 10 63 68 	or  %g1, 0x368, %g1	! 40002b68 <jiffies_64>

40001c40 <_hardreset_real>:
40001c40:	01 00 00 00 	nop 

40001c44 <_hardreset>:
40001c44:	03 10 00 07 	sethi  %hi(0x40001c00), %g1
40001c48:	82 10 60 f8 	or  %g1, 0xf8, %g1	! 40001cf8 <_hardreset_custom_weak>
40001c4c:	9f c0 40 00 	call  %g1
40001c50:	01 00 00 00 	nop 
40001c54:	03 10 00 00 	sethi  %hi(0x40000000), %g1
40001c58:	82 10 60 00 	mov  %g1, %g1	! 40000000 <_trap_table>
40001c5c:	81 98 00 01 	mov  %g1, %tbr
40001c60:	03 10 00 07 	sethi  %hi(0x40001c00), %g1
40001c64:	82 10 61 60 	or  %g1, 0x160, %g1	! 40001d60 <_hardreset_custom_svt_weak>
40001c68:	9f c0 40 00 	call  %g1
40001c6c:	01 00 00 00 	nop 
40001c70:	03 10 00 07 	sethi  %hi(0x40001c00), %g1
40001c74:	82 10 60 e8 	or  %g1, 0xe8, %g1	! 40001ce8 <_cleanregs_libgloss>
40001c78:	9f c0 40 00 	call  %g1
40001c7c:	01 00 00 00 	nop 
40001c80:	8b 44 40 00 	rd  %asr17, %g5
40001c84:	8b 31 60 1c 	srl  %g5, 0x1c, %g5
40001c88:	80 a1 40 00 	cmp  %g5, %g0
40001c8c:	12 80 00 06 	bne  40001ca4 <slavego>
40001c90:	01 00 00 00 	nop 

40001c94 <callcpuinit>:
40001c94:	7f ff ff a7 	call  40001b30 <cpuinit>
40001c98:	01 00 00 00 	nop 
40001c9c:	7f ff f9 42 	call  400001a4 <pnpinit>
40001ca0:	01 00 00 00 	nop 

40001ca4 <slavego>:
40001ca4:	9c 23 a0 40 	sub  %sp, 0x40, %sp
40001ca8:	7f ff f8 d9 	call  4000000c <_start>
40001cac:	01 00 00 00 	nop 
40001cb0:	82 10 20 01 	mov  1, %g1	! 1 <_trap_table-0x3fffffff>
40001cb4:	91 d0 20 00 	ta  0
40001cb8:	01 00 00 00 	nop 

40001cbc <_fpdis>:
40001cbc:	29 00 00 04 	sethi  %hi(0x1000), %l4
40001cc0:	a6 8c 00 14 	andcc  %l0, %l4, %l3
40001cc4:	32 80 00 03 	bne,a   40001cd0 <_fpdis+0x14>
40001cc8:	a0 2c 00 14 	andn  %l0, %l4, %l0
40001ccc:	91 d0 20 00 	ta  0
40001cd0:	81 88 00 10 	mov  %l0, %psr
40001cd4:	01 00 00 00 	nop 
40001cd8:	01 00 00 00 	nop 
40001cdc:	01 00 00 00 	nop 
40001ce0:	81 c4 80 00 	jmp  %l2
40001ce4:	81 cc a0 04 	rett  %l2 + 4

40001ce8 <_cleanregs_libgloss>:
40001ce8:	81 c3 e0 08 	retl 
40001cec:	01 00 00 00 	nop 
40001cf0:	81 c1 e0 08 	jmp  %g7 + 8
40001cf4:	01 00 00 00 	nop 

40001cf8 <_hardreset_custom_weak>:
40001cf8:	a7 48 00 00 	rd  %psr, %l3
40001cfc:	8b 34 e0 18 	srl  %l3, 0x18, %g5
40001d00:	8a 09 60 03 	and  %g5, 3, %g5
40001d04:	80 a1 60 03 	cmp  %g5, 3
40001d08:	12 80 00 08 	bne  40001d28 <_hardreset_custom_weak+0x30>
40001d0c:	01 00 00 00 	nop 
40001d10:	21 10 00 0a 	sethi  %hi(0x40002800), %l0
40001d14:	a0 14 23 64 	or  %l0, 0x364, %l0	! 40002b64 <_leon_version>
40001d18:	a2 10 20 03 	mov  3, %l1
40001d1c:	e2 24 00 00 	st  %l1, [ %l0 ]
40001d20:	8b 44 40 00 	rd  %asr17, %g5
40001d24:	10 80 00 01 	b  40001d28 <_hardreset_custom_weak+0x30>
40001d28:	8a 09 60 1f 	and  %g5, 0x1f, %g5
40001d2c:	27 10 00 0a 	sethi  %hi(0x40002800), %l3
40001d30:	a6 14 e3 5c 	or  %l3, 0x35c, %l3	! 40002b5c <_nwindows_min1>
40001d34:	ca 24 c0 00 	st  %g5, [ %l3 ]
40001d38:	8a 01 60 01 	inc  %g5
40001d3c:	27 10 00 0a 	sethi  %hi(0x40002800), %l3
40001d40:	a6 14 e3 58 	or  %l3, 0x358, %l3	! 40002b58 <_nwindows>
40001d44:	ca 24 c0 00 	st  %g5, [ %l3 ]
40001d48:	27 10 00 0a 	sethi  %hi(0x40002800), %l3
40001d4c:	a6 14 e3 60 	or  %l3, 0x360, %l3	! 40002b60 <_nwindows_min2>
40001d50:	8a 21 60 02 	sub  %g5, 2, %g5
40001d54:	ca 24 c0 00 	st  %g5, [ %l3 ]
40001d58:	81 c3 e0 08 	retl 
40001d5c:	01 00 00 00 	nop 

40001d60 <_hardreset_custom_svt_weak>:
40001d60:	81 c3 e0 08 	retl 
40001d64:	01 00 00 00 	nop 

40001d68 <_srmmu_fault>:
40001d68:	91 d0 20 00 	ta  0
40001d6c:	01 00 00 00 	nop 
40001d70:	01 00 00 00 	nop 
40001d74:	01 00 00 00 	nop 
40001d78:	81 c4 40 00 	jmp  %l1
40001d7c:	81 cc 80 00 	rett  %l2

40001d80 <leonbare_trapsetup>:
40001d80:	aa 27 a1 40 	sub  %fp, 0x140, %l5
40001d84:	e0 25 60 60 	st  %l0, [ %l5 + 0x60 ]
40001d88:	e2 25 60 64 	st  %l1, [ %l5 + 0x64 ]
40001d8c:	e4 25 60 68 	st  %l2, [ %l5 + 0x68 ]
40001d90:	c2 25 60 74 	st  %g1, [ %l5 + 0x74 ]
40001d94:	c4 3d 60 78 	std  %g2, [ %l5 + 0x78 ]
40001d98:	c8 3d 60 80 	std  %g4, [ %l5 + 0x80 ]
40001d9c:	cc 3d 60 88 	std  %g6, [ %l5 + 0x88 ]
40001da0:	85 40 00 00 	rd  %y, %g2
40001da4:	c4 25 60 6c 	st  %g2, [ %l5 + 0x6c ]
40001da8:	f0 3d 60 90 	std  %i0, [ %l5 + 0x90 ]
40001dac:	f4 3d 60 98 	std  %i2, [ %l5 + 0x98 ]
40001db0:	f8 3d 60 a0 	std  %i4, [ %l5 + 0xa0 ]
40001db4:	fc 3d 60 a8 	std  %fp, [ %l5 + 0xa8 ]
40001db8:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40001dbc:	c6 00 a3 3c 	ld  [ %g2 + 0x33c ], %g3	! 40002b3c <fpustate_current>
40001dc0:	c6 25 61 3c 	st  %g3, [ %l5 + 0x13c ]
40001dc4:	86 05 60 b0 	add  %l5, 0xb0, %g3
40001dc8:	c6 20 a3 3c 	st  %g3, [ %g2 + 0x33c ]
40001dcc:	a8 10 20 01 	mov  1, %l4
40001dd0:	a9 2d 00 10 	sll  %l4, %l0, %l4
40001dd4:	80 8d 00 13 	btst  %l4, %l3
40001dd8:	02 80 00 13 	be  40001e24 <leonbare_trapsetup+0xa4>
40001ddc:	01 00 00 00 	nop 
40001de0:	85 34 e0 01 	srl  %l3, 1, %g2
40001de4:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40001de8:	c6 00 e3 5c 	ld  [ %g3 + 0x35c ], %g3	! 40002b5c <_nwindows_min1>
40001dec:	a7 2c c0 03 	sll  %l3, %g3, %l3
40001df0:	84 14 c0 02 	or  %l3, %g2, %g2
40001df4:	84 08 a0 ff 	and  %g2, 0xff, %g2
40001df8:	81 e0 00 00 	save 
40001dfc:	81 90 a0 00 	mov  %g2, %wim
40001e00:	e0 3b a0 00 	std  %l0, [ %sp ]
40001e04:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40001e08:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40001e0c:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40001e10:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40001e14:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40001e18:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40001e1c:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40001e20:	81 e8 00 00 	restore 
40001e24:	81 c5 a0 08 	jmp  %l6 + 8
40001e28:	9c 10 00 15 	mov  %l5, %sp

40001e2c <leonbare_trapreturn>:
40001e2c:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40001e30:	84 10 a3 a8 	or  %g2, 0x3a8, %g2	! 40002ba8 <schedule_callback>
40001e34:	c4 00 80 00 	ld  [ %g2 ], %g2
40001e38:	80 a0 80 00 	cmp  %g2, %g0
40001e3c:	02 80 00 04 	be  40001e4c <leonbare_trapreturn+0x20>
40001e40:	01 00 00 00 	nop 
40001e44:	9f c0 80 00 	call  %g2
40001e48:	92 03 a0 f8 	add  %sp, 0xf8, %o1
40001e4c:	c4 03 a1 3c 	ld  [ %sp + 0x13c ], %g2
40001e50:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40001e54:	c4 20 e3 3c 	st  %g2, [ %g3 + 0x33c ]	! 40002b3c <fpustate_current>
40001e58:	81 8c 20 00 	mov  %l0, %psr
40001e5c:	82 10 20 02 	mov  2, %g1
40001e60:	83 28 40 10 	sll  %g1, %l0, %g1
40001e64:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40001e68:	c4 00 a3 58 	ld  [ %g2 + 0x358 ], %g2	! 40002b58 <_nwindows>
40001e6c:	85 30 40 02 	srl  %g1, %g2, %g2
40001e70:	82 10 40 02 	or  %g1, %g2, %g1
40001e74:	85 50 00 00 	rd  %wim, %g2
40001e78:	80 88 80 01 	btst  %g2, %g1
40001e7c:	02 80 00 20 	be  40001efc <leonbare_trapreturn+0xd0>
40001e80:	83 28 a0 01 	sll  %g2, 1, %g1
40001e84:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40001e88:	c6 00 e3 5c 	ld  [ %g3 + 0x35c ], %g3	! 40002b5c <_nwindows_min1>
40001e8c:	85 30 80 03 	srl  %g2, %g3, %g2
40001e90:	82 10 40 02 	or  %g1, %g2, %g1
40001e94:	82 08 60 ff 	and  %g1, 0xff, %g1
40001e98:	81 90 60 00 	mov  %g1, %wim
40001e9c:	c2 03 a0 6c 	ld  [ %sp + 0x6c ], %g1
40001ea0:	81 80 60 00 	mov  %g1, %y
40001ea4:	f0 1b a0 90 	ldd  [ %sp + 0x90 ], %i0
40001ea8:	f4 1b a0 98 	ldd  [ %sp + 0x98 ], %i2
40001eac:	f8 1b a0 a0 	ldd  [ %sp + 0xa0 ], %i4
40001eb0:	fc 1b a0 a8 	ldd  [ %sp + 0xa8 ], %fp
40001eb4:	c2 03 a0 74 	ld  [ %sp + 0x74 ], %g1
40001eb8:	c4 1b a0 78 	ldd  [ %sp + 0x78 ], %g2
40001ebc:	c8 1b a0 80 	ldd  [ %sp + 0x80 ], %g4
40001ec0:	cc 1b a0 88 	ldd  [ %sp + 0x88 ], %g6
40001ec4:	e0 03 a0 60 	ld  [ %sp + 0x60 ], %l0
40001ec8:	e2 03 a0 64 	ld  [ %sp + 0x64 ], %l1
40001ecc:	e4 03 a0 68 	ld  [ %sp + 0x68 ], %l2
40001ed0:	81 e8 00 00 	restore 
40001ed4:	e0 1b a0 00 	ldd  [ %sp ], %l0
40001ed8:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40001edc:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
40001ee0:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
40001ee4:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
40001ee8:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
40001eec:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
40001ef0:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
40001ef4:	10 80 00 0f 	b  40001f30 <leonbare_trapreturn+0x104>
40001ef8:	81 e0 00 00 	save 
40001efc:	c2 03 a0 6c 	ld  [ %sp + 0x6c ], %g1
40001f00:	81 80 60 00 	mov  %g1, %y
40001f04:	f0 1b a0 90 	ldd  [ %sp + 0x90 ], %i0
40001f08:	f4 1b a0 98 	ldd  [ %sp + 0x98 ], %i2
40001f0c:	f8 1b a0 a0 	ldd  [ %sp + 0xa0 ], %i4
40001f10:	fc 1b a0 a8 	ldd  [ %sp + 0xa8 ], %fp
40001f14:	c2 03 a0 74 	ld  [ %sp + 0x74 ], %g1
40001f18:	c4 1b a0 78 	ldd  [ %sp + 0x78 ], %g2
40001f1c:	c8 1b a0 80 	ldd  [ %sp + 0x80 ], %g4
40001f20:	cc 1b a0 88 	ldd  [ %sp + 0x88 ], %g6
40001f24:	e0 03 a0 60 	ld  [ %sp + 0x60 ], %l0
40001f28:	e2 03 a0 64 	ld  [ %sp + 0x64 ], %l1
40001f2c:	e4 03 a0 68 	ld  [ %sp + 0x68 ], %l2
40001f30:	81 8c 20 00 	mov  %l0, %psr
40001f34:	01 00 00 00 	nop 
40001f38:	01 00 00 00 	nop 
40001f3c:	01 00 00 00 	nop 
40001f40:	81 c4 40 00 	jmp  %l1
40001f44:	81 cc 80 00 	rett  %l2

40001f48 <leonbare_trapsetup_fast>:
40001f48:	aa 27 a1 40 	sub  %fp, 0x140, %l5
40001f4c:	e0 25 61 38 	st  %l0, [ %l5 + 0x138 ]
40001f50:	29 00 00 04 	sethi  %hi(0x1000), %l4
40001f54:	a0 2c 00 14 	andn  %l0, %l4, %l0
40001f58:	c2 25 60 74 	st  %g1, [ %l5 + 0x74 ]
40001f5c:	c4 3d 60 78 	std  %g2, [ %l5 + 0x78 ]
40001f60:	c8 3d 60 80 	std  %g4, [ %l5 + 0x80 ]
40001f64:	cc 3d 60 88 	std  %g6, [ %l5 + 0x88 ]
40001f68:	85 40 00 00 	rd  %y, %g2
40001f6c:	c4 25 60 6c 	st  %g2, [ %l5 + 0x6c ]
40001f70:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40001f74:	c6 00 a3 3c 	ld  [ %g2 + 0x33c ], %g3	! 40002b3c <fpustate_current>
40001f78:	c6 25 61 3c 	st  %g3, [ %l5 + 0x13c ]
40001f7c:	86 05 60 b0 	add  %l5, 0xb0, %g3
40001f80:	c6 20 a3 3c 	st  %g3, [ %g2 + 0x33c ]
40001f84:	c0 20 e0 80 	clr  [ %g3 + 0x80 ]
40001f88:	a8 10 20 01 	mov  1, %l4
40001f8c:	a9 2d 00 10 	sll  %l4, %l0, %l4
40001f90:	80 8d 00 13 	btst  %l4, %l3
40001f94:	02 80 00 13 	be  40001fe0 <leonbare_trapsetup_fast+0x98>
40001f98:	01 00 00 00 	nop 
40001f9c:	85 34 e0 01 	srl  %l3, 1, %g2
40001fa0:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40001fa4:	c6 00 e3 5c 	ld  [ %g3 + 0x35c ], %g3	! 40002b5c <_nwindows_min1>
40001fa8:	a7 2c c0 03 	sll  %l3, %g3, %l3
40001fac:	84 14 c0 02 	or  %l3, %g2, %g2
40001fb0:	84 08 a0 ff 	and  %g2, 0xff, %g2
40001fb4:	81 e0 00 00 	save 
40001fb8:	81 90 a0 00 	mov  %g2, %wim
40001fbc:	e0 3b a0 00 	std  %l0, [ %sp ]
40001fc0:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40001fc4:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40001fc8:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40001fcc:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40001fd0:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40001fd4:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40001fd8:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40001fdc:	81 e8 00 00 	restore 
40001fe0:	81 c5 a0 08 	jmp  %l6 + 8
40001fe4:	9c 10 00 15 	mov  %l5, %sp

40001fe8 <leonbare_trapreturn_fast>:
40001fe8:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40001fec:	84 10 a3 a8 	or  %g2, 0x3a8, %g2	! 40002ba8 <schedule_callback>
40001ff0:	c4 00 80 00 	ld  [ %g2 ], %g2
40001ff4:	80 a0 80 00 	cmp  %g2, %g0
40001ff8:	02 80 00 04 	be  40002008 <leonbare_trapreturn_fast+0x20>
40001ffc:	01 00 00 00 	nop 
40002000:	9f c0 80 00 	call  %g2
40002004:	92 03 a0 f8 	add  %sp, 0xf8, %o1
40002008:	c4 03 a1 3c 	ld  [ %sp + 0x13c ], %g2
4000200c:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40002010:	c4 20 e3 3c 	st  %g2, [ %g3 + 0x33c ]	! 40002b3c <fpustate_current>
40002014:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40002018:	c6 00 e3 38 	ld  [ %g3 + 0x338 ], %g3	! 40002b38 <fpustate_owner>
4000201c:	80 a0 80 03 	cmp  %g2, %g3
40002020:	12 80 00 08 	bne  40002040 <didusefpu>
40002024:	01 00 00 00 	nop 
40002028:	c4 03 a1 38 	ld  [ %sp + 0x138 ], %g2
4000202c:	07 00 00 04 	sethi  %hi(0x1000), %g3
40002030:	84 08 80 03 	and  %g2, %g3, %g2
40002034:	a0 2c 00 03 	andn  %l0, %g3, %l0
40002038:	a0 14 00 02 	or  %l0, %g2, %l0
4000203c:	30 80 00 06 	b,a   40002054 <didusefpu+0x14>

40002040 <didusefpu>:
40002040:	84 03 a0 b0 	add  %sp, 0xb0, %g2
40002044:	80 a0 80 03 	cmp  %g2, %g3
40002048:	12 80 00 03 	bne  40002054 <didusefpu+0x14>
4000204c:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40002050:	c0 20 e3 38 	clr  [ %g3 + 0x338 ]	! 40002b38 <fpustate_owner>
40002054:	81 8c 20 00 	mov  %l0, %psr
40002058:	82 10 20 02 	mov  2, %g1
4000205c:	83 28 40 10 	sll  %g1, %l0, %g1
40002060:	05 10 00 0a 	sethi  %hi(0x40002800), %g2
40002064:	c4 00 a3 58 	ld  [ %g2 + 0x358 ], %g2	! 40002b58 <_nwindows>
40002068:	85 30 40 02 	srl  %g1, %g2, %g2
4000206c:	82 10 40 02 	or  %g1, %g2, %g1
40002070:	85 50 00 00 	rd  %wim, %g2
40002074:	80 88 80 01 	btst  %g2, %g1
40002078:	02 80 00 19 	be  400020dc <didusefpu+0x9c>
4000207c:	83 28 a0 01 	sll  %g2, 1, %g1
40002080:	07 10 00 0a 	sethi  %hi(0x40002800), %g3
40002084:	c6 00 e3 5c 	ld  [ %g3 + 0x35c ], %g3	! 40002b5c <_nwindows_min1>
40002088:	85 30 80 03 	srl  %g2, %g3, %g2
4000208c:	82 10 40 02 	or  %g1, %g2, %g1
40002090:	82 08 60 ff 	and  %g1, 0xff, %g1
40002094:	81 90 60 00 	mov  %g1, %wim
40002098:	c2 03 a0 6c 	ld  [ %sp + 0x6c ], %g1
4000209c:	81 80 60 00 	mov  %g1, %y
400020a0:	c2 03 a0 74 	ld  [ %sp + 0x74 ], %g1
400020a4:	c4 1b a0 78 	ldd  [ %sp + 0x78 ], %g2
400020a8:	c8 1b a0 80 	ldd  [ %sp + 0x80 ], %g4
400020ac:	cc 1b a0 88 	ldd  [ %sp + 0x88 ], %g6
400020b0:	81 e8 00 00 	restore 
400020b4:	e0 1b a0 00 	ldd  [ %sp ], %l0
400020b8:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
400020bc:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
400020c0:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
400020c4:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
400020c8:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
400020cc:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
400020d0:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
400020d4:	10 80 00 08 	b  400020f4 <didusefpu+0xb4>
400020d8:	81 e0 00 00 	save 
400020dc:	c2 03 a0 6c 	ld  [ %sp + 0x6c ], %g1
400020e0:	81 80 60 00 	mov  %g1, %y
400020e4:	c2 03 a0 74 	ld  [ %sp + 0x74 ], %g1
400020e8:	c4 1b a0 78 	ldd  [ %sp + 0x78 ], %g2
400020ec:	c8 1b a0 80 	ldd  [ %sp + 0x80 ], %g4
400020f0:	cc 1b a0 88 	ldd  [ %sp + 0x88 ], %g6
400020f4:	81 8c 20 00 	mov  %l0, %psr
400020f8:	01 00 00 00 	nop 
400020fc:	01 00 00 00 	nop 
40002100:	01 00 00 00 	nop 
40002104:	81 c4 40 00 	jmp  %l1
40002108:	81 cc 80 00 	rett  %l2

4000210c <ahbslv_scan>:
4000210c:	82 10 00 08 	mov  %o0, %g1
40002110:	9a 10 38 00 	mov  -2048, %o5
40002114:	96 10 20 00 	clr  %o3
40002118:	91 2a e0 05 	sll  %o3, 5, %o0
4000211c:	98 03 40 08 	add  %o5, %o0, %o4
40002120:	d4 03 40 08 	ld  [ %o5 + %o0 ], %o2
40002124:	91 32 a0 18 	srl  %o2, 0x18, %o0
40002128:	80 a2 00 01 	cmp  %o0, %g1
4000212c:	32 80 00 08 	bne,a   4000214c <ahbslv_scan+0x40>
40002130:	96 02 e0 01 	inc  %o3
40002134:	91 32 a0 0c 	srl  %o2, 0xc, %o0
40002138:	90 0a 2f ff 	and  %o0, 0xfff, %o0
4000213c:	80 a2 00 09 	cmp  %o0, %o1
40002140:	02 80 00 07 	be  4000215c <ahbslv_scan+0x50>
40002144:	94 10 00 0c 	mov  %o4, %o2
40002148:	96 02 e0 01 	inc  %o3
4000214c:	80 a2 e0 07 	cmp  %o3, 7
40002150:	28 bf ff f3 	bleu,a   4000211c <ahbslv_scan+0x10>
40002154:	91 2a e0 05 	sll  %o3, 5, %o0
40002158:	94 10 20 00 	clr  %o2
4000215c:	81 c3 e0 08 	retl 
40002160:	90 10 00 0a 	mov  %o2, %o0

40002164 <apbslv_scan>:
40002164:	82 10 00 08 	mov  %o0, %g1
40002168:	98 10 20 00 	clr  %o4
4000216c:	91 2b 20 03 	sll  %o4, 3, %o0
40002170:	9a 00 40 08 	add  %g1, %o0, %o5
40002174:	d6 00 40 08 	ld  [ %g1 + %o0 ], %o3
40002178:	91 32 e0 18 	srl  %o3, 0x18, %o0
4000217c:	80 a2 00 09 	cmp  %o0, %o1
40002180:	32 80 00 08 	bne,a   400021a0 <apbslv_scan+0x3c>
40002184:	98 03 20 01 	inc  %o4
40002188:	91 32 e0 0c 	srl  %o3, 0xc, %o0
4000218c:	90 0a 2f ff 	and  %o0, 0xfff, %o0
40002190:	80 a2 00 0a 	cmp  %o0, %o2
40002194:	02 80 00 07 	be  400021b0 <apbslv_scan+0x4c>
40002198:	96 10 00 0d 	mov  %o5, %o3
4000219c:	98 03 20 01 	inc  %o4
400021a0:	80 a3 20 0f 	cmp  %o4, 0xf
400021a4:	28 bf ff f3 	bleu,a   40002170 <apbslv_scan+0xc>
400021a8:	91 2b 20 03 	sll  %o4, 3, %o0
400021ac:	96 10 20 00 	clr  %o3
400021b0:	81 c3 e0 08 	retl 
400021b4:	90 10 00 0b 	mov  %o3, %o0

400021b8 <iobar_getbase>:
400021b8:	d4 02 20 04 	ld  [ %o0 + 4 ], %o2
400021bc:	17 3f fc 00 	sethi  %hi(0xfff00000), %o3
400021c0:	92 0a 40 0b 	and  %o1, %o3, %o1
400021c4:	90 0a 80 0b 	and  %o2, %o3, %o0
400021c8:	91 32 20 0c 	srl  %o0, 0xc, %o0
400021cc:	92 12 40 08 	or  %o1, %o0, %o1
400021d0:	11 00 00 3f 	sethi  %hi(0xfc00), %o0
400021d4:	90 12 23 f0 	or  %o0, 0x3f0, %o0	! fff0 <_trap_table-0x3fff0010>
400021d8:	94 0a 80 08 	and  %o2, %o0, %o2
400021dc:	95 2a a0 04 	sll  %o2, 4, %o2
400021e0:	94 12 80 0b 	or  %o2, %o3, %o2
400021e4:	92 0a 40 0a 	and  %o1, %o2, %o1
400021e8:	81 c3 e0 08 	retl 
400021ec:	90 10 00 09 	mov  %o1, %o0

400021f0 <__do_global_ctors_aux>:
400021f0:	9d e3 bf a0 	save  %sp, -96, %sp
400021f4:	3b 10 00 08 	sethi  %hi(0x40002000), %i5
400021f8:	ba 17 62 58 	or  %i5, 0x258, %i5	! 40002258 <__CTOR_END__>
400021fc:	c2 07 7f fc 	ld  [ %i5 + -4 ], %g1
40002200:	80 a0 7f ff 	cmp  %g1, -1
40002204:	02 80 00 08 	be  40002224 <__do_global_ctors_aux+0x34>
40002208:	ba 07 7f fc 	add  %i5, -4, %i5
4000220c:	9f c0 40 00 	call  %g1
40002210:	ba 07 7f fc 	add  %i5, -4, %i5
40002214:	c2 07 40 00 	ld  [ %i5 ], %g1
40002218:	80 a0 7f ff 	cmp  %g1, -1
4000221c:	12 bf ff fc 	bne  4000220c <__do_global_ctors_aux+0x1c>
40002220:	01 00 00 00 	nop 
40002224:	81 c7 e0 08 	ret 
40002228:	81 e8 00 00 	restore 

4000222c <call___do_global_ctors_aux>:
4000222c:	9d e3 bf a0 	save  %sp, -96, %sp
40002230:	81 c7 e0 08 	ret 
40002234:	81 e8 00 00 	restore 
	...

40002240 <__EH_FRAME_BEGIN__>:
	...

40002250 <___CTOR_LIST__>:
40002250:	00 00 00 02 	unimp  0x2

40002254 <__CTOR_LIST__>:
40002254:	ff ff ff ff                                         ....

40002258 <__CTOR_END__>:
	...

40002260 <___CTOR_END__>:
40002260:	00 00 00 02 	unimp  0x2

40002264 <__DTOR_LIST__>:
40002264:	ff ff ff ff                                         ....

40002268 <__DTOR_END__>:
	...

40002270 <___DTOR_END__>:
40002270:	40 00 26 50 	call  4000bbb0 <__JCR_END__+0x8cb8>
40002274:	00 00 00 00 	unimp  0
40002278:	43 00 00 00 	call  4c002278 <__JCR_END__+0xbfff380>
4000227c:	00 00 00 00 	unimp  0

40002280 <trap_table>:
	...
40002288:	40 00 14 28 	call  40007328 <__JCR_END__+0x4430>
4000228c:	00 00 00 01 	unimp  0x1
40002290:	00 00 00 01 	unimp  0x1
40002294:	40 00 1d 68 	call  40009834 <__JCR_END__+0x693c>
40002298:	00 00 00 04 	unimp  0x4
4000229c:	00 00 00 04 	unimp  0x4
400022a0:	40 00 17 cc 	call  400081d0 <__JCR_END__+0x52d8>
400022a4:	00 00 00 05 	unimp  0x5
400022a8:	00 00 00 05 	unimp  0x5
400022ac:	40 00 14 d0 	call  400075ec <__JCR_END__+0x46f4>
400022b0:	00 00 00 06 	unimp  0x6
400022b4:	00 00 00 06 	unimp  0x6
400022b8:	40 00 15 3c 	call  400077a8 <__JCR_END__+0x48b0>
400022bc:	00 00 00 09 	unimp  0x9
400022c0:	00 00 00 09 	unimp  0x9
400022c4:	40 00 1d 68 	call  40009864 <__JCR_END__+0x696c>
400022c8:	00 00 00 11 	unimp  0x11
400022cc:	00 00 00 1f 	unimp  0x1f
400022d0:	40 00 18 e8 	call  40008670 <__JCR_END__+0x5778>
400022d4:	00 00 00 82 	unimp  0x82
400022d8:	00 00 00 82 	unimp  0x82
400022dc:	40 00 17 10 	call  40007f1c <__JCR_END__+0x5024>
400022e0:	00 00 00 83 	unimp  0x83
400022e4:	00 00 00 83 	unimp  0x83
400022e8:	40 00 15 9c 	call  40007958 <__JCR_END__+0x4a60>
400022ec:	00 00 00 85 	unimp  0x85
400022f0:	00 00 00 85 	unimp  0x85
400022f4:	40 00 16 f4 	call  40007ec4 <__JCR_END__+0x4fcc>

400022f8 <svt_trap_table_ext>:
	...

400023c4 <svt_trap_table_ext_end>:
	...

400023d0 <_init>:
400023d0:	9d e3 bf a0 	save  %sp, -96, %sp
400023d4:	7f ff f7 58 	call  40000134 <frame_dummy>
400023d8:	01 00 00 00 	nop 
400023dc:	7f ff ff 85 	call  400021f0 <__do_global_ctors_aux>
400023e0:	01 00 00 00 	nop 
400023e4:	81 c7 e0 08 	ret 
400023e8:	81 e8 00 00 	restore 

400023ec <_fini>:
400023ec:	9d e3 bf a0 	save  %sp, -96, %sp
400023f0:	7f ff f7 26 	call  40000088 <__do_global_dtors_aux>
400023f4:	01 00 00 00 	nop 
400023f8:	81 c7 e0 08 	ret 
400023fc:	81 e8 00 00 	restore 
