INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Add_Sub_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Add_Sub_unit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Adder_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Adder_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Decoder_3_to_8_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8_MUX
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Desktop/LUT_16_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/MUX_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/MUX_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Mux_2way_4bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/new/NanoProcessor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Program_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ProgramRom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/RegisterBank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RegisterBank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/Slow_Clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/tri_state_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_state_buffer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sources_1/imports/Sources/tri_state_buffer_3bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tri_state_buffer_3bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/User/Desktop/New folder/Final_Project/Fianl_Projact/Fianl_Projact.srcs/sim_1/imports/new/NanoProcessor_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_sim
