# do SaleTerminal.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:11:40 on Jun 20,2021
# vlog -work work SaleTerminal.vo 
# -- Compiling module Decoder4x16
# 
# Top level modules:
# 	Decoder4x16
# End time: 02:11:40 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 02:11:40 on Jun 20,2021
# vlog -work work Decoder4x16.vwf.vt 
# -- Compiling module Decoder4x16_vlg_vec_tst
# 
# Top level modules:
# 	Decoder4x16_vlg_vec_tst
# End time: 02:11:40 on Jun 20,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Decoder4x16_vlg_vec_tst 
# Start time: 02:11:40 on Jun 20,2021
# Loading work.Decoder4x16_vlg_vec_tst
# Loading work.Decoder4x16
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#25
# ** Note: $finish    : Decoder4x16.vwf.vt(45)
#    Time: 160 ns  Iteration: 0  Instance: /Decoder4x16_vlg_vec_tst
# End time: 02:11:41 on Jun 20,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
