// Seed: 3688769337
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input tri id_2,
    input tri0 id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri0 id_8
);
  assign id_7 = {1 == id_4, 1};
  wire id_10;
  assign id_8 = 1;
endmodule
module module_1 (
    output tri   id_0,
    input  wand  id_1,
    output logic id_2,
    input  tri0  id_3
    , id_5
);
  reg  id_6;
  wire id_7;
  module_0(
      id_0, id_1, id_3, id_3, id_3, id_3, id_1, id_0, id_0
  );
  initial begin
    id_2 <= 1;
    id_2 <= id_6;
  end
endmodule
