Time resolution is 1 ps
$stop called at time : 450 ns : File "/home/mshrimp/gitclones/EEE3163/Verilog/EEE3163/EEE3163.srcs/sim_1/new/tb_data_path_control.vhd" Line 193
