<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_2048x8x16" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2011 12 05 18:26:55.246" version="5.4" type="Module" synthesis="synplify" source_format="VHDL">
  <Package>
		<File name="fifo_2048x8x16.lpc" type="lpc" modified="2011 12 05 18:26:53.000"/>
		<File name="fifo_2048x8x16.vhd" type="top_level_vhdl" modified="2011 12 05 18:26:53.000"/>
		<File name="fifo_2048x8x16_tmpl.vhd" type="template_vhdl" modified="2011 12 05 18:26:53.000"/>
		<File name="tb_fifo_2048x8x16_tmpl.vhd" type="testbench_vhdl" modified="2011 12 05 18:26:53.000"/>
  </Package>
</DiamondModule>
