INFO: [VRFC 10-163] Analyzing VHDL file "P:/IUP/Projekty/Laby/IUP_Laby/VGA_4/VGA_4.srcs/sources_1/new/timing_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'timing_module'
