
AlphaFlight.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000121c4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080123a8  080123a8  000133a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080127c4  080127c4  000142d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080127c4  080127c4  000137c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080127cc  080127cc  000142d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080127cc  080127cc  000137cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080127d0  080127d0  000137d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  080127d4  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023f8  200002d8  08012aa8  000142d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200026d0  08012aa8  000146d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000142d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026225  00000000  00000000  00014304  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000569b  00000000  00000000  0003a529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002108  00000000  00000000  0003fbc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001978  00000000  00000000  00041cd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a9d3  00000000  00000000  00043648  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a5f7  00000000  00000000  0006e01b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f088b  00000000  00000000  00098612  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00188e9d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009c08  00000000  00000000  00188ee0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  00192ae8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002d8 	.word	0x200002d8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801238c 	.word	0x0801238c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002dc 	.word	0x200002dc
 800021c:	0801238c 	.word	0x0801238c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <BMI_INIT>:

uint32_t last_microseconds = 0;		// time where x was calculated, time where y was calculated, time where z was calculated

Gyro_Data gyro_data;

int BMI_INIT(SPI_HandleTypeDef *hspi, GPIO_TypeDef *GYRO_GPIOx, uint16_t GYRO_PIN, GPIO_TypeDef *ACCEL_GPIOx, uint16_t ACCEL_PIN){
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b088      	sub	sp, #32
 8000f28:	af02      	add	r7, sp, #8
 8000f2a:	60f8      	str	r0, [r7, #12]
 8000f2c:	60b9      	str	r1, [r7, #8]
 8000f2e:	603b      	str	r3, [r7, #0]
 8000f30:	4613      	mov	r3, r2
 8000f32:	80fb      	strh	r3, [r7, #6]
	gyro_data.gyro_x_raw = 0;
 8000f34:	4b97      	ldr	r3, [pc, #604]	@ (8001194 <BMI_INIT+0x270>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	801a      	strh	r2, [r3, #0]
	gyro_data.gyro_y_raw = 0;
 8000f3a:	4b96      	ldr	r3, [pc, #600]	@ (8001194 <BMI_INIT+0x270>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	805a      	strh	r2, [r3, #2]
	gyro_data.gyro_z_raw = 0;
 8000f40:	4b94      	ldr	r3, [pc, #592]	@ (8001194 <BMI_INIT+0x270>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	809a      	strh	r2, [r3, #4]
	gyro_data.angle_x = 0.0;
 8000f46:	4993      	ldr	r1, [pc, #588]	@ (8001194 <BMI_INIT+0x270>)
 8000f48:	f04f 0200 	mov.w	r2, #0
 8000f4c:	f04f 0300 	mov.w	r3, #0
 8000f50:	e9c1 2302 	strd	r2, r3, [r1, #8]
	gyro_data.angle_y = 0.0;
 8000f54:	498f      	ldr	r1, [pc, #572]	@ (8001194 <BMI_INIT+0x270>)
 8000f56:	f04f 0200 	mov.w	r2, #0
 8000f5a:	f04f 0300 	mov.w	r3, #0
 8000f5e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	gyro_data.angle_z = 0.0;
 8000f62:	498c      	ldr	r1, [pc, #560]	@ (8001194 <BMI_INIT+0x270>)
 8000f64:	f04f 0200 	mov.w	r2, #0
 8000f68:	f04f 0300 	mov.w	r3, #0
 8000f6c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	bmi088_spi = hspi;
 8000f70:	4a89      	ldr	r2, [pc, #548]	@ (8001198 <BMI_INIT+0x274>)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	6013      	str	r3, [r2, #0]
	gyro_port = GYRO_GPIOx;
 8000f76:	4a89      	ldr	r2, [pc, #548]	@ (800119c <BMI_INIT+0x278>)
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	6013      	str	r3, [r2, #0]
	gyro_pin = GYRO_PIN;
 8000f7c:	4a88      	ldr	r2, [pc, #544]	@ (80011a0 <BMI_INIT+0x27c>)
 8000f7e:	88fb      	ldrh	r3, [r7, #6]
 8000f80:	8013      	strh	r3, [r2, #0]
	accel_port = ACCEL_GPIOx;
 8000f82:	4a88      	ldr	r2, [pc, #544]	@ (80011a4 <BMI_INIT+0x280>)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	6013      	str	r3, [r2, #0]
	accel_pin = ACCEL_PIN;
 8000f88:	4a87      	ldr	r2, [pc, #540]	@ (80011a8 <BMI_INIT+0x284>)
 8000f8a:	8c3b      	ldrh	r3, [r7, #32]
 8000f8c:	8013      	strh	r3, [r2, #0]
	uint8_t tx_buffer[2] = {0x00 | READ_BYTE, 0x00};
 8000f8e:	2380      	movs	r3, #128	@ 0x80
 8000f90:	82bb      	strh	r3, [r7, #20]
	uint8_t rx_buffer[2] = {0x00, 0x00};
 8000f92:	2300      	movs	r3, #0
 8000f94:	823b      	strh	r3, [r7, #16]

	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 8000f96:	4b81      	ldr	r3, [pc, #516]	@ (800119c <BMI_INIT+0x278>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a81      	ldr	r2, [pc, #516]	@ (80011a0 <BMI_INIT+0x27c>)
 8000f9c:	8811      	ldrh	r1, [r2, #0]
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f003 fa6b 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 8000fa6:	4b7c      	ldr	r3, [pc, #496]	@ (8001198 <BMI_INIT+0x274>)
 8000fa8:	6818      	ldr	r0, [r3, #0]
 8000faa:	f107 0210 	add.w	r2, r7, #16
 8000fae:	f107 0114 	add.w	r1, r7, #20
 8000fb2:	2364      	movs	r3, #100	@ 0x64
 8000fb4:	9300      	str	r3, [sp, #0]
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	f007 f91c 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 8000fbc:	4b77      	ldr	r3, [pc, #476]	@ (800119c <BMI_INIT+0x278>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4a77      	ldr	r2, [pc, #476]	@ (80011a0 <BMI_INIT+0x27c>)
 8000fc2:	8811      	ldrh	r1, [r2, #0]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f003 fa58 	bl	800447c <HAL_GPIO_WritePin>


	if(rx_buffer[1] != 0x0F){
 8000fcc:	7c7b      	ldrb	r3, [r7, #17]
 8000fce:	2b0f      	cmp	r3, #15
 8000fd0:	d001      	beq.n	8000fd6 <BMI_INIT+0xb2>
		return 1;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	e0da      	b.n	800118c <BMI_INIT+0x268>
	}

	HAL_GPIO_WritePin(accel_port, accel_pin, GPIO_PIN_RESET);
 8000fd6:	4b73      	ldr	r3, [pc, #460]	@ (80011a4 <BMI_INIT+0x280>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a73      	ldr	r2, [pc, #460]	@ (80011a8 <BMI_INIT+0x284>)
 8000fdc:	8811      	ldrh	r1, [r2, #0]
 8000fde:	2200      	movs	r2, #0
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f003 fa4b 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 8000fe6:	4b6c      	ldr	r3, [pc, #432]	@ (8001198 <BMI_INIT+0x274>)
 8000fe8:	6818      	ldr	r0, [r3, #0]
 8000fea:	f107 0210 	add.w	r2, r7, #16
 8000fee:	f107 0114 	add.w	r1, r7, #20
 8000ff2:	2364      	movs	r3, #100	@ 0x64
 8000ff4:	9300      	str	r3, [sp, #0]
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	f007 f8fc 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(accel_port, accel_pin, GPIO_PIN_SET);
 8000ffc:	4b69      	ldr	r3, [pc, #420]	@ (80011a4 <BMI_INIT+0x280>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a69      	ldr	r2, [pc, #420]	@ (80011a8 <BMI_INIT+0x284>)
 8001002:	8811      	ldrh	r1, [r2, #0]
 8001004:	2201      	movs	r2, #1
 8001006:	4618      	mov	r0, r3
 8001008:	f003 fa38 	bl	800447c <HAL_GPIO_WritePin>

	if(rx_buffer[1] != 0x1E){
 800100c:	7c7b      	ldrb	r3, [r7, #17]
 800100e:	2b1e      	cmp	r3, #30
 8001010:	d001      	beq.n	8001016 <BMI_INIT+0xf2>
		return 1;
 8001012:	2301      	movs	r3, #1
 8001014:	e0ba      	b.n	800118c <BMI_INIT+0x268>
	}

	// dummy setup here
	tx_buffer[0] = GYRO_RANGE_ADRESS & WRITE_BYTE;		// setting up range
 8001016:	230f      	movs	r3, #15
 8001018:	753b      	strb	r3, [r7, #20]
	tx_buffer[1] = GYRO_RANGE_2000_DEG_PER_SECOND;
 800101a:	2300      	movs	r3, #0
 800101c:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 800101e:	4b5f      	ldr	r3, [pc, #380]	@ (800119c <BMI_INIT+0x278>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a5f      	ldr	r2, [pc, #380]	@ (80011a0 <BMI_INIT+0x27c>)
 8001024:	8811      	ldrh	r1, [r2, #0]
 8001026:	2200      	movs	r2, #0
 8001028:	4618      	mov	r0, r3
 800102a:	f003 fa27 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 800102e:	4b5a      	ldr	r3, [pc, #360]	@ (8001198 <BMI_INIT+0x274>)
 8001030:	6818      	ldr	r0, [r3, #0]
 8001032:	f107 0210 	add.w	r2, r7, #16
 8001036:	f107 0114 	add.w	r1, r7, #20
 800103a:	2364      	movs	r3, #100	@ 0x64
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2302      	movs	r3, #2
 8001040:	f007 f8d8 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 8001044:	4b55      	ldr	r3, [pc, #340]	@ (800119c <BMI_INIT+0x278>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a55      	ldr	r2, [pc, #340]	@ (80011a0 <BMI_INIT+0x27c>)
 800104a:	8811      	ldrh	r1, [r2, #0]
 800104c:	2201      	movs	r2, #1
 800104e:	4618      	mov	r0, r3
 8001050:	f003 fa14 	bl	800447c <HAL_GPIO_WritePin>

	tx_buffer[0] = GYRO_ODR_FILTER_ADRESS & WRITE_BYTE;		// setting up filter
 8001054:	2310      	movs	r3, #16
 8001056:	753b      	strb	r3, [r7, #20]
	tx_buffer[1] = GYRO_ODR_100_HZ_FILTER_12_HZ;
 8001058:	2305      	movs	r3, #5
 800105a:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 800105c:	4b4f      	ldr	r3, [pc, #316]	@ (800119c <BMI_INIT+0x278>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a4f      	ldr	r2, [pc, #316]	@ (80011a0 <BMI_INIT+0x27c>)
 8001062:	8811      	ldrh	r1, [r2, #0]
 8001064:	2200      	movs	r2, #0
 8001066:	4618      	mov	r0, r3
 8001068:	f003 fa08 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 800106c:	4b4a      	ldr	r3, [pc, #296]	@ (8001198 <BMI_INIT+0x274>)
 800106e:	6818      	ldr	r0, [r3, #0]
 8001070:	f107 0210 	add.w	r2, r7, #16
 8001074:	f107 0114 	add.w	r1, r7, #20
 8001078:	2364      	movs	r3, #100	@ 0x64
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2302      	movs	r3, #2
 800107e:	f007 f8b9 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 8001082:	4b46      	ldr	r3, [pc, #280]	@ (800119c <BMI_INIT+0x278>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	4a46      	ldr	r2, [pc, #280]	@ (80011a0 <BMI_INIT+0x27c>)
 8001088:	8811      	ldrh	r1, [r2, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	4618      	mov	r0, r3
 800108e:	f003 f9f5 	bl	800447c <HAL_GPIO_WritePin>

	tx_buffer[0] = GYRO_POWER_MODE_ADRESS & WRITE_BYTE;		// setting up power mode
 8001092:	2311      	movs	r3, #17
 8001094:	753b      	strb	r3, [r7, #20]
	tx_buffer[1] = GYRO_POWER_MODE_NORMAL;
 8001096:	2300      	movs	r3, #0
 8001098:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 800109a:	4b40      	ldr	r3, [pc, #256]	@ (800119c <BMI_INIT+0x278>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a40      	ldr	r2, [pc, #256]	@ (80011a0 <BMI_INIT+0x27c>)
 80010a0:	8811      	ldrh	r1, [r2, #0]
 80010a2:	2200      	movs	r2, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f003 f9e9 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 80010aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001198 <BMI_INIT+0x274>)
 80010ac:	6818      	ldr	r0, [r3, #0]
 80010ae:	f107 0210 	add.w	r2, r7, #16
 80010b2:	f107 0114 	add.w	r1, r7, #20
 80010b6:	2364      	movs	r3, #100	@ 0x64
 80010b8:	9300      	str	r3, [sp, #0]
 80010ba:	2302      	movs	r3, #2
 80010bc:	f007 f89a 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 80010c0:	4b36      	ldr	r3, [pc, #216]	@ (800119c <BMI_INIT+0x278>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	4a36      	ldr	r2, [pc, #216]	@ (80011a0 <BMI_INIT+0x27c>)
 80010c6:	8811      	ldrh	r1, [r2, #0]
 80010c8:	2201      	movs	r2, #1
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 f9d6 	bl	800447c <HAL_GPIO_WritePin>

	tx_buffer[0] = 0x15 & WRITE_BYTE;		// enabling interrupt
 80010d0:	2315      	movs	r3, #21
 80010d2:	753b      	strb	r3, [r7, #20]
	tx_buffer[1] = 0x80;
 80010d4:	2380      	movs	r3, #128	@ 0x80
 80010d6:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 80010d8:	4b30      	ldr	r3, [pc, #192]	@ (800119c <BMI_INIT+0x278>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a30      	ldr	r2, [pc, #192]	@ (80011a0 <BMI_INIT+0x27c>)
 80010de:	8811      	ldrh	r1, [r2, #0]
 80010e0:	2200      	movs	r2, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f003 f9ca 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 80010e8:	4b2b      	ldr	r3, [pc, #172]	@ (8001198 <BMI_INIT+0x274>)
 80010ea:	6818      	ldr	r0, [r3, #0]
 80010ec:	f107 0210 	add.w	r2, r7, #16
 80010f0:	f107 0114 	add.w	r1, r7, #20
 80010f4:	2364      	movs	r3, #100	@ 0x64
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2302      	movs	r3, #2
 80010fa:	f007 f87b 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 80010fe:	4b27      	ldr	r3, [pc, #156]	@ (800119c <BMI_INIT+0x278>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	4a27      	ldr	r2, [pc, #156]	@ (80011a0 <BMI_INIT+0x27c>)
 8001104:	8811      	ldrh	r1, [r2, #0]
 8001106:	2201      	movs	r2, #1
 8001108:	4618      	mov	r0, r3
 800110a:	f003 f9b7 	bl	800447c <HAL_GPIO_WritePin>

	tx_buffer[0] = 0x16 & WRITE_BYTE;		// INT4 IO Config
 800110e:	2316      	movs	r3, #22
 8001110:	753b      	strb	r3, [r7, #20]
	tx_buffer[1] = 0b00001011;
 8001112:	230b      	movs	r3, #11
 8001114:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 8001116:	4b21      	ldr	r3, [pc, #132]	@ (800119c <BMI_INIT+0x278>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	4a21      	ldr	r2, [pc, #132]	@ (80011a0 <BMI_INIT+0x27c>)
 800111c:	8811      	ldrh	r1, [r2, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	4618      	mov	r0, r3
 8001122:	f003 f9ab 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 8001126:	4b1c      	ldr	r3, [pc, #112]	@ (8001198 <BMI_INIT+0x274>)
 8001128:	6818      	ldr	r0, [r3, #0]
 800112a:	f107 0210 	add.w	r2, r7, #16
 800112e:	f107 0114 	add.w	r1, r7, #20
 8001132:	2364      	movs	r3, #100	@ 0x64
 8001134:	9300      	str	r3, [sp, #0]
 8001136:	2302      	movs	r3, #2
 8001138:	f007 f85c 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 800113c:	4b17      	ldr	r3, [pc, #92]	@ (800119c <BMI_INIT+0x278>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a17      	ldr	r2, [pc, #92]	@ (80011a0 <BMI_INIT+0x27c>)
 8001142:	8811      	ldrh	r1, [r2, #0]
 8001144:	2201      	movs	r2, #1
 8001146:	4618      	mov	r0, r3
 8001148:	f003 f998 	bl	800447c <HAL_GPIO_WritePin>

	tx_buffer[0] = 0x18 & WRITE_BYTE;		// data ready interrupt mapped to INT4
 800114c:	2318      	movs	r3, #24
 800114e:	753b      	strb	r3, [r7, #20]
	tx_buffer[1] = 0x80;
 8001150:	2380      	movs	r3, #128	@ 0x80
 8001152:	757b      	strb	r3, [r7, #21]
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 8001154:	4b11      	ldr	r3, [pc, #68]	@ (800119c <BMI_INIT+0x278>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a11      	ldr	r2, [pc, #68]	@ (80011a0 <BMI_INIT+0x27c>)
 800115a:	8811      	ldrh	r1, [r2, #0]
 800115c:	2200      	movs	r2, #0
 800115e:	4618      	mov	r0, r3
 8001160:	f003 f98c 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 2, 100);
 8001164:	4b0c      	ldr	r3, [pc, #48]	@ (8001198 <BMI_INIT+0x274>)
 8001166:	6818      	ldr	r0, [r3, #0]
 8001168:	f107 0210 	add.w	r2, r7, #16
 800116c:	f107 0114 	add.w	r1, r7, #20
 8001170:	2364      	movs	r3, #100	@ 0x64
 8001172:	9300      	str	r3, [sp, #0]
 8001174:	2302      	movs	r3, #2
 8001176:	f007 f83d 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 800117a:	4b08      	ldr	r3, [pc, #32]	@ (800119c <BMI_INIT+0x278>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	4a08      	ldr	r2, [pc, #32]	@ (80011a0 <BMI_INIT+0x27c>)
 8001180:	8811      	ldrh	r1, [r2, #0]
 8001182:	2201      	movs	r2, #1
 8001184:	4618      	mov	r0, r3
 8001186:	f003 f979 	bl	800447c <HAL_GPIO_WritePin>
	// need to add real Setup here

	return 0;
 800118a:	2300      	movs	r3, #0

}
 800118c:	4618      	mov	r0, r3
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000310 	.word	0x20000310
 8001198:	200002f4 	.word	0x200002f4
 800119c:	200002f8 	.word	0x200002f8
 80011a0:	200002fc 	.word	0x200002fc
 80011a4:	20000300 	.word	0x20000300
 80011a8:	20000304 	.word	0x20000304

080011ac <BMI_READ_GYRO_DATA>:
void BMI_READ_GYRO_DATA(){
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b086      	sub	sp, #24
 80011b0:	af02      	add	r7, sp, #8
	uint8_t tx_buffer[7] = {0x02 | READ_BYTE, 0, 0, 0, 0, 0, 0};
 80011b2:	2382      	movs	r3, #130	@ 0x82
 80011b4:	60bb      	str	r3, [r7, #8]
 80011b6:	f107 030c 	add.w	r3, r7, #12
 80011ba:	2100      	movs	r1, #0
 80011bc:	460a      	mov	r2, r1
 80011be:	801a      	strh	r2, [r3, #0]
 80011c0:	460a      	mov	r2, r1
 80011c2:	709a      	strb	r2, [r3, #2]
	uint8_t rx_buffer[7];

	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_RESET);
 80011c4:	4b1d      	ldr	r3, [pc, #116]	@ (800123c <BMI_READ_GYRO_DATA+0x90>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a1d      	ldr	r2, [pc, #116]	@ (8001240 <BMI_READ_GYRO_DATA+0x94>)
 80011ca:	8811      	ldrh	r1, [r2, #0]
 80011cc:	2200      	movs	r2, #0
 80011ce:	4618      	mov	r0, r3
 80011d0:	f003 f954 	bl	800447c <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(bmi088_spi, tx_buffer, rx_buffer, 7, 100);
 80011d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001244 <BMI_READ_GYRO_DATA+0x98>)
 80011d6:	6818      	ldr	r0, [r3, #0]
 80011d8:	463a      	mov	r2, r7
 80011da:	f107 0108 	add.w	r1, r7, #8
 80011de:	2364      	movs	r3, #100	@ 0x64
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2307      	movs	r3, #7
 80011e4:	f007 f806 	bl	80081f4 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(gyro_port, gyro_pin, GPIO_PIN_SET);
 80011e8:	4b14      	ldr	r3, [pc, #80]	@ (800123c <BMI_READ_GYRO_DATA+0x90>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	4a14      	ldr	r2, [pc, #80]	@ (8001240 <BMI_READ_GYRO_DATA+0x94>)
 80011ee:	8811      	ldrh	r1, [r2, #0]
 80011f0:	2201      	movs	r2, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f003 f942 	bl	800447c <HAL_GPIO_WritePin>

	gyro_data.gyro_x_raw = ((int16_t)rx_buffer[2] << 8) | rx_buffer[1];
 80011f8:	78bb      	ldrb	r3, [r7, #2]
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	b21a      	sxth	r2, r3
 8001200:	787b      	ldrb	r3, [r7, #1]
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21a      	sxth	r2, r3
 8001208:	4b0f      	ldr	r3, [pc, #60]	@ (8001248 <BMI_READ_GYRO_DATA+0x9c>)
 800120a:	801a      	strh	r2, [r3, #0]
	gyro_data.gyro_y_raw = ((int16_t)rx_buffer[4] << 8) | rx_buffer[3];
 800120c:	793b      	ldrb	r3, [r7, #4]
 800120e:	b21b      	sxth	r3, r3
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	b21a      	sxth	r2, r3
 8001214:	78fb      	ldrb	r3, [r7, #3]
 8001216:	b21b      	sxth	r3, r3
 8001218:	4313      	orrs	r3, r2
 800121a:	b21a      	sxth	r2, r3
 800121c:	4b0a      	ldr	r3, [pc, #40]	@ (8001248 <BMI_READ_GYRO_DATA+0x9c>)
 800121e:	805a      	strh	r2, [r3, #2]
	gyro_data.gyro_z_raw = ((int16_t)rx_buffer[6] << 8) | rx_buffer[5];
 8001220:	79bb      	ldrb	r3, [r7, #6]
 8001222:	b21b      	sxth	r3, r3
 8001224:	021b      	lsls	r3, r3, #8
 8001226:	b21a      	sxth	r2, r3
 8001228:	797b      	ldrb	r3, [r7, #5]
 800122a:	b21b      	sxth	r3, r3
 800122c:	4313      	orrs	r3, r2
 800122e:	b21a      	sxth	r2, r3
 8001230:	4b05      	ldr	r3, [pc, #20]	@ (8001248 <BMI_READ_GYRO_DATA+0x9c>)
 8001232:	809a      	strh	r2, [r3, #4]

}
 8001234:	bf00      	nop
 8001236:	3710      	adds	r7, #16
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	200002f8 	.word	0x200002f8
 8001240:	200002fc 	.word	0x200002fc
 8001244:	200002f4 	.word	0x200002f4
 8001248:	20000310 	.word	0x20000310
 800124c:	00000000 	.word	0x00000000

08001250 <BMI_CALCULATE_ANGLE>:

void BMI_CALCULATE_ANGLE(uint32_t time_us){		// TODO: Change from timer mode to getting time passed and caculating everything at the same time
 8001250:	b5b0      	push	{r4, r5, r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
	if(time_us == 0 || time_us == last_microseconds){
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d074      	beq.n	8001348 <BMI_CALCULATE_ANGLE+0xf8>
 800125e:	4b3e      	ldr	r3, [pc, #248]	@ (8001358 <BMI_CALCULATE_ANGLE+0x108>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	687a      	ldr	r2, [r7, #4]
 8001264:	429a      	cmp	r2, r3
 8001266:	d06f      	beq.n	8001348 <BMI_CALCULATE_ANGLE+0xf8>
		return;
	}
	// gyro_data.angle_x += BMI_GET_GYRO_X() / ((time_us - last_microseconds) / 1000000.0);
	gyro_data.angle_x += BMI_GET_GYRO_X() * ((time_us - last_microseconds) / 1000000.0);
 8001268:	f000 f87a 	bl	8001360 <BMI_GET_GYRO_X>
 800126c:	ec55 4b10 	vmov	r4, r5, d0
 8001270:	4b39      	ldr	r3, [pc, #228]	@ (8001358 <BMI_CALCULATE_ANGLE+0x108>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff f96b 	bl	8000554 <__aeabi_ui2d>
 800127e:	a334      	add	r3, pc, #208	@ (adr r3, 8001350 <BMI_CALCULATE_ANGLE+0x100>)
 8001280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001284:	f7ff fb0a 	bl	800089c <__aeabi_ddiv>
 8001288:	4602      	mov	r2, r0
 800128a:	460b      	mov	r3, r1
 800128c:	4620      	mov	r0, r4
 800128e:	4629      	mov	r1, r5
 8001290:	f7ff f9da 	bl	8000648 <__aeabi_dmul>
 8001294:	4602      	mov	r2, r0
 8001296:	460b      	mov	r3, r1
 8001298:	4610      	mov	r0, r2
 800129a:	4619      	mov	r1, r3
 800129c:	4b2f      	ldr	r3, [pc, #188]	@ (800135c <BMI_CALCULATE_ANGLE+0x10c>)
 800129e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80012a2:	f7ff f81b 	bl	80002dc <__adddf3>
 80012a6:	4602      	mov	r2, r0
 80012a8:	460b      	mov	r3, r1
 80012aa:	492c      	ldr	r1, [pc, #176]	@ (800135c <BMI_CALCULATE_ANGLE+0x10c>)
 80012ac:	e9c1 2302 	strd	r2, r3, [r1, #8]
	gyro_data.angle_y += BMI_GET_GYRO_Y() * ((time_us - last_microseconds) / 1000000.0);
 80012b0:	f000 f87e 	bl	80013b0 <BMI_GET_GYRO_Y>
 80012b4:	ec55 4b10 	vmov	r4, r5, d0
 80012b8:	4b27      	ldr	r3, [pc, #156]	@ (8001358 <BMI_CALCULATE_ANGLE+0x108>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	1ad3      	subs	r3, r2, r3
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff f947 	bl	8000554 <__aeabi_ui2d>
 80012c6:	a322      	add	r3, pc, #136	@ (adr r3, 8001350 <BMI_CALCULATE_ANGLE+0x100>)
 80012c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012cc:	f7ff fae6 	bl	800089c <__aeabi_ddiv>
 80012d0:	4602      	mov	r2, r0
 80012d2:	460b      	mov	r3, r1
 80012d4:	4620      	mov	r0, r4
 80012d6:	4629      	mov	r1, r5
 80012d8:	f7ff f9b6 	bl	8000648 <__aeabi_dmul>
 80012dc:	4602      	mov	r2, r0
 80012de:	460b      	mov	r3, r1
 80012e0:	4610      	mov	r0, r2
 80012e2:	4619      	mov	r1, r3
 80012e4:	4b1d      	ldr	r3, [pc, #116]	@ (800135c <BMI_CALCULATE_ANGLE+0x10c>)
 80012e6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80012ea:	f7fe fff7 	bl	80002dc <__adddf3>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	491a      	ldr	r1, [pc, #104]	@ (800135c <BMI_CALCULATE_ANGLE+0x10c>)
 80012f4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	gyro_data.angle_z += BMI_GET_GYRO_Z() * ((time_us - last_microseconds) / 1000000.0);
 80012f8:	f000 f882 	bl	8001400 <BMI_GET_GYRO_Z>
 80012fc:	ec55 4b10 	vmov	r4, r5, d0
 8001300:	4b15      	ldr	r3, [pc, #84]	@ (8001358 <BMI_CALCULATE_ANGLE+0x108>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff f923 	bl	8000554 <__aeabi_ui2d>
 800130e:	a310      	add	r3, pc, #64	@ (adr r3, 8001350 <BMI_CALCULATE_ANGLE+0x100>)
 8001310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001314:	f7ff fac2 	bl	800089c <__aeabi_ddiv>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	4620      	mov	r0, r4
 800131e:	4629      	mov	r1, r5
 8001320:	f7ff f992 	bl	8000648 <__aeabi_dmul>
 8001324:	4602      	mov	r2, r0
 8001326:	460b      	mov	r3, r1
 8001328:	4610      	mov	r0, r2
 800132a:	4619      	mov	r1, r3
 800132c:	4b0b      	ldr	r3, [pc, #44]	@ (800135c <BMI_CALCULATE_ANGLE+0x10c>)
 800132e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001332:	f7fe ffd3 	bl	80002dc <__adddf3>
 8001336:	4602      	mov	r2, r0
 8001338:	460b      	mov	r3, r1
 800133a:	4908      	ldr	r1, [pc, #32]	@ (800135c <BMI_CALCULATE_ANGLE+0x10c>)
 800133c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	last_microseconds = time_us;
 8001340:	4a05      	ldr	r2, [pc, #20]	@ (8001358 <BMI_CALCULATE_ANGLE+0x108>)
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	e000      	b.n	800134a <BMI_CALCULATE_ANGLE+0xfa>
		return;
 8001348:	bf00      	nop
}
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bdb0      	pop	{r4, r5, r7, pc}
 8001350:	00000000 	.word	0x00000000
 8001354:	412e8480 	.word	0x412e8480
 8001358:	20000308 	.word	0x20000308
 800135c:	20000310 	.word	0x20000310

08001360 <BMI_GET_GYRO_X>:

double BMI_GET_GYRO_X(){
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
	return (gyro_data.gyro_x_raw / 32767.0) * 2000.0;
 8001364:	4b10      	ldr	r3, [pc, #64]	@ (80013a8 <BMI_GET_GYRO_X+0x48>)
 8001366:	f9b3 3000 	ldrsh.w	r3, [r3]
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff f902 	bl	8000574 <__aeabi_i2d>
 8001370:	a30b      	add	r3, pc, #44	@ (adr r3, 80013a0 <BMI_GET_GYRO_X+0x40>)
 8001372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001376:	f7ff fa91 	bl	800089c <__aeabi_ddiv>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4610      	mov	r0, r2
 8001380:	4619      	mov	r1, r3
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <BMI_GET_GYRO_X+0x4c>)
 8001388:	f7ff f95e 	bl	8000648 <__aeabi_dmul>
 800138c:	4602      	mov	r2, r0
 800138e:	460b      	mov	r3, r1
 8001390:	ec43 2b17 	vmov	d7, r2, r3
}
 8001394:	eeb0 0a47 	vmov.f32	s0, s14
 8001398:	eef0 0a67 	vmov.f32	s1, s15
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	00000000 	.word	0x00000000
 80013a4:	40dfffc0 	.word	0x40dfffc0
 80013a8:	20000310 	.word	0x20000310
 80013ac:	409f4000 	.word	0x409f4000

080013b0 <BMI_GET_GYRO_Y>:
double BMI_GET_GYRO_Y(){
 80013b0:	b580      	push	{r7, lr}
 80013b2:	af00      	add	r7, sp, #0
	return (gyro_data.gyro_y_raw / 32767.0) * 2000.0;
 80013b4:	4b10      	ldr	r3, [pc, #64]	@ (80013f8 <BMI_GET_GYRO_Y+0x48>)
 80013b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff f8da 	bl	8000574 <__aeabi_i2d>
 80013c0:	a30b      	add	r3, pc, #44	@ (adr r3, 80013f0 <BMI_GET_GYRO_Y+0x40>)
 80013c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013c6:	f7ff fa69 	bl	800089c <__aeabi_ddiv>
 80013ca:	4602      	mov	r2, r0
 80013cc:	460b      	mov	r3, r1
 80013ce:	4610      	mov	r0, r2
 80013d0:	4619      	mov	r1, r3
 80013d2:	f04f 0200 	mov.w	r2, #0
 80013d6:	4b09      	ldr	r3, [pc, #36]	@ (80013fc <BMI_GET_GYRO_Y+0x4c>)
 80013d8:	f7ff f936 	bl	8000648 <__aeabi_dmul>
 80013dc:	4602      	mov	r2, r0
 80013de:	460b      	mov	r3, r1
 80013e0:	ec43 2b17 	vmov	d7, r2, r3
}
 80013e4:	eeb0 0a47 	vmov.f32	s0, s14
 80013e8:	eef0 0a67 	vmov.f32	s1, s15
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	00000000 	.word	0x00000000
 80013f4:	40dfffc0 	.word	0x40dfffc0
 80013f8:	20000310 	.word	0x20000310
 80013fc:	409f4000 	.word	0x409f4000

08001400 <BMI_GET_GYRO_Z>:
double BMI_GET_GYRO_Z(){
 8001400:	b580      	push	{r7, lr}
 8001402:	af00      	add	r7, sp, #0
	return (gyro_data.gyro_z_raw / 32767.0) * 2000.0;
 8001404:	4b10      	ldr	r3, [pc, #64]	@ (8001448 <BMI_GET_GYRO_Z+0x48>)
 8001406:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800140a:	4618      	mov	r0, r3
 800140c:	f7ff f8b2 	bl	8000574 <__aeabi_i2d>
 8001410:	a30b      	add	r3, pc, #44	@ (adr r3, 8001440 <BMI_GET_GYRO_Z+0x40>)
 8001412:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001416:	f7ff fa41 	bl	800089c <__aeabi_ddiv>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4610      	mov	r0, r2
 8001420:	4619      	mov	r1, r3
 8001422:	f04f 0200 	mov.w	r2, #0
 8001426:	4b09      	ldr	r3, [pc, #36]	@ (800144c <BMI_GET_GYRO_Z+0x4c>)
 8001428:	f7ff f90e 	bl	8000648 <__aeabi_dmul>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	ec43 2b17 	vmov	d7, r2, r3
}
 8001434:	eeb0 0a47 	vmov.f32	s0, s14
 8001438:	eef0 0a67 	vmov.f32	s1, s15
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	00000000 	.word	0x00000000
 8001444:	40dfffc0 	.word	0x40dfffc0
 8001448:	20000310 	.word	0x20000310
 800144c:	409f4000 	.word	0x409f4000

08001450 <BMI_GET_GYRO_X_ANGLE>:

double BMI_GET_GYRO_X_ANGLE(){
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
	return gyro_data.angle_x;
 8001454:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <BMI_GET_GYRO_X_ANGLE+0x20>)
 8001456:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800145a:	ec43 2b17 	vmov	d7, r2, r3
}
 800145e:	eeb0 0a47 	vmov.f32	s0, s14
 8001462:	eef0 0a67 	vmov.f32	s1, s15
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	20000310 	.word	0x20000310

08001474 <BMI_GET_GYRO_Y_ANGLE>:
double BMI_GET_GYRO_Y_ANGLE(){
 8001474:	b480      	push	{r7}
 8001476:	af00      	add	r7, sp, #0
	return gyro_data.angle_y;
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <BMI_GET_GYRO_Y_ANGLE+0x20>)
 800147a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800147e:	ec43 2b17 	vmov	d7, r2, r3
}
 8001482:	eeb0 0a47 	vmov.f32	s0, s14
 8001486:	eef0 0a67 	vmov.f32	s1, s15
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000310 	.word	0x20000310

08001498 <BMI_GET_GYRO_Z_ANGLE>:
double BMI_GET_GYRO_Z_ANGLE(){
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
	return gyro_data.angle_z;
 800149c:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <BMI_GET_GYRO_Z_ANGLE+0x20>)
 800149e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80014a2:	ec43 2b17 	vmov	d7, r2, r3
}
 80014a6:	eeb0 0a47 	vmov.f32	s0, s14
 80014aa:	eef0 0a67 	vmov.f32	s1, s15
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	20000310 	.word	0x20000310

080014bc <CRSF_Init>:

CRSF_Data_t crsf_data = {0};  // Struct instance to hold CRSF channel data
static UART_HandleTypeDef *crsf_huart;  // Pointer to UART handler
static uint8_t crsf_rx_buffer[CRSF_BUFFER_SIZE];  // DMA buffer

void CRSF_Init(UART_HandleTypeDef *huart) {
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
    crsf_huart = huart;
 80014c4:	4a06      	ldr	r2, [pc, #24]	@ (80014e0 <CRSF_Init+0x24>)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6013      	str	r3, [r2, #0]
    HAL_UART_Receive_DMA(crsf_huart, crsf_rx_buffer, CRSF_BUFFER_SIZE);  // Start UART DMA
 80014ca:	4b05      	ldr	r3, [pc, #20]	@ (80014e0 <CRSF_Init+0x24>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2240      	movs	r2, #64	@ 0x40
 80014d0:	4904      	ldr	r1, [pc, #16]	@ (80014e4 <CRSF_Init+0x28>)
 80014d2:	4618      	mov	r0, r3
 80014d4:	f008 fa34 	bl	8009940 <HAL_UART_Receive_DMA>
}
 80014d8:	bf00      	nop
 80014da:	3708      	adds	r7, #8
 80014dc:	46bd      	mov	sp, r7
 80014de:	bd80      	pop	{r7, pc}
 80014e0:	20000350 	.word	0x20000350
 80014e4:	20000354 	.word	0x20000354

080014e8 <CRSF_GetRxCount>:

// Get received byte count in DMA buffer
static uint16_t CRSF_GetRxCount() {
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
    return CRSF_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(crsf_huart->hdmarx);
 80014ec:	4b06      	ldr	r3, [pc, #24]	@ (8001508 <CRSF_GetRxCount+0x20>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80014fc:	b29b      	uxth	r3, r3
}
 80014fe:	4618      	mov	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	20000350 	.word	0x20000350

0800150c <CRSF_DecodeChannels>:

// Decode CRSF channel data
static void CRSF_DecodeChannels(uint8_t *data) {
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
    crsf_data.channels[0]  = (data[0] | data[1] << 8) & 0x07FF;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	781b      	ldrb	r3, [r3, #0]
 8001518:	b21a      	sxth	r2, r3
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	3301      	adds	r3, #1
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	b21b      	sxth	r3, r3
 8001522:	021b      	lsls	r3, r3, #8
 8001524:	b21b      	sxth	r3, r3
 8001526:	4313      	orrs	r3, r2
 8001528:	b21b      	sxth	r3, r3
 800152a:	b29b      	uxth	r3, r3
 800152c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001530:	b29a      	uxth	r2, r3
 8001532:	4b7d      	ldr	r3, [pc, #500]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 8001534:	801a      	strh	r2, [r3, #0]
    crsf_data.channels[1]  = (data[1] >> 3 | data[2] << 5) & 0x07FF;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	3301      	adds	r3, #1
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	08db      	lsrs	r3, r3, #3
 800153e:	b2db      	uxtb	r3, r3
 8001540:	b21a      	sxth	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	3302      	adds	r3, #2
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	b21b      	sxth	r3, r3
 800154a:	015b      	lsls	r3, r3, #5
 800154c:	b21b      	sxth	r3, r3
 800154e:	4313      	orrs	r3, r2
 8001550:	b21b      	sxth	r3, r3
 8001552:	b29b      	uxth	r3, r3
 8001554:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001558:	b29a      	uxth	r2, r3
 800155a:	4b73      	ldr	r3, [pc, #460]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 800155c:	805a      	strh	r2, [r3, #2]
    crsf_data.channels[2]  = (data[2] >> 6 | data[3] << 2 | data[4] << 10) & 0x07FF;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	3302      	adds	r3, #2
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	099b      	lsrs	r3, r3, #6
 8001566:	b2db      	uxtb	r3, r3
 8001568:	b21a      	sxth	r2, r3
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	3303      	adds	r3, #3
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	b21b      	sxth	r3, r3
 8001572:	009b      	lsls	r3, r3, #2
 8001574:	b21b      	sxth	r3, r3
 8001576:	4313      	orrs	r3, r2
 8001578:	b21a      	sxth	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	3304      	adds	r3, #4
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	b21b      	sxth	r3, r3
 8001582:	029b      	lsls	r3, r3, #10
 8001584:	b21b      	sxth	r3, r3
 8001586:	4313      	orrs	r3, r2
 8001588:	b21b      	sxth	r3, r3
 800158a:	b29b      	uxth	r3, r3
 800158c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001590:	b29a      	uxth	r2, r3
 8001592:	4b65      	ldr	r3, [pc, #404]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 8001594:	809a      	strh	r2, [r3, #4]
    crsf_data.channels[3]  = (data[4] >> 1 | data[5] << 7) & 0x07FF;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	3304      	adds	r3, #4
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	085b      	lsrs	r3, r3, #1
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	b21a      	sxth	r2, r3
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	3305      	adds	r3, #5
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	b21b      	sxth	r3, r3
 80015aa:	01db      	lsls	r3, r3, #7
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	4313      	orrs	r3, r2
 80015b0:	b21b      	sxth	r3, r3
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	4b5b      	ldr	r3, [pc, #364]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 80015bc:	80da      	strh	r2, [r3, #6]
    crsf_data.channels[4]  = (data[5] >> 4 | data[6] << 4) & 0x07FF;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	3305      	adds	r3, #5
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	091b      	lsrs	r3, r3, #4
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	b21a      	sxth	r2, r3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3306      	adds	r3, #6
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	011b      	lsls	r3, r3, #4
 80015d4:	b21b      	sxth	r3, r3
 80015d6:	4313      	orrs	r3, r2
 80015d8:	b21b      	sxth	r3, r3
 80015da:	b29b      	uxth	r3, r3
 80015dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015e0:	b29a      	uxth	r2, r3
 80015e2:	4b51      	ldr	r3, [pc, #324]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 80015e4:	811a      	strh	r2, [r3, #8]
    crsf_data.channels[5]  = (data[6] >> 7 | data[7] << 1 | data[8] << 9) & 0x07FF;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	3306      	adds	r3, #6
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	09db      	lsrs	r3, r3, #7
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	b21a      	sxth	r2, r3
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	3307      	adds	r3, #7
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	005b      	lsls	r3, r3, #1
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	4313      	orrs	r3, r2
 8001600:	b21a      	sxth	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	3308      	adds	r3, #8
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	b21b      	sxth	r3, r3
 800160a:	025b      	lsls	r3, r3, #9
 800160c:	b21b      	sxth	r3, r3
 800160e:	4313      	orrs	r3, r2
 8001610:	b21b      	sxth	r3, r3
 8001612:	b29b      	uxth	r3, r3
 8001614:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001618:	b29a      	uxth	r2, r3
 800161a:	4b43      	ldr	r3, [pc, #268]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 800161c:	815a      	strh	r2, [r3, #10]
    crsf_data.channels[6]  = (data[8] >> 2 | data[9] << 6) & 0x07FF;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	3308      	adds	r3, #8
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	089b      	lsrs	r3, r3, #2
 8001626:	b2db      	uxtb	r3, r3
 8001628:	b21a      	sxth	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	3309      	adds	r3, #9
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	b21b      	sxth	r3, r3
 8001632:	019b      	lsls	r3, r3, #6
 8001634:	b21b      	sxth	r3, r3
 8001636:	4313      	orrs	r3, r2
 8001638:	b21b      	sxth	r3, r3
 800163a:	b29b      	uxth	r3, r3
 800163c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001640:	b29a      	uxth	r2, r3
 8001642:	4b39      	ldr	r3, [pc, #228]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 8001644:	819a      	strh	r2, [r3, #12]
    crsf_data.channels[7]  = (data[9] >> 5 | data[10] << 3) & 0x07FF;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	3309      	adds	r3, #9
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	095b      	lsrs	r3, r3, #5
 800164e:	b2db      	uxtb	r3, r3
 8001650:	b21a      	sxth	r2, r3
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	330a      	adds	r3, #10
 8001656:	781b      	ldrb	r3, [r3, #0]
 8001658:	b21b      	sxth	r3, r3
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	b21b      	sxth	r3, r3
 800165e:	4313      	orrs	r3, r2
 8001660:	b21b      	sxth	r3, r3
 8001662:	b29b      	uxth	r3, r3
 8001664:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001668:	b29a      	uxth	r2, r3
 800166a:	4b2f      	ldr	r3, [pc, #188]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 800166c:	81da      	strh	r2, [r3, #14]
    crsf_data.channels[8]  = (data[11] | data[12] << 8) & 0x07FF;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	330b      	adds	r3, #11
 8001672:	781b      	ldrb	r3, [r3, #0]
 8001674:	b21a      	sxth	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	330c      	adds	r3, #12
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	b21b      	sxth	r3, r3
 800167e:	021b      	lsls	r3, r3, #8
 8001680:	b21b      	sxth	r3, r3
 8001682:	4313      	orrs	r3, r2
 8001684:	b21b      	sxth	r3, r3
 8001686:	b29b      	uxth	r3, r3
 8001688:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800168c:	b29a      	uxth	r2, r3
 800168e:	4b26      	ldr	r3, [pc, #152]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 8001690:	821a      	strh	r2, [r3, #16]
    crsf_data.channels[9]  = (data[12] >> 3 | data[13] << 5) & 0x07FF;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	330c      	adds	r3, #12
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	08db      	lsrs	r3, r3, #3
 800169a:	b2db      	uxtb	r3, r3
 800169c:	b21a      	sxth	r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	330d      	adds	r3, #13
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	b21b      	sxth	r3, r3
 80016a6:	015b      	lsls	r3, r3, #5
 80016a8:	b21b      	sxth	r3, r3
 80016aa:	4313      	orrs	r3, r2
 80016ac:	b21b      	sxth	r3, r3
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016b4:	b29a      	uxth	r2, r3
 80016b6:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 80016b8:	825a      	strh	r2, [r3, #18]
    crsf_data.channels[10] = (data[13] >> 6 | data[14] << 2 | data[15] << 10) & 0x07FF;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	330d      	adds	r3, #13
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	099b      	lsrs	r3, r3, #6
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	b21a      	sxth	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	330e      	adds	r3, #14
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	b21b      	sxth	r3, r3
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	4313      	orrs	r3, r2
 80016d4:	b21a      	sxth	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	330f      	adds	r3, #15
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b21b      	sxth	r3, r3
 80016de:	029b      	lsls	r3, r3, #10
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21b      	sxth	r3, r3
 80016e6:	b29b      	uxth	r3, r3
 80016e8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80016ec:	b29a      	uxth	r2, r3
 80016ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 80016f0:	829a      	strh	r2, [r3, #20]
    crsf_data.channels[11] = (data[15] >> 1 | data[16] << 7) & 0x07FF;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	330f      	adds	r3, #15
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	085b      	lsrs	r3, r3, #1
 80016fa:	b2db      	uxtb	r3, r3
 80016fc:	b21a      	sxth	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	3310      	adds	r3, #16
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	b21b      	sxth	r3, r3
 8001706:	01db      	lsls	r3, r3, #7
 8001708:	b21b      	sxth	r3, r3
 800170a:	4313      	orrs	r3, r2
 800170c:	b21b      	sxth	r3, r3
 800170e:	b29b      	uxth	r3, r3
 8001710:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001714:	b29a      	uxth	r2, r3
 8001716:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <CRSF_DecodeChannels+0x21c>)
 8001718:	82da      	strh	r2, [r3, #22]
}
 800171a:	bf00      	nop
 800171c:	370c      	adds	r7, #12
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr
 8001726:	bf00      	nop
 8001728:	20000330 	.word	0x20000330

0800172c <CRSF_Process>:

// Process CRSF data in main loop
void CRSF_Process() {
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
    uint16_t bytes_received = CRSF_GetRxCount();
 8001732:	f7ff fed9 	bl	80014e8 <CRSF_GetRxCount>
 8001736:	4603      	mov	r3, r0
 8001738:	80bb      	strh	r3, [r7, #4]
    if (bytes_received < 3) return;  // Not enough data for a CRSF packet
 800173a:	88bb      	ldrh	r3, [r7, #4]
 800173c:	2b02      	cmp	r3, #2
 800173e:	d92b      	bls.n	8001798 <CRSF_Process+0x6c>

    for (uint16_t i = 0; i < bytes_received - 2; i++) {
 8001740:	2300      	movs	r3, #0
 8001742:	80fb      	strh	r3, [r7, #6]
 8001744:	e022      	b.n	800178c <CRSF_Process+0x60>
        if (crsf_rx_buffer[i] == 0xEA) {  // Start of an RC packet
 8001746:	88fb      	ldrh	r3, [r7, #6]
 8001748:	4a15      	ldr	r2, [pc, #84]	@ (80017a0 <CRSF_Process+0x74>)
 800174a:	5cd3      	ldrb	r3, [r2, r3]
 800174c:	2bea      	cmp	r3, #234	@ 0xea
 800174e:	d11a      	bne.n	8001786 <CRSF_Process+0x5a>
            uint8_t length = crsf_rx_buffer[i + 1];
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	3301      	adds	r3, #1
 8001754:	4a12      	ldr	r2, [pc, #72]	@ (80017a0 <CRSF_Process+0x74>)
 8001756:	5cd3      	ldrb	r3, [r2, r3]
 8001758:	70fb      	strb	r3, [r7, #3]
            if (length <= (bytes_received - i - 2)) {  // Check if full packet is available
 800175a:	88ba      	ldrh	r2, [r7, #4]
 800175c:	88fb      	ldrh	r3, [r7, #6]
 800175e:	1ad3      	subs	r3, r2, r3
 8001760:	1e5a      	subs	r2, r3, #1
 8001762:	78fb      	ldrb	r3, [r7, #3]
 8001764:	429a      	cmp	r2, r3
 8001766:	dd0e      	ble.n	8001786 <CRSF_Process+0x5a>
                uint8_t type = crsf_rx_buffer[i + 2];
 8001768:	88fb      	ldrh	r3, [r7, #6]
 800176a:	3302      	adds	r3, #2
 800176c:	4a0c      	ldr	r2, [pc, #48]	@ (80017a0 <CRSF_Process+0x74>)
 800176e:	5cd3      	ldrb	r3, [r2, r3]
 8001770:	70bb      	strb	r3, [r7, #2]
                if (type == 0x16) {  // RC Channel Data
 8001772:	78bb      	ldrb	r3, [r7, #2]
 8001774:	2b16      	cmp	r3, #22
 8001776:	d106      	bne.n	8001786 <CRSF_Process+0x5a>
                    CRSF_DecodeChannels(&crsf_rx_buffer[i + 3]);  // Extract channel values
 8001778:	88fb      	ldrh	r3, [r7, #6]
 800177a:	3303      	adds	r3, #3
 800177c:	4a08      	ldr	r2, [pc, #32]	@ (80017a0 <CRSF_Process+0x74>)
 800177e:	4413      	add	r3, r2
 8001780:	4618      	mov	r0, r3
 8001782:	f7ff fec3 	bl	800150c <CRSF_DecodeChannels>
    for (uint16_t i = 0; i < bytes_received - 2; i++) {
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	3301      	adds	r3, #1
 800178a:	80fb      	strh	r3, [r7, #6]
 800178c:	88fa      	ldrh	r2, [r7, #6]
 800178e:	88bb      	ldrh	r3, [r7, #4]
 8001790:	3b02      	subs	r3, #2
 8001792:	429a      	cmp	r2, r3
 8001794:	dbd7      	blt.n	8001746 <CRSF_Process+0x1a>
 8001796:	e000      	b.n	800179a <CRSF_Process+0x6e>
    if (bytes_received < 3) return;  // Not enough data for a CRSF packet
 8001798:	bf00      	nop
                }
            }
        }
    }
}
 800179a:	3708      	adds	r7, #8
 800179c:	46bd      	mov	sp, r7
 800179e:	bd80      	pop	{r7, pc}
 80017a0:	20000354 	.word	0x20000354

080017a4 <HAL_UART_RxCpltCallback>:
    if (channel >= NUM_CHANNELS) return 1500;  // Return midpoint if out of range
    return 988 + ((crsf_data.channels[channel] * 988) / 2047);  // Scale to 1000-2000s
}

// Optional: Restart DMA when transmission is complete
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
    if (huart == crsf_huart) {
 80017ac:	4b08      	ldr	r3, [pc, #32]	@ (80017d0 <HAL_UART_RxCpltCallback+0x2c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	687a      	ldr	r2, [r7, #4]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d108      	bne.n	80017c8 <HAL_UART_RxCpltCallback+0x24>
        CRSF_Process();
 80017b6:	f7ff ffb9 	bl	800172c <CRSF_Process>
        HAL_UART_Receive_DMA(crsf_huart, crsf_rx_buffer, CRSF_BUFFER_SIZE);  // Restart DMA
 80017ba:	4b05      	ldr	r3, [pc, #20]	@ (80017d0 <HAL_UART_RxCpltCallback+0x2c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2240      	movs	r2, #64	@ 0x40
 80017c0:	4904      	ldr	r1, [pc, #16]	@ (80017d4 <HAL_UART_RxCpltCallback+0x30>)
 80017c2:	4618      	mov	r0, r3
 80017c4:	f008 f8bc 	bl	8009940 <HAL_UART_Receive_DMA>
    }
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	20000350 	.word	0x20000350
 80017d4:	20000354 	.word	0x20000354

080017d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	ed2d 8b04 	vpush	{d8-d9}
 80017de:	b096      	sub	sp, #88	@ 0x58
 80017e0:	af06      	add	r7, sp, #24
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80017e2:	f000 fd7b 	bl	80022dc <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017e6:	f001 fc7e 	bl	80030e6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017ea:	f000 f871 	bl	80018d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017ee:	f000 fc6b 	bl	80020c8 <MX_GPIO_Init>
  MX_DMA_Init();
 80017f2:	f000 fc0f 	bl	8002014 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80017f6:	f000 fb4d 	bl	8001e94 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80017fa:	f000 fb7b 	bl	8001ef4 <MX_USART2_UART_Init>
  MX_SDMMC1_SD_Init();
 80017fe:	f000 f967 	bl	8001ad0 <MX_SDMMC1_SD_Init>
  MX_USART6_UART_Init();
 8001802:	f000 fbd7 	bl	8001fb4 <MX_USART6_UART_Init>
  MX_SPI1_Init();
 8001806:	f000 f985 	bl	8001b14 <MX_SPI1_Init>
  MX_I2C1_Init();
 800180a:	f000 f921 	bl	8001a50 <MX_I2C1_Init>
  MX_SPI2_Init();
 800180e:	f000 f9bf 	bl	8001b90 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001812:	f000 f9fb 	bl	8001c0c <MX_TIM1_Init>
  MX_UART4_Init();
 8001816:	f000 fb0d 	bl	8001e34 <MX_UART4_Init>
  MX_USART3_UART_Init();
 800181a:	f000 fb9b 	bl	8001f54 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 800181e:	f000 f8c5 	bl	80019ac <MX_ADC1_Init>
  MX_TIM6_Init();
 8001822:	f000 fad1 	bl	8001dc8 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8001826:	f00d f9c1 	bl	800ebac <MX_USB_DEVICE_Init>
  MX_FATFS_Init();
 800182a:	f00a ffc9 	bl	800c7c0 <MX_FATFS_Init>
  MX_TIM2_Init();
 800182e:	f000 fa7d 	bl	8001d2c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  CRSF_Init(&huart1);
 8001832:	4822      	ldr	r0, [pc, #136]	@ (80018bc <main+0xe4>)
 8001834:	f7ff fe42 	bl	80014bc <CRSF_Init>

  while(BMI_INIT(&hspi1, GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1)){
 8001838:	e002      	b.n	8001840 <main+0x68>
	  HAL_Delay(100);
 800183a:	2064      	movs	r0, #100	@ 0x64
 800183c:	f001 fcb0 	bl	80031a0 <HAL_Delay>
  while(BMI_INIT(&hspi1, GPIOB, GPIO_PIN_0, GPIOB, GPIO_PIN_1)){
 8001840:	2302      	movs	r3, #2
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	4b1e      	ldr	r3, [pc, #120]	@ (80018c0 <main+0xe8>)
 8001846:	2201      	movs	r2, #1
 8001848:	491d      	ldr	r1, [pc, #116]	@ (80018c0 <main+0xe8>)
 800184a:	481e      	ldr	r0, [pc, #120]	@ (80018c4 <main+0xec>)
 800184c:	f7ff fb6a 	bl	8000f24 <BMI_INIT>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d1f1      	bne.n	800183a <main+0x62>
  }

  HAL_TIM_Base_Start(&htim2);
 8001856:	481c      	ldr	r0, [pc, #112]	@ (80018c8 <main+0xf0>)
 8001858:	f007 f8ce 	bl	80089f8 <HAL_TIM_Base_Start>
  while (1)
  {
	  /*CRSF_Process();
	  	uint16_t ch0 = CRSF_GetChannel(0);
	  	printf("Ch 0: %d\n", ch0);*/
		snprintf(message, sizeof(message), "Gyro values: %f /s  %f /s  %f /s\r\n", BMI_GET_GYRO_X_ANGLE(), BMI_GET_GYRO_Y_ANGLE(), BMI_GET_GYRO_Z_ANGLE());
 800185c:	f7ff fdf8 	bl	8001450 <BMI_GET_GYRO_X_ANGLE>
 8001860:	eeb0 8a40 	vmov.f32	s16, s0
 8001864:	eef0 8a60 	vmov.f32	s17, s1
 8001868:	f7ff fe04 	bl	8001474 <BMI_GET_GYRO_Y_ANGLE>
 800186c:	eeb0 9a40 	vmov.f32	s18, s0
 8001870:	eef0 9a60 	vmov.f32	s19, s1
 8001874:	f7ff fe10 	bl	8001498 <BMI_GET_GYRO_Z_ANGLE>
 8001878:	eeb0 7a40 	vmov.f32	s14, s0
 800187c:	eef0 7a60 	vmov.f32	s15, s1
 8001880:	463b      	mov	r3, r7
 8001882:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001886:	ed8d 9b02 	vstr	d9, [sp, #8]
 800188a:	ed8d 8b00 	vstr	d8, [sp]
 800188e:	4a0f      	ldr	r2, [pc, #60]	@ (80018cc <main+0xf4>)
 8001890:	2140      	movs	r1, #64	@ 0x40
 8001892:	4618      	mov	r0, r3
 8001894:	f00e fcea 	bl	801026c <sniprintf>
		CDC_Transmit_FS((uint8_t *)message, strlen(message));
 8001898:	463b      	mov	r3, r7
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fd10 	bl	80002c0 <strlen>
 80018a0:	4603      	mov	r3, r0
 80018a2:	b29a      	uxth	r2, r3
 80018a4:	463b      	mov	r3, r7
 80018a6:	4611      	mov	r1, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f00d fa3d 	bl	800ed28 <CDC_Transmit_FS>

		HAL_Delay(1000);
 80018ae:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80018b2:	f001 fc75 	bl	80031a0 <HAL_Delay>
		snprintf(message, sizeof(message), "Gyro values: %f /s  %f /s  %f /s\r\n", BMI_GET_GYRO_X_ANGLE(), BMI_GET_GYRO_Y_ANGLE(), BMI_GET_GYRO_Z_ANGLE());
 80018b6:	bf00      	nop
 80018b8:	e7d0      	b.n	800185c <main+0x84>
 80018ba:	bf00      	nop
 80018bc:	20000748 	.word	0x20000748
 80018c0:	40020400 	.word	0x40020400
 80018c4:	200004b4 	.word	0x200004b4
 80018c8:	200005c8 	.word	0x200005c8
 80018cc:	080123a8 	.word	0x080123a8

080018d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b094      	sub	sp, #80	@ 0x50
 80018d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d6:	f107 0320 	add.w	r3, r7, #32
 80018da:	2230      	movs	r2, #48	@ 0x30
 80018dc:	2100      	movs	r1, #0
 80018de:	4618      	mov	r0, r3
 80018e0:	f00e fd3d 	bl	801035e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e4:	f107 030c 	add.w	r3, r7, #12
 80018e8:	2200      	movs	r2, #0
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	605a      	str	r2, [r3, #4]
 80018ee:	609a      	str	r2, [r3, #8]
 80018f0:	60da      	str	r2, [r3, #12]
 80018f2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018f4:	4b2b      	ldr	r3, [pc, #172]	@ (80019a4 <SystemClock_Config+0xd4>)
 80018f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018f8:	4a2a      	ldr	r2, [pc, #168]	@ (80019a4 <SystemClock_Config+0xd4>)
 80018fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001900:	4b28      	ldr	r3, [pc, #160]	@ (80019a4 <SystemClock_Config+0xd4>)
 8001902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001908:	60bb      	str	r3, [r7, #8]
 800190a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800190c:	4b26      	ldr	r3, [pc, #152]	@ (80019a8 <SystemClock_Config+0xd8>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a25      	ldr	r2, [pc, #148]	@ (80019a8 <SystemClock_Config+0xd8>)
 8001912:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001916:	6013      	str	r3, [r2, #0]
 8001918:	4b23      	ldr	r3, [pc, #140]	@ (80019a8 <SystemClock_Config+0xd8>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001924:	2301      	movs	r3, #1
 8001926:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001928:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800192c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800192e:	2302      	movs	r3, #2
 8001930:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001932:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001936:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001938:	2304      	movs	r3, #4
 800193a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 800193c:	23d8      	movs	r3, #216	@ 0xd8
 800193e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001940:	2302      	movs	r3, #2
 8001942:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8001944:	2309      	movs	r3, #9
 8001946:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001948:	f107 0320 	add.w	r3, r7, #32
 800194c:	4618      	mov	r0, r3
 800194e:	f004 f9d3 	bl	8005cf8 <HAL_RCC_OscConfig>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001958:	f000 fcec 	bl	8002334 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800195c:	f004 f97c 	bl	8005c58 <HAL_PWREx_EnableOverDrive>
 8001960:	4603      	mov	r3, r0
 8001962:	2b00      	cmp	r3, #0
 8001964:	d001      	beq.n	800196a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001966:	f000 fce5 	bl	8002334 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800196a:	230f      	movs	r3, #15
 800196c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800196e:	2302      	movs	r3, #2
 8001970:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001972:	2300      	movs	r3, #0
 8001974:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001976:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800197a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800197c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001980:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001982:	f107 030c 	add.w	r3, r7, #12
 8001986:	2107      	movs	r1, #7
 8001988:	4618      	mov	r0, r3
 800198a:	f004 fc59 	bl	8006240 <HAL_RCC_ClockConfig>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001994:	f000 fcce 	bl	8002334 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8001998:	f004 fd3e 	bl	8006418 <HAL_RCC_EnableCSS>
}
 800199c:	bf00      	nop
 800199e:	3750      	adds	r7, #80	@ 0x50
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40007000 	.word	0x40007000

080019ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019b2:	463b      	mov	r3, r7
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019be:	4b21      	ldr	r3, [pc, #132]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019c0:	4a21      	ldr	r2, [pc, #132]	@ (8001a48 <MX_ADC1_Init+0x9c>)
 80019c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80019c4:	4b1f      	ldr	r3, [pc, #124]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019c6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019da:	2200      	movs	r2, #0
 80019dc:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019de:	4b19      	ldr	r3, [pc, #100]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019e6:	4b17      	ldr	r3, [pc, #92]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019ec:	4b15      	ldr	r3, [pc, #84]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019ee:	4a17      	ldr	r2, [pc, #92]	@ (8001a4c <MX_ADC1_Init+0xa0>)
 80019f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019f2:	4b14      	ldr	r3, [pc, #80]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80019f8:	4b12      	ldr	r3, [pc, #72]	@ (8001a44 <MX_ADC1_Init+0x98>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019fe:	4b11      	ldr	r3, [pc, #68]	@ (8001a44 <MX_ADC1_Init+0x98>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a06:	4b0f      	ldr	r3, [pc, #60]	@ (8001a44 <MX_ADC1_Init+0x98>)
 8001a08:	2201      	movs	r2, #1
 8001a0a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a0c:	480d      	ldr	r0, [pc, #52]	@ (8001a44 <MX_ADC1_Init+0x98>)
 8001a0e:	f001 fbeb 	bl	80031e8 <HAL_ADC_Init>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001a18:	f000 fc8c 	bl	8002334 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001a1c:	230a      	movs	r3, #10
 8001a1e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a20:	2301      	movs	r3, #1
 8001a22:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a28:	463b      	mov	r3, r7
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4805      	ldr	r0, [pc, #20]	@ (8001a44 <MX_ADC1_Init+0x98>)
 8001a2e:	f001 fc1f 	bl	8003270 <HAL_ADC_ConfigChannel>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001a38:	f000 fc7c 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a3c:	bf00      	nop
 8001a3e:	3710      	adds	r7, #16
 8001a40:	46bd      	mov	sp, r7
 8001a42:	bd80      	pop	{r7, pc}
 8001a44:	20000394 	.word	0x20000394
 8001a48:	40012000 	.word	0x40012000
 8001a4c:	0f000001 	.word	0x0f000001

08001a50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a54:	4b1b      	ldr	r3, [pc, #108]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a56:	4a1c      	ldr	r2, [pc, #112]	@ (8001ac8 <MX_I2C1_Init+0x78>)
 8001a58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8001a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8001acc <MX_I2C1_Init+0x7c>)
 8001a5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a60:	4b18      	ldr	r3, [pc, #96]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a66:	4b17      	ldr	r3, [pc, #92]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a68:	2201      	movs	r2, #1
 8001a6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a6c:	4b15      	ldr	r3, [pc, #84]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a72:	4b14      	ldr	r3, [pc, #80]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a78:	4b12      	ldr	r3, [pc, #72]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a8a:	480e      	ldr	r0, [pc, #56]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a8c:	f002 fd28 	bl	80044e0 <HAL_I2C_Init>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d001      	beq.n	8001a9a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a96:	f000 fc4d 	bl	8002334 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4809      	ldr	r0, [pc, #36]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001a9e:	f002 fdbb 	bl	8004618 <HAL_I2CEx_ConfigAnalogFilter>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001aa8:	f000 fc44 	bl	8002334 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001aac:	2100      	movs	r1, #0
 8001aae:	4805      	ldr	r0, [pc, #20]	@ (8001ac4 <MX_I2C1_Init+0x74>)
 8001ab0:	f002 fdfd 	bl	80046ae <HAL_I2CEx_ConfigDigitalFilter>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001aba:	f000 fc3b 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001abe:	bf00      	nop
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	200003dc 	.word	0x200003dc
 8001ac8:	40005400 	.word	0x40005400
 8001acc:	20404768 	.word	0x20404768

08001ad0 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <MX_SDMMC1_SD_Init+0x3c>)
 8001ad6:	4a0e      	ldr	r2, [pc, #56]	@ (8001b10 <MX_SDMMC1_SD_Init+0x40>)
 8001ad8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001ada:	4b0c      	ldr	r3, [pc, #48]	@ (8001b0c <MX_SDMMC1_SD_Init+0x3c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	@ (8001b0c <MX_SDMMC1_SD_Init+0x3c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001ae6:	4b09      	ldr	r3, [pc, #36]	@ (8001b0c <MX_SDMMC1_SD_Init+0x3c>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001aec:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <MX_SDMMC1_SD_Init+0x3c>)
 8001aee:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001af2:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001af4:	4b05      	ldr	r3, [pc, #20]	@ (8001b0c <MX_SDMMC1_SD_Init+0x3c>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8001afa:	4b04      	ldr	r3, [pc, #16]	@ (8001b0c <MX_SDMMC1_SD_Init+0x3c>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	20000430 	.word	0x20000430
 8001b10:	40012c00 	.word	0x40012c00

08001b14 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001b18:	4b1b      	ldr	r3, [pc, #108]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b1a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b8c <MX_SPI1_Init+0x78>)
 8001b1c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b20:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001b24:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001b26:	4b18      	ldr	r3, [pc, #96]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b2c:	4b16      	ldr	r3, [pc, #88]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b2e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001b32:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b34:	4b14      	ldr	r3, [pc, #80]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b3a:	4b13      	ldr	r3, [pc, #76]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001b40:	4b11      	ldr	r3, [pc, #68]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b46:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001b48:	4b0f      	ldr	r3, [pc, #60]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b4a:	2218      	movs	r2, #24
 8001b4c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b54:	4b0c      	ldr	r3, [pc, #48]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001b60:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b62:	2207      	movs	r2, #7
 8001b64:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001b66:	4b08      	ldr	r3, [pc, #32]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001b6c:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b6e:	2208      	movs	r2, #8
 8001b70:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001b72:	4805      	ldr	r0, [pc, #20]	@ (8001b88 <MX_SPI1_Init+0x74>)
 8001b74:	f006 fa93 	bl	800809e <HAL_SPI_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d001      	beq.n	8001b82 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001b7e:	f000 fbd9 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	200004b4 	.word	0x200004b4
 8001b8c:	40013000 	.word	0x40013000

08001b90 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001b94:	4b1b      	ldr	r3, [pc, #108]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001b96:	4a1c      	ldr	r2, [pc, #112]	@ (8001c08 <MX_SPI2_Init+0x78>)
 8001b98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001b9a:	4b1a      	ldr	r3, [pc, #104]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001b9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ba0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ba8:	4b16      	ldr	r3, [pc, #88]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001baa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001bae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bb0:	4b14      	ldr	r3, [pc, #80]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bb6:	4b13      	ldr	r3, [pc, #76]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001bbc:	4b11      	ldr	r3, [pc, #68]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bbe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bc2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001bc4:	4b0f      	ldr	r3, [pc, #60]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bc6:	2228      	movs	r2, #40	@ 0x28
 8001bc8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bca:	4b0e      	ldr	r3, [pc, #56]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bd6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001bdc:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bde:	2207      	movs	r2, #7
 8001be0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001be2:	4b08      	ldr	r3, [pc, #32]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001be8:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bea:	2208      	movs	r2, #8
 8001bec:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001bee:	4805      	ldr	r0, [pc, #20]	@ (8001c04 <MX_SPI2_Init+0x74>)
 8001bf0:	f006 fa55 	bl	800809e <HAL_SPI_Init>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001bfa:	f000 fb9b 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20000518 	.word	0x20000518
 8001c08:	40003800 	.word	0x40003800

08001c0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b096      	sub	sp, #88	@ 0x58
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c12:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c1e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001c22:	2200      	movs	r2, #0
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	605a      	str	r2, [r3, #4]
 8001c28:	609a      	str	r2, [r3, #8]
 8001c2a:	60da      	str	r2, [r3, #12]
 8001c2c:	611a      	str	r2, [r3, #16]
 8001c2e:	615a      	str	r2, [r3, #20]
 8001c30:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	222c      	movs	r2, #44	@ 0x2c
 8001c36:	2100      	movs	r1, #0
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f00e fb90 	bl	801035e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c3e:	4b39      	ldr	r3, [pc, #228]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c40:	4a39      	ldr	r2, [pc, #228]	@ (8001d28 <MX_TIM1_Init+0x11c>)
 8001c42:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001c44:	4b37      	ldr	r3, [pc, #220]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b36      	ldr	r3, [pc, #216]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001c50:	4b34      	ldr	r3, [pc, #208]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c56:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b32      	ldr	r3, [pc, #200]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c5e:	4b31      	ldr	r3, [pc, #196]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c64:	4b2f      	ldr	r3, [pc, #188]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c66:	2280      	movs	r2, #128	@ 0x80
 8001c68:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c6a:	482e      	ldr	r0, [pc, #184]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c6c:	f006 ff34 	bl	8008ad8 <HAL_TIM_PWM_Init>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001c76:	f000 fb5d 	bl	8002334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c82:	2300      	movs	r3, #0
 8001c84:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c86:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4825      	ldr	r0, [pc, #148]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001c8e:	f007 fcfd 	bl	800968c <HAL_TIMEx_MasterConfigSynchronization>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001c98:	f000 fb4c 	bl	8002334 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c9c:	2360      	movs	r3, #96	@ 0x60
 8001c9e:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cac:	2300      	movs	r3, #0
 8001cae:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cb8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4818      	ldr	r0, [pc, #96]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001cc2:	f006 ff61 	bl	8008b88 <HAL_TIM_PWM_ConfigChannel>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ccc:	f000 fb32 	bl	8002334 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001ce4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ce8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001cf2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d00:	1d3b      	adds	r3, r7, #4
 8001d02:	4619      	mov	r1, r3
 8001d04:	4807      	ldr	r0, [pc, #28]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001d06:	f007 fd4f 	bl	80097a8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8001d10:	f000 fb10 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d14:	4803      	ldr	r0, [pc, #12]	@ (8001d24 <MX_TIM1_Init+0x118>)
 8001d16:	f000 fd75 	bl	8002804 <HAL_TIM_MspPostInit>

}
 8001d1a:	bf00      	nop
 8001d1c:	3758      	adds	r7, #88	@ 0x58
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	2000057c 	.word	0x2000057c
 8001d28:	40010000 	.word	0x40010000

08001d2c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b088      	sub	sp, #32
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d32:	f107 0310 	add.w	r3, r7, #16
 8001d36:	2200      	movs	r2, #0
 8001d38:	601a      	str	r2, [r3, #0]
 8001d3a:	605a      	str	r2, [r3, #4]
 8001d3c:	609a      	str	r2, [r3, #8]
 8001d3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d40:	1d3b      	adds	r3, r7, #4
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d4c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 107;
 8001d52:	4b1c      	ldr	r3, [pc, #112]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d54:	226b      	movs	r2, #107	@ 0x6b
 8001d56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d58:	4b1a      	ldr	r3, [pc, #104]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001d5e:	4b19      	ldr	r3, [pc, #100]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d60:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001d64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d66:	4b17      	ldr	r3, [pc, #92]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d6c:	4b15      	ldr	r3, [pc, #84]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d6e:	2280      	movs	r2, #128	@ 0x80
 8001d70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d72:	4814      	ldr	r0, [pc, #80]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d74:	f006 fde8 	bl	8008948 <HAL_TIM_Base_Init>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d001      	beq.n	8001d82 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d7e:	f000 fad9 	bl	8002334 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d88:	f107 0310 	add.w	r3, r7, #16
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	480d      	ldr	r0, [pc, #52]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001d90:	f007 f80e 	bl	8008db0 <HAL_TIM_ConfigClockSource>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d9a:	f000 facb 	bl	8002334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001da6:	1d3b      	adds	r3, r7, #4
 8001da8:	4619      	mov	r1, r3
 8001daa:	4806      	ldr	r0, [pc, #24]	@ (8001dc4 <MX_TIM2_Init+0x98>)
 8001dac:	f007 fc6e 	bl	800968c <HAL_TIMEx_MasterConfigSynchronization>
 8001db0:	4603      	mov	r3, r0
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d001      	beq.n	8001dba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001db6:	f000 fabd 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dba:	bf00      	nop
 8001dbc:	3720      	adds	r7, #32
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200005c8 	.word	0x200005c8

08001dc8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b084      	sub	sp, #16
 8001dcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dce:	1d3b      	adds	r3, r7, #4
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	601a      	str	r2, [r3, #0]
 8001dd4:	605a      	str	r2, [r3, #4]
 8001dd6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001dd8:	4b14      	ldr	r3, [pc, #80]	@ (8001e2c <MX_TIM6_Init+0x64>)
 8001dda:	4a15      	ldr	r2, [pc, #84]	@ (8001e30 <MX_TIM6_Init+0x68>)
 8001ddc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001dde:	4b13      	ldr	r3, [pc, #76]	@ (8001e2c <MX_TIM6_Init+0x64>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de4:	4b11      	ldr	r3, [pc, #68]	@ (8001e2c <MX_TIM6_Init+0x64>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001dea:	4b10      	ldr	r3, [pc, #64]	@ (8001e2c <MX_TIM6_Init+0x64>)
 8001dec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001df0:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df2:	4b0e      	ldr	r3, [pc, #56]	@ (8001e2c <MX_TIM6_Init+0x64>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001df8:	480c      	ldr	r0, [pc, #48]	@ (8001e2c <MX_TIM6_Init+0x64>)
 8001dfa:	f006 fda5 	bl	8008948 <HAL_TIM_Base_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001e04:	f000 fa96 	bl	8002334 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001e10:	1d3b      	adds	r3, r7, #4
 8001e12:	4619      	mov	r1, r3
 8001e14:	4805      	ldr	r0, [pc, #20]	@ (8001e2c <MX_TIM6_Init+0x64>)
 8001e16:	f007 fc39 	bl	800968c <HAL_TIMEx_MasterConfigSynchronization>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001e20:	f000 fa88 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001e24:	bf00      	nop
 8001e26:	3710      	adds	r7, #16
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	20000614 	.word	0x20000614
 8001e30:	40001000 	.word	0x40001000

08001e34 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001e38:	4b14      	ldr	r3, [pc, #80]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e3a:	4a15      	ldr	r2, [pc, #84]	@ (8001e90 <MX_UART4_Init+0x5c>)
 8001e3c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001e3e:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e40:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e44:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001e46:	4b11      	ldr	r3, [pc, #68]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001e52:	4b0e      	ldr	r3, [pc, #56]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001e58:	4b0c      	ldr	r3, [pc, #48]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e64:	4b09      	ldr	r3, [pc, #36]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001e6a:	4b08      	ldr	r3, [pc, #32]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001e70:	4b06      	ldr	r3, [pc, #24]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001e76:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <MX_UART4_Init+0x58>)
 8001e78:	f007 fd14 	bl	80098a4 <HAL_UART_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 8001e82:	f000 fa57 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	200006c0 	.word	0x200006c0
 8001e90:	40004c00 	.word	0x40004c00

08001e94 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e98:	4b14      	ldr	r3, [pc, #80]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001e9a:	4a15      	ldr	r2, [pc, #84]	@ (8001ef0 <MX_USART1_UART_Init+0x5c>)
 8001e9c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e9e:	4b13      	ldr	r3, [pc, #76]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001ea0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ea4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ea6:	4b11      	ldr	r3, [pc, #68]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001eac:	4b0f      	ldr	r3, [pc, #60]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001eb2:	4b0e      	ldr	r3, [pc, #56]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001eba:	220c      	movs	r2, #12
 8001ebc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ebe:	4b0b      	ldr	r3, [pc, #44]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ec4:	4b09      	ldr	r3, [pc, #36]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001eca:	4b08      	ldr	r3, [pc, #32]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ed0:	4b06      	ldr	r3, [pc, #24]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001ed6:	4805      	ldr	r0, [pc, #20]	@ (8001eec <MX_USART1_UART_Init+0x58>)
 8001ed8:	f007 fce4 	bl	80098a4 <HAL_UART_Init>
 8001edc:	4603      	mov	r3, r0
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d001      	beq.n	8001ee6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001ee2:	f000 fa27 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	20000748 	.word	0x20000748
 8001ef0:	40011000 	.word	0x40011000

08001ef4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ef8:	4b14      	ldr	r3, [pc, #80]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001efa:	4a15      	ldr	r2, [pc, #84]	@ (8001f50 <MX_USART2_UART_Init+0x5c>)
 8001efc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001efe:	4b13      	ldr	r3, [pc, #76]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f00:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f06:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f12:	4b0e      	ldr	r3, [pc, #56]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f18:	4b0c      	ldr	r3, [pc, #48]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f1a:	220c      	movs	r2, #12
 8001f1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f24:	4b09      	ldr	r3, [pc, #36]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f2a:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f30:	4b06      	ldr	r3, [pc, #24]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f36:	4805      	ldr	r0, [pc, #20]	@ (8001f4c <MX_USART2_UART_Init+0x58>)
 8001f38:	f007 fcb4 	bl	80098a4 <HAL_UART_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001f42:	f000 f9f7 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f46:	bf00      	nop
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200007d0 	.word	0x200007d0
 8001f50:	40004400 	.word	0x40004400

08001f54 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f58:	4b14      	ldr	r3, [pc, #80]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f5a:	4a15      	ldr	r2, [pc, #84]	@ (8001fb0 <MX_USART3_UART_Init+0x5c>)
 8001f5c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f5e:	4b13      	ldr	r3, [pc, #76]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f64:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001f66:	4b11      	ldr	r3, [pc, #68]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001f6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001f72:	4b0e      	ldr	r3, [pc, #56]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001f78:	4b0c      	ldr	r3, [pc, #48]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f7a:	220c      	movs	r2, #12
 8001f7c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f84:	4b09      	ldr	r3, [pc, #36]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f90:	4b06      	ldr	r3, [pc, #24]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001f96:	4805      	ldr	r0, [pc, #20]	@ (8001fac <MX_USART3_UART_Init+0x58>)
 8001f98:	f007 fc84 	bl	80098a4 <HAL_UART_Init>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8001fa2:	f000 f9c7 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fa6:	bf00      	nop
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	20000858 	.word	0x20000858
 8001fb0:	40004800 	.word	0x40004800

08001fb4 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001fb4:	b580      	push	{r7, lr}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001fb8:	4b14      	ldr	r3, [pc, #80]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fba:	4a15      	ldr	r2, [pc, #84]	@ (8002010 <MX_USART6_UART_Init+0x5c>)
 8001fbc:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001fbe:	4b13      	ldr	r3, [pc, #76]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fc0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fc4:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001fc6:	4b11      	ldr	r3, [pc, #68]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001fcc:	4b0f      	ldr	r3, [pc, #60]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001fd2:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001fd8:	4b0c      	ldr	r3, [pc, #48]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fda:	220c      	movs	r2, #12
 8001fdc:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fde:	4b0b      	ldr	r3, [pc, #44]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fe4:	4b09      	ldr	r3, [pc, #36]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fea:	4b08      	ldr	r3, [pc, #32]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ff0:	4b06      	ldr	r3, [pc, #24]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001ff6:	4805      	ldr	r0, [pc, #20]	@ (800200c <MX_USART6_UART_Init+0x58>)
 8001ff8:	f007 fc54 	bl	80098a4 <HAL_UART_Init>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d001      	beq.n	8002006 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8002002:	f000 f997 	bl	8002334 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002006:	bf00      	nop
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	200008e0 	.word	0x200008e0
 8002010:	40011400 	.word	0x40011400

08002014 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b082      	sub	sp, #8
 8002018:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800201a:	4b2a      	ldr	r3, [pc, #168]	@ (80020c4 <MX_DMA_Init+0xb0>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a29      	ldr	r2, [pc, #164]	@ (80020c4 <MX_DMA_Init+0xb0>)
 8002020:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b27      	ldr	r3, [pc, #156]	@ (80020c4 <MX_DMA_Init+0xb0>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002032:	4b24      	ldr	r3, [pc, #144]	@ (80020c4 <MX_DMA_Init+0xb0>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002036:	4a23      	ldr	r2, [pc, #140]	@ (80020c4 <MX_DMA_Init+0xb0>)
 8002038:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800203c:	6313      	str	r3, [r2, #48]	@ 0x30
 800203e:	4b21      	ldr	r3, [pc, #132]	@ (80020c4 <MX_DMA_Init+0xb0>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002042:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002046:	603b      	str	r3, [r7, #0]
 8002048:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800204a:	2200      	movs	r2, #0
 800204c:	2100      	movs	r1, #0
 800204e:	200c      	movs	r0, #12
 8002050:	f001 fc39 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002054:	200c      	movs	r0, #12
 8002056:	f001 fc52 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800205a:	2200      	movs	r2, #0
 800205c:	2100      	movs	r1, #0
 800205e:	200d      	movs	r0, #13
 8002060:	f001 fc31 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002064:	200d      	movs	r0, #13
 8002066:	f001 fc4a 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800206a:	2200      	movs	r2, #0
 800206c:	2100      	movs	r1, #0
 800206e:	2010      	movs	r0, #16
 8002070:	f001 fc29 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002074:	2010      	movs	r0, #16
 8002076:	f001 fc42 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800207a:	2200      	movs	r2, #0
 800207c:	2100      	movs	r1, #0
 800207e:	2039      	movs	r0, #57	@ 0x39
 8002080:	f001 fc21 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002084:	2039      	movs	r0, #57	@ 0x39
 8002086:	f001 fc3a 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800208a:	2200      	movs	r2, #0
 800208c:	2100      	movs	r1, #0
 800208e:	203a      	movs	r0, #58	@ 0x3a
 8002090:	f001 fc19 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002094:	203a      	movs	r0, #58	@ 0x3a
 8002096:	f001 fc32 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	203b      	movs	r0, #59	@ 0x3b
 80020a0:	f001 fc11 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80020a4:	203b      	movs	r0, #59	@ 0x3b
 80020a6:	f001 fc2a 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80020aa:	2200      	movs	r2, #0
 80020ac:	2100      	movs	r1, #0
 80020ae:	2046      	movs	r0, #70	@ 0x46
 80020b0:	f001 fc09 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80020b4:	2046      	movs	r0, #70	@ 0x46
 80020b6:	f001 fc22 	bl	80038fe <HAL_NVIC_EnableIRQ>

}
 80020ba:	bf00      	nop
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40023800 	.word	0x40023800

080020c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	@ 0x28
 80020cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ce:	f107 0314 	add.w	r3, r7, #20
 80020d2:	2200      	movs	r2, #0
 80020d4:	601a      	str	r2, [r3, #0]
 80020d6:	605a      	str	r2, [r3, #4]
 80020d8:	609a      	str	r2, [r3, #8]
 80020da:	60da      	str	r2, [r3, #12]
 80020dc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020de:	4b6f      	ldr	r3, [pc, #444]	@ (800229c <MX_GPIO_Init+0x1d4>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e2:	4a6e      	ldr	r2, [pc, #440]	@ (800229c <MX_GPIO_Init+0x1d4>)
 80020e4:	f043 0304 	orr.w	r3, r3, #4
 80020e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020ea:	4b6c      	ldr	r3, [pc, #432]	@ (800229c <MX_GPIO_Init+0x1d4>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	613b      	str	r3, [r7, #16]
 80020f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020f6:	4b69      	ldr	r3, [pc, #420]	@ (800229c <MX_GPIO_Init+0x1d4>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	4a68      	ldr	r2, [pc, #416]	@ (800229c <MX_GPIO_Init+0x1d4>)
 80020fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002100:	6313      	str	r3, [r2, #48]	@ 0x30
 8002102:	4b66      	ldr	r3, [pc, #408]	@ (800229c <MX_GPIO_Init+0x1d4>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210a:	60fb      	str	r3, [r7, #12]
 800210c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800210e:	4b63      	ldr	r3, [pc, #396]	@ (800229c <MX_GPIO_Init+0x1d4>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002112:	4a62      	ldr	r2, [pc, #392]	@ (800229c <MX_GPIO_Init+0x1d4>)
 8002114:	f043 0301 	orr.w	r3, r3, #1
 8002118:	6313      	str	r3, [r2, #48]	@ 0x30
 800211a:	4b60      	ldr	r3, [pc, #384]	@ (800229c <MX_GPIO_Init+0x1d4>)
 800211c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002126:	4b5d      	ldr	r3, [pc, #372]	@ (800229c <MX_GPIO_Init+0x1d4>)
 8002128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800212a:	4a5c      	ldr	r2, [pc, #368]	@ (800229c <MX_GPIO_Init+0x1d4>)
 800212c:	f043 0302 	orr.w	r3, r3, #2
 8002130:	6313      	str	r3, [r2, #48]	@ 0x30
 8002132:	4b5a      	ldr	r3, [pc, #360]	@ (800229c <MX_GPIO_Init+0x1d4>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	607b      	str	r3, [r7, #4]
 800213c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800213e:	4b57      	ldr	r3, [pc, #348]	@ (800229c <MX_GPIO_Init+0x1d4>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002142:	4a56      	ldr	r2, [pc, #344]	@ (800229c <MX_GPIO_Init+0x1d4>)
 8002144:	f043 0308 	orr.w	r3, r3, #8
 8002148:	6313      	str	r3, [r2, #48]	@ 0x30
 800214a:	4b54      	ldr	r3, [pc, #336]	@ (800229c <MX_GPIO_Init+0x1d4>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214e:	f003 0308 	and.w	r3, r3, #8
 8002152:	603b      	str	r3, [r7, #0]
 8002154:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RGB_R_Pin|BARO_CS_Pin, GPIO_PIN_SET);
 8002156:	2201      	movs	r2, #1
 8002158:	2118      	movs	r1, #24
 800215a:	4851      	ldr	r0, [pc, #324]	@ (80022a0 <MX_GPIO_Init+0x1d8>)
 800215c:	f002 f98e 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GYRO_CS_Pin|ACCEL_CS_Pin|CS_EXT_3_Pin|CS_EXT_2_Pin
 8002160:	2201      	movs	r2, #1
 8002162:	f240 313b 	movw	r1, #827	@ 0x33b
 8002166:	484f      	ldr	r0, [pc, #316]	@ (80022a4 <MX_GPIO_Init+0x1dc>)
 8002168:	f002 f988 	bl	800447c <HAL_GPIO_WritePin>
                          |CS_EXT_1_Pin|RGB_B_Pin|RGB_G_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin, GPIO_PIN_RESET);
 800216c:	2200      	movs	r2, #0
 800216e:	f24d 0104 	movw	r1, #53252	@ 0xd004
 8002172:	484c      	ldr	r0, [pc, #304]	@ (80022a4 <MX_GPIO_Init+0x1dc>)
 8002174:	f002 f982 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SERVO7_Pin|SEVO5_Pin|SERVO6_Pin, GPIO_PIN_RESET);
 8002178:	2200      	movs	r2, #0
 800217a:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 800217e:	484a      	ldr	r0, [pc, #296]	@ (80022a8 <MX_GPIO_Init+0x1e0>)
 8002180:	f002 f97c 	bl	800447c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002184:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002188:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800218a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800218e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002190:	2301      	movs	r3, #1
 8002192:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002194:	f107 0314 	add.w	r3, r7, #20
 8002198:	4619      	mov	r1, r3
 800219a:	4841      	ldr	r0, [pc, #260]	@ (80022a0 <MX_GPIO_Init+0x1d8>)
 800219c:	f001 ffba 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pin : RGB_R_Pin */
  GPIO_InitStruct.Pin = RGB_R_Pin;
 80021a0:	2308      	movs	r3, #8
 80021a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80021a4:	2311      	movs	r3, #17
 80021a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ac:	2300      	movs	r3, #0
 80021ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RGB_R_GPIO_Port, &GPIO_InitStruct);
 80021b0:	f107 0314 	add.w	r3, r7, #20
 80021b4:	4619      	mov	r1, r3
 80021b6:	483a      	ldr	r0, [pc, #232]	@ (80022a0 <MX_GPIO_Init+0x1d8>)
 80021b8:	f001 ffac 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CD_Pin */
  GPIO_InitStruct.Pin = SD_CD_Pin;
 80021bc:	2310      	movs	r3, #16
 80021be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021c0:	2300      	movs	r3, #0
 80021c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021c4:	2301      	movs	r3, #1
 80021c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_CD_GPIO_Port, &GPIO_InitStruct);
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	4619      	mov	r1, r3
 80021ce:	4836      	ldr	r0, [pc, #216]	@ (80022a8 <MX_GPIO_Init+0x1e0>)
 80021d0:	f001 ffa0 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pin : BARO_CS_Pin */
  GPIO_InitStruct.Pin = BARO_CS_Pin;
 80021d4:	2310      	movs	r3, #16
 80021d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d8:	2301      	movs	r3, #1
 80021da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021dc:	2301      	movs	r3, #1
 80021de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e0:	2300      	movs	r3, #0
 80021e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BARO_CS_GPIO_Port, &GPIO_InitStruct);
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	4619      	mov	r1, r3
 80021ea:	482d      	ldr	r0, [pc, #180]	@ (80022a0 <MX_GPIO_Init+0x1d8>)
 80021ec:	f001 ff92 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pins : GYRO_CS_Pin ACCEL_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin|ACCEL_CS_Pin;
 80021f0:	2303      	movs	r3, #3
 80021f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021f4:	2301      	movs	r3, #1
 80021f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f8:	2300      	movs	r3, #0
 80021fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fc:	2300      	movs	r3, #0
 80021fe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002200:	f107 0314 	add.w	r3, r7, #20
 8002204:	4619      	mov	r1, r3
 8002206:	4827      	ldr	r0, [pc, #156]	@ (80022a4 <MX_GPIO_Init+0x1dc>)
 8002208:	f001 ff84 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO1_Pin SERVO2_Pin SERVO3_Pin SERVO4_Pin */
  GPIO_InitStruct.Pin = SERVO1_Pin|SERVO2_Pin|SERVO3_Pin|SERVO4_Pin;
 800220c:	f24d 0304 	movw	r3, #53252	@ 0xd004
 8002210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002212:	2301      	movs	r3, #1
 8002214:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002216:	2300      	movs	r3, #0
 8002218:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800221a:	2303      	movs	r3, #3
 800221c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221e:	f107 0314 	add.w	r3, r7, #20
 8002222:	4619      	mov	r1, r3
 8002224:	481f      	ldr	r0, [pc, #124]	@ (80022a4 <MX_GPIO_Init+0x1dc>)
 8002226:	f001 ff75 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO7_Pin SEVO5_Pin SERVO6_Pin */
  GPIO_InitStruct.Pin = SERVO7_Pin|SEVO5_Pin|SERVO6_Pin;
 800222a:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800222e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002230:	2301      	movs	r3, #1
 8002232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002234:	2300      	movs	r3, #0
 8002236:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002238:	2303      	movs	r3, #3
 800223a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800223c:	f107 0314 	add.w	r3, r7, #20
 8002240:	4619      	mov	r1, r3
 8002242:	4819      	ldr	r0, [pc, #100]	@ (80022a8 <MX_GPIO_Init+0x1e0>)
 8002244:	f001 ff66 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_EXT_3_Pin CS_EXT_2_Pin CS_EXT_1_Pin */
  GPIO_InitStruct.Pin = CS_EXT_3_Pin|CS_EXT_2_Pin|CS_EXT_1_Pin;
 8002248:	2338      	movs	r3, #56	@ 0x38
 800224a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800224c:	2301      	movs	r3, #1
 800224e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002250:	2301      	movs	r3, #1
 8002252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002254:	2300      	movs	r3, #0
 8002256:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002258:	f107 0314 	add.w	r3, r7, #20
 800225c:	4619      	mov	r1, r3
 800225e:	4811      	ldr	r0, [pc, #68]	@ (80022a4 <MX_GPIO_Init+0x1dc>)
 8002260:	f001 ff58 	bl	8004114 <HAL_GPIO_Init>

  /*Configure GPIO pins : RGB_B_Pin RGB_G_Pin */
  GPIO_InitStruct.Pin = RGB_B_Pin|RGB_G_Pin;
 8002264:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002268:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800226a:	2311      	movs	r3, #17
 800226c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800226e:	2300      	movs	r3, #0
 8002270:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002272:	2300      	movs	r3, #0
 8002274:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002276:	f107 0314 	add.w	r3, r7, #20
 800227a:	4619      	mov	r1, r3
 800227c:	4809      	ldr	r0, [pc, #36]	@ (80022a4 <MX_GPIO_Init+0x1dc>)
 800227e:	f001 ff49 	bl	8004114 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002282:	2200      	movs	r2, #0
 8002284:	2100      	movs	r1, #0
 8002286:	2028      	movs	r0, #40	@ 0x28
 8002288:	f001 fb1d 	bl	80038c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800228c:	2028      	movs	r0, #40	@ 0x28
 800228e:	f001 fb36 	bl	80038fe <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002292:	bf00      	nop
 8002294:	3728      	adds	r7, #40	@ 0x28
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40023800 	.word	0x40023800
 80022a0:	40020800 	.word	0x40020800
 80022a4:	40020400 	.word	0x40020400
 80022a8:	40020000 	.word	0x40020000

080022ac <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == GPIO_PIN_13) {  // If interrupt came from PC13
 80022b6:	88fb      	ldrh	r3, [r7, #6]
 80022b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022bc:	d107      	bne.n	80022ce <HAL_GPIO_EXTI_Callback+0x22>
    	BMI_READ_GYRO_DATA();
 80022be:	f7fe ff75 	bl	80011ac <BMI_READ_GYRO_DATA>
    	BMI_CALCULATE_ANGLE(__HAL_TIM_GET_COUNTER(&htim2));
 80022c2:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <HAL_GPIO_EXTI_Callback+0x2c>)
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c8:	4618      	mov	r0, r3
 80022ca:	f7fe ffc1 	bl	8001250 <BMI_CALCULATE_ANGLE>
	}
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	200005c8 	.word	0x200005c8

080022dc <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80022e2:	463b      	mov	r3, r7
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80022ee:	f001 fb21 	bl	8003934 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80022f2:	2301      	movs	r3, #1
 80022f4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80022f6:	2300      	movs	r3, #0
 80022f8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80022fe:	231f      	movs	r3, #31
 8002300:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8002302:	2387      	movs	r3, #135	@ 0x87
 8002304:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8002306:	2300      	movs	r3, #0
 8002308:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800230a:	2300      	movs	r3, #0
 800230c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800230e:	2301      	movs	r3, #1
 8002310:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8002312:	2301      	movs	r3, #1
 8002314:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8002316:	2300      	movs	r3, #0
 8002318:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800231a:	2300      	movs	r3, #0
 800231c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800231e:	463b      	mov	r3, r7
 8002320:	4618      	mov	r0, r3
 8002322:	f001 fb3f 	bl	80039a4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002326:	2004      	movs	r0, #4
 8002328:	f001 fb1c 	bl	8003964 <HAL_MPU_Enable>

}
 800232c:	bf00      	nop
 800232e:	3710      	adds	r7, #16
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}

08002334 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002338:	b672      	cpsid	i
}
 800233a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800233c:	bf00      	nop
 800233e:	e7fd      	b.n	800233c <Error_Handler+0x8>

08002340 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002340:	b480      	push	{r7}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002346:	4b0f      	ldr	r3, [pc, #60]	@ (8002384 <HAL_MspInit+0x44>)
 8002348:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800234a:	4a0e      	ldr	r2, [pc, #56]	@ (8002384 <HAL_MspInit+0x44>)
 800234c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002350:	6413      	str	r3, [r2, #64]	@ 0x40
 8002352:	4b0c      	ldr	r3, [pc, #48]	@ (8002384 <HAL_MspInit+0x44>)
 8002354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800235a:	607b      	str	r3, [r7, #4]
 800235c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235e:	4b09      	ldr	r3, [pc, #36]	@ (8002384 <HAL_MspInit+0x44>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002362:	4a08      	ldr	r2, [pc, #32]	@ (8002384 <HAL_MspInit+0x44>)
 8002364:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002368:	6453      	str	r3, [r2, #68]	@ 0x44
 800236a:	4b06      	ldr	r3, [pc, #24]	@ (8002384 <HAL_MspInit+0x44>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002372:	603b      	str	r3, [r7, #0]
 8002374:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002376:	bf00      	nop
 8002378:	370c      	adds	r7, #12
 800237a:	46bd      	mov	sp, r7
 800237c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002380:	4770      	bx	lr
 8002382:	bf00      	nop
 8002384:	40023800 	.word	0x40023800

08002388 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b08a      	sub	sp, #40	@ 0x28
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	2200      	movs	r2, #0
 8002396:	601a      	str	r2, [r3, #0]
 8002398:	605a      	str	r2, [r3, #4]
 800239a:	609a      	str	r2, [r3, #8]
 800239c:	60da      	str	r2, [r3, #12]
 800239e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a15      	ldr	r2, [pc, #84]	@ (80023fc <HAL_ADC_MspInit+0x74>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d123      	bne.n	80023f2 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80023aa:	4b15      	ldr	r3, [pc, #84]	@ (8002400 <HAL_ADC_MspInit+0x78>)
 80023ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ae:	4a14      	ldr	r2, [pc, #80]	@ (8002400 <HAL_ADC_MspInit+0x78>)
 80023b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80023b6:	4b12      	ldr	r3, [pc, #72]	@ (8002400 <HAL_ADC_MspInit+0x78>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023c2:	4b0f      	ldr	r3, [pc, #60]	@ (8002400 <HAL_ADC_MspInit+0x78>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023c6:	4a0e      	ldr	r2, [pc, #56]	@ (8002400 <HAL_ADC_MspInit+0x78>)
 80023c8:	f043 0304 	orr.w	r3, r3, #4
 80023cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ce:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <HAL_ADC_MspInit+0x78>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023d2:	f003 0304 	and.w	r3, r3, #4
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = VBAT_SENSE_Pin;
 80023da:	2301      	movs	r3, #1
 80023dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80023de:	2303      	movs	r3, #3
 80023e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023e2:	2300      	movs	r3, #0
 80023e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSE_GPIO_Port, &GPIO_InitStruct);
 80023e6:	f107 0314 	add.w	r3, r7, #20
 80023ea:	4619      	mov	r1, r3
 80023ec:	4805      	ldr	r0, [pc, #20]	@ (8002404 <HAL_ADC_MspInit+0x7c>)
 80023ee:	f001 fe91 	bl	8004114 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80023f2:	bf00      	nop
 80023f4:	3728      	adds	r7, #40	@ 0x28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40012000 	.word	0x40012000
 8002400:	40023800 	.word	0x40023800
 8002404:	40020800 	.word	0x40020800

08002408 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b0aa      	sub	sp, #168	@ 0xa8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002410:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002414:	2200      	movs	r2, #0
 8002416:	601a      	str	r2, [r3, #0]
 8002418:	605a      	str	r2, [r3, #4]
 800241a:	609a      	str	r2, [r3, #8]
 800241c:	60da      	str	r2, [r3, #12]
 800241e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	2280      	movs	r2, #128	@ 0x80
 8002426:	2100      	movs	r1, #0
 8002428:	4618      	mov	r0, r3
 800242a:	f00d ff98 	bl	801035e <memset>
  if(hi2c->Instance==I2C1)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4a21      	ldr	r2, [pc, #132]	@ (80024b8 <HAL_I2C_MspInit+0xb0>)
 8002434:	4293      	cmp	r3, r2
 8002436:	d13b      	bne.n	80024b0 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002438:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800243c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800243e:	2300      	movs	r3, #0
 8002440:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4618      	mov	r0, r3
 8002448:	f004 f94c 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002452:	f7ff ff6f 	bl	8002334 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002456:	4b19      	ldr	r3, [pc, #100]	@ (80024bc <HAL_I2C_MspInit+0xb4>)
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	4a18      	ldr	r2, [pc, #96]	@ (80024bc <HAL_I2C_MspInit+0xb4>)
 800245c:	f043 0302 	orr.w	r3, r3, #2
 8002460:	6313      	str	r3, [r2, #48]	@ 0x30
 8002462:	4b16      	ldr	r3, [pc, #88]	@ (80024bc <HAL_I2C_MspInit+0xb4>)
 8002464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	613b      	str	r3, [r7, #16]
 800246c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800246e:	23c0      	movs	r3, #192	@ 0xc0
 8002470:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002474:	2312      	movs	r3, #18
 8002476:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247a:	2300      	movs	r3, #0
 800247c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002480:	2303      	movs	r3, #3
 8002482:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002486:	2304      	movs	r3, #4
 8002488:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800248c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002490:	4619      	mov	r1, r3
 8002492:	480b      	ldr	r0, [pc, #44]	@ (80024c0 <HAL_I2C_MspInit+0xb8>)
 8002494:	f001 fe3e 	bl	8004114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002498:	4b08      	ldr	r3, [pc, #32]	@ (80024bc <HAL_I2C_MspInit+0xb4>)
 800249a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800249c:	4a07      	ldr	r2, [pc, #28]	@ (80024bc <HAL_I2C_MspInit+0xb4>)
 800249e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80024a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80024a4:	4b05      	ldr	r3, [pc, #20]	@ (80024bc <HAL_I2C_MspInit+0xb4>)
 80024a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80024ac:	60fb      	str	r3, [r7, #12]
 80024ae:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80024b0:	bf00      	nop
 80024b2:	37a8      	adds	r7, #168	@ 0xa8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}
 80024b8:	40005400 	.word	0x40005400
 80024bc:	40023800 	.word	0x40023800
 80024c0:	40020400 	.word	0x40020400

080024c4 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b0aa      	sub	sp, #168	@ 0xa8
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024cc:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80024d0:	2200      	movs	r2, #0
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	605a      	str	r2, [r3, #4]
 80024d6:	609a      	str	r2, [r3, #8]
 80024d8:	60da      	str	r2, [r3, #12]
 80024da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80024dc:	f107 0314 	add.w	r3, r7, #20
 80024e0:	2280      	movs	r2, #128	@ 0x80
 80024e2:	2100      	movs	r1, #0
 80024e4:	4618      	mov	r0, r3
 80024e6:	f00d ff3a 	bl	801035e <memset>
  if(hsd->Instance==SDMMC1)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a34      	ldr	r2, [pc, #208]	@ (80025c0 <HAL_SD_MspInit+0xfc>)
 80024f0:	4293      	cmp	r3, r2
 80024f2:	d161      	bne.n	80025b8 <HAL_SD_MspInit+0xf4>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
 80024f4:	f44f 0320 	mov.w	r3, #10485760	@ 0xa00000
 80024f8:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80024fa:	2300      	movs	r3, #0
 80024fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8002500:	2300      	movs	r3, #0
 8002502:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002506:	f107 0314 	add.w	r3, r7, #20
 800250a:	4618      	mov	r0, r3
 800250c:	f004 f8ea 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8002516:	f7ff ff0d 	bl	8002334 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 800251a:	4b2a      	ldr	r3, [pc, #168]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 800251c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251e:	4a29      	ldr	r2, [pc, #164]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 8002520:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002524:	6453      	str	r3, [r2, #68]	@ 0x44
 8002526:	4b27      	ldr	r3, [pc, #156]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800252a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800252e:	613b      	str	r3, [r7, #16]
 8002530:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002532:	4b24      	ldr	r3, [pc, #144]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002536:	4a23      	ldr	r2, [pc, #140]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 8002538:	f043 0304 	orr.w	r3, r3, #4
 800253c:	6313      	str	r3, [r2, #48]	@ 0x30
 800253e:	4b21      	ldr	r3, [pc, #132]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	f003 0304 	and.w	r3, r3, #4
 8002546:	60fb      	str	r3, [r7, #12]
 8002548:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800254a:	4b1e      	ldr	r3, [pc, #120]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800254e:	4a1d      	ldr	r2, [pc, #116]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 8002550:	f043 0308 	orr.w	r3, r3, #8
 8002554:	6313      	str	r3, [r2, #48]	@ 0x30
 8002556:	4b1b      	ldr	r3, [pc, #108]	@ (80025c4 <HAL_SD_MspInit+0x100>)
 8002558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255a:	f003 0308 	and.w	r3, r3, #8
 800255e:	60bb      	str	r3, [r7, #8]
 8002560:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PC11     ------> SDMMC1_D3
    PC12     ------> SDMMC1_CK
    PD2     ------> SDMMC1_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8002562:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8002566:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800256a:	2302      	movs	r3, #2
 800256c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002570:	2300      	movs	r3, #0
 8002572:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002576:	2303      	movs	r3, #3
 8002578:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 800257c:	230c      	movs	r3, #12
 800257e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002582:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002586:	4619      	mov	r1, r3
 8002588:	480f      	ldr	r0, [pc, #60]	@ (80025c8 <HAL_SD_MspInit+0x104>)
 800258a:	f001 fdc3 	bl	8004114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800258e:	2304      	movs	r3, #4
 8002590:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002594:	2302      	movs	r3, #2
 8002596:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259a:	2300      	movs	r3, #0
 800259c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a0:	2303      	movs	r3, #3
 80025a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80025a6:	230c      	movs	r3, #12
 80025a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80025ac:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80025b0:	4619      	mov	r1, r3
 80025b2:	4806      	ldr	r0, [pc, #24]	@ (80025cc <HAL_SD_MspInit+0x108>)
 80025b4:	f001 fdae 	bl	8004114 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 80025b8:	bf00      	nop
 80025ba:	37a8      	adds	r7, #168	@ 0xa8
 80025bc:	46bd      	mov	sp, r7
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40012c00 	.word	0x40012c00
 80025c4:	40023800 	.word	0x40023800
 80025c8:	40020800 	.word	0x40020800
 80025cc:	40020c00 	.word	0x40020c00

080025d0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b08c      	sub	sp, #48	@ 0x30
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d8:	f107 031c 	add.w	r3, r7, #28
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]
 80025e0:	605a      	str	r2, [r3, #4]
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a3c      	ldr	r2, [pc, #240]	@ (80026e0 <HAL_SPI_MspInit+0x110>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d128      	bne.n	8002644 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025f2:	4b3c      	ldr	r3, [pc, #240]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 80025f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025f6:	4a3b      	ldr	r2, [pc, #236]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 80025f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80025fe:	4b39      	ldr	r3, [pc, #228]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002602:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800260a:	4b36      	ldr	r3, [pc, #216]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 800260c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260e:	4a35      	ldr	r2, [pc, #212]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	6313      	str	r3, [r2, #48]	@ 0x30
 8002616:	4b33      	ldr	r3, [pc, #204]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002622:	23e0      	movs	r3, #224	@ 0xe0
 8002624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002626:	2302      	movs	r3, #2
 8002628:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800262a:	2300      	movs	r3, #0
 800262c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800262e:	2303      	movs	r3, #3
 8002630:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002632:	2305      	movs	r3, #5
 8002634:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002636:	f107 031c 	add.w	r3, r7, #28
 800263a:	4619      	mov	r1, r3
 800263c:	482a      	ldr	r0, [pc, #168]	@ (80026e8 <HAL_SPI_MspInit+0x118>)
 800263e:	f001 fd69 	bl	8004114 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002642:	e049      	b.n	80026d8 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a28      	ldr	r2, [pc, #160]	@ (80026ec <HAL_SPI_MspInit+0x11c>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d144      	bne.n	80026d8 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800264e:	4b25      	ldr	r3, [pc, #148]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	4a24      	ldr	r2, [pc, #144]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002654:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002658:	6413      	str	r3, [r2, #64]	@ 0x40
 800265a:	4b22      	ldr	r3, [pc, #136]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002662:	613b      	str	r3, [r7, #16]
 8002664:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002666:	4b1f      	ldr	r3, [pc, #124]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	4a1e      	ldr	r2, [pc, #120]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 800266c:	f043 0304 	orr.w	r3, r3, #4
 8002670:	6313      	str	r3, [r2, #48]	@ 0x30
 8002672:	4b1c      	ldr	r3, [pc, #112]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002676:	f003 0304 	and.w	r3, r3, #4
 800267a:	60fb      	str	r3, [r7, #12]
 800267c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800267e:	4b19      	ldr	r3, [pc, #100]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002682:	4a18      	ldr	r2, [pc, #96]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 8002684:	f043 0302 	orr.w	r3, r3, #2
 8002688:	6313      	str	r3, [r2, #48]	@ 0x30
 800268a:	4b16      	ldr	r3, [pc, #88]	@ (80026e4 <HAL_SPI_MspInit+0x114>)
 800268c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	60bb      	str	r3, [r7, #8]
 8002694:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8002696:	2306      	movs	r3, #6
 8002698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800269a:	2302      	movs	r3, #2
 800269c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269e:	2300      	movs	r3, #0
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a2:	2303      	movs	r3, #3
 80026a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026a6:	2305      	movs	r3, #5
 80026a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026aa:	f107 031c 	add.w	r3, r7, #28
 80026ae:	4619      	mov	r1, r3
 80026b0:	480f      	ldr	r0, [pc, #60]	@ (80026f0 <HAL_SPI_MspInit+0x120>)
 80026b2:	f001 fd2f 	bl	8004114 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80026b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80026ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026bc:	2302      	movs	r3, #2
 80026be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c0:	2300      	movs	r3, #0
 80026c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c4:	2303      	movs	r3, #3
 80026c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80026c8:	2305      	movs	r3, #5
 80026ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026cc:	f107 031c 	add.w	r3, r7, #28
 80026d0:	4619      	mov	r1, r3
 80026d2:	4808      	ldr	r0, [pc, #32]	@ (80026f4 <HAL_SPI_MspInit+0x124>)
 80026d4:	f001 fd1e 	bl	8004114 <HAL_GPIO_Init>
}
 80026d8:	bf00      	nop
 80026da:	3730      	adds	r7, #48	@ 0x30
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	40013000 	.word	0x40013000
 80026e4:	40023800 	.word	0x40023800
 80026e8:	40020000 	.word	0x40020000
 80026ec:	40003800 	.word	0x40003800
 80026f0:	40020800 	.word	0x40020800
 80026f4:	40020400 	.word	0x40020400

080026f8 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	4a22      	ldr	r2, [pc, #136]	@ (8002790 <HAL_TIM_PWM_MspInit+0x98>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d13d      	bne.n	8002786 <HAL_TIM_PWM_MspInit+0x8e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800270a:	4b22      	ldr	r3, [pc, #136]	@ (8002794 <HAL_TIM_PWM_MspInit+0x9c>)
 800270c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800270e:	4a21      	ldr	r2, [pc, #132]	@ (8002794 <HAL_TIM_PWM_MspInit+0x9c>)
 8002710:	f043 0301 	orr.w	r3, r3, #1
 8002714:	6453      	str	r3, [r2, #68]	@ 0x44
 8002716:	4b1f      	ldr	r3, [pc, #124]	@ (8002794 <HAL_TIM_PWM_MspInit+0x9c>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	f003 0301 	and.w	r3, r3, #1
 800271e:	60fb      	str	r3, [r7, #12]
 8002720:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8002722:	4b1d      	ldr	r3, [pc, #116]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 8002724:	4a1d      	ldr	r2, [pc, #116]	@ (800279c <HAL_TIM_PWM_MspInit+0xa4>)
 8002726:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 8002728:	4b1b      	ldr	r3, [pc, #108]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 800272a:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 800272e:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002730:	4b19      	ldr	r3, [pc, #100]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 8002732:	2240      	movs	r2, #64	@ 0x40
 8002734:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002736:	4b18      	ldr	r3, [pc, #96]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 8002738:	2200      	movs	r2, #0
 800273a:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800273c:	4b16      	ldr	r3, [pc, #88]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 800273e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002742:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002744:	4b14      	ldr	r3, [pc, #80]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 8002746:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800274a:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800274c:	4b12      	ldr	r3, [pc, #72]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 800274e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002752:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8002754:	4b10      	ldr	r3, [pc, #64]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 8002756:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800275a:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 800275c:	4b0e      	ldr	r3, [pc, #56]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 800275e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002762:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002764:	4b0c      	ldr	r3, [pc, #48]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 8002766:	2200      	movs	r2, #0
 8002768:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800276a:	480b      	ldr	r0, [pc, #44]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 800276c:	f001 f95a 	bl	8003a24 <HAL_DMA_Init>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8002776:	f7ff fddd 	bl	8002334 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	4a06      	ldr	r2, [pc, #24]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 800277e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002780:	4a05      	ldr	r2, [pc, #20]	@ (8002798 <HAL_TIM_PWM_MspInit+0xa0>)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002786:	bf00      	nop
 8002788:	3710      	adds	r7, #16
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}
 800278e:	bf00      	nop
 8002790:	40010000 	.word	0x40010000
 8002794:	40023800 	.word	0x40023800
 8002798:	20000660 	.word	0x20000660
 800279c:	40026458 	.word	0x40026458

080027a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027b0:	d10c      	bne.n	80027cc <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027b2:	4b12      	ldr	r3, [pc, #72]	@ (80027fc <HAL_TIM_Base_MspInit+0x5c>)
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	4a11      	ldr	r2, [pc, #68]	@ (80027fc <HAL_TIM_Base_MspInit+0x5c>)
 80027b8:	f043 0301 	orr.w	r3, r3, #1
 80027bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027be:	4b0f      	ldr	r3, [pc, #60]	@ (80027fc <HAL_TIM_Base_MspInit+0x5c>)
 80027c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027c2:	f003 0301 	and.w	r3, r3, #1
 80027c6:	60fb      	str	r3, [r7, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM6_MspInit 1 */

    /* USER CODE END TIM6_MspInit 1 */
  }

}
 80027ca:	e010      	b.n	80027ee <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM6)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002800 <HAL_TIM_Base_MspInit+0x60>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d10b      	bne.n	80027ee <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80027d6:	4b09      	ldr	r3, [pc, #36]	@ (80027fc <HAL_TIM_Base_MspInit+0x5c>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027da:	4a08      	ldr	r2, [pc, #32]	@ (80027fc <HAL_TIM_Base_MspInit+0x5c>)
 80027dc:	f043 0310 	orr.w	r3, r3, #16
 80027e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e2:	4b06      	ldr	r3, [pc, #24]	@ (80027fc <HAL_TIM_Base_MspInit+0x5c>)
 80027e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e6:	f003 0310 	and.w	r3, r3, #16
 80027ea:	60bb      	str	r3, [r7, #8]
 80027ec:	68bb      	ldr	r3, [r7, #8]
}
 80027ee:	bf00      	nop
 80027f0:	3714      	adds	r7, #20
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40023800 	.word	0x40023800
 8002800:	40001000 	.word	0x40001000

08002804 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b088      	sub	sp, #32
 8002808:	af00      	add	r7, sp, #0
 800280a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800280c:	f107 030c 	add.w	r3, r7, #12
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	605a      	str	r2, [r3, #4]
 8002816:	609a      	str	r2, [r3, #8]
 8002818:	60da      	str	r2, [r3, #12]
 800281a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	4a11      	ldr	r2, [pc, #68]	@ (8002868 <HAL_TIM_MspPostInit+0x64>)
 8002822:	4293      	cmp	r3, r2
 8002824:	d11c      	bne.n	8002860 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002826:	4b11      	ldr	r3, [pc, #68]	@ (800286c <HAL_TIM_MspPostInit+0x68>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800282a:	4a10      	ldr	r2, [pc, #64]	@ (800286c <HAL_TIM_MspPostInit+0x68>)
 800282c:	f043 0301 	orr.w	r3, r3, #1
 8002830:	6313      	str	r3, [r2, #48]	@ 0x30
 8002832:	4b0e      	ldr	r3, [pc, #56]	@ (800286c <HAL_TIM_MspPostInit+0x68>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002836:	f003 0301 	and.w	r3, r3, #1
 800283a:	60bb      	str	r3, [r7, #8]
 800283c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DSHOT_PIN_Pin;
 800283e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002842:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002844:	2302      	movs	r3, #2
 8002846:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002848:	2300      	movs	r3, #0
 800284a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800284c:	2303      	movs	r3, #3
 800284e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002850:	2301      	movs	r3, #1
 8002852:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DSHOT_PIN_GPIO_Port, &GPIO_InitStruct);
 8002854:	f107 030c 	add.w	r3, r7, #12
 8002858:	4619      	mov	r1, r3
 800285a:	4805      	ldr	r0, [pc, #20]	@ (8002870 <HAL_TIM_MspPostInit+0x6c>)
 800285c:	f001 fc5a 	bl	8004114 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002860:	bf00      	nop
 8002862:	3720      	adds	r7, #32
 8002864:	46bd      	mov	sp, r7
 8002866:	bd80      	pop	{r7, pc}
 8002868:	40010000 	.word	0x40010000
 800286c:	40023800 	.word	0x40023800
 8002870:	40020000 	.word	0x40020000

08002874 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b0b2      	sub	sp, #200	@ 0xc8
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800287c:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002880:	2200      	movs	r2, #0
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	605a      	str	r2, [r3, #4]
 8002886:	609a      	str	r2, [r3, #8]
 8002888:	60da      	str	r2, [r3, #12]
 800288a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800288c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002890:	2280      	movs	r2, #128	@ 0x80
 8002892:	2100      	movs	r1, #0
 8002894:	4618      	mov	r0, r3
 8002896:	f00d fd62 	bl	801035e <memset>
  if(huart->Instance==UART4)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4a89      	ldr	r2, [pc, #548]	@ (8002ac4 <HAL_UART_MspInit+0x250>)
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d16b      	bne.n	800297c <HAL_UART_MspInit+0x108>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80028a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80028a8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80028aa:	2300      	movs	r3, #0
 80028ac:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80028ae:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80028b2:	4618      	mov	r0, r3
 80028b4:	f003 ff16 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80028be:	f7ff fd39 	bl	8002334 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80028c2:	4b81      	ldr	r3, [pc, #516]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80028c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028c6:	4a80      	ldr	r2, [pc, #512]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80028c8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80028cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80028ce:	4b7e      	ldr	r3, [pc, #504]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80028d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028d2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80028d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028da:	4b7b      	ldr	r3, [pc, #492]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	4a7a      	ldr	r2, [pc, #488]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80028e0:	f043 0301 	orr.w	r3, r3, #1
 80028e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028e6:	4b78      	ldr	r3, [pc, #480]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80028e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ea:	f003 0301 	and.w	r3, r3, #1
 80028ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80028f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80028f2:	2303      	movs	r3, #3
 80028f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f8:	2302      	movs	r3, #2
 80028fa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028fe:	2300      	movs	r3, #0
 8002900:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002904:	2303      	movs	r3, #3
 8002906:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800290a:	2308      	movs	r3, #8
 800290c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002910:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002914:	4619      	mov	r1, r3
 8002916:	486d      	ldr	r0, [pc, #436]	@ (8002acc <HAL_UART_MspInit+0x258>)
 8002918:	f001 fbfc 	bl	8004114 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 800291c:	4b6c      	ldr	r3, [pc, #432]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 800291e:	4a6d      	ldr	r2, [pc, #436]	@ (8002ad4 <HAL_UART_MspInit+0x260>)
 8002920:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8002922:	4b6b      	ldr	r3, [pc, #428]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002924:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002928:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800292a:	4b69      	ldr	r3, [pc, #420]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002930:	4b67      	ldr	r3, [pc, #412]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002932:	2200      	movs	r2, #0
 8002934:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002936:	4b66      	ldr	r3, [pc, #408]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002938:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800293c:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800293e:	4b64      	ldr	r3, [pc, #400]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002940:	2200      	movs	r2, #0
 8002942:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002944:	4b62      	ldr	r3, [pc, #392]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002946:	2200      	movs	r2, #0
 8002948:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 800294a:	4b61      	ldr	r3, [pc, #388]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 800294c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002950:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002952:	4b5f      	ldr	r3, [pc, #380]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002954:	2200      	movs	r2, #0
 8002956:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002958:	4b5d      	ldr	r3, [pc, #372]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 800295a:	2200      	movs	r2, #0
 800295c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800295e:	485c      	ldr	r0, [pc, #368]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002960:	f001 f860 	bl	8003a24 <HAL_DMA_Init>
 8002964:	4603      	mov	r3, r0
 8002966:	2b00      	cmp	r3, #0
 8002968:	d001      	beq.n	800296e <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 800296a:	f7ff fce3 	bl	8002334 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	4a57      	ldr	r2, [pc, #348]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002972:	675a      	str	r2, [r3, #116]	@ 0x74
 8002974:	4a56      	ldr	r2, [pc, #344]	@ (8002ad0 <HAL_UART_MspInit+0x25c>)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6393      	str	r3, [r2, #56]	@ 0x38
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 800297a:	e20a      	b.n	8002d92 <HAL_UART_MspInit+0x51e>
  else if(huart->Instance==USART1)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a55      	ldr	r2, [pc, #340]	@ (8002ad8 <HAL_UART_MspInit+0x264>)
 8002982:	4293      	cmp	r3, r2
 8002984:	f040 80b2 	bne.w	8002aec <HAL_UART_MspInit+0x278>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002988:	2340      	movs	r3, #64	@ 0x40
 800298a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800298c:	2300      	movs	r3, #0
 800298e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002990:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002994:	4618      	mov	r0, r3
 8002996:	f003 fea5 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d001      	beq.n	80029a4 <HAL_UART_MspInit+0x130>
      Error_Handler();
 80029a0:	f7ff fcc8 	bl	8002334 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 80029a4:	4b48      	ldr	r3, [pc, #288]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80029a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a8:	4a47      	ldr	r2, [pc, #284]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80029aa:	f043 0310 	orr.w	r3, r3, #16
 80029ae:	6453      	str	r3, [r2, #68]	@ 0x44
 80029b0:	4b45      	ldr	r3, [pc, #276]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80029b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b4:	f003 0310 	and.w	r3, r3, #16
 80029b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80029ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029bc:	4b42      	ldr	r3, [pc, #264]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80029be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c0:	4a41      	ldr	r2, [pc, #260]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80029c2:	f043 0301 	orr.w	r3, r3, #1
 80029c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80029c8:	4b3f      	ldr	r3, [pc, #252]	@ (8002ac8 <HAL_UART_MspInit+0x254>)
 80029ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029cc:	f003 0301 	and.w	r3, r3, #1
 80029d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80029d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80029d4:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80029d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029dc:	2302      	movs	r3, #2
 80029de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e2:	2300      	movs	r3, #0
 80029e4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e8:	2303      	movs	r3, #3
 80029ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029ee:	2307      	movs	r3, #7
 80029f0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f4:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 80029f8:	4619      	mov	r1, r3
 80029fa:	4834      	ldr	r0, [pc, #208]	@ (8002acc <HAL_UART_MspInit+0x258>)
 80029fc:	f001 fb8a 	bl	8004114 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002a00:	4b36      	ldr	r3, [pc, #216]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a02:	4a37      	ldr	r2, [pc, #220]	@ (8002ae0 <HAL_UART_MspInit+0x26c>)
 8002a04:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002a06:	4b35      	ldr	r3, [pc, #212]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a08:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a0c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a0e:	4b33      	ldr	r3, [pc, #204]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a14:	4b31      	ldr	r3, [pc, #196]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a16:	2200      	movs	r2, #0
 8002a18:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a1a:	4b30      	ldr	r3, [pc, #192]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a1c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a20:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a22:	4b2e      	ldr	r3, [pc, #184]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a24:	2200      	movs	r2, #0
 8002a26:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a28:	4b2c      	ldr	r3, [pc, #176]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a34:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a36:	4b29      	ldr	r3, [pc, #164]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a38:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a3c:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a3e:	4b27      	ldr	r3, [pc, #156]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002a44:	4825      	ldr	r0, [pc, #148]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a46:	f000 ffed 	bl	8003a24 <HAL_DMA_Init>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_UART_MspInit+0x1e0>
      Error_Handler();
 8002a50:	f7ff fc70 	bl	8002334 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a21      	ldr	r2, [pc, #132]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a58:	675a      	str	r2, [r3, #116]	@ 0x74
 8002a5a:	4a20      	ldr	r2, [pc, #128]	@ (8002adc <HAL_UART_MspInit+0x268>)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002a60:	4b20      	ldr	r3, [pc, #128]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a62:	4a21      	ldr	r2, [pc, #132]	@ (8002ae8 <HAL_UART_MspInit+0x274>)
 8002a64:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002a66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a68:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002a6c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a70:	2240      	movs	r2, #64	@ 0x40
 8002a72:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a74:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a7a:	4b1a      	ldr	r3, [pc, #104]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a80:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a82:	4b18      	ldr	r3, [pc, #96]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a88:	4b16      	ldr	r3, [pc, #88]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8002a8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a94:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002a96:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002a98:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a9c:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a9e:	4b11      	ldr	r3, [pc, #68]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002aa4:	480f      	ldr	r0, [pc, #60]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002aa6:	f000 ffbd 	bl	8003a24 <HAL_DMA_Init>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <HAL_UART_MspInit+0x240>
      Error_Handler();
 8002ab0:	f7ff fc40 	bl	8002334 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a0b      	ldr	r2, [pc, #44]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002ab8:	671a      	str	r2, [r3, #112]	@ 0x70
 8002aba:	4a0a      	ldr	r2, [pc, #40]	@ (8002ae4 <HAL_UART_MspInit+0x270>)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002ac0:	e167      	b.n	8002d92 <HAL_UART_MspInit+0x51e>
 8002ac2:	bf00      	nop
 8002ac4:	40004c00 	.word	0x40004c00
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40020000 	.word	0x40020000
 8002ad0:	20000968 	.word	0x20000968
 8002ad4:	40026040 	.word	0x40026040
 8002ad8:	40011000 	.word	0x40011000
 8002adc:	200009c8 	.word	0x200009c8
 8002ae0:	40026440 	.word	0x40026440
 8002ae4:	20000a28 	.word	0x20000a28
 8002ae8:	400264b8 	.word	0x400264b8
  else if(huart->Instance==USART2)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4aaa      	ldr	r2, [pc, #680]	@ (8002d9c <HAL_UART_MspInit+0x528>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d16a      	bne.n	8002bcc <HAL_UART_MspInit+0x358>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002af6:	2380      	movs	r3, #128	@ 0x80
 8002af8:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002afa:	2300      	movs	r3, #0
 8002afc:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002afe:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002b02:	4618      	mov	r0, r3
 8002b04:	f003 fdee 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_UART_MspInit+0x29e>
      Error_Handler();
 8002b0e:	f7ff fc11 	bl	8002334 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b12:	4ba3      	ldr	r3, [pc, #652]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b16:	4aa2      	ldr	r2, [pc, #648]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002b18:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b1e:	4ba0      	ldr	r3, [pc, #640]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b26:	623b      	str	r3, [r7, #32]
 8002b28:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b2a:	4b9d      	ldr	r3, [pc, #628]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2e:	4a9c      	ldr	r2, [pc, #624]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002b30:	f043 0301 	orr.w	r3, r3, #1
 8002b34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b36:	4b9a      	ldr	r3, [pc, #616]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3a:	f003 0301 	and.w	r3, r3, #1
 8002b3e:	61fb      	str	r3, [r7, #28]
 8002b40:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b42:	230c      	movs	r3, #12
 8002b44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b54:	2303      	movs	r3, #3
 8002b56:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b5a:	2307      	movs	r3, #7
 8002b5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b60:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002b64:	4619      	mov	r1, r3
 8002b66:	488f      	ldr	r0, [pc, #572]	@ (8002da4 <HAL_UART_MspInit+0x530>)
 8002b68:	f001 fad4 	bl	8004114 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002b6c:	4b8e      	ldr	r3, [pc, #568]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b6e:	4a8f      	ldr	r2, [pc, #572]	@ (8002dac <HAL_UART_MspInit+0x538>)
 8002b70:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002b72:	4b8d      	ldr	r3, [pc, #564]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b74:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002b78:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002b7a:	4b8b      	ldr	r3, [pc, #556]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b80:	4b89      	ldr	r3, [pc, #548]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b82:	2200      	movs	r2, #0
 8002b84:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002b86:	4b88      	ldr	r3, [pc, #544]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b88:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b8c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b8e:	4b86      	ldr	r3, [pc, #536]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b90:	2200      	movs	r2, #0
 8002b92:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b94:	4b84      	ldr	r3, [pc, #528]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b96:	2200      	movs	r2, #0
 8002b98:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002b9a:	4b83      	ldr	r3, [pc, #524]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002b9c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002ba0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ba2:	4b81      	ldr	r3, [pc, #516]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002ba8:	4b7f      	ldr	r3, [pc, #508]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002baa:	2200      	movs	r2, #0
 8002bac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002bae:	487e      	ldr	r0, [pc, #504]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002bb0:	f000 ff38 	bl	8003a24 <HAL_DMA_Init>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_UART_MspInit+0x34a>
      Error_Handler();
 8002bba:	f7ff fbbb 	bl	8002334 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a79      	ldr	r2, [pc, #484]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002bc2:	675a      	str	r2, [r3, #116]	@ 0x74
 8002bc4:	4a78      	ldr	r2, [pc, #480]	@ (8002da8 <HAL_UART_MspInit+0x534>)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002bca:	e0e2      	b.n	8002d92 <HAL_UART_MspInit+0x51e>
  else if(huart->Instance==USART3)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a77      	ldr	r2, [pc, #476]	@ (8002db0 <HAL_UART_MspInit+0x53c>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d16c      	bne.n	8002cb0 <HAL_UART_MspInit+0x43c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002bd6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bda:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002be0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002be4:	4618      	mov	r0, r3
 8002be6:	f003 fd7d 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_UART_MspInit+0x380>
      Error_Handler();
 8002bf0:	f7ff fba0 	bl	8002334 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002bf4:	4b6a      	ldr	r3, [pc, #424]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf8:	4a69      	ldr	r2, [pc, #420]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002bfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bfe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c00:	4b67      	ldr	r3, [pc, #412]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002c08:	61bb      	str	r3, [r7, #24]
 8002c0a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0c:	4b64      	ldr	r3, [pc, #400]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002c0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c10:	4a63      	ldr	r2, [pc, #396]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002c12:	f043 0302 	orr.w	r3, r3, #2
 8002c16:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c18:	4b61      	ldr	r3, [pc, #388]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002c1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	617b      	str	r3, [r7, #20]
 8002c22:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002c24:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002c28:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c32:	2300      	movs	r3, #0
 8002c34:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c3e:	2307      	movs	r3, #7
 8002c40:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c44:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002c48:	4619      	mov	r1, r3
 8002c4a:	485a      	ldr	r0, [pc, #360]	@ (8002db4 <HAL_UART_MspInit+0x540>)
 8002c4c:	f001 fa62 	bl	8004114 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8002c50:	4b59      	ldr	r3, [pc, #356]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c52:	4a5a      	ldr	r2, [pc, #360]	@ (8002dbc <HAL_UART_MspInit+0x548>)
 8002c54:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002c56:	4b58      	ldr	r3, [pc, #352]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c58:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002c5c:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c5e:	4b56      	ldr	r3, [pc, #344]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c64:	4b54      	ldr	r3, [pc, #336]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c6a:	4b53      	ldr	r3, [pc, #332]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c70:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c72:	4b51      	ldr	r3, [pc, #324]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c78:	4b4f      	ldr	r3, [pc, #316]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002c7e:	4b4e      	ldr	r3, [pc, #312]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c84:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c86:	4b4c      	ldr	r3, [pc, #304]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002c8c:	4b4a      	ldr	r3, [pc, #296]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002c92:	4849      	ldr	r0, [pc, #292]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002c94:	f000 fec6 	bl	8003a24 <HAL_DMA_Init>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_UART_MspInit+0x42e>
      Error_Handler();
 8002c9e:	f7ff fb49 	bl	8002334 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a44      	ldr	r2, [pc, #272]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002ca6:	675a      	str	r2, [r3, #116]	@ 0x74
 8002ca8:	4a43      	ldr	r2, [pc, #268]	@ (8002db8 <HAL_UART_MspInit+0x544>)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002cae:	e070      	b.n	8002d92 <HAL_UART_MspInit+0x51e>
  else if(huart->Instance==USART6)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a42      	ldr	r2, [pc, #264]	@ (8002dc0 <HAL_UART_MspInit+0x54c>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d16b      	bne.n	8002d92 <HAL_UART_MspInit+0x51e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002cba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002cbe:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002cc6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f003 fd0a 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 8002cd0:	4603      	mov	r3, r0
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d001      	beq.n	8002cda <HAL_UART_MspInit+0x466>
      Error_Handler();
 8002cd6:	f7ff fb2d 	bl	8002334 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002cda:	4b31      	ldr	r3, [pc, #196]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cde:	4a30      	ldr	r2, [pc, #192]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002ce0:	f043 0320 	orr.w	r3, r3, #32
 8002ce4:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ce6:	4b2e      	ldr	r3, [pc, #184]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cea:	f003 0320 	and.w	r3, r3, #32
 8002cee:	613b      	str	r3, [r7, #16]
 8002cf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002cf2:	4b2b      	ldr	r3, [pc, #172]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf6:	4a2a      	ldr	r2, [pc, #168]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002cf8:	f043 0304 	orr.w	r3, r3, #4
 8002cfc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cfe:	4b28      	ldr	r3, [pc, #160]	@ (8002da0 <HAL_UART_MspInit+0x52c>)
 8002d00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d02:	f003 0304 	and.w	r3, r3, #4
 8002d06:	60fb      	str	r3, [r7, #12]
 8002d08:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002d0a:	23c0      	movs	r3, #192	@ 0xc0
 8002d0c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d10:	2302      	movs	r3, #2
 8002d12:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d16:	2300      	movs	r3, #0
 8002d18:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002d22:	2308      	movs	r3, #8
 8002d24:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d28:	f107 03b4 	add.w	r3, r7, #180	@ 0xb4
 8002d2c:	4619      	mov	r1, r3
 8002d2e:	4825      	ldr	r0, [pc, #148]	@ (8002dc4 <HAL_UART_MspInit+0x550>)
 8002d30:	f001 f9f0 	bl	8004114 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8002d34:	4b24      	ldr	r3, [pc, #144]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d36:	4a25      	ldr	r2, [pc, #148]	@ (8002dcc <HAL_UART_MspInit+0x558>)
 8002d38:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 8002d3a:	4b23      	ldr	r3, [pc, #140]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d3c:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8002d40:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d42:	4b21      	ldr	r3, [pc, #132]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d44:	2200      	movs	r2, #0
 8002d46:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d48:	4b1f      	ldr	r3, [pc, #124]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d4e:	4b1e      	ldr	r3, [pc, #120]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d50:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d54:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d56:	4b1c      	ldr	r3, [pc, #112]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8002d62:	4b19      	ldr	r3, [pc, #100]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d64:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002d68:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d6a:	4b17      	ldr	r3, [pc, #92]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d70:	4b15      	ldr	r3, [pc, #84]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8002d76:	4814      	ldr	r0, [pc, #80]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d78:	f000 fe54 	bl	8003a24 <HAL_DMA_Init>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <HAL_UART_MspInit+0x512>
      Error_Handler();
 8002d82:	f7ff fad7 	bl	8002334 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a0f      	ldr	r2, [pc, #60]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d8a:	675a      	str	r2, [r3, #116]	@ 0x74
 8002d8c:	4a0e      	ldr	r2, [pc, #56]	@ (8002dc8 <HAL_UART_MspInit+0x554>)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002d92:	bf00      	nop
 8002d94:	37c8      	adds	r7, #200	@ 0xc8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	40004400 	.word	0x40004400
 8002da0:	40023800 	.word	0x40023800
 8002da4:	40020000 	.word	0x40020000
 8002da8:	20000a88 	.word	0x20000a88
 8002dac:	40026088 	.word	0x40026088
 8002db0:	40004800 	.word	0x40004800
 8002db4:	40020400 	.word	0x40020400
 8002db8:	20000ae8 	.word	0x20000ae8
 8002dbc:	40026028 	.word	0x40026028
 8002dc0:	40011400 	.word	0x40011400
 8002dc4:	40020800 	.word	0x40020800
 8002dc8:	20000b48 	.word	0x20000b48
 8002dcc:	40026428 	.word	0x40026428

08002dd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8002dd4:	f003 fc6a 	bl	80066ac <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002dd8:	bf00      	nop
 8002dda:	e7fd      	b.n	8002dd8 <NMI_Handler+0x8>

08002ddc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002de0:	bf00      	nop
 8002de2:	e7fd      	b.n	8002de0 <HardFault_Handler+0x4>

08002de4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002de8:	bf00      	nop
 8002dea:	e7fd      	b.n	8002de8 <MemManage_Handler+0x4>

08002dec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002df0:	bf00      	nop
 8002df2:	e7fd      	b.n	8002df0 <BusFault_Handler+0x4>

08002df4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002df4:	b480      	push	{r7}
 8002df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002df8:	bf00      	nop
 8002dfa:	e7fd      	b.n	8002df8 <UsageFault_Handler+0x4>

08002dfc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002e00:	bf00      	nop
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr

08002e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002e1c:	bf00      	nop
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr

08002e26 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002e2a:	f000 f999 	bl	8003160 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002e2e:	bf00      	nop
 8002e30:	bd80      	pop	{r7, pc}
	...

08002e34 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002e38:	4802      	ldr	r0, [pc, #8]	@ (8002e44 <DMA1_Stream1_IRQHandler+0x10>)
 8002e3a:	f000 ff01 	bl	8003c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002e3e:	bf00      	nop
 8002e40:	bd80      	pop	{r7, pc}
 8002e42:	bf00      	nop
 8002e44:	20000ae8 	.word	0x20000ae8

08002e48 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8002e4c:	4802      	ldr	r0, [pc, #8]	@ (8002e58 <DMA1_Stream2_IRQHandler+0x10>)
 8002e4e:	f000 fef7 	bl	8003c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002e52:	bf00      	nop
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	20000968 	.word	0x20000968

08002e5c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002e60:	4802      	ldr	r0, [pc, #8]	@ (8002e6c <DMA1_Stream5_IRQHandler+0x10>)
 8002e62:	f000 feed 	bl	8003c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002e66:	bf00      	nop
 8002e68:	bd80      	pop	{r7, pc}
 8002e6a:	bf00      	nop
 8002e6c:	20000a88 	.word	0x20000a88

08002e70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002e74:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002e78:	f001 fb1a 	bl	80044b0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e7c:	bf00      	nop
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002e84:	4802      	ldr	r0, [pc, #8]	@ (8002e90 <DMA2_Stream1_IRQHandler+0x10>)
 8002e86:	f000 fedb 	bl	8003c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	20000b48 	.word	0x20000b48

08002e94 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002e98:	4802      	ldr	r0, [pc, #8]	@ (8002ea4 <DMA2_Stream2_IRQHandler+0x10>)
 8002e9a:	f000 fed1 	bl	8003c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	200009c8 	.word	0x200009c8

08002ea8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8002eac:	4802      	ldr	r0, [pc, #8]	@ (8002eb8 <DMA2_Stream3_IRQHandler+0x10>)
 8002eae:	f000 fec7 	bl	8003c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000660 	.word	0x20000660

08002ebc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002ec0:	4802      	ldr	r0, [pc, #8]	@ (8002ecc <OTG_FS_IRQHandler+0x10>)
 8002ec2:	f001 fd78 	bl	80049b6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	200020a4 	.word	0x200020a4

08002ed0 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002ed4:	4802      	ldr	r0, [pc, #8]	@ (8002ee0 <DMA2_Stream7_IRQHandler+0x10>)
 8002ed6:	f000 feb3 	bl	8003c40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002eda:	bf00      	nop
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	20000a28 	.word	0x20000a28

08002ee4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	af00      	add	r7, sp, #0
  return 1;
 8002ee8:	2301      	movs	r3, #1
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <_kill>:

int _kill(int pid, int sig)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
 8002efc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002efe:	f00d fa91 	bl	8010424 <__errno>
 8002f02:	4603      	mov	r3, r0
 8002f04:	2216      	movs	r2, #22
 8002f06:	601a      	str	r2, [r3, #0]
  return -1;
 8002f08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <_exit>:

void _exit (int status)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002f1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff ffe7 	bl	8002ef4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002f26:	bf00      	nop
 8002f28:	e7fd      	b.n	8002f26 <_exit+0x12>

08002f2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f2a:	b580      	push	{r7, lr}
 8002f2c:	b086      	sub	sp, #24
 8002f2e:	af00      	add	r7, sp, #0
 8002f30:	60f8      	str	r0, [r7, #12]
 8002f32:	60b9      	str	r1, [r7, #8]
 8002f34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f36:	2300      	movs	r3, #0
 8002f38:	617b      	str	r3, [r7, #20]
 8002f3a:	e00a      	b.n	8002f52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002f3c:	f3af 8000 	nop.w
 8002f40:	4601      	mov	r1, r0
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	1c5a      	adds	r2, r3, #1
 8002f46:	60ba      	str	r2, [r7, #8]
 8002f48:	b2ca      	uxtb	r2, r1
 8002f4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	3301      	adds	r3, #1
 8002f50:	617b      	str	r3, [r7, #20]
 8002f52:	697a      	ldr	r2, [r7, #20]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	dbf0      	blt.n	8002f3c <_read+0x12>
  }

  return len;
 8002f5a:	687b      	ldr	r3, [r7, #4]
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	3718      	adds	r7, #24
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bd80      	pop	{r7, pc}

08002f64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b086      	sub	sp, #24
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	60f8      	str	r0, [r7, #12]
 8002f6c:	60b9      	str	r1, [r7, #8]
 8002f6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f70:	2300      	movs	r3, #0
 8002f72:	617b      	str	r3, [r7, #20]
 8002f74:	e009      	b.n	8002f8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	1c5a      	adds	r2, r3, #1
 8002f7a:	60ba      	str	r2, [r7, #8]
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	4618      	mov	r0, r3
 8002f80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	3301      	adds	r3, #1
 8002f88:	617b      	str	r3, [r7, #20]
 8002f8a:	697a      	ldr	r2, [r7, #20]
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	dbf1      	blt.n	8002f76 <_write+0x12>
  }
  return len;
 8002f92:	687b      	ldr	r3, [r7, #4]
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3718      	adds	r7, #24
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}

08002f9c <_close>:

int _close(int file)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002fa4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	b083      	sub	sp, #12
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	6078      	str	r0, [r7, #4]
 8002fbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002fc4:	605a      	str	r2, [r3, #4]
  return 0;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr

08002fd4 <_isatty>:

int _isatty(int file)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002fdc:	2301      	movs	r3, #1
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002fea:	b480      	push	{r7}
 8002fec:	b085      	sub	sp, #20
 8002fee:	af00      	add	r7, sp, #0
 8002ff0:	60f8      	str	r0, [r7, #12]
 8002ff2:	60b9      	str	r1, [r7, #8]
 8002ff4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3714      	adds	r7, #20
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003002:	4770      	bx	lr

08003004 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800300c:	4a14      	ldr	r2, [pc, #80]	@ (8003060 <_sbrk+0x5c>)
 800300e:	4b15      	ldr	r3, [pc, #84]	@ (8003064 <_sbrk+0x60>)
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003018:	4b13      	ldr	r3, [pc, #76]	@ (8003068 <_sbrk+0x64>)
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d102      	bne.n	8003026 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003020:	4b11      	ldr	r3, [pc, #68]	@ (8003068 <_sbrk+0x64>)
 8003022:	4a12      	ldr	r2, [pc, #72]	@ (800306c <_sbrk+0x68>)
 8003024:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003026:	4b10      	ldr	r3, [pc, #64]	@ (8003068 <_sbrk+0x64>)
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	4413      	add	r3, r2
 800302e:	693a      	ldr	r2, [r7, #16]
 8003030:	429a      	cmp	r2, r3
 8003032:	d207      	bcs.n	8003044 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003034:	f00d f9f6 	bl	8010424 <__errno>
 8003038:	4603      	mov	r3, r0
 800303a:	220c      	movs	r2, #12
 800303c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800303e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003042:	e009      	b.n	8003058 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003044:	4b08      	ldr	r3, [pc, #32]	@ (8003068 <_sbrk+0x64>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800304a:	4b07      	ldr	r3, [pc, #28]	@ (8003068 <_sbrk+0x64>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4413      	add	r3, r2
 8003052:	4a05      	ldr	r2, [pc, #20]	@ (8003068 <_sbrk+0x64>)
 8003054:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003056:	68fb      	ldr	r3, [r7, #12]
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	20040000 	.word	0x20040000
 8003064:	00000400 	.word	0x00000400
 8003068:	20000ba8 	.word	0x20000ba8
 800306c:	200026d0 	.word	0x200026d0

08003070 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003074:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <SystemInit+0x20>)
 8003076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800307a:	4a05      	ldr	r2, [pc, #20]	@ (8003090 <SystemInit+0x20>)
 800307c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003080:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003084:	bf00      	nop
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	e000ed00 	.word	0xe000ed00

08003094 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003094:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80030cc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 8003098:	f7ff ffea 	bl	8003070 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800309c:	480c      	ldr	r0, [pc, #48]	@ (80030d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800309e:	490d      	ldr	r1, [pc, #52]	@ (80030d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80030a0:	4a0d      	ldr	r2, [pc, #52]	@ (80030d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80030a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80030a4:	e002      	b.n	80030ac <LoopCopyDataInit>

080030a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80030a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80030a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80030aa:	3304      	adds	r3, #4

080030ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030b0:	d3f9      	bcc.n	80030a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030b2:	4a0a      	ldr	r2, [pc, #40]	@ (80030dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80030b4:	4c0a      	ldr	r4, [pc, #40]	@ (80030e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80030b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030b8:	e001      	b.n	80030be <LoopFillZerobss>

080030ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030bc:	3204      	adds	r2, #4

080030be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030c0:	d3fb      	bcc.n	80030ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80030c2:	f00d f9b5 	bl	8010430 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030c6:	f7fe fb87 	bl	80017d8 <main>
  bx  lr    
 80030ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030cc:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80030d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030d4:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 80030d8:	080127d4 	.word	0x080127d4
  ldr r2, =_sbss
 80030dc:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 80030e0:	200026d0 	.word	0x200026d0

080030e4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030e4:	e7fe      	b.n	80030e4 <ADC_IRQHandler>

080030e6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030e6:	b580      	push	{r7, lr}
 80030e8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030ea:	2003      	movs	r0, #3
 80030ec:	f000 fbe0 	bl	80038b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030f0:	200f      	movs	r0, #15
 80030f2:	f000 f805 	bl	8003100 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030f6:	f7ff f923 	bl	8002340 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030fa:	2300      	movs	r3, #0
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	bd80      	pop	{r7, pc}

08003100 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003108:	4b12      	ldr	r3, [pc, #72]	@ (8003154 <HAL_InitTick+0x54>)
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <HAL_InitTick+0x58>)
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	4619      	mov	r1, r3
 8003112:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003116:	fbb3 f3f1 	udiv	r3, r3, r1
 800311a:	fbb2 f3f3 	udiv	r3, r2, r3
 800311e:	4618      	mov	r0, r3
 8003120:	f000 fbfb 	bl	800391a <HAL_SYSTICK_Config>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e00e      	b.n	800314c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b0f      	cmp	r3, #15
 8003132:	d80a      	bhi.n	800314a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003134:	2200      	movs	r2, #0
 8003136:	6879      	ldr	r1, [r7, #4]
 8003138:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800313c:	f000 fbc3 	bl	80038c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003140:	4a06      	ldr	r2, [pc, #24]	@ (800315c <HAL_InitTick+0x5c>)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003146:	2300      	movs	r3, #0
 8003148:	e000      	b.n	800314c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
}
 800314c:	4618      	mov	r0, r3
 800314e:	3708      	adds	r7, #8
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}
 8003154:	20000000 	.word	0x20000000
 8003158:	20000008 	.word	0x20000008
 800315c:	20000004 	.word	0x20000004

08003160 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003164:	4b06      	ldr	r3, [pc, #24]	@ (8003180 <HAL_IncTick+0x20>)
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	461a      	mov	r2, r3
 800316a:	4b06      	ldr	r3, [pc, #24]	@ (8003184 <HAL_IncTick+0x24>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4413      	add	r3, r2
 8003170:	4a04      	ldr	r2, [pc, #16]	@ (8003184 <HAL_IncTick+0x24>)
 8003172:	6013      	str	r3, [r2, #0]
}
 8003174:	bf00      	nop
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr
 800317e:	bf00      	nop
 8003180:	20000008 	.word	0x20000008
 8003184:	20000bac 	.word	0x20000bac

08003188 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  return uwTick;
 800318c:	4b03      	ldr	r3, [pc, #12]	@ (800319c <HAL_GetTick+0x14>)
 800318e:	681b      	ldr	r3, [r3, #0]
}
 8003190:	4618      	mov	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	20000bac 	.word	0x20000bac

080031a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031a8:	f7ff ffee 	bl	8003188 <HAL_GetTick>
 80031ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80031b8:	d005      	beq.n	80031c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031ba:	4b0a      	ldr	r3, [pc, #40]	@ (80031e4 <HAL_Delay+0x44>)
 80031bc:	781b      	ldrb	r3, [r3, #0]
 80031be:	461a      	mov	r2, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	4413      	add	r3, r2
 80031c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031c6:	bf00      	nop
 80031c8:	f7ff ffde 	bl	8003188 <HAL_GetTick>
 80031cc:	4602      	mov	r2, r0
 80031ce:	68bb      	ldr	r3, [r7, #8]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	68fa      	ldr	r2, [r7, #12]
 80031d4:	429a      	cmp	r2, r3
 80031d6:	d8f7      	bhi.n	80031c8 <HAL_Delay+0x28>
  {
  }
}
 80031d8:	bf00      	nop
 80031da:	bf00      	nop
 80031dc:	3710      	adds	r7, #16
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20000008 	.word	0x20000008

080031e8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b084      	sub	sp, #16
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031f0:	2300      	movs	r3, #0
 80031f2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80031fa:	2301      	movs	r3, #1
 80031fc:	e031      	b.n	8003262 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	2b00      	cmp	r3, #0
 8003204:	d109      	bne.n	800321a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f7ff f8be 	bl	8002388 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	f003 0310 	and.w	r3, r3, #16
 8003222:	2b00      	cmp	r3, #0
 8003224:	d116      	bne.n	8003254 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800322a:	4b10      	ldr	r3, [pc, #64]	@ (800326c <HAL_ADC_Init+0x84>)
 800322c:	4013      	ands	r3, r2
 800322e:	f043 0202 	orr.w	r2, r3, #2
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8003236:	6878      	ldr	r0, [r7, #4]
 8003238:	f000 f970 	bl	800351c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	f023 0303 	bic.w	r3, r3, #3
 800324a:	f043 0201 	orr.w	r2, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	641a      	str	r2, [r3, #64]	@ 0x40
 8003252:	e001      	b.n	8003258 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003254:	2301      	movs	r3, #1
 8003256:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8003260:	7bfb      	ldrb	r3, [r7, #15]
}
 8003262:	4618      	mov	r0, r3
 8003264:	3710      	adds	r7, #16
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	ffffeefd 	.word	0xffffeefd

08003270 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003270:	b480      	push	{r7}
 8003272:	b085      	sub	sp, #20
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
 8003278:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800327a:	2300      	movs	r3, #0
 800327c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003284:	2b01      	cmp	r3, #1
 8003286:	d101      	bne.n	800328c <HAL_ADC_ConfigChannel+0x1c>
 8003288:	2302      	movs	r3, #2
 800328a:	e136      	b.n	80034fa <HAL_ADC_ConfigChannel+0x28a>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2201      	movs	r2, #1
 8003290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b09      	cmp	r3, #9
 800329a:	d93a      	bls.n	8003312 <HAL_ADC_ConfigChannel+0xa2>
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80032a4:	d035      	beq.n	8003312 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68d9      	ldr	r1, [r3, #12]
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	461a      	mov	r2, r3
 80032b4:	4613      	mov	r3, r2
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	4413      	add	r3, r2
 80032ba:	3b1e      	subs	r3, #30
 80032bc:	2207      	movs	r2, #7
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	43da      	mvns	r2, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	400a      	ands	r2, r1
 80032ca:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a8d      	ldr	r2, [pc, #564]	@ (8003508 <HAL_ADC_ConfigChannel+0x298>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d10a      	bne.n	80032ec <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	68d9      	ldr	r1, [r3, #12]
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	061a      	lsls	r2, r3, #24
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	430a      	orrs	r2, r1
 80032e8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032ea:	e035      	b.n	8003358 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	68d9      	ldr	r1, [r3, #12]
 80032f2:	683b      	ldr	r3, [r7, #0]
 80032f4:	689a      	ldr	r2, [r3, #8]
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	4618      	mov	r0, r3
 80032fe:	4603      	mov	r3, r0
 8003300:	005b      	lsls	r3, r3, #1
 8003302:	4403      	add	r3, r0
 8003304:	3b1e      	subs	r3, #30
 8003306:	409a      	lsls	r2, r3
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	430a      	orrs	r2, r1
 800330e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003310:	e022      	b.n	8003358 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	6919      	ldr	r1, [r3, #16]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	b29b      	uxth	r3, r3
 800331e:	461a      	mov	r2, r3
 8003320:	4613      	mov	r3, r2
 8003322:	005b      	lsls	r3, r3, #1
 8003324:	4413      	add	r3, r2
 8003326:	2207      	movs	r2, #7
 8003328:	fa02 f303 	lsl.w	r3, r2, r3
 800332c:	43da      	mvns	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	400a      	ands	r2, r1
 8003334:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	6919      	ldr	r1, [r3, #16]
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	689a      	ldr	r2, [r3, #8]
 8003340:	683b      	ldr	r3, [r7, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	b29b      	uxth	r3, r3
 8003346:	4618      	mov	r0, r3
 8003348:	4603      	mov	r3, r0
 800334a:	005b      	lsls	r3, r3, #1
 800334c:	4403      	add	r3, r0
 800334e:	409a      	lsls	r2, r3
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	2b06      	cmp	r3, #6
 800335e:	d824      	bhi.n	80033aa <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4413      	add	r3, r2
 8003370:	3b05      	subs	r3, #5
 8003372:	221f      	movs	r2, #31
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43da      	mvns	r2, r3
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	400a      	ands	r2, r1
 8003380:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	b29b      	uxth	r3, r3
 800338e:	4618      	mov	r0, r3
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	4613      	mov	r3, r2
 8003396:	009b      	lsls	r3, r3, #2
 8003398:	4413      	add	r3, r2
 800339a:	3b05      	subs	r3, #5
 800339c:	fa00 f203 	lsl.w	r2, r0, r3
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	430a      	orrs	r2, r1
 80033a6:	635a      	str	r2, [r3, #52]	@ 0x34
 80033a8:	e04c      	b.n	8003444 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	2b0c      	cmp	r3, #12
 80033b0:	d824      	bhi.n	80033fc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	4613      	mov	r3, r2
 80033be:	009b      	lsls	r3, r3, #2
 80033c0:	4413      	add	r3, r2
 80033c2:	3b23      	subs	r3, #35	@ 0x23
 80033c4:	221f      	movs	r2, #31
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	43da      	mvns	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	400a      	ands	r2, r1
 80033d2:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	4618      	mov	r0, r3
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	685a      	ldr	r2, [r3, #4]
 80033e6:	4613      	mov	r3, r2
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	4413      	add	r3, r2
 80033ec:	3b23      	subs	r3, #35	@ 0x23
 80033ee:	fa00 f203 	lsl.w	r2, r0, r3
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	430a      	orrs	r2, r1
 80033f8:	631a      	str	r2, [r3, #48]	@ 0x30
 80033fa:	e023      	b.n	8003444 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685a      	ldr	r2, [r3, #4]
 8003406:	4613      	mov	r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	4413      	add	r3, r2
 800340c:	3b41      	subs	r3, #65	@ 0x41
 800340e:	221f      	movs	r2, #31
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43da      	mvns	r2, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	400a      	ands	r2, r1
 800341c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003424:	683b      	ldr	r3, [r7, #0]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	b29b      	uxth	r3, r3
 800342a:	4618      	mov	r0, r3
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685a      	ldr	r2, [r3, #4]
 8003430:	4613      	mov	r3, r2
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	4413      	add	r3, r2
 8003436:	3b41      	subs	r3, #65	@ 0x41
 8003438:	fa00 f203 	lsl.w	r2, r0, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	430a      	orrs	r2, r1
 8003442:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a30      	ldr	r2, [pc, #192]	@ (800350c <HAL_ADC_ConfigChannel+0x29c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d10a      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x1f4>
 800344e:	683b      	ldr	r3, [r7, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003456:	d105      	bne.n	8003464 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8003458:	4b2d      	ldr	r3, [pc, #180]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4a2c      	ldr	r2, [pc, #176]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 800345e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8003462:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a28      	ldr	r2, [pc, #160]	@ (800350c <HAL_ADC_ConfigChannel+0x29c>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d10f      	bne.n	800348e <HAL_ADC_ConfigChannel+0x21e>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2b12      	cmp	r3, #18
 8003474:	d10b      	bne.n	800348e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8003476:	4b26      	ldr	r3, [pc, #152]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	4a25      	ldr	r2, [pc, #148]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 800347c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003480:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003482:	4b23      	ldr	r3, [pc, #140]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	4a22      	ldr	r2, [pc, #136]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 8003488:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800348c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a1e      	ldr	r2, [pc, #120]	@ (800350c <HAL_ADC_ConfigChannel+0x29c>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d12b      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x280>
 8003498:	683b      	ldr	r3, [r7, #0]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a1a      	ldr	r2, [pc, #104]	@ (8003508 <HAL_ADC_ConfigChannel+0x298>)
 800349e:	4293      	cmp	r3, r2
 80034a0:	d003      	beq.n	80034aa <HAL_ADC_ConfigChannel+0x23a>
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	2b11      	cmp	r3, #17
 80034a8:	d122      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80034aa:	4b19      	ldr	r3, [pc, #100]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	4a18      	ldr	r2, [pc, #96]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 80034b0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80034b4:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80034b6:	4b16      	ldr	r3, [pc, #88]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	4a15      	ldr	r2, [pc, #84]	@ (8003510 <HAL_ADC_ConfigChannel+0x2a0>)
 80034bc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80034c0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a10      	ldr	r2, [pc, #64]	@ (8003508 <HAL_ADC_ConfigChannel+0x298>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d111      	bne.n	80034f0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80034cc:	4b11      	ldr	r3, [pc, #68]	@ (8003514 <HAL_ADC_ConfigChannel+0x2a4>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a11      	ldr	r2, [pc, #68]	@ (8003518 <HAL_ADC_ConfigChannel+0x2a8>)
 80034d2:	fba2 2303 	umull	r2, r3, r2, r3
 80034d6:	0c9a      	lsrs	r2, r3, #18
 80034d8:	4613      	mov	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	4413      	add	r3, r2
 80034de:	005b      	lsls	r3, r3, #1
 80034e0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80034e2:	e002      	b.n	80034ea <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	3b01      	subs	r3, #1
 80034e8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1f9      	bne.n	80034e4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3714      	adds	r7, #20
 80034fe:	46bd      	mov	sp, r7
 8003500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003504:	4770      	bx	lr
 8003506:	bf00      	nop
 8003508:	10000012 	.word	0x10000012
 800350c:	40012000 	.word	0x40012000
 8003510:	40012300 	.word	0x40012300
 8003514:	20000000 	.word	0x20000000
 8003518:	431bde83 	.word	0x431bde83

0800351c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800351c:	b480      	push	{r7}
 800351e:	b083      	sub	sp, #12
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8003524:	4b78      	ldr	r3, [pc, #480]	@ (8003708 <ADC_Init+0x1ec>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	4a77      	ldr	r2, [pc, #476]	@ (8003708 <ADC_Init+0x1ec>)
 800352a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800352e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8003530:	4b75      	ldr	r3, [pc, #468]	@ (8003708 <ADC_Init+0x1ec>)
 8003532:	685a      	ldr	r2, [r3, #4]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	4973      	ldr	r1, [pc, #460]	@ (8003708 <ADC_Init+0x1ec>)
 800353a:	4313      	orrs	r3, r2
 800353c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	685a      	ldr	r2, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800354c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6859      	ldr	r1, [r3, #4]
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	021a      	lsls	r2, r3, #8
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	430a      	orrs	r2, r1
 8003560:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	685a      	ldr	r2, [r3, #4]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003570:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	6859      	ldr	r1, [r3, #4]
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	689a      	ldr	r2, [r3, #8]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003592:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6899      	ldr	r1, [r3, #8]
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68da      	ldr	r2, [r3, #12]
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	430a      	orrs	r2, r1
 80035a4:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035aa:	4a58      	ldr	r2, [pc, #352]	@ (800370c <ADC_Init+0x1f0>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d022      	beq.n	80035f6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	689a      	ldr	r2, [r3, #8]
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80035be:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	6899      	ldr	r1, [r3, #8]
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	689a      	ldr	r2, [r3, #8]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80035e0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	6899      	ldr	r1, [r3, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	430a      	orrs	r2, r1
 80035f2:	609a      	str	r2, [r3, #8]
 80035f4:	e00f      	b.n	8003616 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	689a      	ldr	r2, [r3, #8]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003604:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	689a      	ldr	r2, [r3, #8]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003614:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f022 0202 	bic.w	r2, r2, #2
 8003624:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	6899      	ldr	r1, [r3, #8]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	699b      	ldr	r3, [r3, #24]
 8003630:	005a      	lsls	r2, r3, #1
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	430a      	orrs	r2, r1
 8003638:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d01b      	beq.n	800367c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	685a      	ldr	r2, [r3, #4]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003652:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685a      	ldr	r2, [r3, #4]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003662:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	6859      	ldr	r1, [r3, #4]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800366e:	3b01      	subs	r3, #1
 8003670:	035a      	lsls	r2, r3, #13
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	430a      	orrs	r2, r1
 8003678:	605a      	str	r2, [r3, #4]
 800367a:	e007      	b.n	800368c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685a      	ldr	r2, [r3, #4]
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800368a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800369a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	69db      	ldr	r3, [r3, #28]
 80036a6:	3b01      	subs	r3, #1
 80036a8:	051a      	lsls	r2, r3, #20
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	430a      	orrs	r2, r1
 80036b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80036c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	6899      	ldr	r1, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80036ce:	025a      	lsls	r2, r3, #9
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	430a      	orrs	r2, r1
 80036d6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036e6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	6899      	ldr	r1, [r3, #8]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	029a      	lsls	r2, r3, #10
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	430a      	orrs	r2, r1
 80036fa:	609a      	str	r2, [r3, #8]
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr
 8003708:	40012300 	.word	0x40012300
 800370c:	0f000001 	.word	0x0f000001

08003710 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003710:	b480      	push	{r7}
 8003712:	b085      	sub	sp, #20
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	f003 0307 	and.w	r3, r3, #7
 800371e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003720:	4b0b      	ldr	r3, [pc, #44]	@ (8003750 <__NVIC_SetPriorityGrouping+0x40>)
 8003722:	68db      	ldr	r3, [r3, #12]
 8003724:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003726:	68ba      	ldr	r2, [r7, #8]
 8003728:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800372c:	4013      	ands	r3, r2
 800372e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003738:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <__NVIC_SetPriorityGrouping+0x44>)
 800373a:	4313      	orrs	r3, r2
 800373c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800373e:	4a04      	ldr	r2, [pc, #16]	@ (8003750 <__NVIC_SetPriorityGrouping+0x40>)
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	60d3      	str	r3, [r2, #12]
}
 8003744:	bf00      	nop
 8003746:	3714      	adds	r7, #20
 8003748:	46bd      	mov	sp, r7
 800374a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374e:	4770      	bx	lr
 8003750:	e000ed00 	.word	0xe000ed00
 8003754:	05fa0000 	.word	0x05fa0000

08003758 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800375c:	4b04      	ldr	r3, [pc, #16]	@ (8003770 <__NVIC_GetPriorityGrouping+0x18>)
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	0a1b      	lsrs	r3, r3, #8
 8003762:	f003 0307 	and.w	r3, r3, #7
}
 8003766:	4618      	mov	r0, r3
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	e000ed00 	.word	0xe000ed00

08003774 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	4603      	mov	r3, r0
 800377c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800377e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003782:	2b00      	cmp	r3, #0
 8003784:	db0b      	blt.n	800379e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	f003 021f 	and.w	r2, r3, #31
 800378c:	4907      	ldr	r1, [pc, #28]	@ (80037ac <__NVIC_EnableIRQ+0x38>)
 800378e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003792:	095b      	lsrs	r3, r3, #5
 8003794:	2001      	movs	r0, #1
 8003796:	fa00 f202 	lsl.w	r2, r0, r2
 800379a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800379e:	bf00      	nop
 80037a0:	370c      	adds	r7, #12
 80037a2:	46bd      	mov	sp, r7
 80037a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a8:	4770      	bx	lr
 80037aa:	bf00      	nop
 80037ac:	e000e100 	.word	0xe000e100

080037b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	4603      	mov	r3, r0
 80037b8:	6039      	str	r1, [r7, #0]
 80037ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	db0a      	blt.n	80037da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	b2da      	uxtb	r2, r3
 80037c8:	490c      	ldr	r1, [pc, #48]	@ (80037fc <__NVIC_SetPriority+0x4c>)
 80037ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ce:	0112      	lsls	r2, r2, #4
 80037d0:	b2d2      	uxtb	r2, r2
 80037d2:	440b      	add	r3, r1
 80037d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037d8:	e00a      	b.n	80037f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	b2da      	uxtb	r2, r3
 80037de:	4908      	ldr	r1, [pc, #32]	@ (8003800 <__NVIC_SetPriority+0x50>)
 80037e0:	79fb      	ldrb	r3, [r7, #7]
 80037e2:	f003 030f 	and.w	r3, r3, #15
 80037e6:	3b04      	subs	r3, #4
 80037e8:	0112      	lsls	r2, r2, #4
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	440b      	add	r3, r1
 80037ee:	761a      	strb	r2, [r3, #24]
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr
 80037fc:	e000e100 	.word	0xe000e100
 8003800:	e000ed00 	.word	0xe000ed00

08003804 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003804:	b480      	push	{r7}
 8003806:	b089      	sub	sp, #36	@ 0x24
 8003808:	af00      	add	r7, sp, #0
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	60b9      	str	r1, [r7, #8]
 800380e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f003 0307 	and.w	r3, r3, #7
 8003816:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003818:	69fb      	ldr	r3, [r7, #28]
 800381a:	f1c3 0307 	rsb	r3, r3, #7
 800381e:	2b04      	cmp	r3, #4
 8003820:	bf28      	it	cs
 8003822:	2304      	movcs	r3, #4
 8003824:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	3304      	adds	r3, #4
 800382a:	2b06      	cmp	r3, #6
 800382c:	d902      	bls.n	8003834 <NVIC_EncodePriority+0x30>
 800382e:	69fb      	ldr	r3, [r7, #28]
 8003830:	3b03      	subs	r3, #3
 8003832:	e000      	b.n	8003836 <NVIC_EncodePriority+0x32>
 8003834:	2300      	movs	r3, #0
 8003836:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003838:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	fa02 f303 	lsl.w	r3, r2, r3
 8003842:	43da      	mvns	r2, r3
 8003844:	68bb      	ldr	r3, [r7, #8]
 8003846:	401a      	ands	r2, r3
 8003848:	697b      	ldr	r3, [r7, #20]
 800384a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800384c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	fa01 f303 	lsl.w	r3, r1, r3
 8003856:	43d9      	mvns	r1, r3
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800385c:	4313      	orrs	r3, r2
         );
}
 800385e:	4618      	mov	r0, r3
 8003860:	3724      	adds	r7, #36	@ 0x24
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
	...

0800386c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	3b01      	subs	r3, #1
 8003878:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800387c:	d301      	bcc.n	8003882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800387e:	2301      	movs	r3, #1
 8003880:	e00f      	b.n	80038a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003882:	4a0a      	ldr	r2, [pc, #40]	@ (80038ac <SysTick_Config+0x40>)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3b01      	subs	r3, #1
 8003888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800388a:	210f      	movs	r1, #15
 800388c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003890:	f7ff ff8e 	bl	80037b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003894:	4b05      	ldr	r3, [pc, #20]	@ (80038ac <SysTick_Config+0x40>)
 8003896:	2200      	movs	r2, #0
 8003898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800389a:	4b04      	ldr	r3, [pc, #16]	@ (80038ac <SysTick_Config+0x40>)
 800389c:	2207      	movs	r2, #7
 800389e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80038a0:	2300      	movs	r3, #0
}
 80038a2:	4618      	mov	r0, r3
 80038a4:	3708      	adds	r7, #8
 80038a6:	46bd      	mov	sp, r7
 80038a8:	bd80      	pop	{r7, pc}
 80038aa:	bf00      	nop
 80038ac:	e000e010 	.word	0xe000e010

080038b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b082      	sub	sp, #8
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f7ff ff29 	bl	8003710 <__NVIC_SetPriorityGrouping>
}
 80038be:	bf00      	nop
 80038c0:	3708      	adds	r7, #8
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b086      	sub	sp, #24
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	4603      	mov	r3, r0
 80038ce:	60b9      	str	r1, [r7, #8]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80038d4:	2300      	movs	r3, #0
 80038d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038d8:	f7ff ff3e 	bl	8003758 <__NVIC_GetPriorityGrouping>
 80038dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038de:	687a      	ldr	r2, [r7, #4]
 80038e0:	68b9      	ldr	r1, [r7, #8]
 80038e2:	6978      	ldr	r0, [r7, #20]
 80038e4:	f7ff ff8e 	bl	8003804 <NVIC_EncodePriority>
 80038e8:	4602      	mov	r2, r0
 80038ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ee:	4611      	mov	r1, r2
 80038f0:	4618      	mov	r0, r3
 80038f2:	f7ff ff5d 	bl	80037b0 <__NVIC_SetPriority>
}
 80038f6:	bf00      	nop
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b082      	sub	sp, #8
 8003902:	af00      	add	r7, sp, #0
 8003904:	4603      	mov	r3, r0
 8003906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800390c:	4618      	mov	r0, r3
 800390e:	f7ff ff31 	bl	8003774 <__NVIC_EnableIRQ>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}

0800391a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800391a:	b580      	push	{r7, lr}
 800391c:	b082      	sub	sp, #8
 800391e:	af00      	add	r7, sp, #0
 8003920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003922:	6878      	ldr	r0, [r7, #4]
 8003924:	f7ff ffa2 	bl	800386c <SysTick_Config>
 8003928:	4603      	mov	r3, r0
}
 800392a:	4618      	mov	r0, r3
 800392c:	3708      	adds	r7, #8
 800392e:	46bd      	mov	sp, r7
 8003930:	bd80      	pop	{r7, pc}
	...

08003934 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8003938:	f3bf 8f5f 	dmb	sy
}
 800393c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800393e:	4b07      	ldr	r3, [pc, #28]	@ (800395c <HAL_MPU_Disable+0x28>)
 8003940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003942:	4a06      	ldr	r2, [pc, #24]	@ (800395c <HAL_MPU_Disable+0x28>)
 8003944:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003948:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800394a:	4b05      	ldr	r3, [pc, #20]	@ (8003960 <HAL_MPU_Disable+0x2c>)
 800394c:	2200      	movs	r2, #0
 800394e:	605a      	str	r2, [r3, #4]
}
 8003950:	bf00      	nop
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr
 800395a:	bf00      	nop
 800395c:	e000ed00 	.word	0xe000ed00
 8003960:	e000ed90 	.word	0xe000ed90

08003964 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800396c:	4a0b      	ldr	r2, [pc, #44]	@ (800399c <HAL_MPU_Enable+0x38>)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f043 0301 	orr.w	r3, r3, #1
 8003974:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8003976:	4b0a      	ldr	r3, [pc, #40]	@ (80039a0 <HAL_MPU_Enable+0x3c>)
 8003978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800397a:	4a09      	ldr	r2, [pc, #36]	@ (80039a0 <HAL_MPU_Enable+0x3c>)
 800397c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003980:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8003982:	f3bf 8f4f 	dsb	sy
}
 8003986:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003988:	f3bf 8f6f 	isb	sy
}
 800398c:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800398e:	bf00      	nop
 8003990:	370c      	adds	r7, #12
 8003992:	46bd      	mov	sp, r7
 8003994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	e000ed90 	.word	0xe000ed90
 80039a0:	e000ed00 	.word	0xe000ed00

080039a4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	785a      	ldrb	r2, [r3, #1]
 80039b0:	4b1b      	ldr	r3, [pc, #108]	@ (8003a20 <HAL_MPU_ConfigRegion+0x7c>)
 80039b2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80039b4:	4b1a      	ldr	r3, [pc, #104]	@ (8003a20 <HAL_MPU_ConfigRegion+0x7c>)
 80039b6:	691b      	ldr	r3, [r3, #16]
 80039b8:	4a19      	ldr	r2, [pc, #100]	@ (8003a20 <HAL_MPU_ConfigRegion+0x7c>)
 80039ba:	f023 0301 	bic.w	r3, r3, #1
 80039be:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80039c0:	4a17      	ldr	r2, [pc, #92]	@ (8003a20 <HAL_MPU_ConfigRegion+0x7c>)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	7b1b      	ldrb	r3, [r3, #12]
 80039cc:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	7adb      	ldrb	r3, [r3, #11]
 80039d2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80039d4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	7a9b      	ldrb	r3, [r3, #10]
 80039da:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80039dc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	7b5b      	ldrb	r3, [r3, #13]
 80039e2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80039e4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	7b9b      	ldrb	r3, [r3, #14]
 80039ea:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80039ec:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	7bdb      	ldrb	r3, [r3, #15]
 80039f2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80039f4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	7a5b      	ldrb	r3, [r3, #9]
 80039fa:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80039fc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	7a1b      	ldrb	r3, [r3, #8]
 8003a02:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8003a04:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	7812      	ldrb	r2, [r2, #0]
 8003a0a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003a0c:	4a04      	ldr	r2, [pc, #16]	@ (8003a20 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8003a0e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8003a10:	6113      	str	r3, [r2, #16]
}
 8003a12:	bf00      	nop
 8003a14:	370c      	adds	r7, #12
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	e000ed90 	.word	0xe000ed90

08003a24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003a30:	f7ff fbaa 	bl	8003188 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d101      	bne.n	8003a40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003a3c:	2301      	movs	r3, #1
 8003a3e:	e099      	b.n	8003b74 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2202      	movs	r2, #2
 8003a44:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f022 0201 	bic.w	r2, r2, #1
 8003a5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a60:	e00f      	b.n	8003a82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003a62:	f7ff fb91 	bl	8003188 <HAL_GetTick>
 8003a66:	4602      	mov	r2, r0
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	2b05      	cmp	r3, #5
 8003a6e:	d908      	bls.n	8003a82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2203      	movs	r2, #3
 8003a7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e078      	b.n	8003b74 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 0301 	and.w	r3, r3, #1
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d1e8      	bne.n	8003a62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003a98:	697a      	ldr	r2, [r7, #20]
 8003a9a:	4b38      	ldr	r3, [pc, #224]	@ (8003b7c <HAL_DMA_Init+0x158>)
 8003a9c:	4013      	ands	r3, r2
 8003a9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	685a      	ldr	r2, [r3, #4]
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	689b      	ldr	r3, [r3, #8]
 8003aa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003aae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	691b      	ldr	r3, [r3, #16]
 8003ab4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003aba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ac6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003ace:	697a      	ldr	r2, [r7, #20]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ad8:	2b04      	cmp	r3, #4
 8003ada:	d107      	bne.n	8003aec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	697a      	ldr	r2, [r7, #20]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	697a      	ldr	r2, [r7, #20]
 8003af2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	695b      	ldr	r3, [r3, #20]
 8003afa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f023 0307 	bic.w	r3, r3, #7
 8003b02:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b08:	697a      	ldr	r2, [r7, #20]
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b12:	2b04      	cmp	r3, #4
 8003b14:	d117      	bne.n	8003b46 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b1a:	697a      	ldr	r2, [r7, #20]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00e      	beq.n	8003b46 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003b28:	6878      	ldr	r0, [r7, #4]
 8003b2a:	f000 fa77 	bl	800401c <DMA_CheckFifoParam>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d008      	beq.n	8003b46 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2240      	movs	r2, #64	@ 0x40
 8003b38:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003b42:	2301      	movs	r3, #1
 8003b44:	e016      	b.n	8003b74 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 fa2e 	bl	8003fb0 <DMA_CalcBaseAndBitshift>
 8003b54:	4603      	mov	r3, r0
 8003b56:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b5c:	223f      	movs	r2, #63	@ 0x3f
 8003b5e:	409a      	lsls	r2, r3
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2200      	movs	r2, #0
 8003b68:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3718      	adds	r7, #24
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	bd80      	pop	{r7, pc}
 8003b7c:	e010803f 	.word	0xe010803f

08003b80 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	b086      	sub	sp, #24
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	60f8      	str	r0, [r7, #12]
 8003b88:	60b9      	str	r1, [r7, #8]
 8003b8a:	607a      	str	r2, [r7, #4]
 8003b8c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b96:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003b9e:	2b01      	cmp	r3, #1
 8003ba0:	d101      	bne.n	8003ba6 <HAL_DMA_Start_IT+0x26>
 8003ba2:	2302      	movs	r3, #2
 8003ba4:	e048      	b.n	8003c38 <HAL_DMA_Start_IT+0xb8>
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2201      	movs	r2, #1
 8003baa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d137      	bne.n	8003c2a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	2202      	movs	r2, #2
 8003bbe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bc8:	683b      	ldr	r3, [r7, #0]
 8003bca:	687a      	ldr	r2, [r7, #4]
 8003bcc:	68b9      	ldr	r1, [r7, #8]
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 f9c0 	bl	8003f54 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bd8:	223f      	movs	r2, #63	@ 0x3f
 8003bda:	409a      	lsls	r2, r3
 8003bdc:	693b      	ldr	r3, [r7, #16]
 8003bde:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f042 0216 	orr.w	r2, r2, #22
 8003bee:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003bfe:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d007      	beq.n	8003c18 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0208 	orr.w	r2, r2, #8
 8003c16:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	681a      	ldr	r2, [r3, #0]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f042 0201 	orr.w	r2, r2, #1
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	e005      	b.n	8003c36 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003c32:	2302      	movs	r3, #2
 8003c34:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b086      	sub	sp, #24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003c4c:	4b8e      	ldr	r3, [pc, #568]	@ (8003e88 <HAL_DMA_IRQHandler+0x248>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a8e      	ldr	r2, [pc, #568]	@ (8003e8c <HAL_DMA_IRQHandler+0x24c>)
 8003c52:	fba2 2303 	umull	r2, r3, r2, r3
 8003c56:	0a9b      	lsrs	r3, r3, #10
 8003c58:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c6a:	2208      	movs	r2, #8
 8003c6c:	409a      	lsls	r2, r3
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	4013      	ands	r3, r2
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d01a      	beq.n	8003cac <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d013      	beq.n	8003cac <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f022 0204 	bic.w	r2, r2, #4
 8003c92:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c98:	2208      	movs	r2, #8
 8003c9a:	409a      	lsls	r2, r3
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ca4:	f043 0201 	orr.w	r2, r3, #1
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb0:	2201      	movs	r2, #1
 8003cb2:	409a      	lsls	r2, r3
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d012      	beq.n	8003ce2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d00b      	beq.n	8003ce2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cce:	2201      	movs	r2, #1
 8003cd0:	409a      	lsls	r2, r3
 8003cd2:	693b      	ldr	r3, [r7, #16]
 8003cd4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cda:	f043 0202 	orr.w	r2, r3, #2
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce6:	2204      	movs	r2, #4
 8003ce8:	409a      	lsls	r2, r3
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	4013      	ands	r3, r2
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d012      	beq.n	8003d18 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0302 	and.w	r3, r3, #2
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00b      	beq.n	8003d18 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d04:	2204      	movs	r2, #4
 8003d06:	409a      	lsls	r2, r3
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d10:	f043 0204 	orr.w	r2, r3, #4
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	409a      	lsls	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	4013      	ands	r3, r2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d043      	beq.n	8003db0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 0308 	and.w	r3, r3, #8
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d03c      	beq.n	8003db0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d3a:	2210      	movs	r2, #16
 8003d3c:	409a      	lsls	r2, r3
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d018      	beq.n	8003d82 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d108      	bne.n	8003d70 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d024      	beq.n	8003db0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	6878      	ldr	r0, [r7, #4]
 8003d6c:	4798      	blx	r3
 8003d6e:	e01f      	b.n	8003db0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d01b      	beq.n	8003db0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	4798      	blx	r3
 8003d80:	e016      	b.n	8003db0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d107      	bne.n	8003da0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f022 0208 	bic.w	r2, r2, #8
 8003d9e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d003      	beq.n	8003db0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	6878      	ldr	r0, [r7, #4]
 8003dae:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003db4:	2220      	movs	r2, #32
 8003db6:	409a      	lsls	r2, r3
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	f000 808f 	beq.w	8003ee0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0310 	and.w	r3, r3, #16
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 8087 	beq.w	8003ee0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dd6:	2220      	movs	r2, #32
 8003dd8:	409a      	lsls	r2, r3
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	2b05      	cmp	r3, #5
 8003de8:	d136      	bne.n	8003e58 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f022 0216 	bic.w	r2, r2, #22
 8003df8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	695a      	ldr	r2, [r3, #20]
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e08:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d103      	bne.n	8003e1a <HAL_DMA_IRQHandler+0x1da>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d007      	beq.n	8003e2a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f022 0208 	bic.w	r2, r2, #8
 8003e28:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e2e:	223f      	movs	r2, #63	@ 0x3f
 8003e30:	409a      	lsls	r2, r3
 8003e32:	693b      	ldr	r3, [r7, #16]
 8003e34:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	2200      	movs	r2, #0
 8003e42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d07e      	beq.n	8003f4c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	4798      	blx	r3
        }
        return;
 8003e56:	e079      	b.n	8003f4c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d01d      	beq.n	8003ea2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10d      	bne.n	8003e90 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d031      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e80:	6878      	ldr	r0, [r7, #4]
 8003e82:	4798      	blx	r3
 8003e84:	e02c      	b.n	8003ee0 <HAL_DMA_IRQHandler+0x2a0>
 8003e86:	bf00      	nop
 8003e88:	20000000 	.word	0x20000000
 8003e8c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d023      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e9c:	6878      	ldr	r0, [r7, #4]
 8003e9e:	4798      	blx	r3
 8003ea0:	e01e      	b.n	8003ee0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d10f      	bne.n	8003ed0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	f022 0210 	bic.w	r2, r2, #16
 8003ebe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d003      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003edc:	6878      	ldr	r0, [r7, #4]
 8003ede:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d032      	beq.n	8003f4e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eec:	f003 0301 	and.w	r3, r3, #1
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d022      	beq.n	8003f3a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2205      	movs	r2, #5
 8003ef8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0201 	bic.w	r2, r2, #1
 8003f0a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	60bb      	str	r3, [r7, #8]
 8003f12:	697a      	ldr	r2, [r7, #20]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d307      	bcc.n	8003f28 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d1f2      	bne.n	8003f0c <HAL_DMA_IRQHandler+0x2cc>
 8003f26:	e000      	b.n	8003f2a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f28:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2200      	movs	r2, #0
 8003f36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d005      	beq.n	8003f4e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	4798      	blx	r3
 8003f4a:	e000      	b.n	8003f4e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003f4c:	bf00      	nop
    }
  }
}
 8003f4e:	3718      	adds	r7, #24
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}

08003f54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	60f8      	str	r0, [r7, #12]
 8003f5c:	60b9      	str	r1, [r7, #8]
 8003f5e:	607a      	str	r2, [r7, #4]
 8003f60:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003f70:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2b40      	cmp	r3, #64	@ 0x40
 8003f80:	d108      	bne.n	8003f94 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	687a      	ldr	r2, [r7, #4]
 8003f88:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	68ba      	ldr	r2, [r7, #8]
 8003f90:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003f92:	e007      	b.n	8003fa4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	68ba      	ldr	r2, [r7, #8]
 8003f9a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	60da      	str	r2, [r3, #12]
}
 8003fa4:	bf00      	nop
 8003fa6:	3714      	adds	r7, #20
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fae:	4770      	bx	lr

08003fb0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fb0:	b480      	push	{r7}
 8003fb2:	b085      	sub	sp, #20
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	3b10      	subs	r3, #16
 8003fc0:	4a13      	ldr	r2, [pc, #76]	@ (8004010 <DMA_CalcBaseAndBitshift+0x60>)
 8003fc2:	fba2 2303 	umull	r2, r3, r2, r3
 8003fc6:	091b      	lsrs	r3, r3, #4
 8003fc8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003fca:	4a12      	ldr	r2, [pc, #72]	@ (8004014 <DMA_CalcBaseAndBitshift+0x64>)
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	4413      	add	r3, r2
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	2b03      	cmp	r3, #3
 8003fdc:	d908      	bls.n	8003ff0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	461a      	mov	r2, r3
 8003fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8004018 <DMA_CalcBaseAndBitshift+0x68>)
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	1d1a      	adds	r2, r3, #4
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	659a      	str	r2, [r3, #88]	@ 0x58
 8003fee:	e006      	b.n	8003ffe <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4b08      	ldr	r3, [pc, #32]	@ (8004018 <DMA_CalcBaseAndBitshift+0x68>)
 8003ff8:	4013      	ands	r3, r2
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004002:	4618      	mov	r0, r3
 8004004:	3714      	adds	r7, #20
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	aaaaaaab 	.word	0xaaaaaaab
 8004014:	08012434 	.word	0x08012434
 8004018:	fffffc00 	.word	0xfffffc00

0800401c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800401c:	b480      	push	{r7}
 800401e:	b085      	sub	sp, #20
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004024:	2300      	movs	r3, #0
 8004026:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800402c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	699b      	ldr	r3, [r3, #24]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d11f      	bne.n	8004076 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2b03      	cmp	r3, #3
 800403a:	d856      	bhi.n	80040ea <DMA_CheckFifoParam+0xce>
 800403c:	a201      	add	r2, pc, #4	@ (adr r2, 8004044 <DMA_CheckFifoParam+0x28>)
 800403e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004042:	bf00      	nop
 8004044:	08004055 	.word	0x08004055
 8004048:	08004067 	.word	0x08004067
 800404c:	08004055 	.word	0x08004055
 8004050:	080040eb 	.word	0x080040eb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004058:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800405c:	2b00      	cmp	r3, #0
 800405e:	d046      	beq.n	80040ee <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004060:	2301      	movs	r3, #1
 8004062:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004064:	e043      	b.n	80040ee <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800406a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800406e:	d140      	bne.n	80040f2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004074:	e03d      	b.n	80040f2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800407e:	d121      	bne.n	80040c4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004080:	68bb      	ldr	r3, [r7, #8]
 8004082:	2b03      	cmp	r3, #3
 8004084:	d837      	bhi.n	80040f6 <DMA_CheckFifoParam+0xda>
 8004086:	a201      	add	r2, pc, #4	@ (adr r2, 800408c <DMA_CheckFifoParam+0x70>)
 8004088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408c:	0800409d 	.word	0x0800409d
 8004090:	080040a3 	.word	0x080040a3
 8004094:	0800409d 	.word	0x0800409d
 8004098:	080040b5 	.word	0x080040b5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
      break;
 80040a0:	e030      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040a6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d025      	beq.n	80040fa <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040b2:	e022      	b.n	80040fa <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040b8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80040bc:	d11f      	bne.n	80040fe <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80040c2:	e01c      	b.n	80040fe <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d903      	bls.n	80040d2 <DMA_CheckFifoParam+0xb6>
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	2b03      	cmp	r3, #3
 80040ce:	d003      	beq.n	80040d8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80040d0:	e018      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	73fb      	strb	r3, [r7, #15]
      break;
 80040d6:	e015      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d00e      	beq.n	8004102 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80040e4:	2301      	movs	r3, #1
 80040e6:	73fb      	strb	r3, [r7, #15]
      break;
 80040e8:	e00b      	b.n	8004102 <DMA_CheckFifoParam+0xe6>
      break;
 80040ea:	bf00      	nop
 80040ec:	e00a      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      break;
 80040ee:	bf00      	nop
 80040f0:	e008      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      break;
 80040f2:	bf00      	nop
 80040f4:	e006      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      break;
 80040f6:	bf00      	nop
 80040f8:	e004      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      break;
 80040fa:	bf00      	nop
 80040fc:	e002      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      break;   
 80040fe:	bf00      	nop
 8004100:	e000      	b.n	8004104 <DMA_CheckFifoParam+0xe8>
      break;
 8004102:	bf00      	nop
    }
  } 
  
  return status; 
 8004104:	7bfb      	ldrb	r3, [r7, #15]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3714      	adds	r7, #20
 800410a:	46bd      	mov	sp, r7
 800410c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004110:	4770      	bx	lr
 8004112:	bf00      	nop

08004114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004114:	b480      	push	{r7}
 8004116:	b089      	sub	sp, #36	@ 0x24
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
 800411c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800411e:	2300      	movs	r3, #0
 8004120:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004122:	2300      	movs	r3, #0
 8004124:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004126:	2300      	movs	r3, #0
 8004128:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800412a:	2300      	movs	r3, #0
 800412c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800412e:	2300      	movs	r3, #0
 8004130:	61fb      	str	r3, [r7, #28]
 8004132:	e169      	b.n	8004408 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004134:	2201      	movs	r2, #1
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	fa02 f303 	lsl.w	r3, r2, r3
 800413c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	697a      	ldr	r2, [r7, #20]
 8004144:	4013      	ands	r3, r2
 8004146:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8004148:	693a      	ldr	r2, [r7, #16]
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	429a      	cmp	r2, r3
 800414e:	f040 8158 	bne.w	8004402 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f003 0303 	and.w	r3, r3, #3
 800415a:	2b01      	cmp	r3, #1
 800415c:	d005      	beq.n	800416a <HAL_GPIO_Init+0x56>
 800415e:	683b      	ldr	r3, [r7, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	f003 0303 	and.w	r3, r3, #3
 8004166:	2b02      	cmp	r3, #2
 8004168:	d130      	bne.n	80041cc <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004170:	69fb      	ldr	r3, [r7, #28]
 8004172:	005b      	lsls	r3, r3, #1
 8004174:	2203      	movs	r2, #3
 8004176:	fa02 f303 	lsl.w	r3, r2, r3
 800417a:	43db      	mvns	r3, r3
 800417c:	69ba      	ldr	r2, [r7, #24]
 800417e:	4013      	ands	r3, r2
 8004180:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	68da      	ldr	r2, [r3, #12]
 8004186:	69fb      	ldr	r3, [r7, #28]
 8004188:	005b      	lsls	r3, r3, #1
 800418a:	fa02 f303 	lsl.w	r3, r2, r3
 800418e:	69ba      	ldr	r2, [r7, #24]
 8004190:	4313      	orrs	r3, r2
 8004192:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	69ba      	ldr	r2, [r7, #24]
 8004198:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	685b      	ldr	r3, [r3, #4]
 800419e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041a0:	2201      	movs	r2, #1
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	fa02 f303 	lsl.w	r3, r2, r3
 80041a8:	43db      	mvns	r3, r3
 80041aa:	69ba      	ldr	r2, [r7, #24]
 80041ac:	4013      	ands	r3, r2
 80041ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	091b      	lsrs	r3, r3, #4
 80041b6:	f003 0201 	and.w	r2, r3, #1
 80041ba:	69fb      	ldr	r3, [r7, #28]
 80041bc:	fa02 f303 	lsl.w	r3, r2, r3
 80041c0:	69ba      	ldr	r2, [r7, #24]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	685b      	ldr	r3, [r3, #4]
 80041d0:	f003 0303 	and.w	r3, r3, #3
 80041d4:	2b03      	cmp	r3, #3
 80041d6:	d017      	beq.n	8004208 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80041de:	69fb      	ldr	r3, [r7, #28]
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	2203      	movs	r2, #3
 80041e4:	fa02 f303 	lsl.w	r3, r2, r3
 80041e8:	43db      	mvns	r3, r3
 80041ea:	69ba      	ldr	r2, [r7, #24]
 80041ec:	4013      	ands	r3, r2
 80041ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	69fb      	ldr	r3, [r7, #28]
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	fa02 f303 	lsl.w	r3, r2, r3
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	4313      	orrs	r3, r2
 8004200:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f003 0303 	and.w	r3, r3, #3
 8004210:	2b02      	cmp	r3, #2
 8004212:	d123      	bne.n	800425c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004214:	69fb      	ldr	r3, [r7, #28]
 8004216:	08da      	lsrs	r2, r3, #3
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3208      	adds	r2, #8
 800421c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004220:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	f003 0307 	and.w	r3, r3, #7
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	220f      	movs	r2, #15
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	43db      	mvns	r3, r3
 8004232:	69ba      	ldr	r2, [r7, #24]
 8004234:	4013      	ands	r3, r2
 8004236:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004238:	683b      	ldr	r3, [r7, #0]
 800423a:	691a      	ldr	r2, [r3, #16]
 800423c:	69fb      	ldr	r3, [r7, #28]
 800423e:	f003 0307 	and.w	r3, r3, #7
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4313      	orrs	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	08da      	lsrs	r2, r3, #3
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	3208      	adds	r2, #8
 8004256:	69b9      	ldr	r1, [r7, #24]
 8004258:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	005b      	lsls	r3, r3, #1
 8004266:	2203      	movs	r2, #3
 8004268:	fa02 f303 	lsl.w	r3, r2, r3
 800426c:	43db      	mvns	r3, r3
 800426e:	69ba      	ldr	r2, [r7, #24]
 8004270:	4013      	ands	r3, r2
 8004272:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	f003 0203 	and.w	r2, r3, #3
 800427c:	69fb      	ldr	r3, [r7, #28]
 800427e:	005b      	lsls	r3, r3, #1
 8004280:	fa02 f303 	lsl.w	r3, r2, r3
 8004284:	69ba      	ldr	r2, [r7, #24]
 8004286:	4313      	orrs	r3, r2
 8004288:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004298:	2b00      	cmp	r3, #0
 800429a:	f000 80b2 	beq.w	8004402 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800429e:	4b60      	ldr	r3, [pc, #384]	@ (8004420 <HAL_GPIO_Init+0x30c>)
 80042a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a2:	4a5f      	ldr	r2, [pc, #380]	@ (8004420 <HAL_GPIO_Init+0x30c>)
 80042a4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80042a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80042aa:	4b5d      	ldr	r3, [pc, #372]	@ (8004420 <HAL_GPIO_Init+0x30c>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80042b2:	60fb      	str	r3, [r7, #12]
 80042b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80042b6:	4a5b      	ldr	r2, [pc, #364]	@ (8004424 <HAL_GPIO_Init+0x310>)
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	089b      	lsrs	r3, r3, #2
 80042bc:	3302      	adds	r3, #2
 80042be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	f003 0303 	and.w	r3, r3, #3
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	220f      	movs	r2, #15
 80042ce:	fa02 f303 	lsl.w	r3, r2, r3
 80042d2:	43db      	mvns	r3, r3
 80042d4:	69ba      	ldr	r2, [r7, #24]
 80042d6:	4013      	ands	r3, r2
 80042d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	4a52      	ldr	r2, [pc, #328]	@ (8004428 <HAL_GPIO_Init+0x314>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d02b      	beq.n	800433a <HAL_GPIO_Init+0x226>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4a51      	ldr	r2, [pc, #324]	@ (800442c <HAL_GPIO_Init+0x318>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d025      	beq.n	8004336 <HAL_GPIO_Init+0x222>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	4a50      	ldr	r2, [pc, #320]	@ (8004430 <HAL_GPIO_Init+0x31c>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d01f      	beq.n	8004332 <HAL_GPIO_Init+0x21e>
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	4a4f      	ldr	r2, [pc, #316]	@ (8004434 <HAL_GPIO_Init+0x320>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d019      	beq.n	800432e <HAL_GPIO_Init+0x21a>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	4a4e      	ldr	r2, [pc, #312]	@ (8004438 <HAL_GPIO_Init+0x324>)
 80042fe:	4293      	cmp	r3, r2
 8004300:	d013      	beq.n	800432a <HAL_GPIO_Init+0x216>
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	4a4d      	ldr	r2, [pc, #308]	@ (800443c <HAL_GPIO_Init+0x328>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d00d      	beq.n	8004326 <HAL_GPIO_Init+0x212>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	4a4c      	ldr	r2, [pc, #304]	@ (8004440 <HAL_GPIO_Init+0x32c>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d007      	beq.n	8004322 <HAL_GPIO_Init+0x20e>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	4a4b      	ldr	r2, [pc, #300]	@ (8004444 <HAL_GPIO_Init+0x330>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d101      	bne.n	800431e <HAL_GPIO_Init+0x20a>
 800431a:	2307      	movs	r3, #7
 800431c:	e00e      	b.n	800433c <HAL_GPIO_Init+0x228>
 800431e:	2308      	movs	r3, #8
 8004320:	e00c      	b.n	800433c <HAL_GPIO_Init+0x228>
 8004322:	2306      	movs	r3, #6
 8004324:	e00a      	b.n	800433c <HAL_GPIO_Init+0x228>
 8004326:	2305      	movs	r3, #5
 8004328:	e008      	b.n	800433c <HAL_GPIO_Init+0x228>
 800432a:	2304      	movs	r3, #4
 800432c:	e006      	b.n	800433c <HAL_GPIO_Init+0x228>
 800432e:	2303      	movs	r3, #3
 8004330:	e004      	b.n	800433c <HAL_GPIO_Init+0x228>
 8004332:	2302      	movs	r3, #2
 8004334:	e002      	b.n	800433c <HAL_GPIO_Init+0x228>
 8004336:	2301      	movs	r3, #1
 8004338:	e000      	b.n	800433c <HAL_GPIO_Init+0x228>
 800433a:	2300      	movs	r3, #0
 800433c:	69fa      	ldr	r2, [r7, #28]
 800433e:	f002 0203 	and.w	r2, r2, #3
 8004342:	0092      	lsls	r2, r2, #2
 8004344:	4093      	lsls	r3, r2
 8004346:	69ba      	ldr	r2, [r7, #24]
 8004348:	4313      	orrs	r3, r2
 800434a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800434c:	4935      	ldr	r1, [pc, #212]	@ (8004424 <HAL_GPIO_Init+0x310>)
 800434e:	69fb      	ldr	r3, [r7, #28]
 8004350:	089b      	lsrs	r3, r3, #2
 8004352:	3302      	adds	r3, #2
 8004354:	69ba      	ldr	r2, [r7, #24]
 8004356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800435a:	4b3b      	ldr	r3, [pc, #236]	@ (8004448 <HAL_GPIO_Init+0x334>)
 800435c:	689b      	ldr	r3, [r3, #8]
 800435e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004360:	693b      	ldr	r3, [r7, #16]
 8004362:	43db      	mvns	r3, r3
 8004364:	69ba      	ldr	r2, [r7, #24]
 8004366:	4013      	ands	r3, r2
 8004368:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004372:	2b00      	cmp	r3, #0
 8004374:	d003      	beq.n	800437e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004376:	69ba      	ldr	r2, [r7, #24]
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	4313      	orrs	r3, r2
 800437c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800437e:	4a32      	ldr	r2, [pc, #200]	@ (8004448 <HAL_GPIO_Init+0x334>)
 8004380:	69bb      	ldr	r3, [r7, #24]
 8004382:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004384:	4b30      	ldr	r3, [pc, #192]	@ (8004448 <HAL_GPIO_Init+0x334>)
 8004386:	68db      	ldr	r3, [r3, #12]
 8004388:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	43db      	mvns	r3, r3
 800438e:	69ba      	ldr	r2, [r7, #24]
 8004390:	4013      	ands	r3, r2
 8004392:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800439c:	2b00      	cmp	r3, #0
 800439e:	d003      	beq.n	80043a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80043a0:	69ba      	ldr	r2, [r7, #24]
 80043a2:	693b      	ldr	r3, [r7, #16]
 80043a4:	4313      	orrs	r3, r2
 80043a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043a8:	4a27      	ldr	r2, [pc, #156]	@ (8004448 <HAL_GPIO_Init+0x334>)
 80043aa:	69bb      	ldr	r3, [r7, #24]
 80043ac:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043ae:	4b26      	ldr	r3, [pc, #152]	@ (8004448 <HAL_GPIO_Init+0x334>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b4:	693b      	ldr	r3, [r7, #16]
 80043b6:	43db      	mvns	r3, r3
 80043b8:	69ba      	ldr	r2, [r7, #24]
 80043ba:	4013      	ands	r3, r2
 80043bc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d003      	beq.n	80043d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80043ca:	69ba      	ldr	r2, [r7, #24]
 80043cc:	693b      	ldr	r3, [r7, #16]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80043d2:	4a1d      	ldr	r2, [pc, #116]	@ (8004448 <HAL_GPIO_Init+0x334>)
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80043d8:	4b1b      	ldr	r3, [pc, #108]	@ (8004448 <HAL_GPIO_Init+0x334>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043de:	693b      	ldr	r3, [r7, #16]
 80043e0:	43db      	mvns	r3, r3
 80043e2:	69ba      	ldr	r2, [r7, #24]
 80043e4:	4013      	ands	r3, r2
 80043e6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d003      	beq.n	80043fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80043f4:	69ba      	ldr	r2, [r7, #24]
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80043fc:	4a12      	ldr	r2, [pc, #72]	@ (8004448 <HAL_GPIO_Init+0x334>)
 80043fe:	69bb      	ldr	r3, [r7, #24]
 8004400:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	3301      	adds	r3, #1
 8004406:	61fb      	str	r3, [r7, #28]
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	2b0f      	cmp	r3, #15
 800440c:	f67f ae92 	bls.w	8004134 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004410:	bf00      	nop
 8004412:	bf00      	nop
 8004414:	3724      	adds	r7, #36	@ 0x24
 8004416:	46bd      	mov	sp, r7
 8004418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441c:	4770      	bx	lr
 800441e:	bf00      	nop
 8004420:	40023800 	.word	0x40023800
 8004424:	40013800 	.word	0x40013800
 8004428:	40020000 	.word	0x40020000
 800442c:	40020400 	.word	0x40020400
 8004430:	40020800 	.word	0x40020800
 8004434:	40020c00 	.word	0x40020c00
 8004438:	40021000 	.word	0x40021000
 800443c:	40021400 	.word	0x40021400
 8004440:	40021800 	.word	0x40021800
 8004444:	40021c00 	.word	0x40021c00
 8004448:	40013c00 	.word	0x40013c00

0800444c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	460b      	mov	r3, r1
 8004456:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	691a      	ldr	r2, [r3, #16]
 800445c:	887b      	ldrh	r3, [r7, #2]
 800445e:	4013      	ands	r3, r2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d002      	beq.n	800446a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004464:	2301      	movs	r3, #1
 8004466:	73fb      	strb	r3, [r7, #15]
 8004468:	e001      	b.n	800446e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800446a:	2300      	movs	r3, #0
 800446c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800446e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004470:	4618      	mov	r0, r3
 8004472:	3714      	adds	r7, #20
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
 8004484:	460b      	mov	r3, r1
 8004486:	807b      	strh	r3, [r7, #2]
 8004488:	4613      	mov	r3, r2
 800448a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800448c:	787b      	ldrb	r3, [r7, #1]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d003      	beq.n	800449a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004492:	887a      	ldrh	r2, [r7, #2]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004498:	e003      	b.n	80044a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800449a:	887b      	ldrh	r3, [r7, #2]
 800449c:	041a      	lsls	r2, r3, #16
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	619a      	str	r2, [r3, #24]
}
 80044a2:	bf00      	nop
 80044a4:	370c      	adds	r7, #12
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
	...

080044b0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b082      	sub	sp, #8
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	4603      	mov	r3, r0
 80044b8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80044ba:	4b08      	ldr	r3, [pc, #32]	@ (80044dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044bc:	695a      	ldr	r2, [r3, #20]
 80044be:	88fb      	ldrh	r3, [r7, #6]
 80044c0:	4013      	ands	r3, r2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d006      	beq.n	80044d4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80044c6:	4a05      	ldr	r2, [pc, #20]	@ (80044dc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80044c8:	88fb      	ldrh	r3, [r7, #6]
 80044ca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80044cc:	88fb      	ldrh	r3, [r7, #6]
 80044ce:	4618      	mov	r0, r3
 80044d0:	f7fd feec 	bl	80022ac <HAL_GPIO_EXTI_Callback>
  }
}
 80044d4:	bf00      	nop
 80044d6:	3708      	adds	r7, #8
 80044d8:	46bd      	mov	sp, r7
 80044da:	bd80      	pop	{r7, pc}
 80044dc:	40013c00 	.word	0x40013c00

080044e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b082      	sub	sp, #8
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e08b      	b.n	800460a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d106      	bne.n	800450c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2200      	movs	r2, #0
 8004502:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7fd ff7e 	bl	8002408 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2224      	movs	r2, #36	@ 0x24
 8004510:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f022 0201 	bic.w	r2, r2, #1
 8004522:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	685a      	ldr	r2, [r3, #4]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004530:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	689a      	ldr	r2, [r3, #8]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004540:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d107      	bne.n	800455a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	e006      	b.n	8004568 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	689a      	ldr	r2, [r3, #8]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004566:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	2b02      	cmp	r3, #2
 800456e:	d108      	bne.n	8004582 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685a      	ldr	r2, [r3, #4]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800457e:	605a      	str	r2, [r3, #4]
 8004580:	e007      	b.n	8004592 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685a      	ldr	r2, [r3, #4]
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004590:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	6859      	ldr	r1, [r3, #4]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	4b1d      	ldr	r3, [pc, #116]	@ (8004614 <HAL_I2C_Init+0x134>)
 800459e:	430b      	orrs	r3, r1
 80045a0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80045b0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	691a      	ldr	r2, [r3, #16]
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	695b      	ldr	r3, [r3, #20]
 80045ba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	430a      	orrs	r2, r1
 80045ca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	69d9      	ldr	r1, [r3, #28]
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a1a      	ldr	r2, [r3, #32]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681a      	ldr	r2, [r3, #0]
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f042 0201 	orr.w	r2, r2, #1
 80045ea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2200      	movs	r2, #0
 80045f0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2220      	movs	r2, #32
 80045f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2200      	movs	r2, #0
 80045fe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004608:	2300      	movs	r3, #0
}
 800460a:	4618      	mov	r0, r3
 800460c:	3708      	adds	r7, #8
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	02008000 	.word	0x02008000

08004618 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004618:	b480      	push	{r7}
 800461a:	b083      	sub	sp, #12
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b20      	cmp	r3, #32
 800462c:	d138      	bne.n	80046a0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004634:	2b01      	cmp	r3, #1
 8004636:	d101      	bne.n	800463c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004638:	2302      	movs	r3, #2
 800463a:	e032      	b.n	80046a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2201      	movs	r2, #1
 8004640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2224      	movs	r2, #36	@ 0x24
 8004648:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	681a      	ldr	r2, [r3, #0]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 0201 	bic.w	r2, r2, #1
 800465a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681a      	ldr	r2, [r3, #0]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800466a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	6819      	ldr	r1, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	683a      	ldr	r2, [r7, #0]
 8004678:	430a      	orrs	r2, r1
 800467a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f042 0201 	orr.w	r2, r2, #1
 800468a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2220      	movs	r2, #32
 8004690:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800469c:	2300      	movs	r3, #0
 800469e:	e000      	b.n	80046a2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80046a0:	2302      	movs	r3, #2
  }
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	370c      	adds	r7, #12
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr

080046ae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80046ae:	b480      	push	{r7}
 80046b0:	b085      	sub	sp, #20
 80046b2:	af00      	add	r7, sp, #0
 80046b4:	6078      	str	r0, [r7, #4]
 80046b6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b20      	cmp	r3, #32
 80046c2:	d139      	bne.n	8004738 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80046ca:	2b01      	cmp	r3, #1
 80046cc:	d101      	bne.n	80046d2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80046ce:	2302      	movs	r3, #2
 80046d0:	e033      	b.n	800473a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2201      	movs	r2, #1
 80046d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2224      	movs	r2, #36	@ 0x24
 80046de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 0201 	bic.w	r2, r2, #1
 80046f0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004700:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	021b      	lsls	r3, r3, #8
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f042 0201 	orr.w	r2, r2, #1
 8004722:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2220      	movs	r2, #32
 8004728:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004734:	2300      	movs	r3, #0
 8004736:	e000      	b.n	800473a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004738:	2302      	movs	r3, #2
  }
}
 800473a:	4618      	mov	r0, r3
 800473c:	3714      	adds	r7, #20
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr

08004746 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b086      	sub	sp, #24
 800474a:	af02      	add	r7, sp, #8
 800474c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2b00      	cmp	r3, #0
 8004752:	d101      	bne.n	8004758 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004754:	2301      	movs	r3, #1
 8004756:	e108      	b.n	800496a <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b00      	cmp	r3, #0
 8004768:	d106      	bne.n	8004778 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f00a fc32 	bl	800efdc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2203      	movs	r2, #3
 800477c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004786:	d102      	bne.n	800478e <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f006 fdd3 	bl	800b33e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6818      	ldr	r0, [r3, #0]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	7c1a      	ldrb	r2, [r3, #16]
 80047a0:	f88d 2000 	strb.w	r2, [sp]
 80047a4:	3304      	adds	r3, #4
 80047a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047a8:	f006 fc8a 	bl	800b0c0 <USB_CoreInit>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d005      	beq.n	80047be <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2202      	movs	r2, #2
 80047b6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e0d5      	b.n	800496a <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	2100      	movs	r1, #0
 80047c4:	4618      	mov	r0, r3
 80047c6:	f006 fdcb 	bl	800b360 <USB_SetCurrentMode>
 80047ca:	4603      	mov	r3, r0
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80047d8:	2301      	movs	r3, #1
 80047da:	e0c6      	b.n	800496a <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80047dc:	2300      	movs	r3, #0
 80047de:	73fb      	strb	r3, [r7, #15]
 80047e0:	e04a      	b.n	8004878 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80047e2:	7bfa      	ldrb	r2, [r7, #15]
 80047e4:	6879      	ldr	r1, [r7, #4]
 80047e6:	4613      	mov	r3, r2
 80047e8:	00db      	lsls	r3, r3, #3
 80047ea:	4413      	add	r3, r2
 80047ec:	009b      	lsls	r3, r3, #2
 80047ee:	440b      	add	r3, r1
 80047f0:	3315      	adds	r3, #21
 80047f2:	2201      	movs	r2, #1
 80047f4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80047f6:	7bfa      	ldrb	r2, [r7, #15]
 80047f8:	6879      	ldr	r1, [r7, #4]
 80047fa:	4613      	mov	r3, r2
 80047fc:	00db      	lsls	r3, r3, #3
 80047fe:	4413      	add	r3, r2
 8004800:	009b      	lsls	r3, r3, #2
 8004802:	440b      	add	r3, r1
 8004804:	3314      	adds	r3, #20
 8004806:	7bfa      	ldrb	r2, [r7, #15]
 8004808:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800480a:	7bfa      	ldrb	r2, [r7, #15]
 800480c:	7bfb      	ldrb	r3, [r7, #15]
 800480e:	b298      	uxth	r0, r3
 8004810:	6879      	ldr	r1, [r7, #4]
 8004812:	4613      	mov	r3, r2
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	4413      	add	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	440b      	add	r3, r1
 800481c:	332e      	adds	r3, #46	@ 0x2e
 800481e:	4602      	mov	r2, r0
 8004820:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004822:	7bfa      	ldrb	r2, [r7, #15]
 8004824:	6879      	ldr	r1, [r7, #4]
 8004826:	4613      	mov	r3, r2
 8004828:	00db      	lsls	r3, r3, #3
 800482a:	4413      	add	r3, r2
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	440b      	add	r3, r1
 8004830:	3318      	adds	r3, #24
 8004832:	2200      	movs	r2, #0
 8004834:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004836:	7bfa      	ldrb	r2, [r7, #15]
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4613      	mov	r3, r2
 800483c:	00db      	lsls	r3, r3, #3
 800483e:	4413      	add	r3, r2
 8004840:	009b      	lsls	r3, r3, #2
 8004842:	440b      	add	r3, r1
 8004844:	331c      	adds	r3, #28
 8004846:	2200      	movs	r2, #0
 8004848:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800484a:	7bfa      	ldrb	r2, [r7, #15]
 800484c:	6879      	ldr	r1, [r7, #4]
 800484e:	4613      	mov	r3, r2
 8004850:	00db      	lsls	r3, r3, #3
 8004852:	4413      	add	r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	440b      	add	r3, r1
 8004858:	3320      	adds	r3, #32
 800485a:	2200      	movs	r2, #0
 800485c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800485e:	7bfa      	ldrb	r2, [r7, #15]
 8004860:	6879      	ldr	r1, [r7, #4]
 8004862:	4613      	mov	r3, r2
 8004864:	00db      	lsls	r3, r3, #3
 8004866:	4413      	add	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	440b      	add	r3, r1
 800486c:	3324      	adds	r3, #36	@ 0x24
 800486e:	2200      	movs	r2, #0
 8004870:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004872:	7bfb      	ldrb	r3, [r7, #15]
 8004874:	3301      	adds	r3, #1
 8004876:	73fb      	strb	r3, [r7, #15]
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	791b      	ldrb	r3, [r3, #4]
 800487c:	7bfa      	ldrb	r2, [r7, #15]
 800487e:	429a      	cmp	r2, r3
 8004880:	d3af      	bcc.n	80047e2 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004882:	2300      	movs	r3, #0
 8004884:	73fb      	strb	r3, [r7, #15]
 8004886:	e044      	b.n	8004912 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004888:	7bfa      	ldrb	r2, [r7, #15]
 800488a:	6879      	ldr	r1, [r7, #4]
 800488c:	4613      	mov	r3, r2
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	4413      	add	r3, r2
 8004892:	009b      	lsls	r3, r3, #2
 8004894:	440b      	add	r3, r1
 8004896:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800489a:	2200      	movs	r2, #0
 800489c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800489e:	7bfa      	ldrb	r2, [r7, #15]
 80048a0:	6879      	ldr	r1, [r7, #4]
 80048a2:	4613      	mov	r3, r2
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	4413      	add	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	440b      	add	r3, r1
 80048ac:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80048b0:	7bfa      	ldrb	r2, [r7, #15]
 80048b2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80048b4:	7bfa      	ldrb	r2, [r7, #15]
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	4413      	add	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80048c6:	2200      	movs	r2, #0
 80048c8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80048ca:	7bfa      	ldrb	r2, [r7, #15]
 80048cc:	6879      	ldr	r1, [r7, #4]
 80048ce:	4613      	mov	r3, r2
 80048d0:	00db      	lsls	r3, r3, #3
 80048d2:	4413      	add	r3, r2
 80048d4:	009b      	lsls	r3, r3, #2
 80048d6:	440b      	add	r3, r1
 80048d8:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80048dc:	2200      	movs	r2, #0
 80048de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80048e0:	7bfa      	ldrb	r2, [r7, #15]
 80048e2:	6879      	ldr	r1, [r7, #4]
 80048e4:	4613      	mov	r3, r2
 80048e6:	00db      	lsls	r3, r3, #3
 80048e8:	4413      	add	r3, r2
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	440b      	add	r3, r1
 80048ee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80048f2:	2200      	movs	r2, #0
 80048f4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80048f6:	7bfa      	ldrb	r2, [r7, #15]
 80048f8:	6879      	ldr	r1, [r7, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	00db      	lsls	r3, r3, #3
 80048fe:	4413      	add	r3, r2
 8004900:	009b      	lsls	r3, r3, #2
 8004902:	440b      	add	r3, r1
 8004904:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004908:	2200      	movs	r2, #0
 800490a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800490c:	7bfb      	ldrb	r3, [r7, #15]
 800490e:	3301      	adds	r3, #1
 8004910:	73fb      	strb	r3, [r7, #15]
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	791b      	ldrb	r3, [r3, #4]
 8004916:	7bfa      	ldrb	r2, [r7, #15]
 8004918:	429a      	cmp	r2, r3
 800491a:	d3b5      	bcc.n	8004888 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6818      	ldr	r0, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	7c1a      	ldrb	r2, [r3, #16]
 8004924:	f88d 2000 	strb.w	r2, [sp]
 8004928:	3304      	adds	r3, #4
 800492a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800492c:	f006 fd64 	bl	800b3f8 <USB_DevInit>
 8004930:	4603      	mov	r3, r0
 8004932:	2b00      	cmp	r3, #0
 8004934:	d005      	beq.n	8004942 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2202      	movs	r2, #2
 800493a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e013      	b.n	800496a <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	2200      	movs	r2, #0
 8004946:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	7b1b      	ldrb	r3, [r3, #12]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d102      	bne.n	800495e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	f001 f959 	bl	8005c10 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f007 fdb5 	bl	800c4d2 <USB_DevDisconnect>

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}

08004972 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004972:	b580      	push	{r7, lr}
 8004974:	b082      	sub	sp, #8
 8004976:	af00      	add	r7, sp, #0
 8004978:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004980:	2b01      	cmp	r3, #1
 8004982:	d101      	bne.n	8004988 <HAL_PCD_Start+0x16>
 8004984:	2302      	movs	r3, #2
 8004986:	e012      	b.n	80049ae <HAL_PCD_Start+0x3c>
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2201      	movs	r2, #1
 800498c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f006 fcc1 	bl	800b31c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4618      	mov	r0, r3
 80049a0:	f007 fd76 	bl	800c490 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	2200      	movs	r2, #0
 80049a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80049ac:	2300      	movs	r3, #0
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3708      	adds	r7, #8
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}

080049b6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80049b6:	b590      	push	{r4, r7, lr}
 80049b8:	b08d      	sub	sp, #52	@ 0x34
 80049ba:	af00      	add	r7, sp, #0
 80049bc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049c4:	6a3b      	ldr	r3, [r7, #32]
 80049c6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f007 fe34 	bl	800c63a <USB_GetMode>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f040 84b9 	bne.w	800534c <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	4618      	mov	r0, r3
 80049e0:	f007 fd98 	bl	800c514 <USB_ReadInterrupts>
 80049e4:	4603      	mov	r3, r0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	f000 84af 	beq.w	800534a <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80049ec:	69fb      	ldr	r3, [r7, #28]
 80049ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	0a1b      	lsrs	r3, r3, #8
 80049f6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4618      	mov	r0, r3
 8004a06:	f007 fd85 	bl	800c514 <USB_ReadInterrupts>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	f003 0302 	and.w	r3, r3, #2
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	d107      	bne.n	8004a24 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	695a      	ldr	r2, [r3, #20]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f002 0202 	and.w	r2, r2, #2
 8004a22:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	4618      	mov	r0, r3
 8004a2a:	f007 fd73 	bl	800c514 <USB_ReadInterrupts>
 8004a2e:	4603      	mov	r3, r0
 8004a30:	f003 0310 	and.w	r3, r3, #16
 8004a34:	2b10      	cmp	r3, #16
 8004a36:	d161      	bne.n	8004afc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f022 0210 	bic.w	r2, r2, #16
 8004a46:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004a48:	6a3b      	ldr	r3, [r7, #32]
 8004a4a:	6a1b      	ldr	r3, [r3, #32]
 8004a4c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	f003 020f 	and.w	r2, r3, #15
 8004a54:	4613      	mov	r3, r2
 8004a56:	00db      	lsls	r3, r3, #3
 8004a58:	4413      	add	r3, r2
 8004a5a:	009b      	lsls	r3, r3, #2
 8004a5c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a60:	687a      	ldr	r2, [r7, #4]
 8004a62:	4413      	add	r3, r2
 8004a64:	3304      	adds	r3, #4
 8004a66:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004a6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a72:	d124      	bne.n	8004abe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d035      	beq.n	8004aec <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004a84:	69bb      	ldr	r3, [r7, #24]
 8004a86:	091b      	lsrs	r3, r3, #4
 8004a88:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004a8a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	461a      	mov	r2, r3
 8004a92:	6a38      	ldr	r0, [r7, #32]
 8004a94:	f007 fbaa 	bl	800c1ec <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	68da      	ldr	r2, [r3, #12]
 8004a9c:	69bb      	ldr	r3, [r7, #24]
 8004a9e:	091b      	lsrs	r3, r3, #4
 8004aa0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004aa4:	441a      	add	r2, r3
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004aaa:	697b      	ldr	r3, [r7, #20]
 8004aac:	695a      	ldr	r2, [r3, #20]
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	091b      	lsrs	r3, r3, #4
 8004ab2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ab6:	441a      	add	r2, r3
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	615a      	str	r2, [r3, #20]
 8004abc:	e016      	b.n	8004aec <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8004abe:	69bb      	ldr	r3, [r7, #24]
 8004ac0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8004ac4:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004ac8:	d110      	bne.n	8004aec <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ad0:	2208      	movs	r2, #8
 8004ad2:	4619      	mov	r1, r3
 8004ad4:	6a38      	ldr	r0, [r7, #32]
 8004ad6:	f007 fb89 	bl	800c1ec <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	695a      	ldr	r2, [r3, #20]
 8004ade:	69bb      	ldr	r3, [r7, #24]
 8004ae0:	091b      	lsrs	r3, r3, #4
 8004ae2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004ae6:	441a      	add	r2, r3
 8004ae8:	697b      	ldr	r3, [r7, #20]
 8004aea:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699a      	ldr	r2, [r3, #24]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f042 0210 	orr.w	r2, r2, #16
 8004afa:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f007 fd07 	bl	800c514 <USB_ReadInterrupts>
 8004b06:	4603      	mov	r3, r0
 8004b08:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b0c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004b10:	f040 80a7 	bne.w	8004c62 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004b14:	2300      	movs	r3, #0
 8004b16:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f007 fd0c 	bl	800c53a <USB_ReadDevAllOutEpInterrupt>
 8004b22:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004b24:	e099      	b.n	8004c5a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f000 808e 	beq.w	8004c4e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b38:	b2d2      	uxtb	r2, r2
 8004b3a:	4611      	mov	r1, r2
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	f007 fd30 	bl	800c5a2 <USB_ReadDevOutEPInterrupt>
 8004b42:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	f003 0301 	and.w	r3, r3, #1
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d00c      	beq.n	8004b68 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8004b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b50:	015a      	lsls	r2, r3, #5
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	4413      	add	r3, r2
 8004b56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	2301      	movs	r3, #1
 8004b5e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004b60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b62:	6878      	ldr	r0, [r7, #4]
 8004b64:	f000 fece 	bl	8005904 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d00c      	beq.n	8004b8c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b74:	015a      	lsls	r2, r3, #5
 8004b76:	69fb      	ldr	r3, [r7, #28]
 8004b78:	4413      	add	r3, r2
 8004b7a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b7e:	461a      	mov	r2, r3
 8004b80:	2308      	movs	r3, #8
 8004b82:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004b84:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 ffa4 	bl	8005ad4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	f003 0310 	and.w	r3, r3, #16
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d008      	beq.n	8004ba8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	69fb      	ldr	r3, [r7, #28]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	2310      	movs	r3, #16
 8004ba6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004ba8:	693b      	ldr	r3, [r7, #16]
 8004baa:	f003 0302 	and.w	r3, r3, #2
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d030      	beq.n	8004c14 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004bb2:	6a3b      	ldr	r3, [r7, #32]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bba:	2b80      	cmp	r3, #128	@ 0x80
 8004bbc:	d109      	bne.n	8004bd2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	69fa      	ldr	r2, [r7, #28]
 8004bc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004bcc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004bd0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004bd2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	4413      	add	r3, r2
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004be0:	687a      	ldr	r2, [r7, #4]
 8004be2:	4413      	add	r3, r2
 8004be4:	3304      	adds	r3, #4
 8004be6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004be8:	697b      	ldr	r3, [r7, #20]
 8004bea:	78db      	ldrb	r3, [r3, #3]
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d108      	bne.n	8004c02 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	4619      	mov	r1, r3
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f00a fb11 	bl	800f224 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c04:	015a      	lsls	r2, r3, #5
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	4413      	add	r3, r2
 8004c0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c0e:	461a      	mov	r2, r3
 8004c10:	2302      	movs	r3, #2
 8004c12:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f003 0320 	and.w	r3, r3, #32
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d008      	beq.n	8004c30 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c20:	015a      	lsls	r2, r3, #5
 8004c22:	69fb      	ldr	r3, [r7, #28]
 8004c24:	4413      	add	r3, r2
 8004c26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c2a:	461a      	mov	r2, r3
 8004c2c:	2320      	movs	r3, #32
 8004c2e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d009      	beq.n	8004c4e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004c3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c3c:	015a      	lsls	r2, r3, #5
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	4413      	add	r3, r2
 8004c42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c46:	461a      	mov	r2, r3
 8004c48:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004c4c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c50:	3301      	adds	r3, #1
 8004c52:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c56:	085b      	lsrs	r3, r3, #1
 8004c58:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	f47f af62 	bne.w	8004b26 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f007 fc54 	bl	800c514 <USB_ReadInterrupts>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004c76:	f040 80db 	bne.w	8004e30 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f007 fc75 	bl	800c56e <USB_ReadDevAllInEpInterrupt>
 8004c84:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8004c86:	2300      	movs	r3, #0
 8004c88:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004c8a:	e0cd      	b.n	8004e28 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 80c2 	beq.w	8004e1c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c9e:	b2d2      	uxtb	r2, r2
 8004ca0:	4611      	mov	r1, r2
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f007 fc9b 	bl	800c5de <USB_ReadDevInEPInterrupt>
 8004ca8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	f003 0301 	and.w	r3, r3, #1
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d057      	beq.n	8004d64 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004cb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	2201      	movs	r2, #1
 8004cbc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cc0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004cc8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	43db      	mvns	r3, r3
 8004cce:	69f9      	ldr	r1, [r7, #28]
 8004cd0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004cd4:	4013      	ands	r3, r2
 8004cd6:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cda:	015a      	lsls	r2, r3, #5
 8004cdc:	69fb      	ldr	r3, [r7, #28]
 8004cde:	4413      	add	r3, r2
 8004ce0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004ce4:	461a      	mov	r2, r3
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	799b      	ldrb	r3, [r3, #6]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d132      	bne.n	8004d58 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	00db      	lsls	r3, r3, #3
 8004cfa:	4413      	add	r3, r2
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	440b      	add	r3, r1
 8004d00:	3320      	adds	r3, #32
 8004d02:	6819      	ldr	r1, [r3, #0]
 8004d04:	6878      	ldr	r0, [r7, #4]
 8004d06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d08:	4613      	mov	r3, r2
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	4413      	add	r3, r2
 8004d0e:	009b      	lsls	r3, r3, #2
 8004d10:	4403      	add	r3, r0
 8004d12:	331c      	adds	r3, #28
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4419      	add	r1, r3
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	4413      	add	r3, r2
 8004d22:	009b      	lsls	r3, r3, #2
 8004d24:	4403      	add	r3, r0
 8004d26:	3320      	adds	r3, #32
 8004d28:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d113      	bne.n	8004d58 <HAL_PCD_IRQHandler+0x3a2>
 8004d30:	6879      	ldr	r1, [r7, #4]
 8004d32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004d34:	4613      	mov	r3, r2
 8004d36:	00db      	lsls	r3, r3, #3
 8004d38:	4413      	add	r3, r2
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	440b      	add	r3, r1
 8004d3e:	3324      	adds	r3, #36	@ 0x24
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d108      	bne.n	8004d58 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	6818      	ldr	r0, [r3, #0]
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d50:	461a      	mov	r2, r3
 8004d52:	2101      	movs	r1, #1
 8004d54:	f007 fca4 	bl	800c6a0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d5a:	b2db      	uxtb	r3, r3
 8004d5c:	4619      	mov	r1, r3
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f00a f9db 	bl	800f11a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	f003 0308 	and.w	r3, r3, #8
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d008      	beq.n	8004d80 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d70:	015a      	lsls	r2, r3, #5
 8004d72:	69fb      	ldr	r3, [r7, #28]
 8004d74:	4413      	add	r3, r2
 8004d76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d7a:	461a      	mov	r2, r3
 8004d7c:	2308      	movs	r3, #8
 8004d7e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	f003 0310 	and.w	r3, r3, #16
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d008      	beq.n	8004d9c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d8c:	015a      	lsls	r2, r3, #5
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	4413      	add	r3, r2
 8004d92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d96:	461a      	mov	r2, r3
 8004d98:	2310      	movs	r3, #16
 8004d9a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d008      	beq.n	8004db8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da8:	015a      	lsls	r2, r3, #5
 8004daa:	69fb      	ldr	r3, [r7, #28]
 8004dac:	4413      	add	r3, r2
 8004dae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004db2:	461a      	mov	r2, r3
 8004db4:	2340      	movs	r3, #64	@ 0x40
 8004db6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004db8:	693b      	ldr	r3, [r7, #16]
 8004dba:	f003 0302 	and.w	r3, r3, #2
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d023      	beq.n	8004e0a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004dc2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004dc4:	6a38      	ldr	r0, [r7, #32]
 8004dc6:	f006 fc87 	bl	800b6d8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004dca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004dcc:	4613      	mov	r3, r2
 8004dce:	00db      	lsls	r3, r3, #3
 8004dd0:	4413      	add	r3, r2
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	3310      	adds	r3, #16
 8004dd6:	687a      	ldr	r2, [r7, #4]
 8004dd8:	4413      	add	r3, r2
 8004dda:	3304      	adds	r3, #4
 8004ddc:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	78db      	ldrb	r3, [r3, #3]
 8004de2:	2b01      	cmp	r3, #1
 8004de4:	d108      	bne.n	8004df8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	2200      	movs	r2, #0
 8004dea:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	4619      	mov	r1, r3
 8004df2:	6878      	ldr	r0, [r7, #4]
 8004df4:	f00a fa28 	bl	800f248 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dfa:	015a      	lsls	r2, r3, #5
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	4413      	add	r3, r2
 8004e00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e04:	461a      	mov	r2, r3
 8004e06:	2302      	movs	r3, #2
 8004e08:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004e0a:	693b      	ldr	r3, [r7, #16]
 8004e0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d003      	beq.n	8004e1c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004e14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f000 fce8 	bl	80057ec <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1e:	3301      	adds	r3, #1
 8004e20:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e24:	085b      	lsrs	r3, r3, #1
 8004e26:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	f47f af2e 	bne.w	8004c8c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4618      	mov	r0, r3
 8004e36:	f007 fb6d 	bl	800c514 <USB_ReadInterrupts>
 8004e3a:	4603      	mov	r3, r0
 8004e3c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004e40:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004e44:	d122      	bne.n	8004e8c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004e46:	69fb      	ldr	r3, [r7, #28]
 8004e48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	69fa      	ldr	r2, [r7, #28]
 8004e50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004e54:	f023 0301 	bic.w	r3, r3, #1
 8004e58:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d108      	bne.n	8004e76 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f00a fba6 	bl	800f5c0 <HAL_PCDEx_LPM_Callback>
 8004e74:	e002      	b.n	8004e7c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f00a f9c6 	bl	800f208 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	695a      	ldr	r2, [r3, #20]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004e8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f007 fb3f 	bl	800c514 <USB_ReadInterrupts>
 8004e96:	4603      	mov	r3, r0
 8004e98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004e9c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ea0:	d112      	bne.n	8004ec8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d102      	bne.n	8004eb8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f00a f982 	bl	800f1bc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	695a      	ldr	r2, [r3, #20]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004ec6:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4618      	mov	r0, r3
 8004ece:	f007 fb21 	bl	800c514 <USB_ReadInterrupts>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ed8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004edc:	d121      	bne.n	8004f22 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	695a      	ldr	r2, [r3, #20]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004eec:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d111      	bne.n	8004f1c <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f06:	089b      	lsrs	r3, r3, #2
 8004f08:	f003 020f 	and.w	r2, r3, #15
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004f12:	2101      	movs	r1, #1
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f00a fb53 	bl	800f5c0 <HAL_PCDEx_LPM_Callback>
 8004f1a:	e002      	b.n	8004f22 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f00a f94d 	bl	800f1bc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	4618      	mov	r0, r3
 8004f28:	f007 faf4 	bl	800c514 <USB_ReadInterrupts>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004f32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004f36:	f040 80b7 	bne.w	80050a8 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004f48:	f023 0301 	bic.w	r3, r3, #1
 8004f4c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2110      	movs	r1, #16
 8004f54:	4618      	mov	r0, r3
 8004f56:	f006 fbbf 	bl	800b6d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f5e:	e046      	b.n	8004fee <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004f60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f62:	015a      	lsls	r2, r3, #5
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	4413      	add	r3, r2
 8004f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004f72:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004f74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f76:	015a      	lsls	r2, r3, #5
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	4413      	add	r3, r2
 8004f7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f84:	0151      	lsls	r1, r2, #5
 8004f86:	69fa      	ldr	r2, [r7, #28]
 8004f88:	440a      	add	r2, r1
 8004f8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f8e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004f92:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f96:	015a      	lsls	r2, r3, #5
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004fa6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004faa:	015a      	lsls	r2, r3, #5
 8004fac:	69fb      	ldr	r3, [r7, #28]
 8004fae:	4413      	add	r3, r2
 8004fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fb8:	0151      	lsls	r1, r2, #5
 8004fba:	69fa      	ldr	r2, [r7, #28]
 8004fbc:	440a      	add	r2, r1
 8004fbe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fc2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004fc6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fca:	015a      	lsls	r2, r3, #5
 8004fcc:	69fb      	ldr	r3, [r7, #28]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fd8:	0151      	lsls	r1, r2, #5
 8004fda:	69fa      	ldr	r2, [r7, #28]
 8004fdc:	440a      	add	r2, r1
 8004fde:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fe2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004fe6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004fea:	3301      	adds	r3, #1
 8004fec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	791b      	ldrb	r3, [r3, #4]
 8004ff2:	461a      	mov	r2, r3
 8004ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d3b2      	bcc.n	8004f60 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005000:	69db      	ldr	r3, [r3, #28]
 8005002:	69fa      	ldr	r2, [r7, #28]
 8005004:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005008:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800500c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	7bdb      	ldrb	r3, [r3, #15]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d016      	beq.n	8005044 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800501c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005020:	69fa      	ldr	r2, [r7, #28]
 8005022:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005026:	f043 030b 	orr.w	r3, r3, #11
 800502a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005036:	69fa      	ldr	r2, [r7, #28]
 8005038:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800503c:	f043 030b 	orr.w	r3, r3, #11
 8005040:	6453      	str	r3, [r2, #68]	@ 0x44
 8005042:	e015      	b.n	8005070 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800504a:	695a      	ldr	r2, [r3, #20]
 800504c:	69fb      	ldr	r3, [r7, #28]
 800504e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005052:	4619      	mov	r1, r3
 8005054:	f242 032b 	movw	r3, #8235	@ 0x202b
 8005058:	4313      	orrs	r3, r2
 800505a:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800505c:	69fb      	ldr	r3, [r7, #28]
 800505e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005062:	691b      	ldr	r3, [r3, #16]
 8005064:	69fa      	ldr	r2, [r7, #28]
 8005066:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800506a:	f043 030b 	orr.w	r3, r3, #11
 800506e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005070:	69fb      	ldr	r3, [r7, #28]
 8005072:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	69fa      	ldr	r2, [r7, #28]
 800507a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800507e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005082:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	6818      	ldr	r0, [r3, #0]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005092:	461a      	mov	r2, r3
 8005094:	f007 fb04 	bl	800c6a0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	695a      	ldr	r2, [r3, #20]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80050a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4618      	mov	r0, r3
 80050ae:	f007 fa31 	bl	800c514 <USB_ReadInterrupts>
 80050b2:	4603      	mov	r3, r0
 80050b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050bc:	d123      	bne.n	8005106 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f007 fac8 	bl	800c658 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4618      	mov	r0, r3
 80050ce:	f006 fb7c 	bl	800b7ca <USB_GetDevSpeed>
 80050d2:	4603      	mov	r3, r0
 80050d4:	461a      	mov	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681c      	ldr	r4, [r3, #0]
 80050de:	f001 fab1 	bl	8006644 <HAL_RCC_GetHCLKFreq>
 80050e2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80050e8:	461a      	mov	r2, r3
 80050ea:	4620      	mov	r0, r4
 80050ec:	f006 f874 	bl	800b1d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80050f0:	6878      	ldr	r0, [r7, #4]
 80050f2:	f00a f83a 	bl	800f16a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	695a      	ldr	r2, [r3, #20]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005104:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4618      	mov	r0, r3
 800510c:	f007 fa02 	bl	800c514 <USB_ReadInterrupts>
 8005110:	4603      	mov	r3, r0
 8005112:	f003 0308 	and.w	r3, r3, #8
 8005116:	2b08      	cmp	r3, #8
 8005118:	d10a      	bne.n	8005130 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800511a:	6878      	ldr	r0, [r7, #4]
 800511c:	f00a f817 	bl	800f14e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	695a      	ldr	r2, [r3, #20]
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f002 0208 	and.w	r2, r2, #8
 800512e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	4618      	mov	r0, r3
 8005136:	f007 f9ed 	bl	800c514 <USB_ReadInterrupts>
 800513a:	4603      	mov	r3, r0
 800513c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005140:	2b80      	cmp	r3, #128	@ 0x80
 8005142:	d123      	bne.n	800518c <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005144:	6a3b      	ldr	r3, [r7, #32]
 8005146:	699b      	ldr	r3, [r3, #24]
 8005148:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800514c:	6a3b      	ldr	r3, [r7, #32]
 800514e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005150:	2301      	movs	r3, #1
 8005152:	627b      	str	r3, [r7, #36]	@ 0x24
 8005154:	e014      	b.n	8005180 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005156:	6879      	ldr	r1, [r7, #4]
 8005158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800515a:	4613      	mov	r3, r2
 800515c:	00db      	lsls	r3, r3, #3
 800515e:	4413      	add	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	440b      	add	r3, r1
 8005164:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005168:	781b      	ldrb	r3, [r3, #0]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d105      	bne.n	800517a <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800516e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005170:	b2db      	uxtb	r3, r3
 8005172:	4619      	mov	r1, r3
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 fb08 	bl	800578a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800517a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800517c:	3301      	adds	r3, #1
 800517e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	791b      	ldrb	r3, [r3, #4]
 8005184:	461a      	mov	r2, r3
 8005186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005188:	4293      	cmp	r3, r2
 800518a:	d3e4      	bcc.n	8005156 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4618      	mov	r0, r3
 8005192:	f007 f9bf 	bl	800c514 <USB_ReadInterrupts>
 8005196:	4603      	mov	r3, r0
 8005198:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800519c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051a0:	d13c      	bne.n	800521c <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80051a2:	2301      	movs	r3, #1
 80051a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80051a6:	e02b      	b.n	8005200 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80051a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051aa:	015a      	lsls	r2, r3, #5
 80051ac:	69fb      	ldr	r3, [r7, #28]
 80051ae:	4413      	add	r3, r2
 80051b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80051b8:	6879      	ldr	r1, [r7, #4]
 80051ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051bc:	4613      	mov	r3, r2
 80051be:	00db      	lsls	r3, r3, #3
 80051c0:	4413      	add	r3, r2
 80051c2:	009b      	lsls	r3, r3, #2
 80051c4:	440b      	add	r3, r1
 80051c6:	3318      	adds	r3, #24
 80051c8:	781b      	ldrb	r3, [r3, #0]
 80051ca:	2b01      	cmp	r3, #1
 80051cc:	d115      	bne.n	80051fa <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80051ce:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	da12      	bge.n	80051fa <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80051d4:	6879      	ldr	r1, [r7, #4]
 80051d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d8:	4613      	mov	r3, r2
 80051da:	00db      	lsls	r3, r3, #3
 80051dc:	4413      	add	r3, r2
 80051de:	009b      	lsls	r3, r3, #2
 80051e0:	440b      	add	r3, r1
 80051e2:	3317      	adds	r3, #23
 80051e4:	2201      	movs	r2, #1
 80051e6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80051e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ea:	b2db      	uxtb	r3, r3
 80051ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80051f0:	b2db      	uxtb	r3, r3
 80051f2:	4619      	mov	r1, r3
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f000 fac8 	bl	800578a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80051fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051fc:	3301      	adds	r3, #1
 80051fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	791b      	ldrb	r3, [r3, #4]
 8005204:	461a      	mov	r2, r3
 8005206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005208:	4293      	cmp	r3, r2
 800520a:	d3cd      	bcc.n	80051a8 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	695a      	ldr	r2, [r3, #20]
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800521a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	4618      	mov	r0, r3
 8005222:	f007 f977 	bl	800c514 <USB_ReadInterrupts>
 8005226:	4603      	mov	r3, r0
 8005228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800522c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005230:	d156      	bne.n	80052e0 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005232:	2301      	movs	r3, #1
 8005234:	627b      	str	r3, [r7, #36]	@ 0x24
 8005236:	e045      	b.n	80052c4 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800523a:	015a      	lsls	r2, r3, #5
 800523c:	69fb      	ldr	r3, [r7, #28]
 800523e:	4413      	add	r3, r2
 8005240:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800524c:	4613      	mov	r3, r2
 800524e:	00db      	lsls	r3, r3, #3
 8005250:	4413      	add	r3, r2
 8005252:	009b      	lsls	r3, r3, #2
 8005254:	440b      	add	r3, r1
 8005256:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	2b01      	cmp	r3, #1
 800525e:	d12e      	bne.n	80052be <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005260:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005262:	2b00      	cmp	r3, #0
 8005264:	da2b      	bge.n	80052be <HAL_PCD_IRQHandler+0x908>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005272:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005276:	429a      	cmp	r2, r3
 8005278:	d121      	bne.n	80052be <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800527a:	6879      	ldr	r1, [r7, #4]
 800527c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800527e:	4613      	mov	r3, r2
 8005280:	00db      	lsls	r3, r3, #3
 8005282:	4413      	add	r3, r2
 8005284:	009b      	lsls	r3, r3, #2
 8005286:	440b      	add	r3, r1
 8005288:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800528c:	2201      	movs	r2, #1
 800528e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005290:	6a3b      	ldr	r3, [r7, #32]
 8005292:	699b      	ldr	r3, [r3, #24]
 8005294:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800529c:	6a3b      	ldr	r3, [r7, #32]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10a      	bne.n	80052be <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	69fa      	ldr	r2, [r7, #28]
 80052b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80052b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052ba:	6053      	str	r3, [r2, #4]
            break;
 80052bc:	e008      	b.n	80052d0 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80052be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052c0:	3301      	adds	r3, #1
 80052c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	791b      	ldrb	r3, [r3, #4]
 80052c8:	461a      	mov	r2, r3
 80052ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052cc:	4293      	cmp	r3, r2
 80052ce:	d3b3      	bcc.n	8005238 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	695a      	ldr	r2, [r3, #20]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80052de:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	4618      	mov	r0, r3
 80052e6:	f007 f915 	bl	800c514 <USB_ReadInterrupts>
 80052ea:	4603      	mov	r3, r0
 80052ec:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80052f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052f4:	d10a      	bne.n	800530c <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f009 ffb8 	bl	800f26c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	695a      	ldr	r2, [r3, #20]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800530a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f007 f8ff 	bl	800c514 <USB_ReadInterrupts>
 8005316:	4603      	mov	r3, r0
 8005318:	f003 0304 	and.w	r3, r3, #4
 800531c:	2b04      	cmp	r3, #4
 800531e:	d115      	bne.n	800534c <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	f003 0304 	and.w	r3, r3, #4
 800532e:	2b00      	cmp	r3, #0
 8005330:	d002      	beq.n	8005338 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005332:	6878      	ldr	r0, [r7, #4]
 8005334:	f009 ffa8 	bl	800f288 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	6859      	ldr	r1, [r3, #4]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	430a      	orrs	r2, r1
 8005346:	605a      	str	r2, [r3, #4]
 8005348:	e000      	b.n	800534c <HAL_PCD_IRQHandler+0x996>
      return;
 800534a:	bf00      	nop
    }
  }
}
 800534c:	3734      	adds	r7, #52	@ 0x34
 800534e:	46bd      	mov	sp, r7
 8005350:	bd90      	pop	{r4, r7, pc}

08005352 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005352:	b580      	push	{r7, lr}
 8005354:	b082      	sub	sp, #8
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
 800535a:	460b      	mov	r3, r1
 800535c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005364:	2b01      	cmp	r3, #1
 8005366:	d101      	bne.n	800536c <HAL_PCD_SetAddress+0x1a>
 8005368:	2302      	movs	r3, #2
 800536a:	e012      	b.n	8005392 <HAL_PCD_SetAddress+0x40>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	78fa      	ldrb	r2, [r7, #3]
 8005378:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	78fa      	ldrb	r2, [r7, #3]
 8005380:	4611      	mov	r1, r2
 8005382:	4618      	mov	r0, r3
 8005384:	f007 f85e 	bl	800c444 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005390:	2300      	movs	r3, #0
}
 8005392:	4618      	mov	r0, r3
 8005394:	3708      	adds	r7, #8
 8005396:	46bd      	mov	sp, r7
 8005398:	bd80      	pop	{r7, pc}

0800539a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800539a:	b580      	push	{r7, lr}
 800539c:	b084      	sub	sp, #16
 800539e:	af00      	add	r7, sp, #0
 80053a0:	6078      	str	r0, [r7, #4]
 80053a2:	4608      	mov	r0, r1
 80053a4:	4611      	mov	r1, r2
 80053a6:	461a      	mov	r2, r3
 80053a8:	4603      	mov	r3, r0
 80053aa:	70fb      	strb	r3, [r7, #3]
 80053ac:	460b      	mov	r3, r1
 80053ae:	803b      	strh	r3, [r7, #0]
 80053b0:	4613      	mov	r3, r2
 80053b2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80053b4:	2300      	movs	r3, #0
 80053b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80053b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	da0f      	bge.n	80053e0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80053c0:	78fb      	ldrb	r3, [r7, #3]
 80053c2:	f003 020f 	and.w	r2, r3, #15
 80053c6:	4613      	mov	r3, r2
 80053c8:	00db      	lsls	r3, r3, #3
 80053ca:	4413      	add	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	3310      	adds	r3, #16
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	4413      	add	r3, r2
 80053d4:	3304      	adds	r3, #4
 80053d6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2201      	movs	r2, #1
 80053dc:	705a      	strb	r2, [r3, #1]
 80053de:	e00f      	b.n	8005400 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80053e0:	78fb      	ldrb	r3, [r7, #3]
 80053e2:	f003 020f 	and.w	r2, r3, #15
 80053e6:	4613      	mov	r3, r2
 80053e8:	00db      	lsls	r3, r3, #3
 80053ea:	4413      	add	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053f2:	687a      	ldr	r2, [r7, #4]
 80053f4:	4413      	add	r3, r2
 80053f6:	3304      	adds	r3, #4
 80053f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005400:	78fb      	ldrb	r3, [r7, #3]
 8005402:	f003 030f 	and.w	r3, r3, #15
 8005406:	b2da      	uxtb	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800540c:	883a      	ldrh	r2, [r7, #0]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	78ba      	ldrb	r2, [r7, #2]
 8005416:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	785b      	ldrb	r3, [r3, #1]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d004      	beq.n	800542a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	781b      	ldrb	r3, [r3, #0]
 8005424:	461a      	mov	r2, r3
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800542a:	78bb      	ldrb	r3, [r7, #2]
 800542c:	2b02      	cmp	r3, #2
 800542e:	d102      	bne.n	8005436 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2200      	movs	r2, #0
 8005434:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800543c:	2b01      	cmp	r3, #1
 800543e:	d101      	bne.n	8005444 <HAL_PCD_EP_Open+0xaa>
 8005440:	2302      	movs	r3, #2
 8005442:	e00e      	b.n	8005462 <HAL_PCD_EP_Open+0xc8>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	68f9      	ldr	r1, [r7, #12]
 8005452:	4618      	mov	r0, r3
 8005454:	f006 f9de 	bl	800b814 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005460:	7afb      	ldrb	r3, [r7, #11]
}
 8005462:	4618      	mov	r0, r3
 8005464:	3710      	adds	r7, #16
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800546a:	b580      	push	{r7, lr}
 800546c:	b084      	sub	sp, #16
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
 8005472:	460b      	mov	r3, r1
 8005474:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005476:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800547a:	2b00      	cmp	r3, #0
 800547c:	da0f      	bge.n	800549e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800547e:	78fb      	ldrb	r3, [r7, #3]
 8005480:	f003 020f 	and.w	r2, r3, #15
 8005484:	4613      	mov	r3, r2
 8005486:	00db      	lsls	r3, r3, #3
 8005488:	4413      	add	r3, r2
 800548a:	009b      	lsls	r3, r3, #2
 800548c:	3310      	adds	r3, #16
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	4413      	add	r3, r2
 8005492:	3304      	adds	r3, #4
 8005494:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2201      	movs	r2, #1
 800549a:	705a      	strb	r2, [r3, #1]
 800549c:	e00f      	b.n	80054be <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800549e:	78fb      	ldrb	r3, [r7, #3]
 80054a0:	f003 020f 	and.w	r2, r3, #15
 80054a4:	4613      	mov	r3, r2
 80054a6:	00db      	lsls	r3, r3, #3
 80054a8:	4413      	add	r3, r2
 80054aa:	009b      	lsls	r3, r3, #2
 80054ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	4413      	add	r3, r2
 80054b4:	3304      	adds	r3, #4
 80054b6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80054be:	78fb      	ldrb	r3, [r7, #3]
 80054c0:	f003 030f 	and.w	r3, r3, #15
 80054c4:	b2da      	uxtb	r2, r3
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d101      	bne.n	80054d8 <HAL_PCD_EP_Close+0x6e>
 80054d4:	2302      	movs	r3, #2
 80054d6:	e00e      	b.n	80054f6 <HAL_PCD_EP_Close+0x8c>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68f9      	ldr	r1, [r7, #12]
 80054e6:	4618      	mov	r0, r3
 80054e8:	f006 fa1c 	bl	800b924 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2200      	movs	r2, #0
 80054f0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80054f4:	2300      	movs	r3, #0
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3710      	adds	r7, #16
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}

080054fe <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80054fe:	b580      	push	{r7, lr}
 8005500:	b086      	sub	sp, #24
 8005502:	af00      	add	r7, sp, #0
 8005504:	60f8      	str	r0, [r7, #12]
 8005506:	607a      	str	r2, [r7, #4]
 8005508:	603b      	str	r3, [r7, #0]
 800550a:	460b      	mov	r3, r1
 800550c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800550e:	7afb      	ldrb	r3, [r7, #11]
 8005510:	f003 020f 	and.w	r2, r3, #15
 8005514:	4613      	mov	r3, r2
 8005516:	00db      	lsls	r3, r3, #3
 8005518:	4413      	add	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005520:	68fa      	ldr	r2, [r7, #12]
 8005522:	4413      	add	r3, r2
 8005524:	3304      	adds	r3, #4
 8005526:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005528:	697b      	ldr	r3, [r7, #20]
 800552a:	687a      	ldr	r2, [r7, #4]
 800552c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	683a      	ldr	r2, [r7, #0]
 8005532:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005534:	697b      	ldr	r3, [r7, #20]
 8005536:	2200      	movs	r2, #0
 8005538:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	2200      	movs	r2, #0
 800553e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005540:	7afb      	ldrb	r3, [r7, #11]
 8005542:	f003 030f 	and.w	r3, r3, #15
 8005546:	b2da      	uxtb	r2, r3
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	799b      	ldrb	r3, [r3, #6]
 8005550:	2b01      	cmp	r3, #1
 8005552:	d102      	bne.n	800555a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005554:	687a      	ldr	r2, [r7, #4]
 8005556:	697b      	ldr	r3, [r7, #20]
 8005558:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	6818      	ldr	r0, [r3, #0]
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	799b      	ldrb	r3, [r3, #6]
 8005562:	461a      	mov	r2, r3
 8005564:	6979      	ldr	r1, [r7, #20]
 8005566:	f006 fab9 	bl	800badc <USB_EPStartXfer>

  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
 800557c:	460b      	mov	r3, r1
 800557e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005580:	78fb      	ldrb	r3, [r7, #3]
 8005582:	f003 020f 	and.w	r2, r3, #15
 8005586:	6879      	ldr	r1, [r7, #4]
 8005588:	4613      	mov	r3, r2
 800558a:	00db      	lsls	r3, r3, #3
 800558c:	4413      	add	r3, r2
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	440b      	add	r3, r1
 8005592:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005596:	681b      	ldr	r3, [r3, #0]
}
 8005598:	4618      	mov	r0, r3
 800559a:	370c      	adds	r7, #12
 800559c:	46bd      	mov	sp, r7
 800559e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a2:	4770      	bx	lr

080055a4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	60f8      	str	r0, [r7, #12]
 80055ac:	607a      	str	r2, [r7, #4]
 80055ae:	603b      	str	r3, [r7, #0]
 80055b0:	460b      	mov	r3, r1
 80055b2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80055b4:	7afb      	ldrb	r3, [r7, #11]
 80055b6:	f003 020f 	and.w	r2, r3, #15
 80055ba:	4613      	mov	r3, r2
 80055bc:	00db      	lsls	r3, r3, #3
 80055be:	4413      	add	r3, r2
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	3310      	adds	r3, #16
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4413      	add	r3, r2
 80055c8:	3304      	adds	r3, #4
 80055ca:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80055cc:	697b      	ldr	r3, [r7, #20]
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	683a      	ldr	r2, [r7, #0]
 80055d6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	2200      	movs	r2, #0
 80055dc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	2201      	movs	r2, #1
 80055e2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80055e4:	7afb      	ldrb	r3, [r7, #11]
 80055e6:	f003 030f 	and.w	r3, r3, #15
 80055ea:	b2da      	uxtb	r2, r3
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	799b      	ldrb	r3, [r3, #6]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d102      	bne.n	80055fe <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80055f8:	687a      	ldr	r2, [r7, #4]
 80055fa:	697b      	ldr	r3, [r7, #20]
 80055fc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	6818      	ldr	r0, [r3, #0]
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	799b      	ldrb	r3, [r3, #6]
 8005606:	461a      	mov	r2, r3
 8005608:	6979      	ldr	r1, [r7, #20]
 800560a:	f006 fa67 	bl	800badc <USB_EPStartXfer>

  return HAL_OK;
 800560e:	2300      	movs	r3, #0
}
 8005610:	4618      	mov	r0, r3
 8005612:	3718      	adds	r7, #24
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b084      	sub	sp, #16
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005624:	78fb      	ldrb	r3, [r7, #3]
 8005626:	f003 030f 	and.w	r3, r3, #15
 800562a:	687a      	ldr	r2, [r7, #4]
 800562c:	7912      	ldrb	r2, [r2, #4]
 800562e:	4293      	cmp	r3, r2
 8005630:	d901      	bls.n	8005636 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005632:	2301      	movs	r3, #1
 8005634:	e04f      	b.n	80056d6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005636:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800563a:	2b00      	cmp	r3, #0
 800563c:	da0f      	bge.n	800565e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800563e:	78fb      	ldrb	r3, [r7, #3]
 8005640:	f003 020f 	and.w	r2, r3, #15
 8005644:	4613      	mov	r3, r2
 8005646:	00db      	lsls	r3, r3, #3
 8005648:	4413      	add	r3, r2
 800564a:	009b      	lsls	r3, r3, #2
 800564c:	3310      	adds	r3, #16
 800564e:	687a      	ldr	r2, [r7, #4]
 8005650:	4413      	add	r3, r2
 8005652:	3304      	adds	r3, #4
 8005654:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2201      	movs	r2, #1
 800565a:	705a      	strb	r2, [r3, #1]
 800565c:	e00d      	b.n	800567a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800565e:	78fa      	ldrb	r2, [r7, #3]
 8005660:	4613      	mov	r3, r2
 8005662:	00db      	lsls	r3, r3, #3
 8005664:	4413      	add	r3, r2
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800566c:	687a      	ldr	r2, [r7, #4]
 800566e:	4413      	add	r3, r2
 8005670:	3304      	adds	r3, #4
 8005672:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2200      	movs	r2, #0
 8005678:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2201      	movs	r2, #1
 800567e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005680:	78fb      	ldrb	r3, [r7, #3]
 8005682:	f003 030f 	and.w	r3, r3, #15
 8005686:	b2da      	uxtb	r2, r3
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005692:	2b01      	cmp	r3, #1
 8005694:	d101      	bne.n	800569a <HAL_PCD_EP_SetStall+0x82>
 8005696:	2302      	movs	r3, #2
 8005698:	e01d      	b.n	80056d6 <HAL_PCD_EP_SetStall+0xbe>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2201      	movs	r2, #1
 800569e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68f9      	ldr	r1, [r7, #12]
 80056a8:	4618      	mov	r0, r3
 80056aa:	f006 fdf7 	bl	800c29c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80056ae:	78fb      	ldrb	r3, [r7, #3]
 80056b0:	f003 030f 	and.w	r3, r3, #15
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d109      	bne.n	80056cc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6818      	ldr	r0, [r3, #0]
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	7999      	ldrb	r1, [r3, #6]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80056c6:	461a      	mov	r2, r3
 80056c8:	f006 ffea 	bl	800c6a0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80056d4:	2300      	movs	r3, #0
}
 80056d6:	4618      	mov	r0, r3
 80056d8:	3710      	adds	r7, #16
 80056da:	46bd      	mov	sp, r7
 80056dc:	bd80      	pop	{r7, pc}

080056de <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80056de:	b580      	push	{r7, lr}
 80056e0:	b084      	sub	sp, #16
 80056e2:	af00      	add	r7, sp, #0
 80056e4:	6078      	str	r0, [r7, #4]
 80056e6:	460b      	mov	r3, r1
 80056e8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80056ea:	78fb      	ldrb	r3, [r7, #3]
 80056ec:	f003 030f 	and.w	r3, r3, #15
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	7912      	ldrb	r2, [r2, #4]
 80056f4:	4293      	cmp	r3, r2
 80056f6:	d901      	bls.n	80056fc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80056f8:	2301      	movs	r3, #1
 80056fa:	e042      	b.n	8005782 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80056fc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005700:	2b00      	cmp	r3, #0
 8005702:	da0f      	bge.n	8005724 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005704:	78fb      	ldrb	r3, [r7, #3]
 8005706:	f003 020f 	and.w	r2, r3, #15
 800570a:	4613      	mov	r3, r2
 800570c:	00db      	lsls	r3, r3, #3
 800570e:	4413      	add	r3, r2
 8005710:	009b      	lsls	r3, r3, #2
 8005712:	3310      	adds	r3, #16
 8005714:	687a      	ldr	r2, [r7, #4]
 8005716:	4413      	add	r3, r2
 8005718:	3304      	adds	r3, #4
 800571a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2201      	movs	r2, #1
 8005720:	705a      	strb	r2, [r3, #1]
 8005722:	e00f      	b.n	8005744 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005724:	78fb      	ldrb	r3, [r7, #3]
 8005726:	f003 020f 	and.w	r2, r3, #15
 800572a:	4613      	mov	r3, r2
 800572c:	00db      	lsls	r3, r3, #3
 800572e:	4413      	add	r3, r2
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005736:	687a      	ldr	r2, [r7, #4]
 8005738:	4413      	add	r3, r2
 800573a:	3304      	adds	r3, #4
 800573c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	2200      	movs	r2, #0
 8005742:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	2200      	movs	r2, #0
 8005748:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	f003 030f 	and.w	r3, r3, #15
 8005750:	b2da      	uxtb	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800575c:	2b01      	cmp	r3, #1
 800575e:	d101      	bne.n	8005764 <HAL_PCD_EP_ClrStall+0x86>
 8005760:	2302      	movs	r3, #2
 8005762:	e00e      	b.n	8005782 <HAL_PCD_EP_ClrStall+0xa4>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68f9      	ldr	r1, [r7, #12]
 8005772:	4618      	mov	r0, r3
 8005774:	f006 fe00 	bl	800c378 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b084      	sub	sp, #16
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	460b      	mov	r3, r1
 8005794:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005796:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800579a:	2b00      	cmp	r3, #0
 800579c:	da0c      	bge.n	80057b8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800579e:	78fb      	ldrb	r3, [r7, #3]
 80057a0:	f003 020f 	and.w	r2, r3, #15
 80057a4:	4613      	mov	r3, r2
 80057a6:	00db      	lsls	r3, r3, #3
 80057a8:	4413      	add	r3, r2
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	3310      	adds	r3, #16
 80057ae:	687a      	ldr	r2, [r7, #4]
 80057b0:	4413      	add	r3, r2
 80057b2:	3304      	adds	r3, #4
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	e00c      	b.n	80057d2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80057b8:	78fb      	ldrb	r3, [r7, #3]
 80057ba:	f003 020f 	and.w	r2, r3, #15
 80057be:	4613      	mov	r3, r2
 80057c0:	00db      	lsls	r3, r3, #3
 80057c2:	4413      	add	r3, r2
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80057ca:	687a      	ldr	r2, [r7, #4]
 80057cc:	4413      	add	r3, r2
 80057ce:	3304      	adds	r3, #4
 80057d0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68f9      	ldr	r1, [r7, #12]
 80057d8:	4618      	mov	r0, r3
 80057da:	f006 fc1f 	bl	800c01c <USB_EPStopXfer>
 80057de:	4603      	mov	r3, r0
 80057e0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80057e2:	7afb      	ldrb	r3, [r7, #11]
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b08a      	sub	sp, #40	@ 0x28
 80057f0:	af02      	add	r7, sp, #8
 80057f2:	6078      	str	r0, [r7, #4]
 80057f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005800:	683a      	ldr	r2, [r7, #0]
 8005802:	4613      	mov	r3, r2
 8005804:	00db      	lsls	r3, r3, #3
 8005806:	4413      	add	r3, r2
 8005808:	009b      	lsls	r3, r3, #2
 800580a:	3310      	adds	r3, #16
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	4413      	add	r3, r2
 8005810:	3304      	adds	r3, #4
 8005812:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	695a      	ldr	r2, [r3, #20]
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	691b      	ldr	r3, [r3, #16]
 800581c:	429a      	cmp	r2, r3
 800581e:	d901      	bls.n	8005824 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005820:	2301      	movs	r3, #1
 8005822:	e06b      	b.n	80058fc <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	691a      	ldr	r2, [r3, #16]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	1ad3      	subs	r3, r2, r3
 800582e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	69fa      	ldr	r2, [r7, #28]
 8005836:	429a      	cmp	r2, r3
 8005838:	d902      	bls.n	8005840 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	689b      	ldr	r3, [r3, #8]
 800583e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	3303      	adds	r3, #3
 8005844:	089b      	lsrs	r3, r3, #2
 8005846:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005848:	e02a      	b.n	80058a0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	691a      	ldr	r2, [r3, #16]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	695b      	ldr	r3, [r3, #20]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	689b      	ldr	r3, [r3, #8]
 800585a:	69fa      	ldr	r2, [r7, #28]
 800585c:	429a      	cmp	r2, r3
 800585e:	d902      	bls.n	8005866 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	3303      	adds	r3, #3
 800586a:	089b      	lsrs	r3, r3, #2
 800586c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	68d9      	ldr	r1, [r3, #12]
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	b2da      	uxtb	r2, r3
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800587e:	9300      	str	r3, [sp, #0]
 8005880:	4603      	mov	r3, r0
 8005882:	6978      	ldr	r0, [r7, #20]
 8005884:	f006 fc74 	bl	800c170 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	441a      	add	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	695a      	ldr	r2, [r3, #20]
 8005898:	69fb      	ldr	r3, [r7, #28]
 800589a:	441a      	add	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	015a      	lsls	r2, r3, #5
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	4413      	add	r3, r2
 80058a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d809      	bhi.n	80058ca <PCD_WriteEmptyTxFifo+0xde>
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	695a      	ldr	r2, [r3, #20]
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80058be:	429a      	cmp	r2, r3
 80058c0:	d203      	bcs.n	80058ca <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	691b      	ldr	r3, [r3, #16]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d1bf      	bne.n	800584a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	691a      	ldr	r2, [r3, #16]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d811      	bhi.n	80058fa <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80058d6:	683b      	ldr	r3, [r7, #0]
 80058d8:	f003 030f 	and.w	r3, r3, #15
 80058dc:	2201      	movs	r2, #1
 80058de:	fa02 f303 	lsl.w	r3, r2, r3
 80058e2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80058e4:	693b      	ldr	r3, [r7, #16]
 80058e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	43db      	mvns	r3, r3
 80058f0:	6939      	ldr	r1, [r7, #16]
 80058f2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80058f6:	4013      	ands	r3, r2
 80058f8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80058fa:	2300      	movs	r3, #0
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3720      	adds	r7, #32
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b088      	sub	sp, #32
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005914:	69fb      	ldr	r3, [r7, #28]
 8005916:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005918:	69fb      	ldr	r3, [r7, #28]
 800591a:	333c      	adds	r3, #60	@ 0x3c
 800591c:	3304      	adds	r3, #4
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005922:	683b      	ldr	r3, [r7, #0]
 8005924:	015a      	lsls	r2, r3, #5
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	4413      	add	r3, r2
 800592a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	799b      	ldrb	r3, [r3, #6]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d17b      	bne.n	8005a32 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800593a:	693b      	ldr	r3, [r7, #16]
 800593c:	f003 0308 	and.w	r3, r3, #8
 8005940:	2b00      	cmp	r3, #0
 8005942:	d015      	beq.n	8005970 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	4a61      	ldr	r2, [pc, #388]	@ (8005acc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005948:	4293      	cmp	r3, r2
 800594a:	f240 80b9 	bls.w	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 80b3 	beq.w	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	015a      	lsls	r2, r3, #5
 800595e:	69bb      	ldr	r3, [r7, #24]
 8005960:	4413      	add	r3, r2
 8005962:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005966:	461a      	mov	r2, r3
 8005968:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800596c:	6093      	str	r3, [r2, #8]
 800596e:	e0a7      	b.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	f003 0320 	and.w	r3, r3, #32
 8005976:	2b00      	cmp	r3, #0
 8005978:	d009      	beq.n	800598e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	015a      	lsls	r2, r3, #5
 800597e:	69bb      	ldr	r3, [r7, #24]
 8005980:	4413      	add	r3, r2
 8005982:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005986:	461a      	mov	r2, r3
 8005988:	2320      	movs	r3, #32
 800598a:	6093      	str	r3, [r2, #8]
 800598c:	e098      	b.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005994:	2b00      	cmp	r3, #0
 8005996:	f040 8093 	bne.w	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	4a4b      	ldr	r2, [pc, #300]	@ (8005acc <PCD_EP_OutXfrComplete_int+0x1c8>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d90f      	bls.n	80059c2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d00a      	beq.n	80059c2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	015a      	lsls	r2, r3, #5
 80059b0:	69bb      	ldr	r3, [r7, #24]
 80059b2:	4413      	add	r3, r2
 80059b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059b8:	461a      	mov	r2, r3
 80059ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80059be:	6093      	str	r3, [r2, #8]
 80059c0:	e07e      	b.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80059c2:	683a      	ldr	r2, [r7, #0]
 80059c4:	4613      	mov	r3, r2
 80059c6:	00db      	lsls	r3, r3, #3
 80059c8:	4413      	add	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80059d0:	687a      	ldr	r2, [r7, #4]
 80059d2:	4413      	add	r3, r2
 80059d4:	3304      	adds	r3, #4
 80059d6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6a1a      	ldr	r2, [r3, #32]
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	0159      	lsls	r1, r3, #5
 80059e0:	69bb      	ldr	r3, [r7, #24]
 80059e2:	440b      	add	r3, r1
 80059e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059e8:	691b      	ldr	r3, [r3, #16]
 80059ea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80059ee:	1ad2      	subs	r2, r2, r3
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d114      	bne.n	8005a24 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d109      	bne.n	8005a16 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	6818      	ldr	r0, [r3, #0]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005a0c:	461a      	mov	r2, r3
 8005a0e:	2101      	movs	r1, #1
 8005a10:	f006 fe46 	bl	800c6a0 <USB_EP0_OutStart>
 8005a14:	e006      	b.n	8005a24 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	68da      	ldr	r2, [r3, #12]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	695b      	ldr	r3, [r3, #20]
 8005a1e:	441a      	add	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	4619      	mov	r1, r3
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f009 fb5a 	bl	800f0e4 <HAL_PCD_DataOutStageCallback>
 8005a30:	e046      	b.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005a32:	697b      	ldr	r3, [r7, #20]
 8005a34:	4a26      	ldr	r2, [pc, #152]	@ (8005ad0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d124      	bne.n	8005a84 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d00a      	beq.n	8005a5a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	015a      	lsls	r2, r3, #5
 8005a48:	69bb      	ldr	r3, [r7, #24]
 8005a4a:	4413      	add	r3, r2
 8005a4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a50:	461a      	mov	r2, r3
 8005a52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a56:	6093      	str	r3, [r2, #8]
 8005a58:	e032      	b.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005a5a:	693b      	ldr	r3, [r7, #16]
 8005a5c:	f003 0320 	and.w	r3, r3, #32
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d008      	beq.n	8005a76 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005a64:	683b      	ldr	r3, [r7, #0]
 8005a66:	015a      	lsls	r2, r3, #5
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005a70:	461a      	mov	r2, r3
 8005a72:	2320      	movs	r3, #32
 8005a74:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f009 fb31 	bl	800f0e4 <HAL_PCD_DataOutStageCallback>
 8005a82:	e01d      	b.n	8005ac0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005a84:	683b      	ldr	r3, [r7, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d114      	bne.n	8005ab4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8005a8a:	6879      	ldr	r1, [r7, #4]
 8005a8c:	683a      	ldr	r2, [r7, #0]
 8005a8e:	4613      	mov	r3, r2
 8005a90:	00db      	lsls	r3, r3, #3
 8005a92:	4413      	add	r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	440b      	add	r3, r1
 8005a98:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d108      	bne.n	8005ab4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6818      	ldr	r0, [r3, #0]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005aac:	461a      	mov	r2, r3
 8005aae:	2100      	movs	r1, #0
 8005ab0:	f006 fdf6 	bl	800c6a0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	4619      	mov	r1, r3
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f009 fb12 	bl	800f0e4 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3720      	adds	r7, #32
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}
 8005aca:	bf00      	nop
 8005acc:	4f54300a 	.word	0x4f54300a
 8005ad0:	4f54310a 	.word	0x4f54310a

08005ad4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b086      	sub	sp, #24
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
 8005adc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005ae8:	697b      	ldr	r3, [r7, #20]
 8005aea:	333c      	adds	r3, #60	@ 0x3c
 8005aec:	3304      	adds	r3, #4
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	015a      	lsls	r2, r3, #5
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	4413      	add	r3, r2
 8005afa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005afe:	689b      	ldr	r3, [r3, #8]
 8005b00:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	4a15      	ldr	r2, [pc, #84]	@ (8005b5c <PCD_EP_OutSetupPacket_int+0x88>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d90e      	bls.n	8005b28 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d009      	beq.n	8005b28 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005b14:	683b      	ldr	r3, [r7, #0]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b20:	461a      	mov	r2, r3
 8005b22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005b26:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f009 fac9 	bl	800f0c0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	4a0a      	ldr	r2, [pc, #40]	@ (8005b5c <PCD_EP_OutSetupPacket_int+0x88>)
 8005b32:	4293      	cmp	r3, r2
 8005b34:	d90c      	bls.n	8005b50 <PCD_EP_OutSetupPacket_int+0x7c>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	799b      	ldrb	r3, [r3, #6]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d108      	bne.n	8005b50 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6818      	ldr	r0, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005b48:	461a      	mov	r2, r3
 8005b4a:	2101      	movs	r1, #1
 8005b4c:	f006 fda8 	bl	800c6a0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	3718      	adds	r7, #24
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bd80      	pop	{r7, pc}
 8005b5a:	bf00      	nop
 8005b5c:	4f54300a 	.word	0x4f54300a

08005b60 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
 8005b68:	460b      	mov	r3, r1
 8005b6a:	70fb      	strb	r3, [r7, #3]
 8005b6c:	4613      	mov	r3, r2
 8005b6e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b76:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005b78:	78fb      	ldrb	r3, [r7, #3]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d107      	bne.n	8005b8e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005b7e:	883b      	ldrh	r3, [r7, #0]
 8005b80:	0419      	lsls	r1, r3, #16
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	68ba      	ldr	r2, [r7, #8]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b8c:	e028      	b.n	8005be0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b94:	0c1b      	lsrs	r3, r3, #16
 8005b96:	68ba      	ldr	r2, [r7, #8]
 8005b98:	4413      	add	r3, r2
 8005b9a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	73fb      	strb	r3, [r7, #15]
 8005ba0:	e00d      	b.n	8005bbe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	7bfb      	ldrb	r3, [r7, #15]
 8005ba8:	3340      	adds	r3, #64	@ 0x40
 8005baa:	009b      	lsls	r3, r3, #2
 8005bac:	4413      	add	r3, r2
 8005bae:	685b      	ldr	r3, [r3, #4]
 8005bb0:	0c1b      	lsrs	r3, r3, #16
 8005bb2:	68ba      	ldr	r2, [r7, #8]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005bb8:	7bfb      	ldrb	r3, [r7, #15]
 8005bba:	3301      	adds	r3, #1
 8005bbc:	73fb      	strb	r3, [r7, #15]
 8005bbe:	7bfa      	ldrb	r2, [r7, #15]
 8005bc0:	78fb      	ldrb	r3, [r7, #3]
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	429a      	cmp	r2, r3
 8005bc6:	d3ec      	bcc.n	8005ba2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005bc8:	883b      	ldrh	r3, [r7, #0]
 8005bca:	0418      	lsls	r0, r3, #16
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6819      	ldr	r1, [r3, #0]
 8005bd0:	78fb      	ldrb	r3, [r7, #3]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	68ba      	ldr	r2, [r7, #8]
 8005bd6:	4302      	orrs	r2, r0
 8005bd8:	3340      	adds	r3, #64	@ 0x40
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	440b      	add	r3, r1
 8005bde:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3714      	adds	r7, #20
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr

08005bee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b083      	sub	sp, #12
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	887a      	ldrh	r2, [r7, #2]
 8005c00:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005c02:	2300      	movs	r3, #0
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	370c      	adds	r7, #12
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c0e:	4770      	bx	lr

08005c10 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005c10:	b480      	push	{r7}
 8005c12:	b085      	sub	sp, #20
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2201      	movs	r2, #1
 8005c22:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	2200      	movs	r2, #0
 8005c2a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	699b      	ldr	r3, [r3, #24]
 8005c32:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c3e:	4b05      	ldr	r3, [pc, #20]	@ (8005c54 <HAL_PCDEx_ActivateLPM+0x44>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	68fa      	ldr	r2, [r7, #12]
 8005c44:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	3714      	adds	r7, #20
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c52:	4770      	bx	lr
 8005c54:	10000003 	.word	0x10000003

08005c58 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b082      	sub	sp, #8
 8005c5c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005c62:	4b23      	ldr	r3, [pc, #140]	@ (8005cf0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c66:	4a22      	ldr	r2, [pc, #136]	@ (8005cf0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005c68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8005c6e:	4b20      	ldr	r3, [pc, #128]	@ (8005cf0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c76:	603b      	str	r3, [r7, #0]
 8005c78:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005c7a:	4b1e      	ldr	r3, [pc, #120]	@ (8005cf4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1d      	ldr	r2, [pc, #116]	@ (8005cf4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005c80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c84:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005c86:	f7fd fa7f 	bl	8003188 <HAL_GetTick>
 8005c8a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005c8c:	e009      	b.n	8005ca2 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005c8e:	f7fd fa7b 	bl	8003188 <HAL_GetTick>
 8005c92:	4602      	mov	r2, r0
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	1ad3      	subs	r3, r2, r3
 8005c98:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005c9c:	d901      	bls.n	8005ca2 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e022      	b.n	8005ce8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005ca2:	4b14      	ldr	r3, [pc, #80]	@ (8005cf4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005caa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cae:	d1ee      	bne.n	8005c8e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005cb0:	4b10      	ldr	r3, [pc, #64]	@ (8005cf4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a0f      	ldr	r2, [pc, #60]	@ (8005cf4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005cb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005cba:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005cbc:	f7fd fa64 	bl	8003188 <HAL_GetTick>
 8005cc0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005cc2:	e009      	b.n	8005cd8 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005cc4:	f7fd fa60 	bl	8003188 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005cd2:	d901      	bls.n	8005cd8 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8005cd4:	2303      	movs	r3, #3
 8005cd6:	e007      	b.n	8005ce8 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005cd8:	4b06      	ldr	r3, [pc, #24]	@ (8005cf4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ce0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ce4:	d1ee      	bne.n	8005cc4 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3708      	adds	r7, #8
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40023800 	.word	0x40023800
 8005cf4:	40007000 	.word	0x40007000

08005cf8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005cf8:	b580      	push	{r7, lr}
 8005cfa:	b086      	sub	sp, #24
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005d00:	2300      	movs	r3, #0
 8005d02:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e291      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f003 0301 	and.w	r3, r3, #1
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 8087 	beq.w	8005e2a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005d1c:	4b96      	ldr	r3, [pc, #600]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f003 030c 	and.w	r3, r3, #12
 8005d24:	2b04      	cmp	r3, #4
 8005d26:	d00c      	beq.n	8005d42 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005d28:	4b93      	ldr	r3, [pc, #588]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f003 030c 	and.w	r3, r3, #12
 8005d30:	2b08      	cmp	r3, #8
 8005d32:	d112      	bne.n	8005d5a <HAL_RCC_OscConfig+0x62>
 8005d34:	4b90      	ldr	r3, [pc, #576]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005d3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005d40:	d10b      	bne.n	8005d5a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d42:	4b8d      	ldr	r3, [pc, #564]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d06c      	beq.n	8005e28 <HAL_RCC_OscConfig+0x130>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d168      	bne.n	8005e28 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	e26b      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	685b      	ldr	r3, [r3, #4]
 8005d5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d62:	d106      	bne.n	8005d72 <HAL_RCC_OscConfig+0x7a>
 8005d64:	4b84      	ldr	r3, [pc, #528]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	4a83      	ldr	r2, [pc, #524]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d6e:	6013      	str	r3, [r2, #0]
 8005d70:	e02e      	b.n	8005dd0 <HAL_RCC_OscConfig+0xd8>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	685b      	ldr	r3, [r3, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10c      	bne.n	8005d94 <HAL_RCC_OscConfig+0x9c>
 8005d7a:	4b7f      	ldr	r3, [pc, #508]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a7e      	ldr	r2, [pc, #504]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d84:	6013      	str	r3, [r2, #0]
 8005d86:	4b7c      	ldr	r3, [pc, #496]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	4a7b      	ldr	r2, [pc, #492]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005d8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	e01d      	b.n	8005dd0 <HAL_RCC_OscConfig+0xd8>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	685b      	ldr	r3, [r3, #4]
 8005d98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005d9c:	d10c      	bne.n	8005db8 <HAL_RCC_OscConfig+0xc0>
 8005d9e:	4b76      	ldr	r3, [pc, #472]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a75      	ldr	r2, [pc, #468]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005da4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005da8:	6013      	str	r3, [r2, #0]
 8005daa:	4b73      	ldr	r3, [pc, #460]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	4a72      	ldr	r2, [pc, #456]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005db0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005db4:	6013      	str	r3, [r2, #0]
 8005db6:	e00b      	b.n	8005dd0 <HAL_RCC_OscConfig+0xd8>
 8005db8:	4b6f      	ldr	r3, [pc, #444]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a6e      	ldr	r2, [pc, #440]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005dbe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005dc2:	6013      	str	r3, [r2, #0]
 8005dc4:	4b6c      	ldr	r3, [pc, #432]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a6b      	ldr	r2, [pc, #428]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005dca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005dce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	685b      	ldr	r3, [r3, #4]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d013      	beq.n	8005e00 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dd8:	f7fd f9d6 	bl	8003188 <HAL_GetTick>
 8005ddc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005dde:	e008      	b.n	8005df2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005de0:	f7fd f9d2 	bl	8003188 <HAL_GetTick>
 8005de4:	4602      	mov	r2, r0
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	2b64      	cmp	r3, #100	@ 0x64
 8005dec:	d901      	bls.n	8005df2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e21f      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005df2:	4b61      	ldr	r3, [pc, #388]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d0f0      	beq.n	8005de0 <HAL_RCC_OscConfig+0xe8>
 8005dfe:	e014      	b.n	8005e2a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e00:	f7fd f9c2 	bl	8003188 <HAL_GetTick>
 8005e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e06:	e008      	b.n	8005e1a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005e08:	f7fd f9be 	bl	8003188 <HAL_GetTick>
 8005e0c:	4602      	mov	r2, r0
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	1ad3      	subs	r3, r2, r3
 8005e12:	2b64      	cmp	r3, #100	@ 0x64
 8005e14:	d901      	bls.n	8005e1a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005e16:	2303      	movs	r3, #3
 8005e18:	e20b      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005e1a:	4b57      	ldr	r3, [pc, #348]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d1f0      	bne.n	8005e08 <HAL_RCC_OscConfig+0x110>
 8005e26:	e000      	b.n	8005e2a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 0302 	and.w	r3, r3, #2
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d069      	beq.n	8005f0a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e36:	4b50      	ldr	r3, [pc, #320]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 030c 	and.w	r3, r3, #12
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00b      	beq.n	8005e5a <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005e42:	4b4d      	ldr	r3, [pc, #308]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 030c 	and.w	r3, r3, #12
 8005e4a:	2b08      	cmp	r3, #8
 8005e4c:	d11c      	bne.n	8005e88 <HAL_RCC_OscConfig+0x190>
 8005e4e:	4b4a      	ldr	r3, [pc, #296]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d116      	bne.n	8005e88 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e5a:	4b47      	ldr	r3, [pc, #284]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f003 0302 	and.w	r3, r3, #2
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d005      	beq.n	8005e72 <HAL_RCC_OscConfig+0x17a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	2b01      	cmp	r3, #1
 8005e6c:	d001      	beq.n	8005e72 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	e1df      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e72:	4b41      	ldr	r3, [pc, #260]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	691b      	ldr	r3, [r3, #16]
 8005e7e:	00db      	lsls	r3, r3, #3
 8005e80:	493d      	ldr	r1, [pc, #244]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e82:	4313      	orrs	r3, r2
 8005e84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005e86:	e040      	b.n	8005f0a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d023      	beq.n	8005ed8 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e90:	4b39      	ldr	r3, [pc, #228]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a38      	ldr	r2, [pc, #224]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005e96:	f043 0301 	orr.w	r3, r3, #1
 8005e9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e9c:	f7fd f974 	bl	8003188 <HAL_GetTick>
 8005ea0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ea2:	e008      	b.n	8005eb6 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ea4:	f7fd f970 	bl	8003188 <HAL_GetTick>
 8005ea8:	4602      	mov	r2, r0
 8005eaa:	693b      	ldr	r3, [r7, #16]
 8005eac:	1ad3      	subs	r3, r2, r3
 8005eae:	2b02      	cmp	r3, #2
 8005eb0:	d901      	bls.n	8005eb6 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005eb2:	2303      	movs	r3, #3
 8005eb4:	e1bd      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005eb6:	4b30      	ldr	r3, [pc, #192]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f003 0302 	and.w	r3, r3, #2
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d0f0      	beq.n	8005ea4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ec2:	4b2d      	ldr	r3, [pc, #180]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	691b      	ldr	r3, [r3, #16]
 8005ece:	00db      	lsls	r3, r3, #3
 8005ed0:	4929      	ldr	r1, [pc, #164]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005ed2:	4313      	orrs	r3, r2
 8005ed4:	600b      	str	r3, [r1, #0]
 8005ed6:	e018      	b.n	8005f0a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ed8:	4b27      	ldr	r3, [pc, #156]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a26      	ldr	r2, [pc, #152]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005ede:	f023 0301 	bic.w	r3, r3, #1
 8005ee2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ee4:	f7fd f950 	bl	8003188 <HAL_GetTick>
 8005ee8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005eea:	e008      	b.n	8005efe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eec:	f7fd f94c 	bl	8003188 <HAL_GetTick>
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	1ad3      	subs	r3, r2, r3
 8005ef6:	2b02      	cmp	r3, #2
 8005ef8:	d901      	bls.n	8005efe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005efa:	2303      	movs	r3, #3
 8005efc:	e199      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005efe:	4b1e      	ldr	r3, [pc, #120]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f003 0302 	and.w	r3, r3, #2
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1f0      	bne.n	8005eec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0308 	and.w	r3, r3, #8
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d038      	beq.n	8005f88 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d019      	beq.n	8005f52 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005f1e:	4b16      	ldr	r3, [pc, #88]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005f20:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f22:	4a15      	ldr	r2, [pc, #84]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005f24:	f043 0301 	orr.w	r3, r3, #1
 8005f28:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f2a:	f7fd f92d 	bl	8003188 <HAL_GetTick>
 8005f2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f30:	e008      	b.n	8005f44 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f32:	f7fd f929 	bl	8003188 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	693b      	ldr	r3, [r7, #16]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	2b02      	cmp	r3, #2
 8005f3e:	d901      	bls.n	8005f44 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005f40:	2303      	movs	r3, #3
 8005f42:	e176      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005f44:	4b0c      	ldr	r3, [pc, #48]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005f46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f48:	f003 0302 	and.w	r3, r3, #2
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d0f0      	beq.n	8005f32 <HAL_RCC_OscConfig+0x23a>
 8005f50:	e01a      	b.n	8005f88 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f52:	4b09      	ldr	r3, [pc, #36]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005f54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f56:	4a08      	ldr	r2, [pc, #32]	@ (8005f78 <HAL_RCC_OscConfig+0x280>)
 8005f58:	f023 0301 	bic.w	r3, r3, #1
 8005f5c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f5e:	f7fd f913 	bl	8003188 <HAL_GetTick>
 8005f62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f64:	e00a      	b.n	8005f7c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f66:	f7fd f90f 	bl	8003188 <HAL_GetTick>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	1ad3      	subs	r3, r2, r3
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	d903      	bls.n	8005f7c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005f74:	2303      	movs	r3, #3
 8005f76:	e15c      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
 8005f78:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005f7c:	4b91      	ldr	r3, [pc, #580]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8005f7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f80:	f003 0302 	and.w	r3, r3, #2
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d1ee      	bne.n	8005f66 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f003 0304 	and.w	r3, r3, #4
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	f000 80a4 	beq.w	80060de <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f96:	4b8b      	ldr	r3, [pc, #556]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8005f98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d10d      	bne.n	8005fbe <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fa2:	4b88      	ldr	r3, [pc, #544]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8005fa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fa6:	4a87      	ldr	r2, [pc, #540]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8005fa8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005fac:	6413      	str	r3, [r2, #64]	@ 0x40
 8005fae:	4b85      	ldr	r3, [pc, #532]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8005fb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005fb6:	60bb      	str	r3, [r7, #8]
 8005fb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fbe:	4b82      	ldr	r3, [pc, #520]	@ (80061c8 <HAL_RCC_OscConfig+0x4d0>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d118      	bne.n	8005ffc <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005fca:	4b7f      	ldr	r3, [pc, #508]	@ (80061c8 <HAL_RCC_OscConfig+0x4d0>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a7e      	ldr	r2, [pc, #504]	@ (80061c8 <HAL_RCC_OscConfig+0x4d0>)
 8005fd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005fd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fd6:	f7fd f8d7 	bl	8003188 <HAL_GetTick>
 8005fda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fdc:	e008      	b.n	8005ff0 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fde:	f7fd f8d3 	bl	8003188 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	693b      	ldr	r3, [r7, #16]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	2b64      	cmp	r3, #100	@ 0x64
 8005fea:	d901      	bls.n	8005ff0 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005fec:	2303      	movs	r3, #3
 8005fee:	e120      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ff0:	4b75      	ldr	r3, [pc, #468]	@ (80061c8 <HAL_RCC_OscConfig+0x4d0>)
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d0f0      	beq.n	8005fde <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d106      	bne.n	8006012 <HAL_RCC_OscConfig+0x31a>
 8006004:	4b6f      	ldr	r3, [pc, #444]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006008:	4a6e      	ldr	r2, [pc, #440]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800600a:	f043 0301 	orr.w	r3, r3, #1
 800600e:	6713      	str	r3, [r2, #112]	@ 0x70
 8006010:	e02d      	b.n	800606e <HAL_RCC_OscConfig+0x376>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d10c      	bne.n	8006034 <HAL_RCC_OscConfig+0x33c>
 800601a:	4b6a      	ldr	r3, [pc, #424]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800601c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800601e:	4a69      	ldr	r2, [pc, #420]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006020:	f023 0301 	bic.w	r3, r3, #1
 8006024:	6713      	str	r3, [r2, #112]	@ 0x70
 8006026:	4b67      	ldr	r3, [pc, #412]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006028:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800602a:	4a66      	ldr	r2, [pc, #408]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800602c:	f023 0304 	bic.w	r3, r3, #4
 8006030:	6713      	str	r3, [r2, #112]	@ 0x70
 8006032:	e01c      	b.n	800606e <HAL_RCC_OscConfig+0x376>
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	689b      	ldr	r3, [r3, #8]
 8006038:	2b05      	cmp	r3, #5
 800603a:	d10c      	bne.n	8006056 <HAL_RCC_OscConfig+0x35e>
 800603c:	4b61      	ldr	r3, [pc, #388]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800603e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006040:	4a60      	ldr	r2, [pc, #384]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006042:	f043 0304 	orr.w	r3, r3, #4
 8006046:	6713      	str	r3, [r2, #112]	@ 0x70
 8006048:	4b5e      	ldr	r3, [pc, #376]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800604a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800604c:	4a5d      	ldr	r2, [pc, #372]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800604e:	f043 0301 	orr.w	r3, r3, #1
 8006052:	6713      	str	r3, [r2, #112]	@ 0x70
 8006054:	e00b      	b.n	800606e <HAL_RCC_OscConfig+0x376>
 8006056:	4b5b      	ldr	r3, [pc, #364]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006058:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800605a:	4a5a      	ldr	r2, [pc, #360]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800605c:	f023 0301 	bic.w	r3, r3, #1
 8006060:	6713      	str	r3, [r2, #112]	@ 0x70
 8006062:	4b58      	ldr	r3, [pc, #352]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006066:	4a57      	ldr	r2, [pc, #348]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006068:	f023 0304 	bic.w	r3, r3, #4
 800606c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	689b      	ldr	r3, [r3, #8]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d015      	beq.n	80060a2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006076:	f7fd f887 	bl	8003188 <HAL_GetTick>
 800607a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800607c:	e00a      	b.n	8006094 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800607e:	f7fd f883 	bl	8003188 <HAL_GetTick>
 8006082:	4602      	mov	r2, r0
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	1ad3      	subs	r3, r2, r3
 8006088:	f241 3288 	movw	r2, #5000	@ 0x1388
 800608c:	4293      	cmp	r3, r2
 800608e:	d901      	bls.n	8006094 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e0ce      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006094:	4b4b      	ldr	r3, [pc, #300]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006096:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006098:	f003 0302 	and.w	r3, r3, #2
 800609c:	2b00      	cmp	r3, #0
 800609e:	d0ee      	beq.n	800607e <HAL_RCC_OscConfig+0x386>
 80060a0:	e014      	b.n	80060cc <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060a2:	f7fd f871 	bl	8003188 <HAL_GetTick>
 80060a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060a8:	e00a      	b.n	80060c0 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060aa:	f7fd f86d 	bl	8003188 <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	693b      	ldr	r3, [r7, #16]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d901      	bls.n	80060c0 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e0b8      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80060c0:	4b40      	ldr	r3, [pc, #256]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 80060c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060c4:	f003 0302 	and.w	r3, r3, #2
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d1ee      	bne.n	80060aa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80060cc:	7dfb      	ldrb	r3, [r7, #23]
 80060ce:	2b01      	cmp	r3, #1
 80060d0:	d105      	bne.n	80060de <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060d2:	4b3c      	ldr	r3, [pc, #240]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 80060d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d6:	4a3b      	ldr	r2, [pc, #236]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 80060d8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80060dc:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	699b      	ldr	r3, [r3, #24]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	f000 80a4 	beq.w	8006230 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060e8:	4b36      	ldr	r3, [pc, #216]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 80060ea:	689b      	ldr	r3, [r3, #8]
 80060ec:	f003 030c 	and.w	r3, r3, #12
 80060f0:	2b08      	cmp	r3, #8
 80060f2:	d06b      	beq.n	80061cc <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	699b      	ldr	r3, [r3, #24]
 80060f8:	2b02      	cmp	r3, #2
 80060fa:	d149      	bne.n	8006190 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060fc:	4b31      	ldr	r3, [pc, #196]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	4a30      	ldr	r2, [pc, #192]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006102:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006106:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006108:	f7fd f83e 	bl	8003188 <HAL_GetTick>
 800610c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800610e:	e008      	b.n	8006122 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006110:	f7fd f83a 	bl	8003188 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	693b      	ldr	r3, [r7, #16]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	2b02      	cmp	r3, #2
 800611c:	d901      	bls.n	8006122 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e087      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006122:	4b28      	ldr	r3, [pc, #160]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800612a:	2b00      	cmp	r3, #0
 800612c:	d1f0      	bne.n	8006110 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	69da      	ldr	r2, [r3, #28]
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6a1b      	ldr	r3, [r3, #32]
 8006136:	431a      	orrs	r2, r3
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613c:	019b      	lsls	r3, r3, #6
 800613e:	431a      	orrs	r2, r3
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006144:	085b      	lsrs	r3, r3, #1
 8006146:	3b01      	subs	r3, #1
 8006148:	041b      	lsls	r3, r3, #16
 800614a:	431a      	orrs	r2, r3
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006150:	061b      	lsls	r3, r3, #24
 8006152:	4313      	orrs	r3, r2
 8006154:	4a1b      	ldr	r2, [pc, #108]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006156:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800615a:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800615c:	4b19      	ldr	r3, [pc, #100]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a18      	ldr	r2, [pc, #96]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006162:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006166:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006168:	f7fd f80e 	bl	8003188 <HAL_GetTick>
 800616c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006170:	f7fd f80a 	bl	8003188 <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e057      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006182:	4b10      	ldr	r3, [pc, #64]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800618a:	2b00      	cmp	r3, #0
 800618c:	d0f0      	beq.n	8006170 <HAL_RCC_OscConfig+0x478>
 800618e:	e04f      	b.n	8006230 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006190:	4b0c      	ldr	r3, [pc, #48]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a0b      	ldr	r2, [pc, #44]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 8006196:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800619a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800619c:	f7fc fff4 	bl	8003188 <HAL_GetTick>
 80061a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061a2:	e008      	b.n	80061b6 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061a4:	f7fc fff0 	bl	8003188 <HAL_GetTick>
 80061a8:	4602      	mov	r2, r0
 80061aa:	693b      	ldr	r3, [r7, #16]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	2b02      	cmp	r3, #2
 80061b0:	d901      	bls.n	80061b6 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80061b2:	2303      	movs	r3, #3
 80061b4:	e03d      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80061b6:	4b03      	ldr	r3, [pc, #12]	@ (80061c4 <HAL_RCC_OscConfig+0x4cc>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1f0      	bne.n	80061a4 <HAL_RCC_OscConfig+0x4ac>
 80061c2:	e035      	b.n	8006230 <HAL_RCC_OscConfig+0x538>
 80061c4:	40023800 	.word	0x40023800
 80061c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80061cc:	4b1b      	ldr	r3, [pc, #108]	@ (800623c <HAL_RCC_OscConfig+0x544>)
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	2b01      	cmp	r3, #1
 80061d8:	d028      	beq.n	800622c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d121      	bne.n	800622c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80061f2:	429a      	cmp	r2, r3
 80061f4:	d11a      	bne.n	800622c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061f6:	68fa      	ldr	r2, [r7, #12]
 80061f8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80061fc:	4013      	ands	r3, r2
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006202:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006204:	4293      	cmp	r3, r2
 8006206:	d111      	bne.n	800622c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006212:	085b      	lsrs	r3, r3, #1
 8006214:	3b01      	subs	r3, #1
 8006216:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006218:	429a      	cmp	r2, r3
 800621a:	d107      	bne.n	800622c <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006226:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006228:	429a      	cmp	r2, r3
 800622a:	d001      	beq.n	8006230 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	e000      	b.n	8006232 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006230:	2300      	movs	r3, #0
}
 8006232:	4618      	mov	r0, r3
 8006234:	3718      	adds	r7, #24
 8006236:	46bd      	mov	sp, r7
 8006238:	bd80      	pop	{r7, pc}
 800623a:	bf00      	nop
 800623c:	40023800 	.word	0x40023800

08006240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b084      	sub	sp, #16
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
 8006248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800624a:	2300      	movs	r3, #0
 800624c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d101      	bne.n	8006258 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e0d0      	b.n	80063fa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006258:	4b6a      	ldr	r3, [pc, #424]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 030f 	and.w	r3, r3, #15
 8006260:	683a      	ldr	r2, [r7, #0]
 8006262:	429a      	cmp	r2, r3
 8006264:	d910      	bls.n	8006288 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006266:	4b67      	ldr	r3, [pc, #412]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f023 020f 	bic.w	r2, r3, #15
 800626e:	4965      	ldr	r1, [pc, #404]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	4313      	orrs	r3, r2
 8006274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006276:	4b63      	ldr	r3, [pc, #396]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 030f 	and.w	r3, r3, #15
 800627e:	683a      	ldr	r2, [r7, #0]
 8006280:	429a      	cmp	r2, r3
 8006282:	d001      	beq.n	8006288 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e0b8      	b.n	80063fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f003 0302 	and.w	r3, r3, #2
 8006290:	2b00      	cmp	r3, #0
 8006292:	d020      	beq.n	80062d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 0304 	and.w	r3, r3, #4
 800629c:	2b00      	cmp	r3, #0
 800629e:	d005      	beq.n	80062ac <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80062a0:	4b59      	ldr	r3, [pc, #356]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80062a2:	689b      	ldr	r3, [r3, #8]
 80062a4:	4a58      	ldr	r2, [pc, #352]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80062a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80062aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f003 0308 	and.w	r3, r3, #8
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d005      	beq.n	80062c4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80062b8:	4b53      	ldr	r3, [pc, #332]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80062ba:	689b      	ldr	r3, [r3, #8]
 80062bc:	4a52      	ldr	r2, [pc, #328]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80062be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80062c2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80062c4:	4b50      	ldr	r3, [pc, #320]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	494d      	ldr	r1, [pc, #308]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80062d2:	4313      	orrs	r3, r2
 80062d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d040      	beq.n	8006364 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	685b      	ldr	r3, [r3, #4]
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d107      	bne.n	80062fa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80062ea:	4b47      	ldr	r3, [pc, #284]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d115      	bne.n	8006322 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e07f      	b.n	80063fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	685b      	ldr	r3, [r3, #4]
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d107      	bne.n	8006312 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006302:	4b41      	ldr	r3, [pc, #260]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800630a:	2b00      	cmp	r3, #0
 800630c:	d109      	bne.n	8006322 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800630e:	2301      	movs	r3, #1
 8006310:	e073      	b.n	80063fa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006312:	4b3d      	ldr	r3, [pc, #244]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f003 0302 	and.w	r3, r3, #2
 800631a:	2b00      	cmp	r3, #0
 800631c:	d101      	bne.n	8006322 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800631e:	2301      	movs	r3, #1
 8006320:	e06b      	b.n	80063fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006322:	4b39      	ldr	r3, [pc, #228]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	f023 0203 	bic.w	r2, r3, #3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	685b      	ldr	r3, [r3, #4]
 800632e:	4936      	ldr	r1, [pc, #216]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 8006330:	4313      	orrs	r3, r2
 8006332:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006334:	f7fc ff28 	bl	8003188 <HAL_GetTick>
 8006338:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800633a:	e00a      	b.n	8006352 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800633c:	f7fc ff24 	bl	8003188 <HAL_GetTick>
 8006340:	4602      	mov	r2, r0
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	1ad3      	subs	r3, r2, r3
 8006346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800634a:	4293      	cmp	r3, r2
 800634c:	d901      	bls.n	8006352 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e053      	b.n	80063fa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006352:	4b2d      	ldr	r3, [pc, #180]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f003 020c 	and.w	r2, r3, #12
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	429a      	cmp	r2, r3
 8006362:	d1eb      	bne.n	800633c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006364:	4b27      	ldr	r3, [pc, #156]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f003 030f 	and.w	r3, r3, #15
 800636c:	683a      	ldr	r2, [r7, #0]
 800636e:	429a      	cmp	r2, r3
 8006370:	d210      	bcs.n	8006394 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006372:	4b24      	ldr	r3, [pc, #144]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f023 020f 	bic.w	r2, r3, #15
 800637a:	4922      	ldr	r1, [pc, #136]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 800637c:	683b      	ldr	r3, [r7, #0]
 800637e:	4313      	orrs	r3, r2
 8006380:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006382:	4b20      	ldr	r3, [pc, #128]	@ (8006404 <HAL_RCC_ClockConfig+0x1c4>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f003 030f 	and.w	r3, r3, #15
 800638a:	683a      	ldr	r2, [r7, #0]
 800638c:	429a      	cmp	r2, r3
 800638e:	d001      	beq.n	8006394 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006390:	2301      	movs	r3, #1
 8006392:	e032      	b.n	80063fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	f003 0304 	and.w	r3, r3, #4
 800639c:	2b00      	cmp	r3, #0
 800639e:	d008      	beq.n	80063b2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80063a0:	4b19      	ldr	r3, [pc, #100]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	68db      	ldr	r3, [r3, #12]
 80063ac:	4916      	ldr	r1, [pc, #88]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80063ae:	4313      	orrs	r3, r2
 80063b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f003 0308 	and.w	r3, r3, #8
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d009      	beq.n	80063d2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80063be:	4b12      	ldr	r3, [pc, #72]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	00db      	lsls	r3, r3, #3
 80063cc:	490e      	ldr	r1, [pc, #56]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80063d2:	f000 f831 	bl	8006438 <HAL_RCC_GetSysClockFreq>
 80063d6:	4602      	mov	r2, r0
 80063d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006408 <HAL_RCC_ClockConfig+0x1c8>)
 80063da:	689b      	ldr	r3, [r3, #8]
 80063dc:	091b      	lsrs	r3, r3, #4
 80063de:	f003 030f 	and.w	r3, r3, #15
 80063e2:	490a      	ldr	r1, [pc, #40]	@ (800640c <HAL_RCC_ClockConfig+0x1cc>)
 80063e4:	5ccb      	ldrb	r3, [r1, r3]
 80063e6:	fa22 f303 	lsr.w	r3, r2, r3
 80063ea:	4a09      	ldr	r2, [pc, #36]	@ (8006410 <HAL_RCC_ClockConfig+0x1d0>)
 80063ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80063ee:	4b09      	ldr	r3, [pc, #36]	@ (8006414 <HAL_RCC_ClockConfig+0x1d4>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4618      	mov	r0, r3
 80063f4:	f7fc fe84 	bl	8003100 <HAL_InitTick>

  return HAL_OK;
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3710      	adds	r7, #16
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	40023c00 	.word	0x40023c00
 8006408:	40023800 	.word	0x40023800
 800640c:	0801241c 	.word	0x0801241c
 8006410:	20000000 	.word	0x20000000
 8006414:	20000004 	.word	0x20000004

08006418 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M7 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8006418:	b480      	push	{r7}
 800641a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON);
 800641c:	4b05      	ldr	r3, [pc, #20]	@ (8006434 <HAL_RCC_EnableCSS+0x1c>)
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4a04      	ldr	r2, [pc, #16]	@ (8006434 <HAL_RCC_EnableCSS+0x1c>)
 8006422:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006426:	6013      	str	r3, [r2, #0]
}
 8006428:	bf00      	nop
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	40023800 	.word	0x40023800

08006438 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006438:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800643c:	b094      	sub	sp, #80	@ 0x50
 800643e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006440:	2300      	movs	r3, #0
 8006442:	647b      	str	r3, [r7, #68]	@ 0x44
 8006444:	2300      	movs	r3, #0
 8006446:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006448:	2300      	movs	r3, #0
 800644a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 800644c:	2300      	movs	r3, #0
 800644e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006450:	4b79      	ldr	r3, [pc, #484]	@ (8006638 <HAL_RCC_GetSysClockFreq+0x200>)
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	f003 030c 	and.w	r3, r3, #12
 8006458:	2b08      	cmp	r3, #8
 800645a:	d00d      	beq.n	8006478 <HAL_RCC_GetSysClockFreq+0x40>
 800645c:	2b08      	cmp	r3, #8
 800645e:	f200 80e1 	bhi.w	8006624 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006462:	2b00      	cmp	r3, #0
 8006464:	d002      	beq.n	800646c <HAL_RCC_GetSysClockFreq+0x34>
 8006466:	2b04      	cmp	r3, #4
 8006468:	d003      	beq.n	8006472 <HAL_RCC_GetSysClockFreq+0x3a>
 800646a:	e0db      	b.n	8006624 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800646c:	4b73      	ldr	r3, [pc, #460]	@ (800663c <HAL_RCC_GetSysClockFreq+0x204>)
 800646e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006470:	e0db      	b.n	800662a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006472:	4b73      	ldr	r3, [pc, #460]	@ (8006640 <HAL_RCC_GetSysClockFreq+0x208>)
 8006474:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006476:	e0d8      	b.n	800662a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006478:	4b6f      	ldr	r3, [pc, #444]	@ (8006638 <HAL_RCC_GetSysClockFreq+0x200>)
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006480:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006482:	4b6d      	ldr	r3, [pc, #436]	@ (8006638 <HAL_RCC_GetSysClockFreq+0x200>)
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800648a:	2b00      	cmp	r3, #0
 800648c:	d063      	beq.n	8006556 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800648e:	4b6a      	ldr	r3, [pc, #424]	@ (8006638 <HAL_RCC_GetSysClockFreq+0x200>)
 8006490:	685b      	ldr	r3, [r3, #4]
 8006492:	099b      	lsrs	r3, r3, #6
 8006494:	2200      	movs	r2, #0
 8006496:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006498:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800649a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800649c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80064a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80064a2:	2300      	movs	r3, #0
 80064a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80064a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80064aa:	4622      	mov	r2, r4
 80064ac:	462b      	mov	r3, r5
 80064ae:	f04f 0000 	mov.w	r0, #0
 80064b2:	f04f 0100 	mov.w	r1, #0
 80064b6:	0159      	lsls	r1, r3, #5
 80064b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80064bc:	0150      	lsls	r0, r2, #5
 80064be:	4602      	mov	r2, r0
 80064c0:	460b      	mov	r3, r1
 80064c2:	4621      	mov	r1, r4
 80064c4:	1a51      	subs	r1, r2, r1
 80064c6:	6139      	str	r1, [r7, #16]
 80064c8:	4629      	mov	r1, r5
 80064ca:	eb63 0301 	sbc.w	r3, r3, r1
 80064ce:	617b      	str	r3, [r7, #20]
 80064d0:	f04f 0200 	mov.w	r2, #0
 80064d4:	f04f 0300 	mov.w	r3, #0
 80064d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80064dc:	4659      	mov	r1, fp
 80064de:	018b      	lsls	r3, r1, #6
 80064e0:	4651      	mov	r1, sl
 80064e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80064e6:	4651      	mov	r1, sl
 80064e8:	018a      	lsls	r2, r1, #6
 80064ea:	4651      	mov	r1, sl
 80064ec:	ebb2 0801 	subs.w	r8, r2, r1
 80064f0:	4659      	mov	r1, fp
 80064f2:	eb63 0901 	sbc.w	r9, r3, r1
 80064f6:	f04f 0200 	mov.w	r2, #0
 80064fa:	f04f 0300 	mov.w	r3, #0
 80064fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006502:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006506:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800650a:	4690      	mov	r8, r2
 800650c:	4699      	mov	r9, r3
 800650e:	4623      	mov	r3, r4
 8006510:	eb18 0303 	adds.w	r3, r8, r3
 8006514:	60bb      	str	r3, [r7, #8]
 8006516:	462b      	mov	r3, r5
 8006518:	eb49 0303 	adc.w	r3, r9, r3
 800651c:	60fb      	str	r3, [r7, #12]
 800651e:	f04f 0200 	mov.w	r2, #0
 8006522:	f04f 0300 	mov.w	r3, #0
 8006526:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800652a:	4629      	mov	r1, r5
 800652c:	024b      	lsls	r3, r1, #9
 800652e:	4621      	mov	r1, r4
 8006530:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006534:	4621      	mov	r1, r4
 8006536:	024a      	lsls	r2, r1, #9
 8006538:	4610      	mov	r0, r2
 800653a:	4619      	mov	r1, r3
 800653c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800653e:	2200      	movs	r2, #0
 8006540:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006542:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006544:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006548:	f7fa fb56 	bl	8000bf8 <__aeabi_uldivmod>
 800654c:	4602      	mov	r2, r0
 800654e:	460b      	mov	r3, r1
 8006550:	4613      	mov	r3, r2
 8006552:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006554:	e058      	b.n	8006608 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006556:	4b38      	ldr	r3, [pc, #224]	@ (8006638 <HAL_RCC_GetSysClockFreq+0x200>)
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	099b      	lsrs	r3, r3, #6
 800655c:	2200      	movs	r2, #0
 800655e:	4618      	mov	r0, r3
 8006560:	4611      	mov	r1, r2
 8006562:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006566:	623b      	str	r3, [r7, #32]
 8006568:	2300      	movs	r3, #0
 800656a:	627b      	str	r3, [r7, #36]	@ 0x24
 800656c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006570:	4642      	mov	r2, r8
 8006572:	464b      	mov	r3, r9
 8006574:	f04f 0000 	mov.w	r0, #0
 8006578:	f04f 0100 	mov.w	r1, #0
 800657c:	0159      	lsls	r1, r3, #5
 800657e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006582:	0150      	lsls	r0, r2, #5
 8006584:	4602      	mov	r2, r0
 8006586:	460b      	mov	r3, r1
 8006588:	4641      	mov	r1, r8
 800658a:	ebb2 0a01 	subs.w	sl, r2, r1
 800658e:	4649      	mov	r1, r9
 8006590:	eb63 0b01 	sbc.w	fp, r3, r1
 8006594:	f04f 0200 	mov.w	r2, #0
 8006598:	f04f 0300 	mov.w	r3, #0
 800659c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80065a0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80065a4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80065a8:	ebb2 040a 	subs.w	r4, r2, sl
 80065ac:	eb63 050b 	sbc.w	r5, r3, fp
 80065b0:	f04f 0200 	mov.w	r2, #0
 80065b4:	f04f 0300 	mov.w	r3, #0
 80065b8:	00eb      	lsls	r3, r5, #3
 80065ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80065be:	00e2      	lsls	r2, r4, #3
 80065c0:	4614      	mov	r4, r2
 80065c2:	461d      	mov	r5, r3
 80065c4:	4643      	mov	r3, r8
 80065c6:	18e3      	adds	r3, r4, r3
 80065c8:	603b      	str	r3, [r7, #0]
 80065ca:	464b      	mov	r3, r9
 80065cc:	eb45 0303 	adc.w	r3, r5, r3
 80065d0:	607b      	str	r3, [r7, #4]
 80065d2:	f04f 0200 	mov.w	r2, #0
 80065d6:	f04f 0300 	mov.w	r3, #0
 80065da:	e9d7 4500 	ldrd	r4, r5, [r7]
 80065de:	4629      	mov	r1, r5
 80065e0:	028b      	lsls	r3, r1, #10
 80065e2:	4621      	mov	r1, r4
 80065e4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80065e8:	4621      	mov	r1, r4
 80065ea:	028a      	lsls	r2, r1, #10
 80065ec:	4610      	mov	r0, r2
 80065ee:	4619      	mov	r1, r3
 80065f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80065f2:	2200      	movs	r2, #0
 80065f4:	61bb      	str	r3, [r7, #24]
 80065f6:	61fa      	str	r2, [r7, #28]
 80065f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065fc:	f7fa fafc 	bl	8000bf8 <__aeabi_uldivmod>
 8006600:	4602      	mov	r2, r0
 8006602:	460b      	mov	r3, r1
 8006604:	4613      	mov	r3, r2
 8006606:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006608:	4b0b      	ldr	r3, [pc, #44]	@ (8006638 <HAL_RCC_GetSysClockFreq+0x200>)
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	0c1b      	lsrs	r3, r3, #16
 800660e:	f003 0303 	and.w	r3, r3, #3
 8006612:	3301      	adds	r3, #1
 8006614:	005b      	lsls	r3, r3, #1
 8006616:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006618:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800661a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800661c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006620:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006622:	e002      	b.n	800662a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006624:	4b05      	ldr	r3, [pc, #20]	@ (800663c <HAL_RCC_GetSysClockFreq+0x204>)
 8006626:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006628:	bf00      	nop
    }
  }
  return sysclockfreq;
 800662a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800662c:	4618      	mov	r0, r3
 800662e:	3750      	adds	r7, #80	@ 0x50
 8006630:	46bd      	mov	sp, r7
 8006632:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006636:	bf00      	nop
 8006638:	40023800 	.word	0x40023800
 800663c:	00f42400 	.word	0x00f42400
 8006640:	007a1200 	.word	0x007a1200

08006644 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006644:	b480      	push	{r7}
 8006646:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006648:	4b03      	ldr	r3, [pc, #12]	@ (8006658 <HAL_RCC_GetHCLKFreq+0x14>)
 800664a:	681b      	ldr	r3, [r3, #0]
}
 800664c:	4618      	mov	r0, r3
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
 8006656:	bf00      	nop
 8006658:	20000000 	.word	0x20000000

0800665c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006660:	f7ff fff0 	bl	8006644 <HAL_RCC_GetHCLKFreq>
 8006664:	4602      	mov	r2, r0
 8006666:	4b05      	ldr	r3, [pc, #20]	@ (800667c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006668:	689b      	ldr	r3, [r3, #8]
 800666a:	0a9b      	lsrs	r3, r3, #10
 800666c:	f003 0307 	and.w	r3, r3, #7
 8006670:	4903      	ldr	r1, [pc, #12]	@ (8006680 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006672:	5ccb      	ldrb	r3, [r1, r3]
 8006674:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006678:	4618      	mov	r0, r3
 800667a:	bd80      	pop	{r7, pc}
 800667c:	40023800 	.word	0x40023800
 8006680:	0801242c 	.word	0x0801242c

08006684 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006688:	f7ff ffdc 	bl	8006644 <HAL_RCC_GetHCLKFreq>
 800668c:	4602      	mov	r2, r0
 800668e:	4b05      	ldr	r3, [pc, #20]	@ (80066a4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006690:	689b      	ldr	r3, [r3, #8]
 8006692:	0b5b      	lsrs	r3, r3, #13
 8006694:	f003 0307 	and.w	r3, r3, #7
 8006698:	4903      	ldr	r1, [pc, #12]	@ (80066a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800669a:	5ccb      	ldrb	r3, [r1, r3]
 800669c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	bd80      	pop	{r7, pc}
 80066a4:	40023800 	.word	0x40023800
 80066a8:	0801242c 	.word	0x0801242c

080066ac <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80066ac:	b580      	push	{r7, lr}
 80066ae:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 80066b0:	4b06      	ldr	r3, [pc, #24]	@ (80066cc <HAL_RCC_NMI_IRQHandler+0x20>)
 80066b2:	68db      	ldr	r3, [r3, #12]
 80066b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80066b8:	2b80      	cmp	r3, #128	@ 0x80
 80066ba:	d104      	bne.n	80066c6 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80066bc:	f000 f80a 	bl	80066d4 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80066c0:	4b03      	ldr	r3, [pc, #12]	@ (80066d0 <HAL_RCC_NMI_IRQHandler+0x24>)
 80066c2:	2280      	movs	r2, #128	@ 0x80
 80066c4:	701a      	strb	r2, [r3, #0]
  }
}
 80066c6:	bf00      	nop
 80066c8:	bd80      	pop	{r7, pc}
 80066ca:	bf00      	nop
 80066cc:	40023800 	.word	0x40023800
 80066d0:	4002380e 	.word	0x4002380e

080066d4 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80066d4:	b480      	push	{r7}
 80066d6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80066d8:	bf00      	nop
 80066da:	46bd      	mov	sp, r7
 80066dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e0:	4770      	bx	lr
	...

080066e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b088      	sub	sp, #32
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80066ec:	2300      	movs	r3, #0
 80066ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80066f0:	2300      	movs	r3, #0
 80066f2:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80066f4:	2300      	movs	r3, #0
 80066f6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80066f8:	2300      	movs	r3, #0
 80066fa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f003 0301 	and.w	r3, r3, #1
 8006704:	2b00      	cmp	r3, #0
 8006706:	d012      	beq.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006708:	4b65      	ldr	r3, [pc, #404]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	4a64      	ldr	r2, [pc, #400]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800670e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006712:	6093      	str	r3, [r2, #8]
 8006714:	4b62      	ldr	r3, [pc, #392]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006716:	689a      	ldr	r2, [r3, #8]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800671c:	4960      	ldr	r1, [pc, #384]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800671e:	4313      	orrs	r3, r2
 8006720:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006726:	2b00      	cmp	r3, #0
 8006728:	d101      	bne.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 800672a:	2301      	movs	r3, #1
 800672c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d017      	beq.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800673a:	4b59      	ldr	r3, [pc, #356]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800673c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006740:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006748:	4955      	ldr	r1, [pc, #340]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800674a:	4313      	orrs	r3, r2
 800674c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006754:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006758:	d101      	bne.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800675a:	2301      	movs	r3, #1
 800675c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006762:	2b00      	cmp	r3, #0
 8006764:	d101      	bne.n	800676a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8006766:	2301      	movs	r3, #1
 8006768:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006772:	2b00      	cmp	r3, #0
 8006774:	d017      	beq.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006776:	4b4a      	ldr	r3, [pc, #296]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006778:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800677c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006784:	4946      	ldr	r1, [pc, #280]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006786:	4313      	orrs	r3, r2
 8006788:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006790:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006794:	d101      	bne.n	800679a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8006796:	2301      	movs	r3, #1
 8006798:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d101      	bne.n	80067a6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80067a2:	2301      	movs	r3, #1
 80067a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0320 	and.w	r3, r3, #32
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	f000 808b 	beq.w	80068ca <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80067b4:	4b3a      	ldr	r3, [pc, #232]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80067b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b8:	4a39      	ldr	r2, [pc, #228]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80067ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067be:	6413      	str	r3, [r2, #64]	@ 0x40
 80067c0:	4b37      	ldr	r3, [pc, #220]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80067c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067c8:	60fb      	str	r3, [r7, #12]
 80067ca:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80067cc:	4b35      	ldr	r3, [pc, #212]	@ (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a34      	ldr	r2, [pc, #208]	@ (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80067d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80067d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80067d8:	f7fc fcd6 	bl	8003188 <HAL_GetTick>
 80067dc:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80067de:	e008      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067e0:	f7fc fcd2 	bl	8003188 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	697b      	ldr	r3, [r7, #20]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	2b64      	cmp	r3, #100	@ 0x64
 80067ec:	d901      	bls.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e2bc      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80067f2:	4b2c      	ldr	r3, [pc, #176]	@ (80068a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d0f0      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067fe:	4b28      	ldr	r3, [pc, #160]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006802:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006806:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d035      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006812:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006816:	693a      	ldr	r2, [r7, #16]
 8006818:	429a      	cmp	r2, r3
 800681a:	d02e      	beq.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800681c:	4b20      	ldr	r3, [pc, #128]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800681e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006820:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006824:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006826:	4b1e      	ldr	r3, [pc, #120]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006828:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800682a:	4a1d      	ldr	r2, [pc, #116]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800682c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006830:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006832:	4b1b      	ldr	r3, [pc, #108]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006834:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006836:	4a1a      	ldr	r2, [pc, #104]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006838:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800683c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800683e:	4a18      	ldr	r2, [pc, #96]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006840:	693b      	ldr	r3, [r7, #16]
 8006842:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006844:	4b16      	ldr	r3, [pc, #88]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006846:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006848:	f003 0301 	and.w	r3, r3, #1
 800684c:	2b01      	cmp	r3, #1
 800684e:	d114      	bne.n	800687a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006850:	f7fc fc9a 	bl	8003188 <HAL_GetTick>
 8006854:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006856:	e00a      	b.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006858:	f7fc fc96 	bl	8003188 <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	697b      	ldr	r3, [r7, #20]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006866:	4293      	cmp	r3, r2
 8006868:	d901      	bls.n	800686e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e27e      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800686e:	4b0c      	ldr	r3, [pc, #48]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006870:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d0ee      	beq.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800687e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006882:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006886:	d111      	bne.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8006888:	4b05      	ldr	r3, [pc, #20]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8006894:	4b04      	ldr	r3, [pc, #16]	@ (80068a8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8006896:	400b      	ands	r3, r1
 8006898:	4901      	ldr	r1, [pc, #4]	@ (80068a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800689a:	4313      	orrs	r3, r2
 800689c:	608b      	str	r3, [r1, #8]
 800689e:	e00b      	b.n	80068b8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80068a0:	40023800 	.word	0x40023800
 80068a4:	40007000 	.word	0x40007000
 80068a8:	0ffffcff 	.word	0x0ffffcff
 80068ac:	4ba4      	ldr	r3, [pc, #656]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	4aa3      	ldr	r2, [pc, #652]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068b2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80068b6:	6093      	str	r3, [r2, #8]
 80068b8:	4ba1      	ldr	r3, [pc, #644]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068ba:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80068c4:	499e      	ldr	r1, [pc, #632]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 0310 	and.w	r3, r3, #16
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d010      	beq.n	80068f8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80068d6:	4b9a      	ldr	r3, [pc, #616]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068d8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80068dc:	4a98      	ldr	r2, [pc, #608]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068e2:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80068e6:	4b96      	ldr	r3, [pc, #600]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068e8:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80068f0:	4993      	ldr	r1, [pc, #588]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80068f2:	4313      	orrs	r3, r2
 80068f4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006900:	2b00      	cmp	r3, #0
 8006902:	d00a      	beq.n	800691a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006904:	4b8e      	ldr	r3, [pc, #568]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800690a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006912:	498b      	ldr	r1, [pc, #556]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006914:	4313      	orrs	r3, r2
 8006916:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00a      	beq.n	800693c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006926:	4b86      	ldr	r3, [pc, #536]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006928:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800692c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006934:	4982      	ldr	r1, [pc, #520]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006936:	4313      	orrs	r3, r2
 8006938:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00a      	beq.n	800695e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006948:	4b7d      	ldr	r3, [pc, #500]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800694a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800694e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006956:	497a      	ldr	r1, [pc, #488]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006958:	4313      	orrs	r3, r2
 800695a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00a      	beq.n	8006980 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800696a:	4b75      	ldr	r3, [pc, #468]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800696c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006970:	f023 0203 	bic.w	r2, r3, #3
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006978:	4971      	ldr	r1, [pc, #452]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800697a:	4313      	orrs	r3, r2
 800697c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00a      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800698c:	4b6c      	ldr	r3, [pc, #432]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800698e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006992:	f023 020c 	bic.w	r2, r3, #12
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699a:	4969      	ldr	r1, [pc, #420]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 800699c:	4313      	orrs	r3, r2
 800699e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00a      	beq.n	80069c4 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80069ae:	4b64      	ldr	r3, [pc, #400]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80069b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80069bc:	4960      	ldr	r1, [pc, #384]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80069be:	4313      	orrs	r3, r2
 80069c0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d00a      	beq.n	80069e6 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80069d0:	4b5b      	ldr	r3, [pc, #364]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80069d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069de:	4958      	ldr	r1, [pc, #352]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80069e0:	4313      	orrs	r3, r2
 80069e2:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d00a      	beq.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80069f2:	4b53      	ldr	r3, [pc, #332]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80069f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a00:	494f      	ldr	r1, [pc, #316]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a02:	4313      	orrs	r3, r2
 8006a04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d00a      	beq.n	8006a2a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8006a14:	4b4a      	ldr	r3, [pc, #296]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a1a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a22:	4947      	ldr	r1, [pc, #284]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a24:	4313      	orrs	r3, r2
 8006a26:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00a      	beq.n	8006a4c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006a36:	4b42      	ldr	r3, [pc, #264]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a44:	493e      	ldr	r1, [pc, #248]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a46:	4313      	orrs	r3, r2
 8006a48:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00a      	beq.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8006a58:	4b39      	ldr	r3, [pc, #228]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a66:	4936      	ldr	r1, [pc, #216]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a68:	4313      	orrs	r3, r2
 8006a6a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d011      	beq.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006a7a:	4b31      	ldr	r3, [pc, #196]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a80:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a88:	492d      	ldr	r1, [pc, #180]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a94:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006a98:	d101      	bne.n	8006a9e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00a      	beq.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006aaa:	4b25      	ldr	r3, [pc, #148]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ab0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ab8:	4921      	ldr	r1, [pc, #132]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006aba:	4313      	orrs	r3, r2
 8006abc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d00a      	beq.n	8006ae2 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006acc:	4b1c      	ldr	r3, [pc, #112]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ad2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ada:	4919      	ldr	r1, [pc, #100]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006adc:	4313      	orrs	r3, r2
 8006ade:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00a      	beq.n	8006b04 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8006aee:	4b14      	ldr	r3, [pc, #80]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006af4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006afc:	4910      	ldr	r1, [pc, #64]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006afe:	4313      	orrs	r3, r2
 8006b00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006b04:	69fb      	ldr	r3, [r7, #28]
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d006      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	f000 809d 	beq.w	8006c52 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006b18:	4b09      	ldr	r3, [pc, #36]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	4a08      	ldr	r2, [pc, #32]	@ (8006b40 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8006b1e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006b22:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b24:	f7fc fb30 	bl	8003188 <HAL_GetTick>
 8006b28:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b2a:	e00b      	b.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006b2c:	f7fc fb2c 	bl	8003188 <HAL_GetTick>
 8006b30:	4602      	mov	r2, r0
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	1ad3      	subs	r3, r2, r3
 8006b36:	2b64      	cmp	r3, #100	@ 0x64
 8006b38:	d904      	bls.n	8006b44 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006b3a:	2303      	movs	r3, #3
 8006b3c:	e116      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8006b3e:	bf00      	nop
 8006b40:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006b44:	4b8b      	ldr	r3, [pc, #556]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1ed      	bne.n	8006b2c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	f003 0301 	and.w	r3, r3, #1
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d017      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d113      	bne.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006b64:	4b83      	ldr	r3, [pc, #524]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006b66:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b6a:	0e1b      	lsrs	r3, r3, #24
 8006b6c:	f003 030f 	and.w	r3, r3, #15
 8006b70:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	685b      	ldr	r3, [r3, #4]
 8006b76:	019a      	lsls	r2, r3, #6
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	061b      	lsls	r3, r3, #24
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	071b      	lsls	r3, r3, #28
 8006b84:	497b      	ldr	r1, [pc, #492]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d004      	beq.n	8006ba2 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b9c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ba0:	d00a      	beq.n	8006bb8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d024      	beq.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006bb6:	d11f      	bne.n	8006bf8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006bb8:	4b6e      	ldr	r3, [pc, #440]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006bbe:	0f1b      	lsrs	r3, r3, #28
 8006bc0:	f003 0307 	and.w	r3, r3, #7
 8006bc4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	019a      	lsls	r2, r3, #6
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	061b      	lsls	r3, r3, #24
 8006bd2:	431a      	orrs	r2, r3
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	071b      	lsls	r3, r3, #28
 8006bd8:	4966      	ldr	r1, [pc, #408]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006be0:	4b64      	ldr	r3, [pc, #400]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006be2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006be6:	f023 021f 	bic.w	r2, r3, #31
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	69db      	ldr	r3, [r3, #28]
 8006bee:	3b01      	subs	r3, #1
 8006bf0:	4960      	ldr	r1, [pc, #384]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d00d      	beq.n	8006c20 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	685b      	ldr	r3, [r3, #4]
 8006c08:	019a      	lsls	r2, r3, #6
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	061b      	lsls	r3, r3, #24
 8006c10:	431a      	orrs	r2, r3
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	071b      	lsls	r3, r3, #28
 8006c18:	4956      	ldr	r1, [pc, #344]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006c20:	4b54      	ldr	r3, [pc, #336]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	4a53      	ldr	r2, [pc, #332]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006c26:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006c2a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c2c:	f7fc faac 	bl	8003188 <HAL_GetTick>
 8006c30:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c32:	e008      	b.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006c34:	f7fc faa8 	bl	8003188 <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	697b      	ldr	r3, [r7, #20]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	2b64      	cmp	r3, #100	@ 0x64
 8006c40:	d901      	bls.n	8006c46 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c42:	2303      	movs	r3, #3
 8006c44:	e092      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006c46:	4b4b      	ldr	r3, [pc, #300]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d0f0      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006c52:	69bb      	ldr	r3, [r7, #24]
 8006c54:	2b01      	cmp	r3, #1
 8006c56:	f040 8088 	bne.w	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006c5a:	4b46      	ldr	r3, [pc, #280]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4a45      	ldr	r2, [pc, #276]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006c60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006c64:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c66:	f7fc fa8f 	bl	8003188 <HAL_GetTick>
 8006c6a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c6c:	e008      	b.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006c6e:	f7fc fa8b 	bl	8003188 <HAL_GetTick>
 8006c72:	4602      	mov	r2, r0
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	1ad3      	subs	r3, r2, r3
 8006c78:	2b64      	cmp	r3, #100	@ 0x64
 8006c7a:	d901      	bls.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006c7c:	2303      	movs	r3, #3
 8006c7e:	e075      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006c80:	4b3c      	ldr	r3, [pc, #240]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006c88:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c8c:	d0ef      	beq.n	8006c6e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d003      	beq.n	8006ca2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d009      	beq.n	8006cb6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d024      	beq.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d120      	bne.n	8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006cb6:	4b2f      	ldr	r3, [pc, #188]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cbc:	0c1b      	lsrs	r3, r3, #16
 8006cbe:	f003 0303 	and.w	r3, r3, #3
 8006cc2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	019a      	lsls	r2, r3, #6
 8006cca:	693b      	ldr	r3, [r7, #16]
 8006ccc:	041b      	lsls	r3, r3, #16
 8006cce:	431a      	orrs	r2, r3
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	695b      	ldr	r3, [r3, #20]
 8006cd4:	061b      	lsls	r3, r3, #24
 8006cd6:	4927      	ldr	r1, [pc, #156]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006cde:	4b25      	ldr	r3, [pc, #148]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ce4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6a1b      	ldr	r3, [r3, #32]
 8006cec:	3b01      	subs	r3, #1
 8006cee:	021b      	lsls	r3, r3, #8
 8006cf0:	4920      	ldr	r1, [pc, #128]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006cf2:	4313      	orrs	r3, r2
 8006cf4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d018      	beq.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006d08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006d0c:	d113      	bne.n	8006d36 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006d0e:	4b19      	ldr	r3, [pc, #100]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d14:	0e1b      	lsrs	r3, r3, #24
 8006d16:	f003 030f 	and.w	r3, r3, #15
 8006d1a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	691b      	ldr	r3, [r3, #16]
 8006d20:	019a      	lsls	r2, r3, #6
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	041b      	lsls	r3, r3, #16
 8006d28:	431a      	orrs	r2, r3
 8006d2a:	693b      	ldr	r3, [r7, #16]
 8006d2c:	061b      	lsls	r3, r3, #24
 8006d2e:	4911      	ldr	r1, [pc, #68]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006d36:	4b0f      	ldr	r3, [pc, #60]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a0e      	ldr	r2, [pc, #56]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006d3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d42:	f7fc fa21 	bl	8003188 <HAL_GetTick>
 8006d46:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006d48:	e008      	b.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006d4a:	f7fc fa1d 	bl	8003188 <HAL_GetTick>
 8006d4e:	4602      	mov	r2, r0
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	1ad3      	subs	r3, r2, r3
 8006d54:	2b64      	cmp	r3, #100	@ 0x64
 8006d56:	d901      	bls.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d58:	2303      	movs	r3, #3
 8006d5a:	e007      	b.n	8006d6c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006d5c:	4b05      	ldr	r3, [pc, #20]	@ (8006d74 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d64:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006d68:	d1ef      	bne.n	8006d4a <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	3720      	adds	r7, #32
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}
 8006d74:	40023800 	.word	0x40023800

08006d78 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b082      	sub	sp, #8
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d101      	bne.n	8006d8a <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8006d86:	2301      	movs	r3, #1
 8006d88:	e022      	b.n	8006dd0 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d105      	bne.n	8006da2 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8006d9c:	6878      	ldr	r0, [r7, #4]
 8006d9e:	f7fb fb91 	bl	80024c4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2203      	movs	r2, #3
 8006da6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	f000 f814 	bl	8006dd8 <HAL_SD_InitCard>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d001      	beq.n	8006dba <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8006db6:	2301      	movs	r3, #1
 8006db8:	e00a      	b.n	8006dd0 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2200      	movs	r2, #0
 8006dc4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2201      	movs	r2, #1
 8006dca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3708      	adds	r7, #8
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006dd8:	b5b0      	push	{r4, r5, r7, lr}
 8006dda:	b08e      	sub	sp, #56	@ 0x38
 8006ddc:	af04      	add	r7, sp, #16
 8006dde:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8006de0:	2300      	movs	r3, #0
 8006de2:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8006de4:	2300      	movs	r3, #0
 8006de6:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8006de8:	2300      	movs	r3, #0
 8006dea:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8006dec:	2300      	movs	r3, #0
 8006dee:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8006df0:	2300      	movs	r3, #0
 8006df2:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8006df4:	2376      	movs	r3, #118	@ 0x76
 8006df6:	61fb      	str	r3, [r7, #28]

  /* Initialize SDMMC peripheral interface with default configuration */
  status = SDMMC_Init(hsd->Instance, Init);
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681d      	ldr	r5, [r3, #0]
 8006dfc:	466c      	mov	r4, sp
 8006dfe:	f107 0314 	add.w	r3, r7, #20
 8006e02:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006e06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006e0a:	f107 0308 	add.w	r3, r7, #8
 8006e0e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e10:	4628      	mov	r0, r5
 8006e12:	f003 fbdf 	bl	800a5d4 <SDMMC_Init>
 8006e16:	4603      	mov	r3, r0
 8006e18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  if(status != HAL_OK)
 8006e1c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d001      	beq.n	8006e28 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8006e24:	2301      	movs	r3, #1
 8006e26:	e059      	b.n	8006edc <HAL_SD_InitCard+0x104>
  }

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e36:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f003 fc13 	bl	800a668 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	685a      	ldr	r2, [r3, #4]
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e50:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8006e52:	2002      	movs	r0, #2
 8006e54:	f7fc f9a4 	bl	80031a0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 ff01 	bl	8007c60 <SD_PowerON>
 8006e5e:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006e60:	6a3b      	ldr	r3, [r7, #32]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d00b      	beq.n	8006e7e <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2201      	movs	r2, #1
 8006e6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e72:	6a3b      	ldr	r3, [r7, #32]
 8006e74:	431a      	orrs	r2, r3
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	e02e      	b.n	8006edc <HAL_SD_InitCard+0x104>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f000 fe20 	bl	8007ac4 <SD_InitCard>
 8006e84:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006e86:	6a3b      	ldr	r3, [r7, #32]
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d00b      	beq.n	8006ea4 <HAL_SD_InitCard+0xcc>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2201      	movs	r2, #1
 8006e90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e98:	6a3b      	ldr	r3, [r7, #32]
 8006e9a:	431a      	orrs	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006ea0:	2301      	movs	r3, #1
 8006ea2:	e01b      	b.n	8006edc <HAL_SD_InitCard+0x104>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006eac:	4618      	mov	r0, r3
 8006eae:	f003 fc6d 	bl	800a78c <SDMMC_CmdBlockLength>
 8006eb2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006eb4:	6a3b      	ldr	r3, [r7, #32]
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d00f      	beq.n	8006eda <HAL_SD_InitCard+0x102>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a09      	ldr	r2, [pc, #36]	@ (8006ee4 <HAL_SD_InitCard+0x10c>)
 8006ec0:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ec6:	6a3b      	ldr	r3, [r7, #32]
 8006ec8:	431a      	orrs	r2, r3
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e000      	b.n	8006edc <HAL_SD_InitCard+0x104>
  }

  return HAL_OK;
 8006eda:	2300      	movs	r3, #0
}
 8006edc:	4618      	mov	r0, r3
 8006ede:	3728      	adds	r7, #40	@ 0x28
 8006ee0:	46bd      	mov	sp, r7
 8006ee2:	bdb0      	pop	{r4, r5, r7, pc}
 8006ee4:	004005ff 	.word	0x004005ff

08006ee8 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b092      	sub	sp, #72	@ 0x48
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	60f8      	str	r0, [r7, #12]
 8006ef0:	60b9      	str	r1, [r7, #8]
 8006ef2:	607a      	str	r2, [r7, #4]
 8006ef4:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8006ef6:	f7fc f947 	bl	8003188 <HAL_GetTick>
 8006efa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d107      	bne.n	8006f1a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f0e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e1bd      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	2b01      	cmp	r3, #1
 8006f24:	f040 81b0 	bne.w	8007288 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8006f2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	441a      	add	r2, r3
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006f38:	429a      	cmp	r2, r3
 8006f3a:	d907      	bls.n	8006f4c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f40:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	e1a4      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	2203      	movs	r2, #3
 8006f50:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f60:	2b01      	cmp	r3, #1
 8006f62:	d002      	beq.n	8006f6a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8006f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f66:	025b      	lsls	r3, r3, #9
 8006f68:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006f6a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006f6e:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8006f70:	683b      	ldr	r3, [r7, #0]
 8006f72:	025b      	lsls	r3, r3, #9
 8006f74:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8006f76:	2390      	movs	r3, #144	@ 0x90
 8006f78:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8006f7a:	2302      	movs	r3, #2
 8006f7c:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8006f82:	2301      	movs	r3, #1
 8006f84:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f107 0214 	add.w	r2, r7, #20
 8006f8e:	4611      	mov	r1, r2
 8006f90:	4618      	mov	r0, r3
 8006f92:	f003 fbcf 	bl	800a734 <SDMMC_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d90a      	bls.n	8006fb2 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006fa8:	4618      	mov	r0, r3
 8006faa:	f003 fc33 	bl	800a814 <SDMMC_CmdReadMultiBlock>
 8006fae:	6478      	str	r0, [r7, #68]	@ 0x44
 8006fb0:	e009      	b.n	8006fc6 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	2201      	movs	r2, #1
 8006fb6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f003 fc06 	bl	800a7d0 <SDMMC_CmdReadSingleBlock>
 8006fc4:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8006fc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d012      	beq.n	8006ff2 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a7a      	ldr	r2, [pc, #488]	@ (80071bc <HAL_SD_ReadBlocks+0x2d4>)
 8006fd2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006fd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006fda:	431a      	orrs	r2, r3
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2200      	movs	r2, #0
 8006fec:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8006fee:	2301      	movs	r3, #1
 8006ff0:	e151      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 8006ff2:	69bb      	ldr	r3, [r7, #24]
 8006ff4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8006ff6:	e061      	b.n	80070bc <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ffe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007002:	2b00      	cmp	r3, #0
 8007004:	d03c      	beq.n	8007080 <HAL_SD_ReadBlocks+0x198>
 8007006:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007008:	2b00      	cmp	r3, #0
 800700a:	d039      	beq.n	8007080 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDMMC Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800700c:	2300      	movs	r3, #0
 800700e:	643b      	str	r3, [r7, #64]	@ 0x40
 8007010:	e033      	b.n	800707a <HAL_SD_ReadBlocks+0x192>
        {
          data = SDMMC_ReadFIFO(hsd->Instance);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4618      	mov	r0, r3
 8007018:	f003 fb08 	bl	800a62c <SDMMC_ReadFIFO>
 800701c:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800701e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007020:	b2da      	uxtb	r2, r3
 8007022:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007024:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007026:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007028:	3301      	adds	r3, #1
 800702a:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800702c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800702e:	3b01      	subs	r3, #1
 8007030:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8007032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007034:	0a1b      	lsrs	r3, r3, #8
 8007036:	b2da      	uxtb	r2, r3
 8007038:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800703a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800703c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800703e:	3301      	adds	r3, #1
 8007040:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8007042:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007044:	3b01      	subs	r3, #1
 8007046:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8007048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800704a:	0c1b      	lsrs	r3, r3, #16
 800704c:	b2da      	uxtb	r2, r3
 800704e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007050:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007052:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007054:	3301      	adds	r3, #1
 8007056:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8007058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800705a:	3b01      	subs	r3, #1
 800705c:	63fb      	str	r3, [r7, #60]	@ 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800705e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007060:	0e1b      	lsrs	r3, r3, #24
 8007062:	b2da      	uxtb	r2, r3
 8007064:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007066:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8007068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800706a:	3301      	adds	r3, #1
 800706c:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800706e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007070:	3b01      	subs	r3, #1
 8007072:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for(count = 0U; count < 8U; count++)
 8007074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007076:	3301      	adds	r3, #1
 8007078:	643b      	str	r3, [r7, #64]	@ 0x40
 800707a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800707c:	2b07      	cmp	r3, #7
 800707e:	d9c8      	bls.n	8007012 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007080:	f7fc f882 	bl	8003188 <HAL_GetTick>
 8007084:	4602      	mov	r2, r0
 8007086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007088:	1ad3      	subs	r3, r2, r3
 800708a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800708c:	429a      	cmp	r2, r3
 800708e:	d902      	bls.n	8007096 <HAL_SD_ReadBlocks+0x1ae>
 8007090:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007092:	2b00      	cmp	r3, #0
 8007094:	d112      	bne.n	80070bc <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a48      	ldr	r2, [pc, #288]	@ (80071bc <HAL_SD_ReadBlocks+0x2d4>)
 800709c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070a2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2201      	movs	r2, #1
 80070ae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	2200      	movs	r2, #0
 80070b6:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 80070b8:	2303      	movs	r3, #3
 80070ba:	e0ec      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070c2:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d096      	beq.n	8006ff8 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d022      	beq.n	800711e <HAL_SD_ReadBlocks+0x236>
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	2b01      	cmp	r3, #1
 80070dc:	d91f      	bls.n	800711e <HAL_SD_ReadBlocks+0x236>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070e2:	2b03      	cmp	r3, #3
 80070e4:	d01b      	beq.n	800711e <HAL_SD_ReadBlocks+0x236>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4618      	mov	r0, r3
 80070ec:	f003 fbf8 	bl	800a8e0 <SDMMC_CmdStopTransfer>
 80070f0:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80070f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d012      	beq.n	800711e <HAL_SD_ReadBlocks+0x236>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	4a2f      	ldr	r2, [pc, #188]	@ (80071bc <HAL_SD_ReadBlocks+0x2d4>)
 80070fe:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007104:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007106:	431a      	orrs	r2, r3
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2201      	movs	r2, #1
 8007110:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	2200      	movs	r2, #0
 8007118:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	e0bb      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007124:	f003 0308 	and.w	r3, r3, #8
 8007128:	2b00      	cmp	r3, #0
 800712a:	d012      	beq.n	8007152 <HAL_SD_ReadBlocks+0x26a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a22      	ldr	r2, [pc, #136]	@ (80071bc <HAL_SD_ReadBlocks+0x2d4>)
 8007132:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007138:	f043 0208 	orr.w	r2, r3, #8
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e0a1      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007158:	f003 0302 	and.w	r3, r3, #2
 800715c:	2b00      	cmp	r3, #0
 800715e:	d012      	beq.n	8007186 <HAL_SD_ReadBlocks+0x29e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a15      	ldr	r2, [pc, #84]	@ (80071bc <HAL_SD_ReadBlocks+0x2d4>)
 8007166:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800716c:	f043 0202 	orr.w	r2, r3, #2
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2200      	movs	r2, #0
 8007180:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e087      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800718c:	f003 0320 	and.w	r3, r3, #32
 8007190:	2b00      	cmp	r3, #0
 8007192:	d064      	beq.n	800725e <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	4a08      	ldr	r2, [pc, #32]	@ (80071bc <HAL_SD_ReadBlocks+0x2d4>)
 800719a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a0:	f043 0220 	orr.w	r2, r3, #32
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2201      	movs	r2, #1
 80071ac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	2200      	movs	r2, #0
 80071b4:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80071b6:	2301      	movs	r3, #1
 80071b8:	e06d      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
 80071ba:	bf00      	nop
 80071bc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	4618      	mov	r0, r3
 80071c6:	f003 fa31 	bl	800a62c <SDMMC_ReadFIFO>
 80071ca:	62f8      	str	r0, [r7, #44]	@ 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 80071cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071ce:	b2da      	uxtb	r2, r3
 80071d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80071d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071d6:	3301      	adds	r3, #1
 80071d8:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80071da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071dc:	3b01      	subs	r3, #1
 80071de:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80071e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071e2:	0a1b      	lsrs	r3, r3, #8
 80071e4:	b2da      	uxtb	r2, r3
 80071e6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071e8:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 80071ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071ec:	3301      	adds	r3, #1
 80071ee:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 80071f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80071f2:	3b01      	subs	r3, #1
 80071f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80071f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80071f8:	0c1b      	lsrs	r3, r3, #16
 80071fa:	b2da      	uxtb	r2, r3
 80071fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071fe:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007202:	3301      	adds	r3, #1
 8007204:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 8007206:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007208:	3b01      	subs	r3, #1
 800720a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800720c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800720e:	0e1b      	lsrs	r3, r3, #24
 8007210:	b2da      	uxtb	r2, r3
 8007212:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007214:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8007216:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007218:	3301      	adds	r3, #1
 800721a:	637b      	str	r3, [r7, #52]	@ 0x34
      dataremaining--;
 800721c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800721e:	3b01      	subs	r3, #1
 8007220:	63fb      	str	r3, [r7, #60]	@ 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007222:	f7fb ffb1 	bl	8003188 <HAL_GetTick>
 8007226:	4602      	mov	r2, r0
 8007228:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800722a:	1ad3      	subs	r3, r2, r3
 800722c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800722e:	429a      	cmp	r2, r3
 8007230:	d902      	bls.n	8007238 <HAL_SD_ReadBlocks+0x350>
 8007232:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007234:	2b00      	cmp	r3, #0
 8007236:	d112      	bne.n	800725e <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	4a18      	ldr	r2, [pc, #96]	@ (80072a0 <HAL_SD_ReadBlocks+0x3b8>)
 800723e:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007244:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State= HAL_SD_STATE_READY;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	2201      	movs	r2, #1
 8007250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	2200      	movs	r2, #0
 8007258:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800725a:	2301      	movs	r3, #1
 800725c:	e01b      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)) && (dataremaining > 0U))
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007264:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007268:	2b00      	cmp	r3, #0
 800726a:	d002      	beq.n	8007272 <HAL_SD_ReadBlocks+0x38a>
 800726c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800726e:	2b00      	cmp	r3, #0
 8007270:	d1a6      	bne.n	80071c0 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f240 523a 	movw	r2, #1338	@ 0x53a
 800727a:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8007284:	2300      	movs	r3, #0
 8007286:	e006      	b.n	8007296 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800728c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8007294:	2301      	movs	r3, #1
  }
}
 8007296:	4618      	mov	r0, r3
 8007298:	3748      	adds	r7, #72	@ 0x48
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
 800729e:	bf00      	nop
 80072a0:	004005ff 	.word	0x004005ff

080072a4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80072a4:	b580      	push	{r7, lr}
 80072a6:	b092      	sub	sp, #72	@ 0x48
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	60b9      	str	r1, [r7, #8]
 80072ae:	607a      	str	r2, [r7, #4]
 80072b0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80072b2:	f7fb ff69 	bl	8003188 <HAL_GetTick>
 80072b6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 80072bc:	68bb      	ldr	r3, [r7, #8]
 80072be:	637b      	str	r3, [r7, #52]	@ 0x34

  if(NULL == pData)
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	2b00      	cmp	r3, #0
 80072c4:	d107      	bne.n	80072d6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072ca:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	e165      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	2b01      	cmp	r3, #1
 80072e0:	f040 8158 	bne.w	8007594 <HAL_SD_WriteBlocks+0x2f0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2200      	movs	r2, #0
 80072e8:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80072ea:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	441a      	add	r2, r3
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d907      	bls.n	8007308 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072fc:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8007304:	2301      	movs	r3, #1
 8007306:	e14c      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2203      	movs	r2, #3
 800730c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	2200      	movs	r2, #0
 8007316:	62da      	str	r2, [r3, #44]	@ 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800731c:	2b01      	cmp	r3, #1
 800731e:	d002      	beq.n	8007326 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8007320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007322:	025b      	lsls	r3, r3, #9
 8007324:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007326:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800732a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	025b      	lsls	r3, r3, #9
 8007330:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8007332:	2390      	movs	r3, #144	@ 0x90
 8007334:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8007336:	2300      	movs	r3, #0
 8007338:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800733a:	2300      	movs	r3, #0
 800733c:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_ENABLE;
 800733e:	2301      	movs	r3, #1
 8007340:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f107 0218 	add.w	r2, r7, #24
 800734a:	4611      	mov	r1, r2
 800734c:	4618      	mov	r0, r3
 800734e:	f003 f9f1 	bl	800a734 <SDMMC_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b01      	cmp	r3, #1
 8007356:	d90a      	bls.n	800736e <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	2220      	movs	r2, #32
 800735c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007364:	4618      	mov	r0, r3
 8007366:	f003 fa99 	bl	800a89c <SDMMC_CmdWriteMultiBlock>
 800736a:	6478      	str	r0, [r7, #68]	@ 0x44
 800736c:	e009      	b.n	8007382 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	2210      	movs	r2, #16
 8007372:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800737a:	4618      	mov	r0, r3
 800737c:	f003 fa6c 	bl	800a858 <SDMMC_CmdWriteSingleBlock>
 8007380:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8007382:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007384:	2b00      	cmp	r3, #0
 8007386:	d012      	beq.n	80073ae <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a87      	ldr	r2, [pc, #540]	@ (80075ac <HAL_SD_WriteBlocks+0x308>)
 800738e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007396:	431a      	orrs	r2, r3
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	2200      	movs	r2, #0
 80073a8:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e0f9      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80073ae:	69fb      	ldr	r3, [r7, #28]
 80073b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 80073b2:	e065      	b.n	8007480 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) && (dataremaining > 0U))
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d040      	beq.n	8007444 <HAL_SD_WriteBlocks+0x1a0>
 80073c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d03d      	beq.n	8007444 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDMMC Tx FIFO */
        for(count = 0U; count < 8U; count++)
 80073c8:	2300      	movs	r3, #0
 80073ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80073cc:	e037      	b.n	800743e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 80073ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d0:	781b      	ldrb	r3, [r3, #0]
 80073d2:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80073d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073d6:	3301      	adds	r3, #1
 80073d8:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80073da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073dc:	3b01      	subs	r3, #1
 80073de:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 80073e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073e2:	781b      	ldrb	r3, [r3, #0]
 80073e4:	021a      	lsls	r2, r3, #8
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	4313      	orrs	r3, r2
 80073ea:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80073ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073ee:	3301      	adds	r3, #1
 80073f0:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 80073f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073f4:	3b01      	subs	r3, #1
 80073f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 80073f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	041a      	lsls	r2, r3, #16
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	4313      	orrs	r3, r2
 8007402:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8007404:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007406:	3301      	adds	r3, #1
 8007408:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 800740a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800740c:	3b01      	subs	r3, #1
 800740e:	63fb      	str	r3, [r7, #60]	@ 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8007410:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007412:	781b      	ldrb	r3, [r3, #0]
 8007414:	061a      	lsls	r2, r3, #24
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	4313      	orrs	r3, r2
 800741a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800741c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800741e:	3301      	adds	r3, #1
 8007420:	637b      	str	r3, [r7, #52]	@ 0x34
          dataremaining--;
 8007422:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007424:	3b01      	subs	r3, #1
 8007426:	63fb      	str	r3, [r7, #60]	@ 0x3c
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f107 0214 	add.w	r2, r7, #20
 8007430:	4611      	mov	r1, r2
 8007432:	4618      	mov	r0, r3
 8007434:	f003 f907 	bl	800a646 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8007438:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800743a:	3301      	adds	r3, #1
 800743c:	643b      	str	r3, [r7, #64]	@ 0x40
 800743e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007440:	2b07      	cmp	r3, #7
 8007442:	d9c4      	bls.n	80073ce <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8007444:	f7fb fea0 	bl	8003188 <HAL_GetTick>
 8007448:	4602      	mov	r2, r0
 800744a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007450:	429a      	cmp	r2, r3
 8007452:	d902      	bls.n	800745a <HAL_SD_WriteBlocks+0x1b6>
 8007454:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007456:	2b00      	cmp	r3, #0
 8007458:	d112      	bne.n	8007480 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a53      	ldr	r2, [pc, #332]	@ (80075ac <HAL_SD_WriteBlocks+0x308>)
 8007460:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007466:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007468:	431a      	orrs	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	2201      	movs	r2, #1
 8007472:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	2200      	movs	r2, #0
 800747a:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 800747c:	2303      	movs	r3, #3
 800747e:	e090      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007486:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 800748a:	2b00      	cmp	r3, #0
 800748c:	d092      	beq.n	80073b4 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007494:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007498:	2b00      	cmp	r3, #0
 800749a:	d022      	beq.n	80074e2 <HAL_SD_WriteBlocks+0x23e>
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d91f      	bls.n	80074e2 <HAL_SD_WriteBlocks+0x23e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074a6:	2b03      	cmp	r3, #3
 80074a8:	d01b      	beq.n	80074e2 <HAL_SD_WriteBlocks+0x23e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	4618      	mov	r0, r3
 80074b0:	f003 fa16 	bl	800a8e0 <SDMMC_CmdStopTransfer>
 80074b4:	6478      	str	r0, [r7, #68]	@ 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 80074b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074b8:	2b00      	cmp	r3, #0
 80074ba:	d012      	beq.n	80074e2 <HAL_SD_WriteBlocks+0x23e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a3a      	ldr	r2, [pc, #232]	@ (80075ac <HAL_SD_WriteBlocks+0x308>)
 80074c2:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->ErrorCode |= errorstate;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074ca:	431a      	orrs	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	639a      	str	r2, [r3, #56]	@ 0x38
          hsd->State = HAL_SD_STATE_READY;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	2201      	movs	r2, #1
 80074d4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          hsd->Context = SD_CONTEXT_NONE;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	2200      	movs	r2, #0
 80074dc:	631a      	str	r2, [r3, #48]	@ 0x30
          return HAL_ERROR;
 80074de:	2301      	movs	r3, #1
 80074e0:	e05f      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80074e8:	f003 0308 	and.w	r3, r3, #8
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d012      	beq.n	8007516 <HAL_SD_WriteBlocks+0x272>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a2d      	ldr	r2, [pc, #180]	@ (80075ac <HAL_SD_WriteBlocks+0x308>)
 80074f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074fc:	f043 0208 	orr.w	r2, r3, #8
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2201      	movs	r2, #1
 8007508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007512:	2301      	movs	r3, #1
 8007514:	e045      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800751c:	f003 0302 	and.w	r3, r3, #2
 8007520:	2b00      	cmp	r3, #0
 8007522:	d012      	beq.n	800754a <HAL_SD_WriteBlocks+0x2a6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a20      	ldr	r2, [pc, #128]	@ (80075ac <HAL_SD_WriteBlocks+0x308>)
 800752a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007530:	f043 0202 	orr.w	r2, r3, #2
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	2200      	movs	r2, #0
 8007544:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	e02b      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007550:	f003 0310 	and.w	r3, r3, #16
 8007554:	2b00      	cmp	r3, #0
 8007556:	d012      	beq.n	800757e <HAL_SD_WriteBlocks+0x2da>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a13      	ldr	r2, [pc, #76]	@ (80075ac <HAL_SD_WriteBlocks+0x308>)
 800755e:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007564:	f043 0210 	orr.w	r2, r3, #16
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2201      	movs	r2, #1
 8007570:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	2200      	movs	r2, #0
 8007578:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800757a:	2301      	movs	r3, #1
 800757c:	e011      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f240 523a 	movw	r2, #1338	@ 0x53a
 8007586:	639a      	str	r2, [r3, #56]	@ 0x38

    hsd->State = HAL_SD_STATE_READY;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2201      	movs	r2, #1
 800758c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_OK;
 8007590:	2300      	movs	r3, #0
 8007592:	e006      	b.n	80075a2 <HAL_SD_WriteBlocks+0x2fe>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007598:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80075a0:	2301      	movs	r3, #1
  }
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3748      	adds	r7, #72	@ 0x48
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	bf00      	nop
 80075ac:	004005ff 	.word	0x004005ff

080075b0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b083      	sub	sp, #12
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075be:	0f9b      	lsrs	r3, r3, #30
 80075c0:	b2da      	uxtb	r2, r3
 80075c2:	683b      	ldr	r3, [r7, #0]
 80075c4:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075ca:	0e9b      	lsrs	r3, r3, #26
 80075cc:	b2db      	uxtb	r3, r3
 80075ce:	f003 030f 	and.w	r3, r3, #15
 80075d2:	b2da      	uxtb	r2, r3
 80075d4:	683b      	ldr	r3, [r7, #0]
 80075d6:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075dc:	0e1b      	lsrs	r3, r3, #24
 80075de:	b2db      	uxtb	r3, r3
 80075e0:	f003 0303 	and.w	r3, r3, #3
 80075e4:	b2da      	uxtb	r2, r3
 80075e6:	683b      	ldr	r3, [r7, #0]
 80075e8:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075ee:	0c1b      	lsrs	r3, r3, #16
 80075f0:	b2da      	uxtb	r2, r3
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80075fa:	0a1b      	lsrs	r3, r3, #8
 80075fc:	b2da      	uxtb	r2, r3
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007606:	b2da      	uxtb	r2, r3
 8007608:	683b      	ldr	r3, [r7, #0]
 800760a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007610:	0d1b      	lsrs	r3, r3, #20
 8007612:	b29a      	uxth	r2, r3
 8007614:	683b      	ldr	r3, [r7, #0]
 8007616:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800761c:	0c1b      	lsrs	r3, r3, #16
 800761e:	b2db      	uxtb	r3, r3
 8007620:	f003 030f 	and.w	r3, r3, #15
 8007624:	b2da      	uxtb	r2, r3
 8007626:	683b      	ldr	r3, [r7, #0]
 8007628:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800762e:	0bdb      	lsrs	r3, r3, #15
 8007630:	b2db      	uxtb	r3, r3
 8007632:	f003 0301 	and.w	r3, r3, #1
 8007636:	b2da      	uxtb	r2, r3
 8007638:	683b      	ldr	r3, [r7, #0]
 800763a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007640:	0b9b      	lsrs	r3, r3, #14
 8007642:	b2db      	uxtb	r3, r3
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	b2da      	uxtb	r2, r3
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007652:	0b5b      	lsrs	r3, r3, #13
 8007654:	b2db      	uxtb	r3, r3
 8007656:	f003 0301 	and.w	r3, r3, #1
 800765a:	b2da      	uxtb	r2, r3
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007664:	0b1b      	lsrs	r3, r3, #12
 8007666:	b2db      	uxtb	r3, r3
 8007668:	f003 0301 	and.w	r3, r3, #1
 800766c:	b2da      	uxtb	r2, r3
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8007672:	683b      	ldr	r3, [r7, #0]
 8007674:	2200      	movs	r2, #0
 8007676:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800767c:	2b00      	cmp	r3, #0
 800767e:	d163      	bne.n	8007748 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007684:	009a      	lsls	r2, r3, #2
 8007686:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800768a:	4013      	ands	r3, r2
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8007690:	0f92      	lsrs	r2, r2, #30
 8007692:	431a      	orrs	r2, r3
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800769c:	0edb      	lsrs	r3, r3, #27
 800769e:	b2db      	uxtb	r3, r3
 80076a0:	f003 0307 	and.w	r3, r3, #7
 80076a4:	b2da      	uxtb	r2, r3
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076ae:	0e1b      	lsrs	r3, r3, #24
 80076b0:	b2db      	uxtb	r3, r3
 80076b2:	f003 0307 	and.w	r3, r3, #7
 80076b6:	b2da      	uxtb	r2, r3
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076c0:	0d5b      	lsrs	r3, r3, #21
 80076c2:	b2db      	uxtb	r3, r3
 80076c4:	f003 0307 	and.w	r3, r3, #7
 80076c8:	b2da      	uxtb	r2, r3
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076d2:	0c9b      	lsrs	r3, r3, #18
 80076d4:	b2db      	uxtb	r3, r3
 80076d6:	f003 0307 	and.w	r3, r3, #7
 80076da:	b2da      	uxtb	r2, r3
 80076dc:	683b      	ldr	r3, [r7, #0]
 80076de:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80076e4:	0bdb      	lsrs	r3, r3, #15
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	f003 0307 	and.w	r3, r3, #7
 80076ec:	b2da      	uxtb	r2, r3
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	691b      	ldr	r3, [r3, #16]
 80076f6:	1c5a      	adds	r2, r3, #1
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	7e1b      	ldrb	r3, [r3, #24]
 8007700:	b2db      	uxtb	r3, r3
 8007702:	f003 0307 	and.w	r3, r3, #7
 8007706:	3302      	adds	r3, #2
 8007708:	2201      	movs	r2, #1
 800770a:	fa02 f303 	lsl.w	r3, r2, r3
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8007712:	fb03 f202 	mul.w	r2, r3, r2
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	7a1b      	ldrb	r3, [r3, #8]
 800771e:	b2db      	uxtb	r3, r3
 8007720:	f003 030f 	and.w	r3, r3, #15
 8007724:	2201      	movs	r2, #1
 8007726:	409a      	lsls	r2, r3
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007730:	687a      	ldr	r2, [r7, #4]
 8007732:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8007734:	0a52      	lsrs	r2, r2, #9
 8007736:	fb03 f202 	mul.w	r2, r3, r2
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007744:	661a      	str	r2, [r3, #96]	@ 0x60
 8007746:	e031      	b.n	80077ac <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800774c:	2b01      	cmp	r3, #1
 800774e:	d11d      	bne.n	800778c <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007754:	041b      	lsls	r3, r3, #16
 8007756:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800775e:	0c1b      	lsrs	r3, r3, #16
 8007760:	431a      	orrs	r2, r3
 8007762:	683b      	ldr	r3, [r7, #0]
 8007764:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8007766:	683b      	ldr	r3, [r7, #0]
 8007768:	691b      	ldr	r3, [r3, #16]
 800776a:	3301      	adds	r3, #1
 800776c:	029a      	lsls	r2, r3, #10
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007780:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	661a      	str	r2, [r3, #96]	@ 0x60
 800778a:	e00f      	b.n	80077ac <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4a58      	ldr	r2, [pc, #352]	@ (80078f4 <HAL_SD_GetCardCSD+0x344>)
 8007792:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007798:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2201      	movs	r2, #1
 80077a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80077a8:	2301      	movs	r3, #1
 80077aa:	e09d      	b.n	80078e8 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077b0:	0b9b      	lsrs	r3, r3, #14
 80077b2:	b2db      	uxtb	r3, r3
 80077b4:	f003 0301 	and.w	r3, r3, #1
 80077b8:	b2da      	uxtb	r2, r3
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077c2:	09db      	lsrs	r3, r3, #7
 80077c4:	b2db      	uxtb	r3, r3
 80077c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077ca:	b2da      	uxtb	r2, r3
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80077d4:	b2db      	uxtb	r3, r3
 80077d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80077da:	b2da      	uxtb	r2, r3
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077e4:	0fdb      	lsrs	r3, r3, #31
 80077e6:	b2da      	uxtb	r2, r3
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077f0:	0f5b      	lsrs	r3, r3, #29
 80077f2:	b2db      	uxtb	r3, r3
 80077f4:	f003 0303 	and.w	r3, r3, #3
 80077f8:	b2da      	uxtb	r2, r3
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007802:	0e9b      	lsrs	r3, r3, #26
 8007804:	b2db      	uxtb	r3, r3
 8007806:	f003 0307 	and.w	r3, r3, #7
 800780a:	b2da      	uxtb	r2, r3
 800780c:	683b      	ldr	r3, [r7, #0]
 800780e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007814:	0d9b      	lsrs	r3, r3, #22
 8007816:	b2db      	uxtb	r3, r3
 8007818:	f003 030f 	and.w	r3, r3, #15
 800781c:	b2da      	uxtb	r2, r3
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007826:	0d5b      	lsrs	r3, r3, #21
 8007828:	b2db      	uxtb	r3, r3
 800782a:	f003 0301 	and.w	r3, r3, #1
 800782e:	b2da      	uxtb	r2, r3
 8007830:	683b      	ldr	r3, [r7, #0]
 8007832:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	2200      	movs	r2, #0
 800783a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007842:	0c1b      	lsrs	r3, r3, #16
 8007844:	b2db      	uxtb	r3, r3
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	b2da      	uxtb	r2, r3
 800784c:	683b      	ldr	r3, [r7, #0]
 800784e:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007856:	0bdb      	lsrs	r3, r3, #15
 8007858:	b2db      	uxtb	r3, r3
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	b2da      	uxtb	r2, r3
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800786a:	0b9b      	lsrs	r3, r3, #14
 800786c:	b2db      	uxtb	r3, r3
 800786e:	f003 0301 	and.w	r3, r3, #1
 8007872:	b2da      	uxtb	r2, r3
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800787e:	0b5b      	lsrs	r3, r3, #13
 8007880:	b2db      	uxtb	r3, r3
 8007882:	f003 0301 	and.w	r3, r3, #1
 8007886:	b2da      	uxtb	r2, r3
 8007888:	683b      	ldr	r3, [r7, #0]
 800788a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007892:	0b1b      	lsrs	r3, r3, #12
 8007894:	b2db      	uxtb	r3, r3
 8007896:	f003 0301 	and.w	r3, r3, #1
 800789a:	b2da      	uxtb	r2, r3
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078a6:	0a9b      	lsrs	r3, r3, #10
 80078a8:	b2db      	uxtb	r3, r3
 80078aa:	f003 0303 	and.w	r3, r3, #3
 80078ae:	b2da      	uxtb	r2, r3
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ba:	0a1b      	lsrs	r3, r3, #8
 80078bc:	b2db      	uxtb	r3, r3
 80078be:	f003 0303 	and.w	r3, r3, #3
 80078c2:	b2da      	uxtb	r2, r3
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80078ce:	085b      	lsrs	r3, r3, #1
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80078d6:	b2da      	uxtb	r2, r3
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	2201      	movs	r2, #1
 80078e2:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80078e6:	2300      	movs	r3, #0
}
 80078e8:	4618      	mov	r0, r3
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	004005ff 	.word	0x004005ff

080078f8 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b083      	sub	sp, #12
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8007942:	2300      	movs	r3, #0
}
 8007944:	4618      	mov	r0, r3
 8007946:	370c      	adds	r7, #12
 8007948:	46bd      	mov	sp, r7
 800794a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800794e:	4770      	bx	lr

08007950 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8007950:	b5b0      	push	{r4, r5, r7, lr}
 8007952:	b08e      	sub	sp, #56	@ 0x38
 8007954:	af04      	add	r7, sp, #16
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800795a:	2300      	movs	r3, #0
 800795c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2203      	movs	r2, #3
 8007964:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800796c:	2b03      	cmp	r3, #3
 800796e:	d02e      	beq.n	80079ce <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007976:	d106      	bne.n	8007986 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800797c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	639a      	str	r2, [r3, #56]	@ 0x38
 8007984:	e029      	b.n	80079da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800798c:	d10a      	bne.n	80079a4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800798e:	6878      	ldr	r0, [r7, #4]
 8007990:	f000 fa1c 	bl	8007dcc <SD_WideBus_Enable>
 8007994:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800799a:	6a3b      	ldr	r3, [r7, #32]
 800799c:	431a      	orrs	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	639a      	str	r2, [r3, #56]	@ 0x38
 80079a2:	e01a      	b.n	80079da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10a      	bne.n	80079c0 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f000 fa59 	bl	8007e62 <SD_WideBus_Disable>
 80079b0:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80079b6:	6a3b      	ldr	r3, [r7, #32]
 80079b8:	431a      	orrs	r2, r3
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	639a      	str	r2, [r3, #56]	@ 0x38
 80079be:	e00c      	b.n	80079da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079c4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	639a      	str	r2, [r3, #56]	@ 0x38
 80079cc:	e005      	b.n	80079da <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079d2:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d00b      	beq.n	80079fa <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	4a26      	ldr	r2, [pc, #152]	@ (8007a80 <HAL_SD_ConfigWideBusOperation+0x130>)
 80079e8:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	2201      	movs	r2, #1
 80079ee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80079f2:	2301      	movs	r3, #1
 80079f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80079f8:	e01f      	b.n	8007a3a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	689b      	ldr	r3, [r3, #8]
 8007a04:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	68db      	ldr	r3, [r3, #12]
 8007a0a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	699b      	ldr	r3, [r3, #24]
 8007a1a:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681d      	ldr	r5, [r3, #0]
 8007a20:	466c      	mov	r4, sp
 8007a22:	f107 0314 	add.w	r3, r7, #20
 8007a26:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007a2a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007a2e:	f107 0308 	add.w	r3, r7, #8
 8007a32:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007a34:	4628      	mov	r0, r5
 8007a36:	f002 fdcd 	bl	800a5d4 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8007a42:	4618      	mov	r0, r3
 8007a44:	f002 fea2 	bl	800a78c <SDMMC_CmdBlockLength>
 8007a48:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a4a:	6a3b      	ldr	r3, [r7, #32]
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d00c      	beq.n	8007a6a <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	4a0a      	ldr	r2, [pc, #40]	@ (8007a80 <HAL_SD_ConfigWideBusOperation+0x130>)
 8007a56:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a5c:	6a3b      	ldr	r3, [r7, #32]
 8007a5e:	431a      	orrs	r2, r3
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8007a64:	2301      	movs	r3, #1
 8007a66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	2201      	movs	r2, #1
 8007a6e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8007a72:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007a76:	4618      	mov	r0, r3
 8007a78:	3728      	adds	r7, #40	@ 0x28
 8007a7a:	46bd      	mov	sp, r7
 8007a7c:	bdb0      	pop	{r4, r5, r7, pc}
 8007a7e:	bf00      	nop
 8007a80:	004005ff 	.word	0x004005ff

08007a84 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b086      	sub	sp, #24
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8007a90:	f107 030c 	add.w	r3, r7, #12
 8007a94:	4619      	mov	r1, r3
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 f970 	bl	8007d7c <SD_SendStatus>
 8007a9c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d005      	beq.n	8007ab0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	431a      	orrs	r2, r3
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	0a5b      	lsrs	r3, r3, #9
 8007ab4:	f003 030f 	and.w	r3, r3, #15
 8007ab8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8007aba:	693b      	ldr	r3, [r7, #16]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3718      	adds	r7, #24
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007ac4:	b5b0      	push	{r4, r5, r7, lr}
 8007ac6:	b094      	sub	sp, #80	@ 0x50
 8007ac8:	af04      	add	r7, sp, #16
 8007aca:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8007acc:	2301      	movs	r3, #1
 8007ace:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f002 fdd5 	bl	800a684 <SDMMC_GetPowerState>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d102      	bne.n	8007ae6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007ae0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007ae4:	e0b8      	b.n	8007c58 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007aea:	2b03      	cmp	r3, #3
 8007aec:	d02f      	beq.n	8007b4e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4618      	mov	r0, r3
 8007af4:	f002 ffff 	bl	800aaf6 <SDMMC_CmdSendCID>
 8007af8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007afa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <SD_InitCard+0x40>
    {
      return errorstate;
 8007b00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b02:	e0a9      	b.n	8007c58 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	2100      	movs	r1, #0
 8007b0a:	4618      	mov	r0, r3
 8007b0c:	f002 fdff 	bl	800a70e <SDMMC_GetResponse>
 8007b10:	4602      	mov	r2, r0
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	2104      	movs	r1, #4
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f002 fdf6 	bl	800a70e <SDMMC_GetResponse>
 8007b22:	4602      	mov	r2, r0
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	2108      	movs	r1, #8
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f002 fded 	bl	800a70e <SDMMC_GetResponse>
 8007b34:	4602      	mov	r2, r0
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	210c      	movs	r1, #12
 8007b40:	4618      	mov	r0, r3
 8007b42:	f002 fde4 	bl	800a70e <SDMMC_GetResponse>
 8007b46:	4602      	mov	r2, r0
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b52:	2b03      	cmp	r3, #3
 8007b54:	d00d      	beq.n	8007b72 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f107 020e 	add.w	r2, r7, #14
 8007b5e:	4611      	mov	r1, r2
 8007b60:	4618      	mov	r0, r3
 8007b62:	f003 f805 	bl	800ab70 <SDMMC_CmdSetRelAdd>
 8007b66:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b68:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d001      	beq.n	8007b72 <SD_InitCard+0xae>
    {
      return errorstate;
 8007b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b70:	e072      	b.n	8007c58 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b76:	2b03      	cmp	r3, #3
 8007b78:	d036      	beq.n	8007be8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8007b7a:	89fb      	ldrh	r3, [r7, #14]
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681a      	ldr	r2, [r3, #0]
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b8a:	041b      	lsls	r3, r3, #16
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	4610      	mov	r0, r2
 8007b90:	f002 ffcf 	bl	800ab32 <SDMMC_CmdSendCSD>
 8007b94:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007b96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d001      	beq.n	8007ba0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8007b9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b9e:	e05b      	b.n	8007c58 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	2100      	movs	r1, #0
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f002 fdb1 	bl	800a70e <SDMMC_GetResponse>
 8007bac:	4602      	mov	r2, r0
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	2104      	movs	r1, #4
 8007bb8:	4618      	mov	r0, r3
 8007bba:	f002 fda8 	bl	800a70e <SDMMC_GetResponse>
 8007bbe:	4602      	mov	r2, r0
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2108      	movs	r1, #8
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f002 fd9f 	bl	800a70e <SDMMC_GetResponse>
 8007bd0:	4602      	mov	r2, r0
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	210c      	movs	r1, #12
 8007bdc:	4618      	mov	r0, r3
 8007bde:	f002 fd96 	bl	800a70e <SDMMC_GetResponse>
 8007be2:	4602      	mov	r2, r0
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	2104      	movs	r1, #4
 8007bee:	4618      	mov	r0, r3
 8007bf0:	f002 fd8d 	bl	800a70e <SDMMC_GetResponse>
 8007bf4:	4603      	mov	r3, r0
 8007bf6:	0d1a      	lsrs	r2, r3, #20
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8007bfc:	f107 0310 	add.w	r3, r7, #16
 8007c00:	4619      	mov	r1, r3
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f7ff fcd4 	bl	80075b0 <HAL_SD_GetCardCSD>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d002      	beq.n	8007c14 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007c0e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007c12:	e021      	b.n	8007c58 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	6819      	ldr	r1, [r3, #0]
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007c1c:	041b      	lsls	r3, r3, #16
 8007c1e:	2200      	movs	r2, #0
 8007c20:	461c      	mov	r4, r3
 8007c22:	4615      	mov	r5, r2
 8007c24:	4622      	mov	r2, r4
 8007c26:	462b      	mov	r3, r5
 8007c28:	4608      	mov	r0, r1
 8007c2a:	f002 fe7b 	bl	800a924 <SDMMC_CmdSelDesel>
 8007c2e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d001      	beq.n	8007c3a <SD_InitCard+0x176>
  {
    return errorstate;
 8007c36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007c38:	e00e      	b.n	8007c58 <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681d      	ldr	r5, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	466c      	mov	r4, sp
 8007c42:	f103 0210 	add.w	r2, r3, #16
 8007c46:	ca07      	ldmia	r2, {r0, r1, r2}
 8007c48:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007c4c:	3304      	adds	r3, #4
 8007c4e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007c50:	4628      	mov	r0, r5
 8007c52:	f002 fcbf 	bl	800a5d4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007c56:	2300      	movs	r3, #0
}
 8007c58:	4618      	mov	r0, r3
 8007c5a:	3740      	adds	r7, #64	@ 0x40
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bdb0      	pop	{r4, r5, r7, pc}

08007c60 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b086      	sub	sp, #24
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007c68:	2300      	movs	r3, #0
 8007c6a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	617b      	str	r3, [r7, #20]
 8007c70:	2300      	movs	r3, #0
 8007c72:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f002 fe76 	bl	800a96a <SDMMC_CmdGoIdleState>
 8007c7e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d001      	beq.n	8007c8a <SD_PowerON+0x2a>
  {
    return errorstate;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	e072      	b.n	8007d70 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f002 fe89 	bl	800a9a6 <SDMMC_CmdOperCond>
 8007c94:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00d      	beq.n	8007cb8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	f002 fe5f 	bl	800a96a <SDMMC_CmdGoIdleState>
 8007cac:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d004      	beq.n	8007cbe <SD_PowerON+0x5e>
    {
      return errorstate;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	e05b      	b.n	8007d70 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d137      	bne.n	8007d36 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	2100      	movs	r1, #0
 8007ccc:	4618      	mov	r0, r3
 8007cce:	f002 fe89 	bl	800a9e4 <SDMMC_CmdAppCommand>
 8007cd2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cd4:	68fb      	ldr	r3, [r7, #12]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d02d      	beq.n	8007d36 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007cda:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007cde:	e047      	b.n	8007d70 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	2100      	movs	r1, #0
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f002 fe7c 	bl	800a9e4 <SDMMC_CmdAppCommand>
 8007cec:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d001      	beq.n	8007cf8 <SD_PowerON+0x98>
    {
      return errorstate;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	e03b      	b.n	8007d70 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	491e      	ldr	r1, [pc, #120]	@ (8007d78 <SD_PowerON+0x118>)
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f002 fe92 	bl	800aa28 <SDMMC_CmdAppOperCommand>
 8007d04:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d002      	beq.n	8007d12 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8007d0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8007d10:	e02e      	b.n	8007d70 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2100      	movs	r1, #0
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f002 fcf8 	bl	800a70e <SDMMC_GetResponse>
 8007d1e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	0fdb      	lsrs	r3, r3, #31
 8007d24:	2b01      	cmp	r3, #1
 8007d26:	d101      	bne.n	8007d2c <SD_PowerON+0xcc>
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e000      	b.n	8007d2e <SD_PowerON+0xce>
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	613b      	str	r3, [r7, #16]

    count++;
 8007d30:	68bb      	ldr	r3, [r7, #8]
 8007d32:	3301      	adds	r3, #1
 8007d34:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d802      	bhi.n	8007d46 <SD_PowerON+0xe6>
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d0cc      	beq.n	8007ce0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007d46:	68bb      	ldr	r3, [r7, #8]
 8007d48:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8007d4c:	4293      	cmp	r3, r2
 8007d4e:	d902      	bls.n	8007d56 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007d50:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007d54:	e00c      	b.n	8007d70 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007d56:	697b      	ldr	r3, [r7, #20]
 8007d58:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d003      	beq.n	8007d68 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	645a      	str	r2, [r3, #68]	@ 0x44
 8007d66:	e002      	b.n	8007d6e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3718      	adds	r7, #24
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	c1100000 	.word	0xc1100000

08007d7c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b084      	sub	sp, #16
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d102      	bne.n	8007d92 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8007d8c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d90:	e018      	b.n	8007dc4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681a      	ldr	r2, [r3, #0]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007d9a:	041b      	lsls	r3, r3, #16
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	4610      	mov	r0, r2
 8007da0:	f002 ff07 	bl	800abb2 <SDMMC_CmdSendStatus>
 8007da4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d001      	beq.n	8007db0 <SD_SendStatus+0x34>
  {
    return errorstate;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	e009      	b.n	8007dc4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	2100      	movs	r1, #0
 8007db6:	4618      	mov	r0, r3
 8007db8:	f002 fca9 	bl	800a70e <SDMMC_GetResponse>
 8007dbc:	4602      	mov	r2, r0
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8007dc2:	2300      	movs	r3, #0
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3710      	adds	r7, #16
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bd80      	pop	{r7, pc}

08007dcc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8007dcc:	b580      	push	{r7, lr}
 8007dce:	b086      	sub	sp, #24
 8007dd0:	af00      	add	r7, sp, #0
 8007dd2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	60fb      	str	r3, [r7, #12]
 8007dd8:	2300      	movs	r3, #0
 8007dda:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2100      	movs	r1, #0
 8007de2:	4618      	mov	r0, r3
 8007de4:	f002 fc93 	bl	800a70e <SDMMC_GetResponse>
 8007de8:	4603      	mov	r3, r0
 8007dea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007dee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007df2:	d102      	bne.n	8007dfa <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007df4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007df8:	e02f      	b.n	8007e5a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007dfa:	f107 030c 	add.w	r3, r7, #12
 8007dfe:	4619      	mov	r1, r3
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f000 f879 	bl	8007ef8 <SD_FindSCR>
 8007e06:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e08:	697b      	ldr	r3, [r7, #20]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d001      	beq.n	8007e12 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8007e0e:	697b      	ldr	r3, [r7, #20]
 8007e10:	e023      	b.n	8007e5a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007e12:	693b      	ldr	r3, [r7, #16]
 8007e14:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d01c      	beq.n	8007e56 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007e24:	041b      	lsls	r3, r3, #16
 8007e26:	4619      	mov	r1, r3
 8007e28:	4610      	mov	r0, r2
 8007e2a:	f002 fddb 	bl	800a9e4 <SDMMC_CmdAppCommand>
 8007e2e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e30:	697b      	ldr	r3, [r7, #20]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007e36:	697b      	ldr	r3, [r7, #20]
 8007e38:	e00f      	b.n	8007e5a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	2102      	movs	r1, #2
 8007e40:	4618      	mov	r0, r3
 8007e42:	f002 fe15 	bl	800aa70 <SDMMC_CmdBusWidth>
 8007e46:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d001      	beq.n	8007e52 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	e003      	b.n	8007e5a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007e52:	2300      	movs	r3, #0
 8007e54:	e001      	b.n	8007e5a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007e56:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3718      	adds	r7, #24
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}

08007e62 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b086      	sub	sp, #24
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	60fb      	str	r3, [r7, #12]
 8007e6e:	2300      	movs	r3, #0
 8007e70:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	2100      	movs	r1, #0
 8007e78:	4618      	mov	r0, r3
 8007e7a:	f002 fc48 	bl	800a70e <SDMMC_GetResponse>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e84:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007e88:	d102      	bne.n	8007e90 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007e8a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007e8e:	e02f      	b.n	8007ef0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8007e90:	f107 030c 	add.w	r3, r7, #12
 8007e94:	4619      	mov	r1, r3
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f000 f82e 	bl	8007ef8 <SD_FindSCR>
 8007e9c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d001      	beq.n	8007ea8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	e023      	b.n	8007ef0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007ea8:	693b      	ldr	r3, [r7, #16]
 8007eaa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d01c      	beq.n	8007eec <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681a      	ldr	r2, [r3, #0]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007eba:	041b      	lsls	r3, r3, #16
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	4610      	mov	r0, r2
 8007ec0:	f002 fd90 	bl	800a9e4 <SDMMC_CmdAppCommand>
 8007ec4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d001      	beq.n	8007ed0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	e00f      	b.n	8007ef0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2100      	movs	r1, #0
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f002 fdca 	bl	800aa70 <SDMMC_CmdBusWidth>
 8007edc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007ede:	697b      	ldr	r3, [r7, #20]
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d001      	beq.n	8007ee8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	e003      	b.n	8007ef0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	e001      	b.n	8007ef0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007eec:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	3718      	adds	r7, #24
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bd80      	pop	{r7, pc}

08007ef8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007ef8:	b590      	push	{r4, r7, lr}
 8007efa:	b08f      	sub	sp, #60	@ 0x3c
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007f02:	f7fb f941 	bl	8003188 <HAL_GetTick>
 8007f06:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	60bb      	str	r3, [r7, #8]
 8007f10:	2300      	movs	r3, #0
 8007f12:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2108      	movs	r1, #8
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f002 fc34 	bl	800a78c <SDMMC_CmdBlockLength>
 8007f24:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d001      	beq.n	8007f30 <SD_FindSCR+0x38>
  {
    return errorstate;
 8007f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f2e:	e0b2      	b.n	8008096 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681a      	ldr	r2, [r3, #0]
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007f38:	041b      	lsls	r3, r3, #16
 8007f3a:	4619      	mov	r1, r3
 8007f3c:	4610      	mov	r0, r2
 8007f3e:	f002 fd51 	bl	800a9e4 <SDMMC_CmdAppCommand>
 8007f42:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d001      	beq.n	8007f4e <SD_FindSCR+0x56>
  {
    return errorstate;
 8007f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f4c:	e0a3      	b.n	8008096 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007f4e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007f52:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007f54:	2308      	movs	r3, #8
 8007f56:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 8007f58:	2330      	movs	r3, #48	@ 0x30
 8007f5a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8007f5c:	2302      	movs	r3, #2
 8007f5e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8007f60:	2300      	movs	r3, #0
 8007f62:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8007f64:	2301      	movs	r3, #1
 8007f66:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f107 0210 	add.w	r2, r7, #16
 8007f70:	4611      	mov	r1, r2
 8007f72:	4618      	mov	r0, r3
 8007f74:	f002 fbde 	bl	800a734 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f002 fd99 	bl	800aab4 <SDMMC_CmdSendSCR>
 8007f82:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d02a      	beq.n	8007fe0 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8007f8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f8c:	e083      	b.n	8008096 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d00f      	beq.n	8007fbc <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6819      	ldr	r1, [r3, #0]
 8007fa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fa2:	009b      	lsls	r3, r3, #2
 8007fa4:	f107 0208 	add.w	r2, r7, #8
 8007fa8:	18d4      	adds	r4, r2, r3
 8007faa:	4608      	mov	r0, r1
 8007fac:	f002 fb3e 	bl	800a62c <SDMMC_ReadFIFO>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	6023      	str	r3, [r4, #0]
      index++;
 8007fb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007fb6:	3301      	adds	r3, #1
 8007fb8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007fba:	e006      	b.n	8007fca <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fc2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d012      	beq.n	8007ff0 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8007fca:	f7fb f8dd 	bl	8003188 <HAL_GetTick>
 8007fce:	4602      	mov	r2, r0
 8007fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007fd2:	1ad3      	subs	r3, r2, r3
 8007fd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007fd8:	d102      	bne.n	8007fe0 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8007fda:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8007fde:	e05a      	b.n	8008096 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fe6:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d0cf      	beq.n	8007f8e <SD_FindSCR+0x96>
 8007fee:	e000      	b.n	8007ff2 <SD_FindSCR+0xfa>
      break;
 8007ff0:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ff8:	f003 0308 	and.w	r3, r3, #8
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d005      	beq.n	800800c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2208      	movs	r2, #8
 8008006:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8008008:	2308      	movs	r3, #8
 800800a:	e044      	b.n	8008096 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008012:	f003 0302 	and.w	r3, r3, #2
 8008016:	2b00      	cmp	r3, #0
 8008018:	d005      	beq.n	8008026 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	2202      	movs	r2, #2
 8008020:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8008022:	2302      	movs	r3, #2
 8008024:	e037      	b.n	8008096 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800802c:	f003 0320 	and.w	r3, r3, #32
 8008030:	2b00      	cmp	r3, #0
 8008032:	d005      	beq.n	8008040 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	2220      	movs	r2, #32
 800803a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800803c:	2320      	movs	r3, #32
 800803e:	e02a      	b.n	8008096 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	f240 523a 	movw	r2, #1338	@ 0x53a
 8008048:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	061a      	lsls	r2, r3, #24
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	021b      	lsls	r3, r3, #8
 8008052:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8008056:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	0a1b      	lsrs	r3, r3, #8
 800805c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008060:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	0e1b      	lsrs	r3, r3, #24
 8008066:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8008068:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806a:	601a      	str	r2, [r3, #0]
    scr++;
 800806c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800806e:	3304      	adds	r3, #4
 8008070:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	061a      	lsls	r2, r3, #24
 8008076:	68bb      	ldr	r3, [r7, #8]
 8008078:	021b      	lsls	r3, r3, #8
 800807a:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800807e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	0a1b      	lsrs	r3, r3, #8
 8008084:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008088:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	0e1b      	lsrs	r3, r3, #24
 800808e:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8008090:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008092:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	373c      	adds	r7, #60	@ 0x3c
 800809a:	46bd      	mov	sp, r7
 800809c:	bd90      	pop	{r4, r7, pc}

0800809e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800809e:	b580      	push	{r7, lr}
 80080a0:	b084      	sub	sp, #16
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d101      	bne.n	80080b0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80080ac:	2301      	movs	r3, #1
 80080ae:	e09d      	b.n	80081ec <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d108      	bne.n	80080ca <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	685b      	ldr	r3, [r3, #4]
 80080bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080c0:	d009      	beq.n	80080d6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2200      	movs	r2, #0
 80080c6:	61da      	str	r2, [r3, #28]
 80080c8:	e005      	b.n	80080d6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	2200      	movs	r2, #0
 80080ce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	2200      	movs	r2, #0
 80080d4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	2200      	movs	r2, #0
 80080da:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80080e2:	b2db      	uxtb	r3, r3
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d106      	bne.n	80080f6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2200      	movs	r2, #0
 80080ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f7fa fa6d 	bl	80025d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	2202      	movs	r2, #2
 80080fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	681a      	ldr	r2, [r3, #0]
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800810c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	68db      	ldr	r3, [r3, #12]
 8008112:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008116:	d902      	bls.n	800811e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008118:	2300      	movs	r3, #0
 800811a:	60fb      	str	r3, [r7, #12]
 800811c:	e002      	b.n	8008124 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800811e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008122:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	68db      	ldr	r3, [r3, #12]
 8008128:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800812c:	d007      	beq.n	800813e <HAL_SPI_Init+0xa0>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	68db      	ldr	r3, [r3, #12]
 8008132:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008136:	d002      	beq.n	800813e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2200      	movs	r2, #0
 800813c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800814e:	431a      	orrs	r2, r3
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	691b      	ldr	r3, [r3, #16]
 8008154:	f003 0302 	and.w	r3, r3, #2
 8008158:	431a      	orrs	r2, r3
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	f003 0301 	and.w	r3, r3, #1
 8008162:	431a      	orrs	r2, r3
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	699b      	ldr	r3, [r3, #24]
 8008168:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800816c:	431a      	orrs	r2, r3
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	69db      	ldr	r3, [r3, #28]
 8008172:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008176:	431a      	orrs	r2, r3
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	6a1b      	ldr	r3, [r3, #32]
 800817c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008180:	ea42 0103 	orr.w	r1, r2, r3
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008188:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	430a      	orrs	r2, r1
 8008192:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	0c1b      	lsrs	r3, r3, #16
 800819a:	f003 0204 	and.w	r2, r3, #4
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a2:	f003 0310 	and.w	r3, r3, #16
 80081a6:	431a      	orrs	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80081ac:	f003 0308 	and.w	r3, r3, #8
 80081b0:	431a      	orrs	r2, r3
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	68db      	ldr	r3, [r3, #12]
 80081b6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80081ba:	ea42 0103 	orr.w	r1, r2, r3
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	430a      	orrs	r2, r1
 80081ca:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	69da      	ldr	r2, [r3, #28]
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081da:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	2200      	movs	r2, #0
 80081e0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2201      	movs	r2, #1
 80081e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80081ea:	2300      	movs	r3, #0
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b08a      	sub	sp, #40	@ 0x28
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	60f8      	str	r0, [r7, #12]
 80081fc:	60b9      	str	r1, [r7, #8]
 80081fe:	607a      	str	r2, [r7, #4]
 8008200:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008202:	2301      	movs	r3, #1
 8008204:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008206:	2300      	movs	r3, #0
 8008208:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8008212:	2b01      	cmp	r3, #1
 8008214:	d101      	bne.n	800821a <HAL_SPI_TransmitReceive+0x26>
 8008216:	2302      	movs	r3, #2
 8008218:	e20a      	b.n	8008630 <HAL_SPI_TransmitReceive+0x43c>
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2201      	movs	r2, #1
 800821e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008222:	f7fa ffb1 	bl	8003188 <HAL_GetTick>
 8008226:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800822e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	685b      	ldr	r3, [r3, #4]
 8008234:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8008236:	887b      	ldrh	r3, [r7, #2]
 8008238:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800823a:	887b      	ldrh	r3, [r7, #2]
 800823c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800823e:	7efb      	ldrb	r3, [r7, #27]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d00e      	beq.n	8008262 <HAL_SPI_TransmitReceive+0x6e>
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800824a:	d106      	bne.n	800825a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	2b00      	cmp	r3, #0
 8008252:	d102      	bne.n	800825a <HAL_SPI_TransmitReceive+0x66>
 8008254:	7efb      	ldrb	r3, [r7, #27]
 8008256:	2b04      	cmp	r3, #4
 8008258:	d003      	beq.n	8008262 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800825a:	2302      	movs	r3, #2
 800825c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 8008260:	e1e0      	b.n	8008624 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	2b00      	cmp	r3, #0
 8008266:	d005      	beq.n	8008274 <HAL_SPI_TransmitReceive+0x80>
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d002      	beq.n	8008274 <HAL_SPI_TransmitReceive+0x80>
 800826e:	887b      	ldrh	r3, [r7, #2]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d103      	bne.n	800827c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    goto error;
 800827a:	e1d3      	b.n	8008624 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008282:	b2db      	uxtb	r3, r3
 8008284:	2b04      	cmp	r3, #4
 8008286:	d003      	beq.n	8008290 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2205      	movs	r2, #5
 800828c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	2200      	movs	r2, #0
 8008294:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	687a      	ldr	r2, [r7, #4]
 800829a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	887a      	ldrh	r2, [r7, #2]
 80082a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	887a      	ldrh	r2, [r7, #2]
 80082a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	68ba      	ldr	r2, [r7, #8]
 80082b0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	887a      	ldrh	r2, [r7, #2]
 80082b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	887a      	ldrh	r2, [r7, #2]
 80082bc:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	2200      	movs	r2, #0
 80082c8:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	68db      	ldr	r3, [r3, #12]
 80082ce:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80082d2:	d802      	bhi.n	80082da <HAL_SPI_TransmitReceive+0xe6>
 80082d4:	8a3b      	ldrh	r3, [r7, #16]
 80082d6:	2b01      	cmp	r3, #1
 80082d8:	d908      	bls.n	80082ec <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	685a      	ldr	r2, [r3, #4]
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80082e8:	605a      	str	r2, [r3, #4]
 80082ea:	e007      	b.n	80082fc <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	685a      	ldr	r2, [r3, #4]
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80082fa:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008306:	2b40      	cmp	r3, #64	@ 0x40
 8008308:	d007      	beq.n	800831a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008318:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	68db      	ldr	r3, [r3, #12]
 800831e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008322:	f240 8081 	bls.w	8008428 <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d002      	beq.n	8008334 <HAL_SPI_TransmitReceive+0x140>
 800832e:	8a7b      	ldrh	r3, [r7, #18]
 8008330:	2b01      	cmp	r3, #1
 8008332:	d16d      	bne.n	8008410 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008338:	881a      	ldrh	r2, [r3, #0]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008344:	1c9a      	adds	r2, r3, #2
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800834e:	b29b      	uxth	r3, r3
 8008350:	3b01      	subs	r3, #1
 8008352:	b29a      	uxth	r2, r3
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008358:	e05a      	b.n	8008410 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	689b      	ldr	r3, [r3, #8]
 8008360:	f003 0302 	and.w	r3, r3, #2
 8008364:	2b02      	cmp	r3, #2
 8008366:	d11b      	bne.n	80083a0 <HAL_SPI_TransmitReceive+0x1ac>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800836c:	b29b      	uxth	r3, r3
 800836e:	2b00      	cmp	r3, #0
 8008370:	d016      	beq.n	80083a0 <HAL_SPI_TransmitReceive+0x1ac>
 8008372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008374:	2b01      	cmp	r3, #1
 8008376:	d113      	bne.n	80083a0 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800837c:	881a      	ldrh	r2, [r3, #0]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008388:	1c9a      	adds	r2, r3, #2
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008392:	b29b      	uxth	r3, r3
 8008394:	3b01      	subs	r3, #1
 8008396:	b29a      	uxth	r2, r3
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800839c:	2300      	movs	r3, #0
 800839e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	689b      	ldr	r3, [r3, #8]
 80083a6:	f003 0301 	and.w	r3, r3, #1
 80083aa:	2b01      	cmp	r3, #1
 80083ac:	d11c      	bne.n	80083e8 <HAL_SPI_TransmitReceive+0x1f4>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083b4:	b29b      	uxth	r3, r3
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d016      	beq.n	80083e8 <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	68da      	ldr	r2, [r3, #12]
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083c4:	b292      	uxth	r2, r2
 80083c6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083cc:	1c9a      	adds	r2, r3, #2
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80083d8:	b29b      	uxth	r3, r3
 80083da:	3b01      	subs	r3, #1
 80083dc:	b29a      	uxth	r2, r3
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083e4:	2301      	movs	r3, #1
 80083e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80083e8:	f7fa fece 	bl	8003188 <HAL_GetTick>
 80083ec:	4602      	mov	r2, r0
 80083ee:	69fb      	ldr	r3, [r7, #28]
 80083f0:	1ad3      	subs	r3, r2, r3
 80083f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083f4:	429a      	cmp	r2, r3
 80083f6:	d80b      	bhi.n	8008410 <HAL_SPI_TransmitReceive+0x21c>
 80083f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80083fe:	d007      	beq.n	8008410 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8008400:	2303      	movs	r3, #3
 8008402:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	2201      	movs	r2, #1
 800840a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 800840e:	e109      	b.n	8008624 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008414:	b29b      	uxth	r3, r3
 8008416:	2b00      	cmp	r3, #0
 8008418:	d19f      	bne.n	800835a <HAL_SPI_TransmitReceive+0x166>
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008420:	b29b      	uxth	r3, r3
 8008422:	2b00      	cmp	r3, #0
 8008424:	d199      	bne.n	800835a <HAL_SPI_TransmitReceive+0x166>
 8008426:	e0e3      	b.n	80085f0 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d003      	beq.n	8008438 <HAL_SPI_TransmitReceive+0x244>
 8008430:	8a7b      	ldrh	r3, [r7, #18]
 8008432:	2b01      	cmp	r3, #1
 8008434:	f040 80cf 	bne.w	80085d6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800843c:	b29b      	uxth	r3, r3
 800843e:	2b01      	cmp	r3, #1
 8008440:	d912      	bls.n	8008468 <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008446:	881a      	ldrh	r2, [r3, #0]
 8008448:	68fb      	ldr	r3, [r7, #12]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008452:	1c9a      	adds	r2, r3, #2
 8008454:	68fb      	ldr	r3, [r7, #12]
 8008456:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800845c:	b29b      	uxth	r3, r3
 800845e:	3b02      	subs	r3, #2
 8008460:	b29a      	uxth	r2, r3
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008466:	e0b6      	b.n	80085d6 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	330c      	adds	r3, #12
 8008472:	7812      	ldrb	r2, [r2, #0]
 8008474:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800847a:	1c5a      	adds	r2, r3, #1
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008484:	b29b      	uxth	r3, r3
 8008486:	3b01      	subs	r3, #1
 8008488:	b29a      	uxth	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800848e:	e0a2      	b.n	80085d6 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008490:	68fb      	ldr	r3, [r7, #12]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	689b      	ldr	r3, [r3, #8]
 8008496:	f003 0302 	and.w	r3, r3, #2
 800849a:	2b02      	cmp	r3, #2
 800849c:	d134      	bne.n	8008508 <HAL_SPI_TransmitReceive+0x314>
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d02f      	beq.n	8008508 <HAL_SPI_TransmitReceive+0x314>
 80084a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d12c      	bne.n	8008508 <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084b2:	b29b      	uxth	r3, r3
 80084b4:	2b01      	cmp	r3, #1
 80084b6:	d912      	bls.n	80084de <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084bc:	881a      	ldrh	r2, [r3, #0]
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084c8:	1c9a      	adds	r2, r3, #2
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	3b02      	subs	r3, #2
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80084dc:	e012      	b.n	8008504 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	330c      	adds	r3, #12
 80084e8:	7812      	ldrb	r2, [r2, #0]
 80084ea:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80084f0:	1c5a      	adds	r2, r3, #1
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	3b01      	subs	r3, #1
 80084fe:	b29a      	uxth	r2, r3
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008504:	2300      	movs	r3, #0
 8008506:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	689b      	ldr	r3, [r3, #8]
 800850e:	f003 0301 	and.w	r3, r3, #1
 8008512:	2b01      	cmp	r3, #1
 8008514:	d148      	bne.n	80085a8 <HAL_SPI_TransmitReceive+0x3b4>
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800851c:	b29b      	uxth	r3, r3
 800851e:	2b00      	cmp	r3, #0
 8008520:	d042      	beq.n	80085a8 <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008528:	b29b      	uxth	r3, r3
 800852a:	2b01      	cmp	r3, #1
 800852c:	d923      	bls.n	8008576 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	68da      	ldr	r2, [r3, #12]
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008538:	b292      	uxth	r2, r2
 800853a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008540:	1c9a      	adds	r2, r3, #2
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800854c:	b29b      	uxth	r3, r3
 800854e:	3b02      	subs	r3, #2
 8008550:	b29a      	uxth	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800855e:	b29b      	uxth	r3, r3
 8008560:	2b01      	cmp	r3, #1
 8008562:	d81f      	bhi.n	80085a4 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	685a      	ldr	r2, [r3, #4]
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8008572:	605a      	str	r2, [r3, #4]
 8008574:	e016      	b.n	80085a4 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f103 020c 	add.w	r2, r3, #12
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008582:	7812      	ldrb	r2, [r2, #0]
 8008584:	b2d2      	uxtb	r2, r2
 8008586:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800858c:	1c5a      	adds	r2, r3, #1
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008598:	b29b      	uxth	r3, r3
 800859a:	3b01      	subs	r3, #1
 800859c:	b29a      	uxth	r2, r3
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80085a4:	2301      	movs	r3, #1
 80085a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80085a8:	f7fa fdee 	bl	8003188 <HAL_GetTick>
 80085ac:	4602      	mov	r2, r0
 80085ae:	69fb      	ldr	r3, [r7, #28]
 80085b0:	1ad3      	subs	r3, r2, r3
 80085b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d803      	bhi.n	80085c0 <HAL_SPI_TransmitReceive+0x3cc>
 80085b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80085be:	d102      	bne.n	80085c6 <HAL_SPI_TransmitReceive+0x3d2>
 80085c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d107      	bne.n	80085d6 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        goto error;
 80085d4:	e026      	b.n	8008624 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80085da:	b29b      	uxth	r3, r3
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f47f af57 	bne.w	8008490 <HAL_SPI_TransmitReceive+0x29c>
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	f47f af50 	bne.w	8008490 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80085f0:	69fa      	ldr	r2, [r7, #28]
 80085f2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80085f4:	68f8      	ldr	r0, [r7, #12]
 80085f6:	f000 f93d 	bl	8008874 <SPI_EndRxTxTransaction>
 80085fa:	4603      	mov	r3, r0
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d005      	beq.n	800860c <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8008600:	2301      	movs	r3, #1
 8008602:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2220      	movs	r2, #32
 800860a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008610:	2b00      	cmp	r3, #0
 8008612:	d003      	beq.n	800861c <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 8008614:	2301      	movs	r3, #1
 8008616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800861a:	e003      	b.n	8008624 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	2201      	movs	r2, #1
 8008620:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  return errorcode;
 800862c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 8008630:	4618      	mov	r0, r3
 8008632:	3728      	adds	r7, #40	@ 0x28
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b088      	sub	sp, #32
 800863c:	af00      	add	r7, sp, #0
 800863e:	60f8      	str	r0, [r7, #12]
 8008640:	60b9      	str	r1, [r7, #8]
 8008642:	603b      	str	r3, [r7, #0]
 8008644:	4613      	mov	r3, r2
 8008646:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008648:	f7fa fd9e 	bl	8003188 <HAL_GetTick>
 800864c:	4602      	mov	r2, r0
 800864e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008650:	1a9b      	subs	r3, r3, r2
 8008652:	683a      	ldr	r2, [r7, #0]
 8008654:	4413      	add	r3, r2
 8008656:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008658:	f7fa fd96 	bl	8003188 <HAL_GetTick>
 800865c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800865e:	4b39      	ldr	r3, [pc, #228]	@ (8008744 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	015b      	lsls	r3, r3, #5
 8008664:	0d1b      	lsrs	r3, r3, #20
 8008666:	69fa      	ldr	r2, [r7, #28]
 8008668:	fb02 f303 	mul.w	r3, r2, r3
 800866c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800866e:	e054      	b.n	800871a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008676:	d050      	beq.n	800871a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008678:	f7fa fd86 	bl	8003188 <HAL_GetTick>
 800867c:	4602      	mov	r2, r0
 800867e:	69bb      	ldr	r3, [r7, #24]
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	69fa      	ldr	r2, [r7, #28]
 8008684:	429a      	cmp	r2, r3
 8008686:	d902      	bls.n	800868e <SPI_WaitFlagStateUntilTimeout+0x56>
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	2b00      	cmp	r3, #0
 800868c:	d13d      	bne.n	800870a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	685a      	ldr	r2, [r3, #4]
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800869c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80086a6:	d111      	bne.n	80086cc <SPI_WaitFlagStateUntilTimeout+0x94>
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80086b0:	d004      	beq.n	80086bc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	689b      	ldr	r3, [r3, #8]
 80086b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80086ba:	d107      	bne.n	80086cc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80086ca:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80086d4:	d10f      	bne.n	80086f6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681a      	ldr	r2, [r3, #0]
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80086e4:	601a      	str	r2, [r3, #0]
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	681a      	ldr	r2, [r3, #0]
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80086f4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2201      	movs	r2, #1
 80086fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	2200      	movs	r2, #0
 8008702:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008706:	2303      	movs	r3, #3
 8008708:	e017      	b.n	800873a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	2b00      	cmp	r3, #0
 800870e:	d101      	bne.n	8008714 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008710:	2300      	movs	r3, #0
 8008712:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	3b01      	subs	r3, #1
 8008718:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	689a      	ldr	r2, [r3, #8]
 8008720:	68bb      	ldr	r3, [r7, #8]
 8008722:	4013      	ands	r3, r2
 8008724:	68ba      	ldr	r2, [r7, #8]
 8008726:	429a      	cmp	r2, r3
 8008728:	bf0c      	ite	eq
 800872a:	2301      	moveq	r3, #1
 800872c:	2300      	movne	r3, #0
 800872e:	b2db      	uxtb	r3, r3
 8008730:	461a      	mov	r2, r3
 8008732:	79fb      	ldrb	r3, [r7, #7]
 8008734:	429a      	cmp	r2, r3
 8008736:	d19b      	bne.n	8008670 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008738:	2300      	movs	r3, #0
}
 800873a:	4618      	mov	r0, r3
 800873c:	3720      	adds	r7, #32
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}
 8008742:	bf00      	nop
 8008744:	20000000 	.word	0x20000000

08008748 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008748:	b580      	push	{r7, lr}
 800874a:	b08a      	sub	sp, #40	@ 0x28
 800874c:	af00      	add	r7, sp, #0
 800874e:	60f8      	str	r0, [r7, #12]
 8008750:	60b9      	str	r1, [r7, #8]
 8008752:	607a      	str	r2, [r7, #4]
 8008754:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008756:	2300      	movs	r3, #0
 8008758:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800875a:	f7fa fd15 	bl	8003188 <HAL_GetTick>
 800875e:	4602      	mov	r2, r0
 8008760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008762:	1a9b      	subs	r3, r3, r2
 8008764:	683a      	ldr	r2, [r7, #0]
 8008766:	4413      	add	r3, r2
 8008768:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800876a:	f7fa fd0d 	bl	8003188 <HAL_GetTick>
 800876e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	330c      	adds	r3, #12
 8008776:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008778:	4b3d      	ldr	r3, [pc, #244]	@ (8008870 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800877a:	681a      	ldr	r2, [r3, #0]
 800877c:	4613      	mov	r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	4413      	add	r3, r2
 8008782:	00da      	lsls	r2, r3, #3
 8008784:	1ad3      	subs	r3, r2, r3
 8008786:	0d1b      	lsrs	r3, r3, #20
 8008788:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800878a:	fb02 f303 	mul.w	r3, r2, r3
 800878e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008790:	e060      	b.n	8008854 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8008798:	d107      	bne.n	80087aa <SPI_WaitFifoStateUntilTimeout+0x62>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d104      	bne.n	80087aa <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80087a0:	69fb      	ldr	r3, [r7, #28]
 80087a2:	781b      	ldrb	r3, [r3, #0]
 80087a4:	b2db      	uxtb	r3, r3
 80087a6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80087a8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087b0:	d050      	beq.n	8008854 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80087b2:	f7fa fce9 	bl	8003188 <HAL_GetTick>
 80087b6:	4602      	mov	r2, r0
 80087b8:	6a3b      	ldr	r3, [r7, #32]
 80087ba:	1ad3      	subs	r3, r2, r3
 80087bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80087be:	429a      	cmp	r2, r3
 80087c0:	d902      	bls.n	80087c8 <SPI_WaitFifoStateUntilTimeout+0x80>
 80087c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d13d      	bne.n	8008844 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	685a      	ldr	r2, [r3, #4]
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80087d6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80087e0:	d111      	bne.n	8008806 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	689b      	ldr	r3, [r3, #8]
 80087e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80087ea:	d004      	beq.n	80087f6 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	689b      	ldr	r3, [r3, #8]
 80087f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80087f4:	d107      	bne.n	8008806 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008804:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800880a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800880e:	d10f      	bne.n	8008830 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800881e:	601a      	str	r2, [r3, #0]
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	681a      	ldr	r2, [r3, #0]
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800882e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	2201      	movs	r2, #1
 8008834:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	2200      	movs	r2, #0
 800883c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008840:	2303      	movs	r3, #3
 8008842:	e010      	b.n	8008866 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008844:	69bb      	ldr	r3, [r7, #24]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d101      	bne.n	800884e <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800884a:	2300      	movs	r3, #0
 800884c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800884e:	69bb      	ldr	r3, [r7, #24]
 8008850:	3b01      	subs	r3, #1
 8008852:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	689a      	ldr	r2, [r3, #8]
 800885a:	68bb      	ldr	r3, [r7, #8]
 800885c:	4013      	ands	r3, r2
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	429a      	cmp	r2, r3
 8008862:	d196      	bne.n	8008792 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008864:	2300      	movs	r3, #0
}
 8008866:	4618      	mov	r0, r3
 8008868:	3728      	adds	r7, #40	@ 0x28
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	20000000 	.word	0x20000000

08008874 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b088      	sub	sp, #32
 8008878:	af02      	add	r7, sp, #8
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	9300      	str	r3, [sp, #0]
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	2200      	movs	r2, #0
 8008888:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800888c:	68f8      	ldr	r0, [r7, #12]
 800888e:	f7ff ff5b 	bl	8008748 <SPI_WaitFifoStateUntilTimeout>
 8008892:	4603      	mov	r3, r0
 8008894:	2b00      	cmp	r3, #0
 8008896:	d007      	beq.n	80088a8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800889c:	f043 0220 	orr.w	r2, r3, #32
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80088a4:	2303      	movs	r3, #3
 80088a6:	e046      	b.n	8008936 <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80088a8:	4b25      	ldr	r3, [pc, #148]	@ (8008940 <SPI_EndRxTxTransaction+0xcc>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	4a25      	ldr	r2, [pc, #148]	@ (8008944 <SPI_EndRxTxTransaction+0xd0>)
 80088ae:	fba2 2303 	umull	r2, r3, r2, r3
 80088b2:	0d5b      	lsrs	r3, r3, #21
 80088b4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80088b8:	fb02 f303 	mul.w	r3, r2, r3
 80088bc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088be:	68fb      	ldr	r3, [r7, #12]
 80088c0:	685b      	ldr	r3, [r3, #4]
 80088c2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80088c6:	d112      	bne.n	80088ee <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	9300      	str	r3, [sp, #0]
 80088cc:	68bb      	ldr	r3, [r7, #8]
 80088ce:	2200      	movs	r2, #0
 80088d0:	2180      	movs	r1, #128	@ 0x80
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f7ff feb0 	bl	8008638 <SPI_WaitFlagStateUntilTimeout>
 80088d8:	4603      	mov	r3, r0
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d016      	beq.n	800890c <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80088e2:	f043 0220 	orr.w	r2, r3, #32
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80088ea:	2303      	movs	r3, #3
 80088ec:	e023      	b.n	8008936 <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00a      	beq.n	800890a <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80088f4:	697b      	ldr	r3, [r7, #20]
 80088f6:	3b01      	subs	r3, #1
 80088f8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	689b      	ldr	r3, [r3, #8]
 8008900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008904:	2b80      	cmp	r3, #128	@ 0x80
 8008906:	d0f2      	beq.n	80088ee <SPI_EndRxTxTransaction+0x7a>
 8008908:	e000      	b.n	800890c <SPI_EndRxTxTransaction+0x98>
        break;
 800890a:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	9300      	str	r3, [sp, #0]
 8008910:	68bb      	ldr	r3, [r7, #8]
 8008912:	2200      	movs	r2, #0
 8008914:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008918:	68f8      	ldr	r0, [r7, #12]
 800891a:	f7ff ff15 	bl	8008748 <SPI_WaitFifoStateUntilTimeout>
 800891e:	4603      	mov	r3, r0
 8008920:	2b00      	cmp	r3, #0
 8008922:	d007      	beq.n	8008934 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008928:	f043 0220 	orr.w	r2, r3, #32
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008930:	2303      	movs	r3, #3
 8008932:	e000      	b.n	8008936 <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3718      	adds	r7, #24
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	20000000 	.word	0x20000000
 8008944:	165e9f81 	.word	0x165e9f81

08008948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b082      	sub	sp, #8
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d101      	bne.n	800895a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008956:	2301      	movs	r3, #1
 8008958:	e049      	b.n	80089ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b00      	cmp	r3, #0
 8008964:	d106      	bne.n	8008974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7f9 ff16 	bl	80027a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2202      	movs	r2, #2
 8008978:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	3304      	adds	r3, #4
 8008984:	4619      	mov	r1, r3
 8008986:	4610      	mov	r0, r2
 8008988:	f000 fadc 	bl	8008f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	2201      	movs	r2, #1
 80089a0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	2201      	movs	r2, #1
 80089a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	2201      	movs	r2, #1
 80089b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	2201      	movs	r2, #1
 80089b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	2201      	movs	r2, #1
 80089c0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	2201      	movs	r2, #1
 80089c8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	2201      	movs	r2, #1
 80089d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2201      	movs	r2, #1
 80089e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80089ec:	2300      	movs	r3, #0
}
 80089ee:	4618      	mov	r0, r3
 80089f0:	3708      	adds	r7, #8
 80089f2:	46bd      	mov	sp, r7
 80089f4:	bd80      	pop	{r7, pc}
	...

080089f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b085      	sub	sp, #20
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008a06:	b2db      	uxtb	r3, r3
 8008a08:	2b01      	cmp	r3, #1
 8008a0a:	d001      	beq.n	8008a10 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	e04c      	b.n	8008aaa <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	2202      	movs	r2, #2
 8008a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a26      	ldr	r2, [pc, #152]	@ (8008ab8 <HAL_TIM_Base_Start+0xc0>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d022      	beq.n	8008a68 <HAL_TIM_Base_Start+0x70>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a2a:	d01d      	beq.n	8008a68 <HAL_TIM_Base_Start+0x70>
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	4a22      	ldr	r2, [pc, #136]	@ (8008abc <HAL_TIM_Base_Start+0xc4>)
 8008a32:	4293      	cmp	r3, r2
 8008a34:	d018      	beq.n	8008a68 <HAL_TIM_Base_Start+0x70>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a21      	ldr	r2, [pc, #132]	@ (8008ac0 <HAL_TIM_Base_Start+0xc8>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d013      	beq.n	8008a68 <HAL_TIM_Base_Start+0x70>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	4a1f      	ldr	r2, [pc, #124]	@ (8008ac4 <HAL_TIM_Base_Start+0xcc>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d00e      	beq.n	8008a68 <HAL_TIM_Base_Start+0x70>
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	4a1e      	ldr	r2, [pc, #120]	@ (8008ac8 <HAL_TIM_Base_Start+0xd0>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d009      	beq.n	8008a68 <HAL_TIM_Base_Start+0x70>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	4a1c      	ldr	r2, [pc, #112]	@ (8008acc <HAL_TIM_Base_Start+0xd4>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d004      	beq.n	8008a68 <HAL_TIM_Base_Start+0x70>
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4a1b      	ldr	r2, [pc, #108]	@ (8008ad0 <HAL_TIM_Base_Start+0xd8>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d115      	bne.n	8008a94 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	689a      	ldr	r2, [r3, #8]
 8008a6e:	4b19      	ldr	r3, [pc, #100]	@ (8008ad4 <HAL_TIM_Base_Start+0xdc>)
 8008a70:	4013      	ands	r3, r2
 8008a72:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	2b06      	cmp	r3, #6
 8008a78:	d015      	beq.n	8008aa6 <HAL_TIM_Base_Start+0xae>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008a80:	d011      	beq.n	8008aa6 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f042 0201 	orr.w	r2, r2, #1
 8008a90:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008a92:	e008      	b.n	8008aa6 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	681a      	ldr	r2, [r3, #0]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f042 0201 	orr.w	r2, r2, #1
 8008aa2:	601a      	str	r2, [r3, #0]
 8008aa4:	e000      	b.n	8008aa8 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008aa6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008aa8:	2300      	movs	r3, #0
}
 8008aaa:	4618      	mov	r0, r3
 8008aac:	3714      	adds	r7, #20
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab4:	4770      	bx	lr
 8008ab6:	bf00      	nop
 8008ab8:	40010000 	.word	0x40010000
 8008abc:	40000400 	.word	0x40000400
 8008ac0:	40000800 	.word	0x40000800
 8008ac4:	40000c00 	.word	0x40000c00
 8008ac8:	40010400 	.word	0x40010400
 8008acc:	40014000 	.word	0x40014000
 8008ad0:	40001800 	.word	0x40001800
 8008ad4:	00010007 	.word	0x00010007

08008ad8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b082      	sub	sp, #8
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d101      	bne.n	8008aea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	e049      	b.n	8008b7e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008af0:	b2db      	uxtb	r3, r3
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d106      	bne.n	8008b04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008afe:	6878      	ldr	r0, [r7, #4]
 8008b00:	f7f9 fdfa 	bl	80026f8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2202      	movs	r2, #2
 8008b08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681a      	ldr	r2, [r3, #0]
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	3304      	adds	r3, #4
 8008b14:	4619      	mov	r1, r3
 8008b16:	4610      	mov	r0, r2
 8008b18:	f000 fa14 	bl	8008f44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	2201      	movs	r2, #1
 8008b20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2201      	movs	r2, #1
 8008b28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	2201      	movs	r2, #1
 8008b38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2201      	movs	r2, #1
 8008b40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2201      	movs	r2, #1
 8008b48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	2201      	movs	r2, #1
 8008b50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2201      	movs	r2, #1
 8008b60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2201      	movs	r2, #1
 8008b70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2201      	movs	r2, #1
 8008b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008b7c:	2300      	movs	r3, #0
}
 8008b7e:	4618      	mov	r0, r3
 8008b80:	3708      	adds	r7, #8
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}
	...

08008b88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008b88:	b580      	push	{r7, lr}
 8008b8a:	b086      	sub	sp, #24
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008b94:	2300      	movs	r3, #0
 8008b96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008b9e:	2b01      	cmp	r3, #1
 8008ba0:	d101      	bne.n	8008ba6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008ba2:	2302      	movs	r3, #2
 8008ba4:	e0ff      	b.n	8008da6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2b14      	cmp	r3, #20
 8008bb2:	f200 80f0 	bhi.w	8008d96 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8008bbc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bbc:	08008c11 	.word	0x08008c11
 8008bc0:	08008d97 	.word	0x08008d97
 8008bc4:	08008d97 	.word	0x08008d97
 8008bc8:	08008d97 	.word	0x08008d97
 8008bcc:	08008c51 	.word	0x08008c51
 8008bd0:	08008d97 	.word	0x08008d97
 8008bd4:	08008d97 	.word	0x08008d97
 8008bd8:	08008d97 	.word	0x08008d97
 8008bdc:	08008c93 	.word	0x08008c93
 8008be0:	08008d97 	.word	0x08008d97
 8008be4:	08008d97 	.word	0x08008d97
 8008be8:	08008d97 	.word	0x08008d97
 8008bec:	08008cd3 	.word	0x08008cd3
 8008bf0:	08008d97 	.word	0x08008d97
 8008bf4:	08008d97 	.word	0x08008d97
 8008bf8:	08008d97 	.word	0x08008d97
 8008bfc:	08008d15 	.word	0x08008d15
 8008c00:	08008d97 	.word	0x08008d97
 8008c04:	08008d97 	.word	0x08008d97
 8008c08:	08008d97 	.word	0x08008d97
 8008c0c:	08008d55 	.word	0x08008d55
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	681b      	ldr	r3, [r3, #0]
 8008c14:	68b9      	ldr	r1, [r7, #8]
 8008c16:	4618      	mov	r0, r3
 8008c18:	f000 fa40 	bl	800909c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	699a      	ldr	r2, [r3, #24]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	f042 0208 	orr.w	r2, r2, #8
 8008c2a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	699a      	ldr	r2, [r3, #24]
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f022 0204 	bic.w	r2, r2, #4
 8008c3a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	6999      	ldr	r1, [r3, #24]
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	691a      	ldr	r2, [r3, #16]
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	430a      	orrs	r2, r1
 8008c4c:	619a      	str	r2, [r3, #24]
      break;
 8008c4e:	e0a5      	b.n	8008d9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	68b9      	ldr	r1, [r7, #8]
 8008c56:	4618      	mov	r0, r3
 8008c58:	f000 fa92 	bl	8009180 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	699a      	ldr	r2, [r3, #24]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c6a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	699a      	ldr	r2, [r3, #24]
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c7a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	6999      	ldr	r1, [r3, #24]
 8008c82:	68bb      	ldr	r3, [r7, #8]
 8008c84:	691b      	ldr	r3, [r3, #16]
 8008c86:	021a      	lsls	r2, r3, #8
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	430a      	orrs	r2, r1
 8008c8e:	619a      	str	r2, [r3, #24]
      break;
 8008c90:	e084      	b.n	8008d9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	68b9      	ldr	r1, [r7, #8]
 8008c98:	4618      	mov	r0, r3
 8008c9a:	f000 fae9 	bl	8009270 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	69da      	ldr	r2, [r3, #28]
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	f042 0208 	orr.w	r2, r2, #8
 8008cac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	69da      	ldr	r2, [r3, #28]
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f022 0204 	bic.w	r2, r2, #4
 8008cbc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	69d9      	ldr	r1, [r3, #28]
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	691a      	ldr	r2, [r3, #16]
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	430a      	orrs	r2, r1
 8008cce:	61da      	str	r2, [r3, #28]
      break;
 8008cd0:	e064      	b.n	8008d9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	68b9      	ldr	r1, [r7, #8]
 8008cd8:	4618      	mov	r0, r3
 8008cda:	f000 fb3f 	bl	800935c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	69da      	ldr	r2, [r3, #28]
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	69da      	ldr	r2, [r3, #28]
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cfc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	69d9      	ldr	r1, [r3, #28]
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	021a      	lsls	r2, r3, #8
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	430a      	orrs	r2, r1
 8008d10:	61da      	str	r2, [r3, #28]
      break;
 8008d12:	e043      	b.n	8008d9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008d14:	68fb      	ldr	r3, [r7, #12]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	68b9      	ldr	r1, [r7, #8]
 8008d1a:	4618      	mov	r0, r3
 8008d1c:	f000 fb76 	bl	800940c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f042 0208 	orr.w	r2, r2, #8
 8008d2e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d36:	68fb      	ldr	r3, [r7, #12]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	f022 0204 	bic.w	r2, r2, #4
 8008d3e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	691a      	ldr	r2, [r3, #16]
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	430a      	orrs	r2, r1
 8008d50:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008d52:	e023      	b.n	8008d9c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	68b9      	ldr	r1, [r7, #8]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f000 fba8 	bl	80094b0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008d6e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008d7e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	691b      	ldr	r3, [r3, #16]
 8008d8a:	021a      	lsls	r2, r3, #8
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	430a      	orrs	r2, r1
 8008d92:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008d94:	e002      	b.n	8008d9c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008d96:	2301      	movs	r3, #1
 8008d98:	75fb      	strb	r3, [r7, #23]
      break;
 8008d9a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3718      	adds	r7, #24
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}
 8008dae:	bf00      	nop

08008db0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008dba:	2300      	movs	r3, #0
 8008dbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008dc4:	2b01      	cmp	r3, #1
 8008dc6:	d101      	bne.n	8008dcc <HAL_TIM_ConfigClockSource+0x1c>
 8008dc8:	2302      	movs	r3, #2
 8008dca:	e0b4      	b.n	8008f36 <HAL_TIM_ConfigClockSource+0x186>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2201      	movs	r2, #1
 8008dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2202      	movs	r2, #2
 8008dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008de4:	68ba      	ldr	r2, [r7, #8]
 8008de6:	4b56      	ldr	r3, [pc, #344]	@ (8008f40 <HAL_TIM_ConfigClockSource+0x190>)
 8008de8:	4013      	ands	r3, r2
 8008dea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008dec:	68bb      	ldr	r3, [r7, #8]
 8008dee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008df2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	68ba      	ldr	r2, [r7, #8]
 8008dfa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e04:	d03e      	beq.n	8008e84 <HAL_TIM_ConfigClockSource+0xd4>
 8008e06:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008e0a:	f200 8087 	bhi.w	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e0e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e12:	f000 8086 	beq.w	8008f22 <HAL_TIM_ConfigClockSource+0x172>
 8008e16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e1a:	d87f      	bhi.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e1c:	2b70      	cmp	r3, #112	@ 0x70
 8008e1e:	d01a      	beq.n	8008e56 <HAL_TIM_ConfigClockSource+0xa6>
 8008e20:	2b70      	cmp	r3, #112	@ 0x70
 8008e22:	d87b      	bhi.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e24:	2b60      	cmp	r3, #96	@ 0x60
 8008e26:	d050      	beq.n	8008eca <HAL_TIM_ConfigClockSource+0x11a>
 8008e28:	2b60      	cmp	r3, #96	@ 0x60
 8008e2a:	d877      	bhi.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e2c:	2b50      	cmp	r3, #80	@ 0x50
 8008e2e:	d03c      	beq.n	8008eaa <HAL_TIM_ConfigClockSource+0xfa>
 8008e30:	2b50      	cmp	r3, #80	@ 0x50
 8008e32:	d873      	bhi.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e34:	2b40      	cmp	r3, #64	@ 0x40
 8008e36:	d058      	beq.n	8008eea <HAL_TIM_ConfigClockSource+0x13a>
 8008e38:	2b40      	cmp	r3, #64	@ 0x40
 8008e3a:	d86f      	bhi.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e3c:	2b30      	cmp	r3, #48	@ 0x30
 8008e3e:	d064      	beq.n	8008f0a <HAL_TIM_ConfigClockSource+0x15a>
 8008e40:	2b30      	cmp	r3, #48	@ 0x30
 8008e42:	d86b      	bhi.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e44:	2b20      	cmp	r3, #32
 8008e46:	d060      	beq.n	8008f0a <HAL_TIM_ConfigClockSource+0x15a>
 8008e48:	2b20      	cmp	r3, #32
 8008e4a:	d867      	bhi.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d05c      	beq.n	8008f0a <HAL_TIM_ConfigClockSource+0x15a>
 8008e50:	2b10      	cmp	r3, #16
 8008e52:	d05a      	beq.n	8008f0a <HAL_TIM_ConfigClockSource+0x15a>
 8008e54:	e062      	b.n	8008f1c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e66:	f000 fbf1 	bl	800964c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008e72:	68bb      	ldr	r3, [r7, #8]
 8008e74:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008e78:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	68ba      	ldr	r2, [r7, #8]
 8008e80:	609a      	str	r2, [r3, #8]
      break;
 8008e82:	e04f      	b.n	8008f24 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008e94:	f000 fbda 	bl	800964c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	689a      	ldr	r2, [r3, #8]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008ea6:	609a      	str	r2, [r3, #8]
      break;
 8008ea8:	e03c      	b.n	8008f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eb6:	461a      	mov	r2, r3
 8008eb8:	f000 fb4e 	bl	8009558 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	2150      	movs	r1, #80	@ 0x50
 8008ec2:	4618      	mov	r0, r3
 8008ec4:	f000 fba7 	bl	8009616 <TIM_ITRx_SetConfig>
      break;
 8008ec8:	e02c      	b.n	8008f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008ece:	683b      	ldr	r3, [r7, #0]
 8008ed0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	f000 fb6d 	bl	80095b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	2160      	movs	r1, #96	@ 0x60
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f000 fb97 	bl	8009616 <TIM_ITRx_SetConfig>
      break;
 8008ee8:	e01c      	b.n	8008f24 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008ef2:	683b      	ldr	r3, [r7, #0]
 8008ef4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	f000 fb2e 	bl	8009558 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	2140      	movs	r1, #64	@ 0x40
 8008f02:	4618      	mov	r0, r3
 8008f04:	f000 fb87 	bl	8009616 <TIM_ITRx_SetConfig>
      break;
 8008f08:	e00c      	b.n	8008f24 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681a      	ldr	r2, [r3, #0]
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4619      	mov	r1, r3
 8008f14:	4610      	mov	r0, r2
 8008f16:	f000 fb7e 	bl	8009616 <TIM_ITRx_SetConfig>
      break;
 8008f1a:	e003      	b.n	8008f24 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	73fb      	strb	r3, [r7, #15]
      break;
 8008f20:	e000      	b.n	8008f24 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008f22:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2201      	movs	r2, #1
 8008f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	2200      	movs	r2, #0
 8008f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008f34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f36:	4618      	mov	r0, r3
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
 8008f3e:	bf00      	nop
 8008f40:	fffeff88 	.word	0xfffeff88

08008f44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008f44:	b480      	push	{r7}
 8008f46:	b085      	sub	sp, #20
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	4a46      	ldr	r2, [pc, #280]	@ (8009070 <TIM_Base_SetConfig+0x12c>)
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d013      	beq.n	8008f84 <TIM_Base_SetConfig+0x40>
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f62:	d00f      	beq.n	8008f84 <TIM_Base_SetConfig+0x40>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	4a43      	ldr	r2, [pc, #268]	@ (8009074 <TIM_Base_SetConfig+0x130>)
 8008f68:	4293      	cmp	r3, r2
 8008f6a:	d00b      	beq.n	8008f84 <TIM_Base_SetConfig+0x40>
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	4a42      	ldr	r2, [pc, #264]	@ (8009078 <TIM_Base_SetConfig+0x134>)
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d007      	beq.n	8008f84 <TIM_Base_SetConfig+0x40>
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	4a41      	ldr	r2, [pc, #260]	@ (800907c <TIM_Base_SetConfig+0x138>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d003      	beq.n	8008f84 <TIM_Base_SetConfig+0x40>
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	4a40      	ldr	r2, [pc, #256]	@ (8009080 <TIM_Base_SetConfig+0x13c>)
 8008f80:	4293      	cmp	r3, r2
 8008f82:	d108      	bne.n	8008f96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	4313      	orrs	r3, r2
 8008f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a35      	ldr	r2, [pc, #212]	@ (8009070 <TIM_Base_SetConfig+0x12c>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d02b      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008fa4:	d027      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a32      	ldr	r2, [pc, #200]	@ (8009074 <TIM_Base_SetConfig+0x130>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d023      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	4a31      	ldr	r2, [pc, #196]	@ (8009078 <TIM_Base_SetConfig+0x134>)
 8008fb2:	4293      	cmp	r3, r2
 8008fb4:	d01f      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	4a30      	ldr	r2, [pc, #192]	@ (800907c <TIM_Base_SetConfig+0x138>)
 8008fba:	4293      	cmp	r3, r2
 8008fbc:	d01b      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	4a2f      	ldr	r2, [pc, #188]	@ (8009080 <TIM_Base_SetConfig+0x13c>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d017      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	4a2e      	ldr	r2, [pc, #184]	@ (8009084 <TIM_Base_SetConfig+0x140>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d013      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	4a2d      	ldr	r2, [pc, #180]	@ (8009088 <TIM_Base_SetConfig+0x144>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d00f      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a2c      	ldr	r2, [pc, #176]	@ (800908c <TIM_Base_SetConfig+0x148>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d00b      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a2b      	ldr	r2, [pc, #172]	@ (8009090 <TIM_Base_SetConfig+0x14c>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d007      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a2a      	ldr	r2, [pc, #168]	@ (8009094 <TIM_Base_SetConfig+0x150>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d003      	beq.n	8008ff6 <TIM_Base_SetConfig+0xb2>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	4a29      	ldr	r2, [pc, #164]	@ (8009098 <TIM_Base_SetConfig+0x154>)
 8008ff2:	4293      	cmp	r3, r2
 8008ff4:	d108      	bne.n	8009008 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008ffc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	68db      	ldr	r3, [r3, #12]
 8009002:	68fa      	ldr	r2, [r7, #12]
 8009004:	4313      	orrs	r3, r2
 8009006:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	695b      	ldr	r3, [r3, #20]
 8009012:	4313      	orrs	r3, r2
 8009014:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	68fa      	ldr	r2, [r7, #12]
 800901a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	689a      	ldr	r2, [r3, #8]
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4a10      	ldr	r2, [pc, #64]	@ (8009070 <TIM_Base_SetConfig+0x12c>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d003      	beq.n	800903c <TIM_Base_SetConfig+0xf8>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	4a12      	ldr	r2, [pc, #72]	@ (8009080 <TIM_Base_SetConfig+0x13c>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d103      	bne.n	8009044 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	691a      	ldr	r2, [r3, #16]
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	2201      	movs	r2, #1
 8009048:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	691b      	ldr	r3, [r3, #16]
 800904e:	f003 0301 	and.w	r3, r3, #1
 8009052:	2b01      	cmp	r3, #1
 8009054:	d105      	bne.n	8009062 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	691b      	ldr	r3, [r3, #16]
 800905a:	f023 0201 	bic.w	r2, r3, #1
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	611a      	str	r2, [r3, #16]
  }
}
 8009062:	bf00      	nop
 8009064:	3714      	adds	r7, #20
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr
 800906e:	bf00      	nop
 8009070:	40010000 	.word	0x40010000
 8009074:	40000400 	.word	0x40000400
 8009078:	40000800 	.word	0x40000800
 800907c:	40000c00 	.word	0x40000c00
 8009080:	40010400 	.word	0x40010400
 8009084:	40014000 	.word	0x40014000
 8009088:	40014400 	.word	0x40014400
 800908c:	40014800 	.word	0x40014800
 8009090:	40001800 	.word	0x40001800
 8009094:	40001c00 	.word	0x40001c00
 8009098:	40002000 	.word	0x40002000

0800909c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800909c:	b480      	push	{r7}
 800909e:	b087      	sub	sp, #28
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	6078      	str	r0, [r7, #4]
 80090a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6a1b      	ldr	r3, [r3, #32]
 80090aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	6a1b      	ldr	r3, [r3, #32]
 80090b0:	f023 0201 	bic.w	r2, r3, #1
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	685b      	ldr	r3, [r3, #4]
 80090bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	699b      	ldr	r3, [r3, #24]
 80090c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80090c4:	68fa      	ldr	r2, [r7, #12]
 80090c6:	4b2b      	ldr	r3, [pc, #172]	@ (8009174 <TIM_OC1_SetConfig+0xd8>)
 80090c8:	4013      	ands	r3, r2
 80090ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	f023 0303 	bic.w	r3, r3, #3
 80090d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80090d4:	683b      	ldr	r3, [r7, #0]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	4313      	orrs	r3, r2
 80090dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80090de:	697b      	ldr	r3, [r7, #20]
 80090e0:	f023 0302 	bic.w	r3, r3, #2
 80090e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	689b      	ldr	r3, [r3, #8]
 80090ea:	697a      	ldr	r2, [r7, #20]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	4a21      	ldr	r2, [pc, #132]	@ (8009178 <TIM_OC1_SetConfig+0xdc>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d003      	beq.n	8009100 <TIM_OC1_SetConfig+0x64>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	4a20      	ldr	r2, [pc, #128]	@ (800917c <TIM_OC1_SetConfig+0xe0>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d10c      	bne.n	800911a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009100:	697b      	ldr	r3, [r7, #20]
 8009102:	f023 0308 	bic.w	r3, r3, #8
 8009106:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	68db      	ldr	r3, [r3, #12]
 800910c:	697a      	ldr	r2, [r7, #20]
 800910e:	4313      	orrs	r3, r2
 8009110:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	f023 0304 	bic.w	r3, r3, #4
 8009118:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	4a16      	ldr	r2, [pc, #88]	@ (8009178 <TIM_OC1_SetConfig+0xdc>)
 800911e:	4293      	cmp	r3, r2
 8009120:	d003      	beq.n	800912a <TIM_OC1_SetConfig+0x8e>
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	4a15      	ldr	r2, [pc, #84]	@ (800917c <TIM_OC1_SetConfig+0xe0>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d111      	bne.n	800914e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800912a:	693b      	ldr	r3, [r7, #16]
 800912c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009130:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009132:	693b      	ldr	r3, [r7, #16]
 8009134:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009138:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	695b      	ldr	r3, [r3, #20]
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	4313      	orrs	r3, r2
 8009142:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	699b      	ldr	r3, [r3, #24]
 8009148:	693a      	ldr	r2, [r7, #16]
 800914a:	4313      	orrs	r3, r2
 800914c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	693a      	ldr	r2, [r7, #16]
 8009152:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	685a      	ldr	r2, [r3, #4]
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	697a      	ldr	r2, [r7, #20]
 8009166:	621a      	str	r2, [r3, #32]
}
 8009168:	bf00      	nop
 800916a:	371c      	adds	r7, #28
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr
 8009174:	fffeff8f 	.word	0xfffeff8f
 8009178:	40010000 	.word	0x40010000
 800917c:	40010400 	.word	0x40010400

08009180 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009180:	b480      	push	{r7}
 8009182:	b087      	sub	sp, #28
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	6a1b      	ldr	r3, [r3, #32]
 800918e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	6a1b      	ldr	r3, [r3, #32]
 8009194:	f023 0210 	bic.w	r2, r3, #16
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	699b      	ldr	r3, [r3, #24]
 80091a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80091a8:	68fa      	ldr	r2, [r7, #12]
 80091aa:	4b2e      	ldr	r3, [pc, #184]	@ (8009264 <TIM_OC2_SetConfig+0xe4>)
 80091ac:	4013      	ands	r3, r2
 80091ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80091b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80091b8:	683b      	ldr	r3, [r7, #0]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	021b      	lsls	r3, r3, #8
 80091be:	68fa      	ldr	r2, [r7, #12]
 80091c0:	4313      	orrs	r3, r2
 80091c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	f023 0320 	bic.w	r3, r3, #32
 80091ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80091cc:	683b      	ldr	r3, [r7, #0]
 80091ce:	689b      	ldr	r3, [r3, #8]
 80091d0:	011b      	lsls	r3, r3, #4
 80091d2:	697a      	ldr	r2, [r7, #20]
 80091d4:	4313      	orrs	r3, r2
 80091d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	4a23      	ldr	r2, [pc, #140]	@ (8009268 <TIM_OC2_SetConfig+0xe8>)
 80091dc:	4293      	cmp	r3, r2
 80091de:	d003      	beq.n	80091e8 <TIM_OC2_SetConfig+0x68>
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	4a22      	ldr	r2, [pc, #136]	@ (800926c <TIM_OC2_SetConfig+0xec>)
 80091e4:	4293      	cmp	r3, r2
 80091e6:	d10d      	bne.n	8009204 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80091e8:	697b      	ldr	r3, [r7, #20]
 80091ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80091ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	68db      	ldr	r3, [r3, #12]
 80091f4:	011b      	lsls	r3, r3, #4
 80091f6:	697a      	ldr	r2, [r7, #20]
 80091f8:	4313      	orrs	r3, r2
 80091fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80091fc:	697b      	ldr	r3, [r7, #20]
 80091fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009202:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	4a18      	ldr	r2, [pc, #96]	@ (8009268 <TIM_OC2_SetConfig+0xe8>)
 8009208:	4293      	cmp	r3, r2
 800920a:	d003      	beq.n	8009214 <TIM_OC2_SetConfig+0x94>
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	4a17      	ldr	r2, [pc, #92]	@ (800926c <TIM_OC2_SetConfig+0xec>)
 8009210:	4293      	cmp	r3, r2
 8009212:	d113      	bne.n	800923c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800921a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009222:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	695b      	ldr	r3, [r3, #20]
 8009228:	009b      	lsls	r3, r3, #2
 800922a:	693a      	ldr	r2, [r7, #16]
 800922c:	4313      	orrs	r3, r2
 800922e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	699b      	ldr	r3, [r3, #24]
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	693a      	ldr	r2, [r7, #16]
 8009238:	4313      	orrs	r3, r2
 800923a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	693a      	ldr	r2, [r7, #16]
 8009240:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	68fa      	ldr	r2, [r7, #12]
 8009246:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	685a      	ldr	r2, [r3, #4]
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	697a      	ldr	r2, [r7, #20]
 8009254:	621a      	str	r2, [r3, #32]
}
 8009256:	bf00      	nop
 8009258:	371c      	adds	r7, #28
 800925a:	46bd      	mov	sp, r7
 800925c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop
 8009264:	feff8fff 	.word	0xfeff8fff
 8009268:	40010000 	.word	0x40010000
 800926c:	40010400 	.word	0x40010400

08009270 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009270:	b480      	push	{r7}
 8009272:	b087      	sub	sp, #28
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
 8009278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	6a1b      	ldr	r3, [r3, #32]
 800927e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6a1b      	ldr	r3, [r3, #32]
 8009284:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	69db      	ldr	r3, [r3, #28]
 8009296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009298:	68fa      	ldr	r2, [r7, #12]
 800929a:	4b2d      	ldr	r3, [pc, #180]	@ (8009350 <TIM_OC3_SetConfig+0xe0>)
 800929c:	4013      	ands	r3, r2
 800929e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	f023 0303 	bic.w	r3, r3, #3
 80092a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	68fa      	ldr	r2, [r7, #12]
 80092ae:	4313      	orrs	r3, r2
 80092b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80092b8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	689b      	ldr	r3, [r3, #8]
 80092be:	021b      	lsls	r3, r3, #8
 80092c0:	697a      	ldr	r2, [r7, #20]
 80092c2:	4313      	orrs	r3, r2
 80092c4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	4a22      	ldr	r2, [pc, #136]	@ (8009354 <TIM_OC3_SetConfig+0xe4>)
 80092ca:	4293      	cmp	r3, r2
 80092cc:	d003      	beq.n	80092d6 <TIM_OC3_SetConfig+0x66>
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	4a21      	ldr	r2, [pc, #132]	@ (8009358 <TIM_OC3_SetConfig+0xe8>)
 80092d2:	4293      	cmp	r3, r2
 80092d4:	d10d      	bne.n	80092f2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80092dc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	68db      	ldr	r3, [r3, #12]
 80092e2:	021b      	lsls	r3, r3, #8
 80092e4:	697a      	ldr	r2, [r7, #20]
 80092e6:	4313      	orrs	r3, r2
 80092e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80092f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	4a17      	ldr	r2, [pc, #92]	@ (8009354 <TIM_OC3_SetConfig+0xe4>)
 80092f6:	4293      	cmp	r3, r2
 80092f8:	d003      	beq.n	8009302 <TIM_OC3_SetConfig+0x92>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	4a16      	ldr	r2, [pc, #88]	@ (8009358 <TIM_OC3_SetConfig+0xe8>)
 80092fe:	4293      	cmp	r3, r2
 8009300:	d113      	bne.n	800932a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009302:	693b      	ldr	r3, [r7, #16]
 8009304:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009308:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800930a:	693b      	ldr	r3, [r7, #16]
 800930c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009310:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009312:	683b      	ldr	r3, [r7, #0]
 8009314:	695b      	ldr	r3, [r3, #20]
 8009316:	011b      	lsls	r3, r3, #4
 8009318:	693a      	ldr	r2, [r7, #16]
 800931a:	4313      	orrs	r3, r2
 800931c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	699b      	ldr	r3, [r3, #24]
 8009322:	011b      	lsls	r3, r3, #4
 8009324:	693a      	ldr	r2, [r7, #16]
 8009326:	4313      	orrs	r3, r2
 8009328:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	693a      	ldr	r2, [r7, #16]
 800932e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	68fa      	ldr	r2, [r7, #12]
 8009334:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009336:	683b      	ldr	r3, [r7, #0]
 8009338:	685a      	ldr	r2, [r3, #4]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	697a      	ldr	r2, [r7, #20]
 8009342:	621a      	str	r2, [r3, #32]
}
 8009344:	bf00      	nop
 8009346:	371c      	adds	r7, #28
 8009348:	46bd      	mov	sp, r7
 800934a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934e:	4770      	bx	lr
 8009350:	fffeff8f 	.word	0xfffeff8f
 8009354:	40010000 	.word	0x40010000
 8009358:	40010400 	.word	0x40010400

0800935c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800935c:	b480      	push	{r7}
 800935e:	b087      	sub	sp, #28
 8009360:	af00      	add	r7, sp, #0
 8009362:	6078      	str	r0, [r7, #4]
 8009364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	6a1b      	ldr	r3, [r3, #32]
 800936a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	6a1b      	ldr	r3, [r3, #32]
 8009370:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009374:	687b      	ldr	r3, [r7, #4]
 8009376:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	69db      	ldr	r3, [r3, #28]
 8009382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009384:	68fa      	ldr	r2, [r7, #12]
 8009386:	4b1e      	ldr	r3, [pc, #120]	@ (8009400 <TIM_OC4_SetConfig+0xa4>)
 8009388:	4013      	ands	r3, r2
 800938a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009392:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	021b      	lsls	r3, r3, #8
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	4313      	orrs	r3, r2
 800939e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80093a0:	693b      	ldr	r3, [r7, #16]
 80093a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80093a6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	689b      	ldr	r3, [r3, #8]
 80093ac:	031b      	lsls	r3, r3, #12
 80093ae:	693a      	ldr	r2, [r7, #16]
 80093b0:	4313      	orrs	r3, r2
 80093b2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	4a13      	ldr	r2, [pc, #76]	@ (8009404 <TIM_OC4_SetConfig+0xa8>)
 80093b8:	4293      	cmp	r3, r2
 80093ba:	d003      	beq.n	80093c4 <TIM_OC4_SetConfig+0x68>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a12      	ldr	r2, [pc, #72]	@ (8009408 <TIM_OC4_SetConfig+0xac>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d109      	bne.n	80093d8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80093ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	695b      	ldr	r3, [r3, #20]
 80093d0:	019b      	lsls	r3, r3, #6
 80093d2:	697a      	ldr	r2, [r7, #20]
 80093d4:	4313      	orrs	r3, r2
 80093d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	68fa      	ldr	r2, [r7, #12]
 80093e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	685a      	ldr	r2, [r3, #4]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	693a      	ldr	r2, [r7, #16]
 80093f0:	621a      	str	r2, [r3, #32]
}
 80093f2:	bf00      	nop
 80093f4:	371c      	adds	r7, #28
 80093f6:	46bd      	mov	sp, r7
 80093f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093fc:	4770      	bx	lr
 80093fe:	bf00      	nop
 8009400:	feff8fff 	.word	0xfeff8fff
 8009404:	40010000 	.word	0x40010000
 8009408:	40010400 	.word	0x40010400

0800940c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800940c:	b480      	push	{r7}
 800940e:	b087      	sub	sp, #28
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
 8009414:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6a1b      	ldr	r3, [r3, #32]
 800941a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a1b      	ldr	r3, [r3, #32]
 8009420:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	685b      	ldr	r3, [r3, #4]
 800942c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009432:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8009434:	68fa      	ldr	r2, [r7, #12]
 8009436:	4b1b      	ldr	r3, [pc, #108]	@ (80094a4 <TIM_OC5_SetConfig+0x98>)
 8009438:	4013      	ands	r3, r2
 800943a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	68fa      	ldr	r2, [r7, #12]
 8009442:	4313      	orrs	r3, r2
 8009444:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800944c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800944e:	683b      	ldr	r3, [r7, #0]
 8009450:	689b      	ldr	r3, [r3, #8]
 8009452:	041b      	lsls	r3, r3, #16
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	4313      	orrs	r3, r2
 8009458:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	4a12      	ldr	r2, [pc, #72]	@ (80094a8 <TIM_OC5_SetConfig+0x9c>)
 800945e:	4293      	cmp	r3, r2
 8009460:	d003      	beq.n	800946a <TIM_OC5_SetConfig+0x5e>
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	4a11      	ldr	r2, [pc, #68]	@ (80094ac <TIM_OC5_SetConfig+0xa0>)
 8009466:	4293      	cmp	r3, r2
 8009468:	d109      	bne.n	800947e <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800946a:	697b      	ldr	r3, [r7, #20]
 800946c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009470:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8009472:	683b      	ldr	r3, [r7, #0]
 8009474:	695b      	ldr	r3, [r3, #20]
 8009476:	021b      	lsls	r3, r3, #8
 8009478:	697a      	ldr	r2, [r7, #20]
 800947a:	4313      	orrs	r3, r2
 800947c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	697a      	ldr	r2, [r7, #20]
 8009482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	685a      	ldr	r2, [r3, #4]
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	693a      	ldr	r2, [r7, #16]
 8009496:	621a      	str	r2, [r3, #32]
}
 8009498:	bf00      	nop
 800949a:	371c      	adds	r7, #28
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr
 80094a4:	fffeff8f 	.word	0xfffeff8f
 80094a8:	40010000 	.word	0x40010000
 80094ac:	40010400 	.word	0x40010400

080094b0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80094b0:	b480      	push	{r7}
 80094b2:	b087      	sub	sp, #28
 80094b4:	af00      	add	r7, sp, #0
 80094b6:	6078      	str	r0, [r7, #4]
 80094b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	6a1b      	ldr	r3, [r3, #32]
 80094be:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	6a1b      	ldr	r3, [r3, #32]
 80094c4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	685b      	ldr	r3, [r3, #4]
 80094d0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80094d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	4b1c      	ldr	r3, [pc, #112]	@ (800954c <TIM_OC6_SetConfig+0x9c>)
 80094dc:	4013      	ands	r3, r2
 80094de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	021b      	lsls	r3, r3, #8
 80094e6:	68fa      	ldr	r2, [r7, #12]
 80094e8:	4313      	orrs	r3, r2
 80094ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80094ec:	693b      	ldr	r3, [r7, #16]
 80094ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80094f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	689b      	ldr	r3, [r3, #8]
 80094f8:	051b      	lsls	r3, r3, #20
 80094fa:	693a      	ldr	r2, [r7, #16]
 80094fc:	4313      	orrs	r3, r2
 80094fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	4a13      	ldr	r2, [pc, #76]	@ (8009550 <TIM_OC6_SetConfig+0xa0>)
 8009504:	4293      	cmp	r3, r2
 8009506:	d003      	beq.n	8009510 <TIM_OC6_SetConfig+0x60>
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	4a12      	ldr	r2, [pc, #72]	@ (8009554 <TIM_OC6_SetConfig+0xa4>)
 800950c:	4293      	cmp	r3, r2
 800950e:	d109      	bne.n	8009524 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009516:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	695b      	ldr	r3, [r3, #20]
 800951c:	029b      	lsls	r3, r3, #10
 800951e:	697a      	ldr	r2, [r7, #20]
 8009520:	4313      	orrs	r3, r2
 8009522:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	697a      	ldr	r2, [r7, #20]
 8009528:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	68fa      	ldr	r2, [r7, #12]
 800952e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009530:	683b      	ldr	r3, [r7, #0]
 8009532:	685a      	ldr	r2, [r3, #4]
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	693a      	ldr	r2, [r7, #16]
 800953c:	621a      	str	r2, [r3, #32]
}
 800953e:	bf00      	nop
 8009540:	371c      	adds	r7, #28
 8009542:	46bd      	mov	sp, r7
 8009544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009548:	4770      	bx	lr
 800954a:	bf00      	nop
 800954c:	feff8fff 	.word	0xfeff8fff
 8009550:	40010000 	.word	0x40010000
 8009554:	40010400 	.word	0x40010400

08009558 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009558:	b480      	push	{r7}
 800955a:	b087      	sub	sp, #28
 800955c:	af00      	add	r7, sp, #0
 800955e:	60f8      	str	r0, [r7, #12]
 8009560:	60b9      	str	r1, [r7, #8]
 8009562:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6a1b      	ldr	r3, [r3, #32]
 8009568:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	6a1b      	ldr	r3, [r3, #32]
 800956e:	f023 0201 	bic.w	r2, r3, #1
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	699b      	ldr	r3, [r3, #24]
 800957a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800957c:	693b      	ldr	r3, [r7, #16]
 800957e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009582:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	011b      	lsls	r3, r3, #4
 8009588:	693a      	ldr	r2, [r7, #16]
 800958a:	4313      	orrs	r3, r2
 800958c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	f023 030a 	bic.w	r3, r3, #10
 8009594:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009596:	697a      	ldr	r2, [r7, #20]
 8009598:	68bb      	ldr	r3, [r7, #8]
 800959a:	4313      	orrs	r3, r2
 800959c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	693a      	ldr	r2, [r7, #16]
 80095a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	697a      	ldr	r2, [r7, #20]
 80095a8:	621a      	str	r2, [r3, #32]
}
 80095aa:	bf00      	nop
 80095ac:	371c      	adds	r7, #28
 80095ae:	46bd      	mov	sp, r7
 80095b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b4:	4770      	bx	lr

080095b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80095b6:	b480      	push	{r7}
 80095b8:	b087      	sub	sp, #28
 80095ba:	af00      	add	r7, sp, #0
 80095bc:	60f8      	str	r0, [r7, #12]
 80095be:	60b9      	str	r1, [r7, #8]
 80095c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6a1b      	ldr	r3, [r3, #32]
 80095c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	6a1b      	ldr	r3, [r3, #32]
 80095cc:	f023 0210 	bic.w	r2, r3, #16
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	699b      	ldr	r3, [r3, #24]
 80095d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80095e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	031b      	lsls	r3, r3, #12
 80095e6:	693a      	ldr	r2, [r7, #16]
 80095e8:	4313      	orrs	r3, r2
 80095ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80095f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	011b      	lsls	r3, r3, #4
 80095f8:	697a      	ldr	r2, [r7, #20]
 80095fa:	4313      	orrs	r3, r2
 80095fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	693a      	ldr	r2, [r7, #16]
 8009602:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	697a      	ldr	r2, [r7, #20]
 8009608:	621a      	str	r2, [r3, #32]
}
 800960a:	bf00      	nop
 800960c:	371c      	adds	r7, #28
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr

08009616 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009616:	b480      	push	{r7}
 8009618:	b085      	sub	sp, #20
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
 800961e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800962c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800962e:	683a      	ldr	r2, [r7, #0]
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	4313      	orrs	r3, r2
 8009634:	f043 0307 	orr.w	r3, r3, #7
 8009638:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	68fa      	ldr	r2, [r7, #12]
 800963e:	609a      	str	r2, [r3, #8]
}
 8009640:	bf00      	nop
 8009642:	3714      	adds	r7, #20
 8009644:	46bd      	mov	sp, r7
 8009646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800964a:	4770      	bx	lr

0800964c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800964c:	b480      	push	{r7}
 800964e:	b087      	sub	sp, #28
 8009650:	af00      	add	r7, sp, #0
 8009652:	60f8      	str	r0, [r7, #12]
 8009654:	60b9      	str	r1, [r7, #8]
 8009656:	607a      	str	r2, [r7, #4]
 8009658:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	689b      	ldr	r3, [r3, #8]
 800965e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009660:	697b      	ldr	r3, [r7, #20]
 8009662:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009666:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009668:	683b      	ldr	r3, [r7, #0]
 800966a:	021a      	lsls	r2, r3, #8
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	431a      	orrs	r2, r3
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	4313      	orrs	r3, r2
 8009674:	697a      	ldr	r2, [r7, #20]
 8009676:	4313      	orrs	r3, r2
 8009678:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	697a      	ldr	r2, [r7, #20]
 800967e:	609a      	str	r2, [r3, #8]
}
 8009680:	bf00      	nop
 8009682:	371c      	adds	r7, #28
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr

0800968c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800968c:	b480      	push	{r7}
 800968e:	b085      	sub	sp, #20
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800969c:	2b01      	cmp	r3, #1
 800969e:	d101      	bne.n	80096a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80096a0:	2302      	movs	r3, #2
 80096a2:	e06d      	b.n	8009780 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2201      	movs	r2, #1
 80096a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	2202      	movs	r2, #2
 80096b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	685b      	ldr	r3, [r3, #4]
 80096ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	689b      	ldr	r3, [r3, #8]
 80096c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	4a30      	ldr	r2, [pc, #192]	@ (800978c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80096ca:	4293      	cmp	r3, r2
 80096cc:	d004      	beq.n	80096d8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	4a2f      	ldr	r2, [pc, #188]	@ (8009790 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80096d4:	4293      	cmp	r3, r2
 80096d6:	d108      	bne.n	80096ea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80096de:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	685b      	ldr	r3, [r3, #4]
 80096e4:	68fa      	ldr	r2, [r7, #12]
 80096e6:	4313      	orrs	r3, r2
 80096e8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096f0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096f2:	683b      	ldr	r3, [r7, #0]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	68fa      	ldr	r2, [r7, #12]
 80096f8:	4313      	orrs	r3, r2
 80096fa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	68fa      	ldr	r2, [r7, #12]
 8009702:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	4a20      	ldr	r2, [pc, #128]	@ (800978c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d022      	beq.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009716:	d01d      	beq.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	4a1d      	ldr	r2, [pc, #116]	@ (8009794 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800971e:	4293      	cmp	r3, r2
 8009720:	d018      	beq.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	4a1c      	ldr	r2, [pc, #112]	@ (8009798 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009728:	4293      	cmp	r3, r2
 800972a:	d013      	beq.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	4a1a      	ldr	r2, [pc, #104]	@ (800979c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009732:	4293      	cmp	r3, r2
 8009734:	d00e      	beq.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	4a15      	ldr	r2, [pc, #84]	@ (8009790 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800973c:	4293      	cmp	r3, r2
 800973e:	d009      	beq.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	4a16      	ldr	r2, [pc, #88]	@ (80097a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d004      	beq.n	8009754 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a15      	ldr	r2, [pc, #84]	@ (80097a4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009750:	4293      	cmp	r3, r2
 8009752:	d10c      	bne.n	800976e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800975a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	689b      	ldr	r3, [r3, #8]
 8009760:	68ba      	ldr	r2, [r7, #8]
 8009762:	4313      	orrs	r3, r2
 8009764:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	68ba      	ldr	r2, [r7, #8]
 800976c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2201      	movs	r2, #1
 8009772:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	2200      	movs	r2, #0
 800977a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800977e:	2300      	movs	r3, #0
}
 8009780:	4618      	mov	r0, r3
 8009782:	3714      	adds	r7, #20
 8009784:	46bd      	mov	sp, r7
 8009786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978a:	4770      	bx	lr
 800978c:	40010000 	.word	0x40010000
 8009790:	40010400 	.word	0x40010400
 8009794:	40000400 	.word	0x40000400
 8009798:	40000800 	.word	0x40000800
 800979c:	40000c00 	.word	0x40000c00
 80097a0:	40014000 	.word	0x40014000
 80097a4:	40001800 	.word	0x40001800

080097a8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80097b2:	2300      	movs	r3, #0
 80097b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d101      	bne.n	80097c4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80097c0:	2302      	movs	r3, #2
 80097c2:	e065      	b.n	8009890 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	2201      	movs	r2, #1
 80097c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	68db      	ldr	r3, [r3, #12]
 80097d6:	4313      	orrs	r3, r2
 80097d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	689b      	ldr	r3, [r3, #8]
 80097e4:	4313      	orrs	r3, r2
 80097e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	685b      	ldr	r3, [r3, #4]
 80097f2:	4313      	orrs	r3, r2
 80097f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	4313      	orrs	r3, r2
 8009802:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	691b      	ldr	r3, [r3, #16]
 800980e:	4313      	orrs	r3, r2
 8009810:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	695b      	ldr	r3, [r3, #20]
 800981c:	4313      	orrs	r3, r2
 800981e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800982a:	4313      	orrs	r3, r2
 800982c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	699b      	ldr	r3, [r3, #24]
 8009838:	041b      	lsls	r3, r3, #16
 800983a:	4313      	orrs	r3, r2
 800983c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	4a16      	ldr	r2, [pc, #88]	@ (800989c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d004      	beq.n	8009852 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	4a14      	ldr	r2, [pc, #80]	@ (80098a0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800984e:	4293      	cmp	r3, r2
 8009850:	d115      	bne.n	800987e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800985c:	051b      	lsls	r3, r3, #20
 800985e:	4313      	orrs	r3, r2
 8009860:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	69db      	ldr	r3, [r3, #28]
 800986c:	4313      	orrs	r3, r2
 800986e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8009876:	683b      	ldr	r3, [r7, #0]
 8009878:	6a1b      	ldr	r3, [r3, #32]
 800987a:	4313      	orrs	r3, r2
 800987c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	681b      	ldr	r3, [r3, #0]
 8009882:	68fa      	ldr	r2, [r7, #12]
 8009884:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	2200      	movs	r2, #0
 800988a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800988e:	2300      	movs	r3, #0
}
 8009890:	4618      	mov	r0, r3
 8009892:	3714      	adds	r7, #20
 8009894:	46bd      	mov	sp, r7
 8009896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800989a:	4770      	bx	lr
 800989c:	40010000 	.word	0x40010000
 80098a0:	40010400 	.word	0x40010400

080098a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d101      	bne.n	80098b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	e040      	b.n	8009938 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d106      	bne.n	80098cc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	2200      	movs	r2, #0
 80098c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098c6:	6878      	ldr	r0, [r7, #4]
 80098c8:	f7f8 ffd4 	bl	8002874 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2224      	movs	r2, #36	@ 0x24
 80098d0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	681a      	ldr	r2, [r3, #0]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	f022 0201 	bic.w	r2, r2, #1
 80098e0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098e6:	2b00      	cmp	r3, #0
 80098e8:	d002      	beq.n	80098f0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80098ea:	6878      	ldr	r0, [r7, #4]
 80098ec:	f000 faf0 	bl	8009ed0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f000 f889 	bl	8009a08 <UART_SetConfig>
 80098f6:	4603      	mov	r3, r0
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d101      	bne.n	8009900 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80098fc:	2301      	movs	r3, #1
 80098fe:	e01b      	b.n	8009938 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	685a      	ldr	r2, [r3, #4]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800990e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689a      	ldr	r2, [r3, #8]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800991e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	681a      	ldr	r2, [r3, #0]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	f042 0201 	orr.w	r2, r2, #1
 800992e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009930:	6878      	ldr	r0, [r7, #4]
 8009932:	f000 fb6f 	bl	800a014 <UART_CheckIdleState>
 8009936:	4603      	mov	r3, r0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3708      	adds	r7, #8
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}

08009940 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009940:	b580      	push	{r7, lr}
 8009942:	b08a      	sub	sp, #40	@ 0x28
 8009944:	af00      	add	r7, sp, #0
 8009946:	60f8      	str	r0, [r7, #12]
 8009948:	60b9      	str	r1, [r7, #8]
 800994a:	4613      	mov	r3, r2
 800994c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009954:	2b20      	cmp	r3, #32
 8009956:	d132      	bne.n	80099be <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009958:	68bb      	ldr	r3, [r7, #8]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d002      	beq.n	8009964 <HAL_UART_Receive_DMA+0x24>
 800995e:	88fb      	ldrh	r3, [r7, #6]
 8009960:	2b00      	cmp	r3, #0
 8009962:	d101      	bne.n	8009968 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8009964:	2301      	movs	r3, #1
 8009966:	e02b      	b.n	80099c0 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2200      	movs	r2, #0
 800996c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	685b      	ldr	r3, [r3, #4]
 8009974:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009978:	2b00      	cmp	r3, #0
 800997a:	d018      	beq.n	80099ae <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009982:	697b      	ldr	r3, [r7, #20]
 8009984:	e853 3f00 	ldrex	r3, [r3]
 8009988:	613b      	str	r3, [r7, #16]
   return(result);
 800998a:	693b      	ldr	r3, [r7, #16]
 800998c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009990:	627b      	str	r3, [r7, #36]	@ 0x24
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	461a      	mov	r2, r3
 8009998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800999a:	623b      	str	r3, [r7, #32]
 800999c:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800999e:	69f9      	ldr	r1, [r7, #28]
 80099a0:	6a3a      	ldr	r2, [r7, #32]
 80099a2:	e841 2300 	strex	r3, r2, [r1]
 80099a6:	61bb      	str	r3, [r7, #24]
   return(result);
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d1e6      	bne.n	800997c <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80099ae:	88fb      	ldrh	r3, [r7, #6]
 80099b0:	461a      	mov	r2, r3
 80099b2:	68b9      	ldr	r1, [r7, #8]
 80099b4:	68f8      	ldr	r0, [r7, #12]
 80099b6:	f000 fbf1 	bl	800a19c <UART_Start_Receive_DMA>
 80099ba:	4603      	mov	r3, r0
 80099bc:	e000      	b.n	80099c0 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 80099be:	2302      	movs	r3, #2
  }
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3728      	adds	r7, #40	@ 0x28
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80099d0:	bf00      	nop
 80099d2:	370c      	adds	r7, #12
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80099e4:	bf00      	nop
 80099e6:	370c      	adds	r7, #12
 80099e8:	46bd      	mov	sp, r7
 80099ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ee:	4770      	bx	lr

080099f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80099f0:	b480      	push	{r7}
 80099f2:	b083      	sub	sp, #12
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	460b      	mov	r3, r1
 80099fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80099fc:	bf00      	nop
 80099fe:	370c      	adds	r7, #12
 8009a00:	46bd      	mov	sp, r7
 8009a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a06:	4770      	bx	lr

08009a08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a08:	b580      	push	{r7, lr}
 8009a0a:	b088      	sub	sp, #32
 8009a0c:	af00      	add	r7, sp, #0
 8009a0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a10:	2300      	movs	r3, #0
 8009a12:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	689a      	ldr	r2, [r3, #8]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	431a      	orrs	r2, r3
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	695b      	ldr	r3, [r3, #20]
 8009a22:	431a      	orrs	r2, r3
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	69db      	ldr	r3, [r3, #28]
 8009a28:	4313      	orrs	r3, r2
 8009a2a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681a      	ldr	r2, [r3, #0]
 8009a32:	4ba6      	ldr	r3, [pc, #664]	@ (8009ccc <UART_SetConfig+0x2c4>)
 8009a34:	4013      	ands	r3, r2
 8009a36:	687a      	ldr	r2, [r7, #4]
 8009a38:	6812      	ldr	r2, [r2, #0]
 8009a3a:	6979      	ldr	r1, [r7, #20]
 8009a3c:	430b      	orrs	r3, r1
 8009a3e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	685b      	ldr	r3, [r3, #4]
 8009a46:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	68da      	ldr	r2, [r3, #12]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	430a      	orrs	r2, r1
 8009a54:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	699b      	ldr	r3, [r3, #24]
 8009a5a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6a1b      	ldr	r3, [r3, #32]
 8009a60:	697a      	ldr	r2, [r7, #20]
 8009a62:	4313      	orrs	r3, r2
 8009a64:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	697a      	ldr	r2, [r7, #20]
 8009a76:	430a      	orrs	r2, r1
 8009a78:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	4a94      	ldr	r2, [pc, #592]	@ (8009cd0 <UART_SetConfig+0x2c8>)
 8009a80:	4293      	cmp	r3, r2
 8009a82:	d120      	bne.n	8009ac6 <UART_SetConfig+0xbe>
 8009a84:	4b93      	ldr	r3, [pc, #588]	@ (8009cd4 <UART_SetConfig+0x2cc>)
 8009a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a8a:	f003 0303 	and.w	r3, r3, #3
 8009a8e:	2b03      	cmp	r3, #3
 8009a90:	d816      	bhi.n	8009ac0 <UART_SetConfig+0xb8>
 8009a92:	a201      	add	r2, pc, #4	@ (adr r2, 8009a98 <UART_SetConfig+0x90>)
 8009a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a98:	08009aa9 	.word	0x08009aa9
 8009a9c:	08009ab5 	.word	0x08009ab5
 8009aa0:	08009aaf 	.word	0x08009aaf
 8009aa4:	08009abb 	.word	0x08009abb
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	77fb      	strb	r3, [r7, #31]
 8009aac:	e150      	b.n	8009d50 <UART_SetConfig+0x348>
 8009aae:	2302      	movs	r3, #2
 8009ab0:	77fb      	strb	r3, [r7, #31]
 8009ab2:	e14d      	b.n	8009d50 <UART_SetConfig+0x348>
 8009ab4:	2304      	movs	r3, #4
 8009ab6:	77fb      	strb	r3, [r7, #31]
 8009ab8:	e14a      	b.n	8009d50 <UART_SetConfig+0x348>
 8009aba:	2308      	movs	r3, #8
 8009abc:	77fb      	strb	r3, [r7, #31]
 8009abe:	e147      	b.n	8009d50 <UART_SetConfig+0x348>
 8009ac0:	2310      	movs	r3, #16
 8009ac2:	77fb      	strb	r3, [r7, #31]
 8009ac4:	e144      	b.n	8009d50 <UART_SetConfig+0x348>
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	4a83      	ldr	r2, [pc, #524]	@ (8009cd8 <UART_SetConfig+0x2d0>)
 8009acc:	4293      	cmp	r3, r2
 8009ace:	d132      	bne.n	8009b36 <UART_SetConfig+0x12e>
 8009ad0:	4b80      	ldr	r3, [pc, #512]	@ (8009cd4 <UART_SetConfig+0x2cc>)
 8009ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ad6:	f003 030c 	and.w	r3, r3, #12
 8009ada:	2b0c      	cmp	r3, #12
 8009adc:	d828      	bhi.n	8009b30 <UART_SetConfig+0x128>
 8009ade:	a201      	add	r2, pc, #4	@ (adr r2, 8009ae4 <UART_SetConfig+0xdc>)
 8009ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ae4:	08009b19 	.word	0x08009b19
 8009ae8:	08009b31 	.word	0x08009b31
 8009aec:	08009b31 	.word	0x08009b31
 8009af0:	08009b31 	.word	0x08009b31
 8009af4:	08009b25 	.word	0x08009b25
 8009af8:	08009b31 	.word	0x08009b31
 8009afc:	08009b31 	.word	0x08009b31
 8009b00:	08009b31 	.word	0x08009b31
 8009b04:	08009b1f 	.word	0x08009b1f
 8009b08:	08009b31 	.word	0x08009b31
 8009b0c:	08009b31 	.word	0x08009b31
 8009b10:	08009b31 	.word	0x08009b31
 8009b14:	08009b2b 	.word	0x08009b2b
 8009b18:	2300      	movs	r3, #0
 8009b1a:	77fb      	strb	r3, [r7, #31]
 8009b1c:	e118      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b1e:	2302      	movs	r3, #2
 8009b20:	77fb      	strb	r3, [r7, #31]
 8009b22:	e115      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b24:	2304      	movs	r3, #4
 8009b26:	77fb      	strb	r3, [r7, #31]
 8009b28:	e112      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b2a:	2308      	movs	r3, #8
 8009b2c:	77fb      	strb	r3, [r7, #31]
 8009b2e:	e10f      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b30:	2310      	movs	r3, #16
 8009b32:	77fb      	strb	r3, [r7, #31]
 8009b34:	e10c      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	4a68      	ldr	r2, [pc, #416]	@ (8009cdc <UART_SetConfig+0x2d4>)
 8009b3c:	4293      	cmp	r3, r2
 8009b3e:	d120      	bne.n	8009b82 <UART_SetConfig+0x17a>
 8009b40:	4b64      	ldr	r3, [pc, #400]	@ (8009cd4 <UART_SetConfig+0x2cc>)
 8009b42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b46:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009b4a:	2b30      	cmp	r3, #48	@ 0x30
 8009b4c:	d013      	beq.n	8009b76 <UART_SetConfig+0x16e>
 8009b4e:	2b30      	cmp	r3, #48	@ 0x30
 8009b50:	d814      	bhi.n	8009b7c <UART_SetConfig+0x174>
 8009b52:	2b20      	cmp	r3, #32
 8009b54:	d009      	beq.n	8009b6a <UART_SetConfig+0x162>
 8009b56:	2b20      	cmp	r3, #32
 8009b58:	d810      	bhi.n	8009b7c <UART_SetConfig+0x174>
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d002      	beq.n	8009b64 <UART_SetConfig+0x15c>
 8009b5e:	2b10      	cmp	r3, #16
 8009b60:	d006      	beq.n	8009b70 <UART_SetConfig+0x168>
 8009b62:	e00b      	b.n	8009b7c <UART_SetConfig+0x174>
 8009b64:	2300      	movs	r3, #0
 8009b66:	77fb      	strb	r3, [r7, #31]
 8009b68:	e0f2      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b6a:	2302      	movs	r3, #2
 8009b6c:	77fb      	strb	r3, [r7, #31]
 8009b6e:	e0ef      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b70:	2304      	movs	r3, #4
 8009b72:	77fb      	strb	r3, [r7, #31]
 8009b74:	e0ec      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b76:	2308      	movs	r3, #8
 8009b78:	77fb      	strb	r3, [r7, #31]
 8009b7a:	e0e9      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b7c:	2310      	movs	r3, #16
 8009b7e:	77fb      	strb	r3, [r7, #31]
 8009b80:	e0e6      	b.n	8009d50 <UART_SetConfig+0x348>
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	4a56      	ldr	r2, [pc, #344]	@ (8009ce0 <UART_SetConfig+0x2d8>)
 8009b88:	4293      	cmp	r3, r2
 8009b8a:	d120      	bne.n	8009bce <UART_SetConfig+0x1c6>
 8009b8c:	4b51      	ldr	r3, [pc, #324]	@ (8009cd4 <UART_SetConfig+0x2cc>)
 8009b8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b92:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009b96:	2bc0      	cmp	r3, #192	@ 0xc0
 8009b98:	d013      	beq.n	8009bc2 <UART_SetConfig+0x1ba>
 8009b9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8009b9c:	d814      	bhi.n	8009bc8 <UART_SetConfig+0x1c0>
 8009b9e:	2b80      	cmp	r3, #128	@ 0x80
 8009ba0:	d009      	beq.n	8009bb6 <UART_SetConfig+0x1ae>
 8009ba2:	2b80      	cmp	r3, #128	@ 0x80
 8009ba4:	d810      	bhi.n	8009bc8 <UART_SetConfig+0x1c0>
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d002      	beq.n	8009bb0 <UART_SetConfig+0x1a8>
 8009baa:	2b40      	cmp	r3, #64	@ 0x40
 8009bac:	d006      	beq.n	8009bbc <UART_SetConfig+0x1b4>
 8009bae:	e00b      	b.n	8009bc8 <UART_SetConfig+0x1c0>
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	77fb      	strb	r3, [r7, #31]
 8009bb4:	e0cc      	b.n	8009d50 <UART_SetConfig+0x348>
 8009bb6:	2302      	movs	r3, #2
 8009bb8:	77fb      	strb	r3, [r7, #31]
 8009bba:	e0c9      	b.n	8009d50 <UART_SetConfig+0x348>
 8009bbc:	2304      	movs	r3, #4
 8009bbe:	77fb      	strb	r3, [r7, #31]
 8009bc0:	e0c6      	b.n	8009d50 <UART_SetConfig+0x348>
 8009bc2:	2308      	movs	r3, #8
 8009bc4:	77fb      	strb	r3, [r7, #31]
 8009bc6:	e0c3      	b.n	8009d50 <UART_SetConfig+0x348>
 8009bc8:	2310      	movs	r3, #16
 8009bca:	77fb      	strb	r3, [r7, #31]
 8009bcc:	e0c0      	b.n	8009d50 <UART_SetConfig+0x348>
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	4a44      	ldr	r2, [pc, #272]	@ (8009ce4 <UART_SetConfig+0x2dc>)
 8009bd4:	4293      	cmp	r3, r2
 8009bd6:	d125      	bne.n	8009c24 <UART_SetConfig+0x21c>
 8009bd8:	4b3e      	ldr	r3, [pc, #248]	@ (8009cd4 <UART_SetConfig+0x2cc>)
 8009bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009be2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009be6:	d017      	beq.n	8009c18 <UART_SetConfig+0x210>
 8009be8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009bec:	d817      	bhi.n	8009c1e <UART_SetConfig+0x216>
 8009bee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bf2:	d00b      	beq.n	8009c0c <UART_SetConfig+0x204>
 8009bf4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009bf8:	d811      	bhi.n	8009c1e <UART_SetConfig+0x216>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d003      	beq.n	8009c06 <UART_SetConfig+0x1fe>
 8009bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009c02:	d006      	beq.n	8009c12 <UART_SetConfig+0x20a>
 8009c04:	e00b      	b.n	8009c1e <UART_SetConfig+0x216>
 8009c06:	2300      	movs	r3, #0
 8009c08:	77fb      	strb	r3, [r7, #31]
 8009c0a:	e0a1      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c0c:	2302      	movs	r3, #2
 8009c0e:	77fb      	strb	r3, [r7, #31]
 8009c10:	e09e      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c12:	2304      	movs	r3, #4
 8009c14:	77fb      	strb	r3, [r7, #31]
 8009c16:	e09b      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c18:	2308      	movs	r3, #8
 8009c1a:	77fb      	strb	r3, [r7, #31]
 8009c1c:	e098      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c1e:	2310      	movs	r3, #16
 8009c20:	77fb      	strb	r3, [r7, #31]
 8009c22:	e095      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681b      	ldr	r3, [r3, #0]
 8009c28:	4a2f      	ldr	r2, [pc, #188]	@ (8009ce8 <UART_SetConfig+0x2e0>)
 8009c2a:	4293      	cmp	r3, r2
 8009c2c:	d125      	bne.n	8009c7a <UART_SetConfig+0x272>
 8009c2e:	4b29      	ldr	r3, [pc, #164]	@ (8009cd4 <UART_SetConfig+0x2cc>)
 8009c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c34:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009c38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c3c:	d017      	beq.n	8009c6e <UART_SetConfig+0x266>
 8009c3e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c42:	d817      	bhi.n	8009c74 <UART_SetConfig+0x26c>
 8009c44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c48:	d00b      	beq.n	8009c62 <UART_SetConfig+0x25a>
 8009c4a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009c4e:	d811      	bhi.n	8009c74 <UART_SetConfig+0x26c>
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d003      	beq.n	8009c5c <UART_SetConfig+0x254>
 8009c54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c58:	d006      	beq.n	8009c68 <UART_SetConfig+0x260>
 8009c5a:	e00b      	b.n	8009c74 <UART_SetConfig+0x26c>
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	77fb      	strb	r3, [r7, #31]
 8009c60:	e076      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c62:	2302      	movs	r3, #2
 8009c64:	77fb      	strb	r3, [r7, #31]
 8009c66:	e073      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c68:	2304      	movs	r3, #4
 8009c6a:	77fb      	strb	r3, [r7, #31]
 8009c6c:	e070      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c6e:	2308      	movs	r3, #8
 8009c70:	77fb      	strb	r3, [r7, #31]
 8009c72:	e06d      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c74:	2310      	movs	r3, #16
 8009c76:	77fb      	strb	r3, [r7, #31]
 8009c78:	e06a      	b.n	8009d50 <UART_SetConfig+0x348>
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8009cec <UART_SetConfig+0x2e4>)
 8009c80:	4293      	cmp	r3, r2
 8009c82:	d138      	bne.n	8009cf6 <UART_SetConfig+0x2ee>
 8009c84:	4b13      	ldr	r3, [pc, #76]	@ (8009cd4 <UART_SetConfig+0x2cc>)
 8009c86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c8a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009c8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009c92:	d017      	beq.n	8009cc4 <UART_SetConfig+0x2bc>
 8009c94:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009c98:	d82a      	bhi.n	8009cf0 <UART_SetConfig+0x2e8>
 8009c9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009c9e:	d00b      	beq.n	8009cb8 <UART_SetConfig+0x2b0>
 8009ca0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ca4:	d824      	bhi.n	8009cf0 <UART_SetConfig+0x2e8>
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d003      	beq.n	8009cb2 <UART_SetConfig+0x2aa>
 8009caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009cae:	d006      	beq.n	8009cbe <UART_SetConfig+0x2b6>
 8009cb0:	e01e      	b.n	8009cf0 <UART_SetConfig+0x2e8>
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	77fb      	strb	r3, [r7, #31]
 8009cb6:	e04b      	b.n	8009d50 <UART_SetConfig+0x348>
 8009cb8:	2302      	movs	r3, #2
 8009cba:	77fb      	strb	r3, [r7, #31]
 8009cbc:	e048      	b.n	8009d50 <UART_SetConfig+0x348>
 8009cbe:	2304      	movs	r3, #4
 8009cc0:	77fb      	strb	r3, [r7, #31]
 8009cc2:	e045      	b.n	8009d50 <UART_SetConfig+0x348>
 8009cc4:	2308      	movs	r3, #8
 8009cc6:	77fb      	strb	r3, [r7, #31]
 8009cc8:	e042      	b.n	8009d50 <UART_SetConfig+0x348>
 8009cca:	bf00      	nop
 8009ccc:	efff69f3 	.word	0xefff69f3
 8009cd0:	40011000 	.word	0x40011000
 8009cd4:	40023800 	.word	0x40023800
 8009cd8:	40004400 	.word	0x40004400
 8009cdc:	40004800 	.word	0x40004800
 8009ce0:	40004c00 	.word	0x40004c00
 8009ce4:	40005000 	.word	0x40005000
 8009ce8:	40011400 	.word	0x40011400
 8009cec:	40007800 	.word	0x40007800
 8009cf0:	2310      	movs	r3, #16
 8009cf2:	77fb      	strb	r3, [r7, #31]
 8009cf4:	e02c      	b.n	8009d50 <UART_SetConfig+0x348>
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	4a72      	ldr	r2, [pc, #456]	@ (8009ec4 <UART_SetConfig+0x4bc>)
 8009cfc:	4293      	cmp	r3, r2
 8009cfe:	d125      	bne.n	8009d4c <UART_SetConfig+0x344>
 8009d00:	4b71      	ldr	r3, [pc, #452]	@ (8009ec8 <UART_SetConfig+0x4c0>)
 8009d02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d06:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009d0a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009d0e:	d017      	beq.n	8009d40 <UART_SetConfig+0x338>
 8009d10:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009d14:	d817      	bhi.n	8009d46 <UART_SetConfig+0x33e>
 8009d16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d1a:	d00b      	beq.n	8009d34 <UART_SetConfig+0x32c>
 8009d1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d20:	d811      	bhi.n	8009d46 <UART_SetConfig+0x33e>
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d003      	beq.n	8009d2e <UART_SetConfig+0x326>
 8009d26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009d2a:	d006      	beq.n	8009d3a <UART_SetConfig+0x332>
 8009d2c:	e00b      	b.n	8009d46 <UART_SetConfig+0x33e>
 8009d2e:	2300      	movs	r3, #0
 8009d30:	77fb      	strb	r3, [r7, #31]
 8009d32:	e00d      	b.n	8009d50 <UART_SetConfig+0x348>
 8009d34:	2302      	movs	r3, #2
 8009d36:	77fb      	strb	r3, [r7, #31]
 8009d38:	e00a      	b.n	8009d50 <UART_SetConfig+0x348>
 8009d3a:	2304      	movs	r3, #4
 8009d3c:	77fb      	strb	r3, [r7, #31]
 8009d3e:	e007      	b.n	8009d50 <UART_SetConfig+0x348>
 8009d40:	2308      	movs	r3, #8
 8009d42:	77fb      	strb	r3, [r7, #31]
 8009d44:	e004      	b.n	8009d50 <UART_SetConfig+0x348>
 8009d46:	2310      	movs	r3, #16
 8009d48:	77fb      	strb	r3, [r7, #31]
 8009d4a:	e001      	b.n	8009d50 <UART_SetConfig+0x348>
 8009d4c:	2310      	movs	r3, #16
 8009d4e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	69db      	ldr	r3, [r3, #28]
 8009d54:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009d58:	d15b      	bne.n	8009e12 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009d5a:	7ffb      	ldrb	r3, [r7, #31]
 8009d5c:	2b08      	cmp	r3, #8
 8009d5e:	d828      	bhi.n	8009db2 <UART_SetConfig+0x3aa>
 8009d60:	a201      	add	r2, pc, #4	@ (adr r2, 8009d68 <UART_SetConfig+0x360>)
 8009d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d66:	bf00      	nop
 8009d68:	08009d8d 	.word	0x08009d8d
 8009d6c:	08009d95 	.word	0x08009d95
 8009d70:	08009d9d 	.word	0x08009d9d
 8009d74:	08009db3 	.word	0x08009db3
 8009d78:	08009da3 	.word	0x08009da3
 8009d7c:	08009db3 	.word	0x08009db3
 8009d80:	08009db3 	.word	0x08009db3
 8009d84:	08009db3 	.word	0x08009db3
 8009d88:	08009dab 	.word	0x08009dab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d8c:	f7fc fc66 	bl	800665c <HAL_RCC_GetPCLK1Freq>
 8009d90:	61b8      	str	r0, [r7, #24]
        break;
 8009d92:	e013      	b.n	8009dbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009d94:	f7fc fc76 	bl	8006684 <HAL_RCC_GetPCLK2Freq>
 8009d98:	61b8      	str	r0, [r7, #24]
        break;
 8009d9a:	e00f      	b.n	8009dbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d9c:	4b4b      	ldr	r3, [pc, #300]	@ (8009ecc <UART_SetConfig+0x4c4>)
 8009d9e:	61bb      	str	r3, [r7, #24]
        break;
 8009da0:	e00c      	b.n	8009dbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009da2:	f7fc fb49 	bl	8006438 <HAL_RCC_GetSysClockFreq>
 8009da6:	61b8      	str	r0, [r7, #24]
        break;
 8009da8:	e008      	b.n	8009dbc <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009daa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009dae:	61bb      	str	r3, [r7, #24]
        break;
 8009db0:	e004      	b.n	8009dbc <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009db2:	2300      	movs	r3, #0
 8009db4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009db6:	2301      	movs	r3, #1
 8009db8:	77bb      	strb	r3, [r7, #30]
        break;
 8009dba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d074      	beq.n	8009eac <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009dc2:	69bb      	ldr	r3, [r7, #24]
 8009dc4:	005a      	lsls	r2, r3, #1
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	085b      	lsrs	r3, r3, #1
 8009dcc:	441a      	add	r2, r3
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	685b      	ldr	r3, [r3, #4]
 8009dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009dd6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	2b0f      	cmp	r3, #15
 8009ddc:	d916      	bls.n	8009e0c <UART_SetConfig+0x404>
 8009dde:	693b      	ldr	r3, [r7, #16]
 8009de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009de4:	d212      	bcs.n	8009e0c <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009de6:	693b      	ldr	r3, [r7, #16]
 8009de8:	b29b      	uxth	r3, r3
 8009dea:	f023 030f 	bic.w	r3, r3, #15
 8009dee:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009df0:	693b      	ldr	r3, [r7, #16]
 8009df2:	085b      	lsrs	r3, r3, #1
 8009df4:	b29b      	uxth	r3, r3
 8009df6:	f003 0307 	and.w	r3, r3, #7
 8009dfa:	b29a      	uxth	r2, r3
 8009dfc:	89fb      	ldrh	r3, [r7, #14]
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	89fa      	ldrh	r2, [r7, #14]
 8009e08:	60da      	str	r2, [r3, #12]
 8009e0a:	e04f      	b.n	8009eac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	77bb      	strb	r3, [r7, #30]
 8009e10:	e04c      	b.n	8009eac <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009e12:	7ffb      	ldrb	r3, [r7, #31]
 8009e14:	2b08      	cmp	r3, #8
 8009e16:	d828      	bhi.n	8009e6a <UART_SetConfig+0x462>
 8009e18:	a201      	add	r2, pc, #4	@ (adr r2, 8009e20 <UART_SetConfig+0x418>)
 8009e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e1e:	bf00      	nop
 8009e20:	08009e45 	.word	0x08009e45
 8009e24:	08009e4d 	.word	0x08009e4d
 8009e28:	08009e55 	.word	0x08009e55
 8009e2c:	08009e6b 	.word	0x08009e6b
 8009e30:	08009e5b 	.word	0x08009e5b
 8009e34:	08009e6b 	.word	0x08009e6b
 8009e38:	08009e6b 	.word	0x08009e6b
 8009e3c:	08009e6b 	.word	0x08009e6b
 8009e40:	08009e63 	.word	0x08009e63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e44:	f7fc fc0a 	bl	800665c <HAL_RCC_GetPCLK1Freq>
 8009e48:	61b8      	str	r0, [r7, #24]
        break;
 8009e4a:	e013      	b.n	8009e74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e4c:	f7fc fc1a 	bl	8006684 <HAL_RCC_GetPCLK2Freq>
 8009e50:	61b8      	str	r0, [r7, #24]
        break;
 8009e52:	e00f      	b.n	8009e74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e54:	4b1d      	ldr	r3, [pc, #116]	@ (8009ecc <UART_SetConfig+0x4c4>)
 8009e56:	61bb      	str	r3, [r7, #24]
        break;
 8009e58:	e00c      	b.n	8009e74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e5a:	f7fc faed 	bl	8006438 <HAL_RCC_GetSysClockFreq>
 8009e5e:	61b8      	str	r0, [r7, #24]
        break;
 8009e60:	e008      	b.n	8009e74 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009e66:	61bb      	str	r3, [r7, #24]
        break;
 8009e68:	e004      	b.n	8009e74 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	77bb      	strb	r3, [r7, #30]
        break;
 8009e72:	bf00      	nop
    }

    if (pclk != 0U)
 8009e74:	69bb      	ldr	r3, [r7, #24]
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d018      	beq.n	8009eac <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	685b      	ldr	r3, [r3, #4]
 8009e7e:	085a      	lsrs	r2, r3, #1
 8009e80:	69bb      	ldr	r3, [r7, #24]
 8009e82:	441a      	add	r2, r3
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009e8e:	693b      	ldr	r3, [r7, #16]
 8009e90:	2b0f      	cmp	r3, #15
 8009e92:	d909      	bls.n	8009ea8 <UART_SetConfig+0x4a0>
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e9a:	d205      	bcs.n	8009ea8 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	b29a      	uxth	r2, r3
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	60da      	str	r2, [r3, #12]
 8009ea6:	e001      	b.n	8009eac <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	2200      	movs	r2, #0
 8009eb0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009eb8:	7fbb      	ldrb	r3, [r7, #30]
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	3720      	adds	r7, #32
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}
 8009ec2:	bf00      	nop
 8009ec4:	40007c00 	.word	0x40007c00
 8009ec8:	40023800 	.word	0x40023800
 8009ecc:	00f42400 	.word	0x00f42400

08009ed0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009ed0:	b480      	push	{r7}
 8009ed2:	b083      	sub	sp, #12
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009edc:	f003 0308 	and.w	r3, r3, #8
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d00a      	beq.n	8009efa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	685b      	ldr	r3, [r3, #4]
 8009eea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	430a      	orrs	r2, r1
 8009ef8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009efe:	f003 0301 	and.w	r3, r3, #1
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d00a      	beq.n	8009f1c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	685b      	ldr	r3, [r3, #4]
 8009f0c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	430a      	orrs	r2, r1
 8009f1a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f20:	f003 0302 	and.w	r3, r3, #2
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d00a      	beq.n	8009f3e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	685b      	ldr	r3, [r3, #4]
 8009f2e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	430a      	orrs	r2, r1
 8009f3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f42:	f003 0304 	and.w	r3, r3, #4
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d00a      	beq.n	8009f60 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	685b      	ldr	r3, [r3, #4]
 8009f50:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	430a      	orrs	r2, r1
 8009f5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f64:	f003 0310 	and.w	r3, r3, #16
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d00a      	beq.n	8009f82 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	689b      	ldr	r3, [r3, #8]
 8009f72:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	430a      	orrs	r2, r1
 8009f80:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f86:	f003 0320 	and.w	r3, r3, #32
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d00a      	beq.n	8009fa4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	689b      	ldr	r3, [r3, #8]
 8009f94:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	430a      	orrs	r2, r1
 8009fa2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d01a      	beq.n	8009fe6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	685b      	ldr	r3, [r3, #4]
 8009fb6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	430a      	orrs	r2, r1
 8009fc4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009fca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fce:	d10a      	bne.n	8009fe6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	430a      	orrs	r2, r1
 8009fe4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d00a      	beq.n	800a008 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	681b      	ldr	r3, [r3, #0]
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	430a      	orrs	r2, r1
 800a006:	605a      	str	r2, [r3, #4]
  }
}
 800a008:	bf00      	nop
 800a00a:	370c      	adds	r7, #12
 800a00c:	46bd      	mov	sp, r7
 800a00e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a012:	4770      	bx	lr

0800a014 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a014:	b580      	push	{r7, lr}
 800a016:	b08c      	sub	sp, #48	@ 0x30
 800a018:	af02      	add	r7, sp, #8
 800a01a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2200      	movs	r2, #0
 800a020:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a024:	f7f9 f8b0 	bl	8003188 <HAL_GetTick>
 800a028:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	f003 0308 	and.w	r3, r3, #8
 800a034:	2b08      	cmp	r3, #8
 800a036:	d12e      	bne.n	800a096 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a038:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a03c:	9300      	str	r3, [sp, #0]
 800a03e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a040:	2200      	movs	r2, #0
 800a042:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f000 f83b 	bl	800a0c2 <UART_WaitOnFlagUntilTimeout>
 800a04c:	4603      	mov	r3, r0
 800a04e:	2b00      	cmp	r3, #0
 800a050:	d021      	beq.n	800a096 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a058:	693b      	ldr	r3, [r7, #16]
 800a05a:	e853 3f00 	ldrex	r3, [r3]
 800a05e:	60fb      	str	r3, [r7, #12]
   return(result);
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a066:	623b      	str	r3, [r7, #32]
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	461a      	mov	r2, r3
 800a06e:	6a3b      	ldr	r3, [r7, #32]
 800a070:	61fb      	str	r3, [r7, #28]
 800a072:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a074:	69b9      	ldr	r1, [r7, #24]
 800a076:	69fa      	ldr	r2, [r7, #28]
 800a078:	e841 2300 	strex	r3, r2, [r1]
 800a07c:	617b      	str	r3, [r7, #20]
   return(result);
 800a07e:	697b      	ldr	r3, [r7, #20]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d1e6      	bne.n	800a052 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2220      	movs	r2, #32
 800a088:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2200      	movs	r2, #0
 800a08e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a092:	2303      	movs	r3, #3
 800a094:	e011      	b.n	800a0ba <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	2220      	movs	r2, #32
 800a09a:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2220      	movs	r2, #32
 800a0a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	2200      	movs	r2, #0
 800a0a8:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a0b8:	2300      	movs	r3, #0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	3728      	adds	r7, #40	@ 0x28
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}

0800a0c2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a0c2:	b580      	push	{r7, lr}
 800a0c4:	b084      	sub	sp, #16
 800a0c6:	af00      	add	r7, sp, #0
 800a0c8:	60f8      	str	r0, [r7, #12]
 800a0ca:	60b9      	str	r1, [r7, #8]
 800a0cc:	603b      	str	r3, [r7, #0]
 800a0ce:	4613      	mov	r3, r2
 800a0d0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a0d2:	e04f      	b.n	800a174 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0d4:	69bb      	ldr	r3, [r7, #24]
 800a0d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a0da:	d04b      	beq.n	800a174 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0dc:	f7f9 f854 	bl	8003188 <HAL_GetTick>
 800a0e0:	4602      	mov	r2, r0
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	1ad3      	subs	r3, r2, r3
 800a0e6:	69ba      	ldr	r2, [r7, #24]
 800a0e8:	429a      	cmp	r2, r3
 800a0ea:	d302      	bcc.n	800a0f2 <UART_WaitOnFlagUntilTimeout+0x30>
 800a0ec:	69bb      	ldr	r3, [r7, #24]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d101      	bne.n	800a0f6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a0f2:	2303      	movs	r3, #3
 800a0f4:	e04e      	b.n	800a194 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f003 0304 	and.w	r3, r3, #4
 800a100:	2b00      	cmp	r3, #0
 800a102:	d037      	beq.n	800a174 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	2b80      	cmp	r3, #128	@ 0x80
 800a108:	d034      	beq.n	800a174 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	2b40      	cmp	r3, #64	@ 0x40
 800a10e:	d031      	beq.n	800a174 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a110:	68fb      	ldr	r3, [r7, #12]
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	69db      	ldr	r3, [r3, #28]
 800a116:	f003 0308 	and.w	r3, r3, #8
 800a11a:	2b08      	cmp	r3, #8
 800a11c:	d110      	bne.n	800a140 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	2208      	movs	r2, #8
 800a124:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a126:	68f8      	ldr	r0, [r7, #12]
 800a128:	f000 f8fe 	bl	800a328 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	2208      	movs	r2, #8
 800a130:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	2200      	movs	r2, #0
 800a138:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a13c:	2301      	movs	r3, #1
 800a13e:	e029      	b.n	800a194 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	69db      	ldr	r3, [r3, #28]
 800a146:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a14a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a14e:	d111      	bne.n	800a174 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a158:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f000 f8e4 	bl	800a328 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	2220      	movs	r2, #32
 800a164:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2200      	movs	r2, #0
 800a16c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a170:	2303      	movs	r3, #3
 800a172:	e00f      	b.n	800a194 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	69da      	ldr	r2, [r3, #28]
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	4013      	ands	r3, r2
 800a17e:	68ba      	ldr	r2, [r7, #8]
 800a180:	429a      	cmp	r2, r3
 800a182:	bf0c      	ite	eq
 800a184:	2301      	moveq	r3, #1
 800a186:	2300      	movne	r3, #0
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	461a      	mov	r2, r3
 800a18c:	79fb      	ldrb	r3, [r7, #7]
 800a18e:	429a      	cmp	r2, r3
 800a190:	d0a0      	beq.n	800a0d4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a192:	2300      	movs	r3, #0
}
 800a194:	4618      	mov	r0, r3
 800a196:	3710      	adds	r7, #16
 800a198:	46bd      	mov	sp, r7
 800a19a:	bd80      	pop	{r7, pc}

0800a19c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b096      	sub	sp, #88	@ 0x58
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	60f8      	str	r0, [r7, #12]
 800a1a4:	60b9      	str	r1, [r7, #8]
 800a1a6:	4613      	mov	r3, r2
 800a1a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	68ba      	ldr	r2, [r7, #8]
 800a1ae:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	88fa      	ldrh	r2, [r7, #6]
 800a1b4:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	2222      	movs	r2, #34	@ 0x22
 800a1c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d028      	beq.n	800a222 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1d4:	4a3e      	ldr	r2, [pc, #248]	@ (800a2d0 <UART_Start_Receive_DMA+0x134>)
 800a1d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1dc:	4a3d      	ldr	r2, [pc, #244]	@ (800a2d4 <UART_Start_Receive_DMA+0x138>)
 800a1de:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1e4:	4a3c      	ldr	r2, [pc, #240]	@ (800a2d8 <UART_Start_Receive_DMA+0x13c>)
 800a1e6:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	3324      	adds	r3, #36	@ 0x24
 800a1fa:	4619      	mov	r1, r3
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a200:	461a      	mov	r2, r3
 800a202:	88fb      	ldrh	r3, [r7, #6]
 800a204:	f7f9 fcbc 	bl	8003b80 <HAL_DMA_Start_IT>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d009      	beq.n	800a222 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2210      	movs	r2, #16
 800a212:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2220      	movs	r2, #32
 800a21a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 800a21e:	2301      	movs	r3, #1
 800a220:	e051      	b.n	800a2c6 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	691b      	ldr	r3, [r3, #16]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d018      	beq.n	800a25c <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a232:	e853 3f00 	ldrex	r3, [r3]
 800a236:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a23a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a23e:	657b      	str	r3, [r7, #84]	@ 0x54
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	461a      	mov	r2, r3
 800a246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a248:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a24a:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a24c:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800a24e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a250:	e841 2300 	strex	r3, r2, [r1]
 800a254:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800a256:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1e6      	bne.n	800a22a <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	3308      	adds	r3, #8
 800a262:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a266:	e853 3f00 	ldrex	r3, [r3]
 800a26a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26e:	f043 0301 	orr.w	r3, r3, #1
 800a272:	653b      	str	r3, [r7, #80]	@ 0x50
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	3308      	adds	r3, #8
 800a27a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a27c:	637a      	str	r2, [r7, #52]	@ 0x34
 800a27e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a280:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800a282:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a284:	e841 2300 	strex	r3, r2, [r1]
 800a288:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800a28a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d1e5      	bne.n	800a25c <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	3308      	adds	r3, #8
 800a296:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	e853 3f00 	ldrex	r3, [r3]
 800a29e:	613b      	str	r3, [r7, #16]
   return(result);
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a2a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	3308      	adds	r3, #8
 800a2ae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a2b0:	623a      	str	r2, [r7, #32]
 800a2b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b4:	69f9      	ldr	r1, [r7, #28]
 800a2b6:	6a3a      	ldr	r2, [r7, #32]
 800a2b8:	e841 2300 	strex	r3, r2, [r1]
 800a2bc:	61bb      	str	r3, [r7, #24]
   return(result);
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d1e5      	bne.n	800a290 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 800a2c4:	2300      	movs	r3, #0
}
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	3758      	adds	r7, #88	@ 0x58
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	bd80      	pop	{r7, pc}
 800a2ce:	bf00      	nop
 800a2d0:	0800a3f1 	.word	0x0800a3f1
 800a2d4:	0800a519 	.word	0x0800a519
 800a2d8:	0800a557 	.word	0x0800a557

0800a2dc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b089      	sub	sp, #36	@ 0x24
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	e853 3f00 	ldrex	r3, [r3]
 800a2f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800a2f2:	68bb      	ldr	r3, [r7, #8]
 800a2f4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a2f8:	61fb      	str	r3, [r7, #28]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	461a      	mov	r2, r3
 800a300:	69fb      	ldr	r3, [r7, #28]
 800a302:	61bb      	str	r3, [r7, #24]
 800a304:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a306:	6979      	ldr	r1, [r7, #20]
 800a308:	69ba      	ldr	r2, [r7, #24]
 800a30a:	e841 2300 	strex	r3, r2, [r1]
 800a30e:	613b      	str	r3, [r7, #16]
   return(result);
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	2b00      	cmp	r3, #0
 800a314:	d1e6      	bne.n	800a2e4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2220      	movs	r2, #32
 800a31a:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 800a31c:	bf00      	nop
 800a31e:	3724      	adds	r7, #36	@ 0x24
 800a320:	46bd      	mov	sp, r7
 800a322:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a326:	4770      	bx	lr

0800a328 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a328:	b480      	push	{r7}
 800a32a:	b095      	sub	sp, #84	@ 0x54
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a338:	e853 3f00 	ldrex	r3, [r3]
 800a33c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a33e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a340:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a344:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	461a      	mov	r2, r3
 800a34c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a34e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a350:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a352:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a354:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a356:	e841 2300 	strex	r3, r2, [r1]
 800a35a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a35c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d1e6      	bne.n	800a330 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	3308      	adds	r3, #8
 800a368:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a36a:	6a3b      	ldr	r3, [r7, #32]
 800a36c:	e853 3f00 	ldrex	r3, [r3]
 800a370:	61fb      	str	r3, [r7, #28]
   return(result);
 800a372:	69fb      	ldr	r3, [r7, #28]
 800a374:	f023 0301 	bic.w	r3, r3, #1
 800a378:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	3308      	adds	r3, #8
 800a380:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a382:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a384:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a386:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a388:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a38a:	e841 2300 	strex	r3, r2, [r1]
 800a38e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a392:	2b00      	cmp	r3, #0
 800a394:	d1e5      	bne.n	800a362 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a39a:	2b01      	cmp	r3, #1
 800a39c:	d118      	bne.n	800a3d0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	e853 3f00 	ldrex	r3, [r3]
 800a3aa:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	f023 0310 	bic.w	r3, r3, #16
 800a3b2:	647b      	str	r3, [r7, #68]	@ 0x44
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a3bc:	61bb      	str	r3, [r7, #24]
 800a3be:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3c0:	6979      	ldr	r1, [r7, #20]
 800a3c2:	69ba      	ldr	r2, [r7, #24]
 800a3c4:	e841 2300 	strex	r3, r2, [r1]
 800a3c8:	613b      	str	r3, [r7, #16]
   return(result);
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d1e6      	bne.n	800a39e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2220      	movs	r2, #32
 800a3d4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	2200      	movs	r2, #0
 800a3dc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	2200      	movs	r2, #0
 800a3e2:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a3e4:	bf00      	nop
 800a3e6:	3754      	adds	r7, #84	@ 0x54
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ee:	4770      	bx	lr

0800a3f0 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a3f0:	b580      	push	{r7, lr}
 800a3f2:	b09c      	sub	sp, #112	@ 0x70
 800a3f4:	af00      	add	r7, sp, #0
 800a3f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3fc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	69db      	ldr	r3, [r3, #28]
 800a402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a406:	d071      	beq.n	800a4ec <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800a408:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a40a:	2200      	movs	r2, #0
 800a40c:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a410:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a416:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a418:	e853 3f00 	ldrex	r3, [r3]
 800a41c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a41e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a420:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a424:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a426:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	461a      	mov	r2, r3
 800a42c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a42e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a430:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a432:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a434:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a436:	e841 2300 	strex	r3, r2, [r1]
 800a43a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a43c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a43e:	2b00      	cmp	r3, #0
 800a440:	d1e6      	bne.n	800a410 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a442:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	3308      	adds	r3, #8
 800a448:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a44a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a44c:	e853 3f00 	ldrex	r3, [r3]
 800a450:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a454:	f023 0301 	bic.w	r3, r3, #1
 800a458:	667b      	str	r3, [r7, #100]	@ 0x64
 800a45a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	3308      	adds	r3, #8
 800a460:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a462:	647a      	str	r2, [r7, #68]	@ 0x44
 800a464:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a466:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a468:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a46a:	e841 2300 	strex	r3, r2, [r1]
 800a46e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a470:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a472:	2b00      	cmp	r3, #0
 800a474:	d1e5      	bne.n	800a442 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a476:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	3308      	adds	r3, #8
 800a47c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a47e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a480:	e853 3f00 	ldrex	r3, [r3]
 800a484:	623b      	str	r3, [r7, #32]
   return(result);
 800a486:	6a3b      	ldr	r3, [r7, #32]
 800a488:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a48c:	663b      	str	r3, [r7, #96]	@ 0x60
 800a48e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	3308      	adds	r3, #8
 800a494:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a496:	633a      	str	r2, [r7, #48]	@ 0x30
 800a498:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a49a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a49c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a49e:	e841 2300 	strex	r3, r2, [r1]
 800a4a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a4a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4a6:	2b00      	cmp	r3, #0
 800a4a8:	d1e5      	bne.n	800a476 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a4aa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4ac:	2220      	movs	r2, #32
 800a4ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4b6:	2b01      	cmp	r3, #1
 800a4b8:	d118      	bne.n	800a4ec <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	e853 3f00 	ldrex	r3, [r3]
 800a4c6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f023 0310 	bic.w	r3, r3, #16
 800a4ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a4d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a4d8:	61fb      	str	r3, [r7, #28]
 800a4da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4dc:	69b9      	ldr	r1, [r7, #24]
 800a4de:	69fa      	ldr	r2, [r7, #28]
 800a4e0:	e841 2300 	strex	r3, r2, [r1]
 800a4e4:	617b      	str	r3, [r7, #20]
   return(result);
 800a4e6:	697b      	ldr	r3, [r7, #20]
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d1e6      	bne.n	800a4ba <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a4ec:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d107      	bne.n	800a50a <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a4fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a4fc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a500:	4619      	mov	r1, r3
 800a502:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a504:	f7ff fa74 	bl	80099f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a508:	e002      	b.n	800a510 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800a50a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a50c:	f7f7 f94a 	bl	80017a4 <HAL_UART_RxCpltCallback>
}
 800a510:	bf00      	nop
 800a512:	3770      	adds	r7, #112	@ 0x70
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a518:	b580      	push	{r7, lr}
 800a51a:	b084      	sub	sp, #16
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a524:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	2201      	movs	r2, #1
 800a52a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a530:	2b01      	cmp	r3, #1
 800a532:	d109      	bne.n	800a548 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800a53a:	085b      	lsrs	r3, r3, #1
 800a53c:	b29b      	uxth	r3, r3
 800a53e:	4619      	mov	r1, r3
 800a540:	68f8      	ldr	r0, [r7, #12]
 800a542:	f7ff fa55 	bl	80099f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a546:	e002      	b.n	800a54e <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a548:	68f8      	ldr	r0, [r7, #12]
 800a54a:	f7ff fa3d 	bl	80099c8 <HAL_UART_RxHalfCpltCallback>
}
 800a54e:	bf00      	nop
 800a550:	3710      	adds	r7, #16
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}

0800a556 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a556:	b580      	push	{r7, lr}
 800a558:	b086      	sub	sp, #24
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a562:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a564:	697b      	ldr	r3, [r7, #20]
 800a566:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800a568:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a56a:	697b      	ldr	r3, [r7, #20]
 800a56c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a570:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	689b      	ldr	r3, [r3, #8]
 800a578:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a57c:	2b80      	cmp	r3, #128	@ 0x80
 800a57e:	d109      	bne.n	800a594 <UART_DMAError+0x3e>
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	2b21      	cmp	r3, #33	@ 0x21
 800a584:	d106      	bne.n	800a594 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	2200      	movs	r2, #0
 800a58a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800a58e:	6978      	ldr	r0, [r7, #20]
 800a590:	f7ff fea4 	bl	800a2dc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a59e:	2b40      	cmp	r3, #64	@ 0x40
 800a5a0:	d109      	bne.n	800a5b6 <UART_DMAError+0x60>
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2b22      	cmp	r3, #34	@ 0x22
 800a5a6:	d106      	bne.n	800a5b6 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800a5b0:	6978      	ldr	r0, [r7, #20]
 800a5b2:	f7ff feb9 	bl	800a328 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a5b6:	697b      	ldr	r3, [r7, #20]
 800a5b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a5bc:	f043 0210 	orr.w	r2, r3, #16
 800a5c0:	697b      	ldr	r3, [r7, #20]
 800a5c2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a5c6:	6978      	ldr	r0, [r7, #20]
 800a5c8:	f7ff fa08 	bl	80099dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a5cc:	bf00      	nop
 800a5ce:	3718      	adds	r7, #24
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 800a5d4:	b084      	sub	sp, #16
 800a5d6:	b480      	push	{r7}
 800a5d8:	b085      	sub	sp, #20
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	6078      	str	r0, [r7, #4]
 800a5de:	f107 001c 	add.w	r0, r7, #28
 800a5e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a5ea:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a5ec:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a5ee:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a5f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800a5f2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a5f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800a5f6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a5f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800a5fa:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a5fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800a5fe:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a600:	68fa      	ldr	r2, [r7, #12]
 800a602:	4313      	orrs	r3, r2
 800a604:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	685a      	ldr	r2, [r3, #4]
 800a60a:	4b07      	ldr	r3, [pc, #28]	@ (800a628 <SDMMC_Init+0x54>)
 800a60c:	4013      	ands	r3, r2
 800a60e:	68fa      	ldr	r2, [r7, #12]
 800a610:	431a      	orrs	r2, r3
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a616:	2300      	movs	r3, #0
}
 800a618:	4618      	mov	r0, r3
 800a61a:	3714      	adds	r7, #20
 800a61c:	46bd      	mov	sp, r7
 800a61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a622:	b004      	add	sp, #16
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	ffff8100 	.word	0xffff8100

0800a62c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b083      	sub	sp, #12
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800a63a:	4618      	mov	r0, r3
 800a63c:	370c      	adds	r7, #12
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr

0800a646 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{ 
 800a646:	b480      	push	{r7}
 800a648:	b083      	sub	sp, #12
 800a64a:	af00      	add	r7, sp, #0
 800a64c:	6078      	str	r0, [r7, #4]
 800a64e:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDMMCx->FIFO = *pWriteData;
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	681a      	ldr	r2, [r3, #0]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 800a65a:	2300      	movs	r3, #0
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	370c      	adds	r7, #12
 800a660:	46bd      	mov	sp, r7
 800a662:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a666:	4770      	bx	lr

0800a668 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 800a668:	b480      	push	{r7}
 800a66a:	b083      	sub	sp, #12
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	2203      	movs	r2, #3
 800a674:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a676:	2300      	movs	r3, #0
}
 800a678:	4618      	mov	r0, r3
 800a67a:	370c      	adds	r7, #12
 800a67c:	46bd      	mov	sp, r7
 800a67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a682:	4770      	bx	lr

0800a684 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 800a684:	b480      	push	{r7}
 800a686:	b083      	sub	sp, #12
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f003 0303 	and.w	r3, r3, #3
}
 800a694:	4618      	mov	r0, r3
 800a696:	370c      	adds	r7, #12
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b085      	sub	sp, #20
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a6ba:	683b      	ldr	r3, [r7, #0]
 800a6bc:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a6be:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a6c0:	683b      	ldr	r3, [r7, #0]
 800a6c2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a6c4:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a6c6:	683b      	ldr	r3, [r7, #0]
 800a6c8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a6ca:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a6cc:	68fa      	ldr	r2, [r7, #12]
 800a6ce:	4313      	orrs	r3, r2
 800a6d0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	68da      	ldr	r2, [r3, #12]
 800a6d6:	4b06      	ldr	r3, [pc, #24]	@ (800a6f0 <SDMMC_SendCommand+0x50>)
 800a6d8:	4013      	ands	r3, r2
 800a6da:	68fa      	ldr	r2, [r7, #12]
 800a6dc:	431a      	orrs	r2, r3
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a6e2:	2300      	movs	r3, #0
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	3714      	adds	r7, #20
 800a6e8:	46bd      	mov	sp, r7
 800a6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ee:	4770      	bx	lr
 800a6f0:	fffff000 	.word	0xfffff000

0800a6f4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	b083      	sub	sp, #12
 800a6f8:	af00      	add	r7, sp, #0
 800a6fa:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	691b      	ldr	r3, [r3, #16]
 800a700:	b2db      	uxtb	r3, r3
}
 800a702:	4618      	mov	r0, r3
 800a704:	370c      	adds	r7, #12
 800a706:	46bd      	mov	sp, r7
 800a708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a70c:	4770      	bx	lr

0800a70e <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 800a70e:	b480      	push	{r7}
 800a710:	b085      	sub	sp, #20
 800a712:	af00      	add	r7, sp, #0
 800a714:	6078      	str	r0, [r7, #4]
 800a716:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	3314      	adds	r3, #20
 800a71c:	461a      	mov	r2, r3
 800a71e:	683b      	ldr	r3, [r7, #0]
 800a720:	4413      	add	r3, r2
 800a722:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
}  
 800a728:	4618      	mov	r0, r3
 800a72a:	3714      	adds	r7, #20
 800a72c:	46bd      	mov	sp, r7
 800a72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a732:	4770      	bx	lr

0800a734 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 800a734:	b480      	push	{r7}
 800a736:	b085      	sub	sp, #20
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
 800a73c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a73e:	2300      	movs	r3, #0
 800a740:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	681a      	ldr	r2, [r3, #0]
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	685a      	ldr	r2, [r3, #4]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a752:	683b      	ldr	r3, [r7, #0]
 800a754:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a75a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a75c:	683b      	ldr	r3, [r7, #0]
 800a75e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a760:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a766:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a768:	68fa      	ldr	r2, [r7, #12]
 800a76a:	4313      	orrs	r3, r2
 800a76c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a772:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	431a      	orrs	r2, r3
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800a77e:	2300      	movs	r3, #0

}
 800a780:	4618      	mov	r0, r3
 800a782:	3714      	adds	r7, #20
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 800a78c:	b580      	push	{r7, lr}
 800a78e:	b088      	sub	sp, #32
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
 800a794:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a79a:	2310      	movs	r3, #16
 800a79c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a79e:	2340      	movs	r3, #64	@ 0x40
 800a7a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a7a6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a7ac:	f107 0308 	add.w	r3, r7, #8
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	6878      	ldr	r0, [r7, #4]
 800a7b4:	f7ff ff74 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 800a7b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a7bc:	2110      	movs	r1, #16
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 fa1a 	bl	800abf8 <SDMMC_GetCmdResp1>
 800a7c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a7c6:	69fb      	ldr	r3, [r7, #28]
}
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	3720      	adds	r7, #32
 800a7cc:	46bd      	mov	sp, r7
 800a7ce:	bd80      	pop	{r7, pc}

0800a7d0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b088      	sub	sp, #32
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a7de:	2311      	movs	r3, #17
 800a7e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a7e2:	2340      	movs	r3, #64	@ 0x40
 800a7e4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a7ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a7ee:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a7f0:	f107 0308 	add.w	r3, r7, #8
 800a7f4:	4619      	mov	r1, r3
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f7ff ff52 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a7fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a800:	2111      	movs	r1, #17
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	f000 f9f8 	bl	800abf8 <SDMMC_GetCmdResp1>
 800a808:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a80a:	69fb      	ldr	r3, [r7, #28]
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	3720      	adds	r7, #32
 800a810:	46bd      	mov	sp, r7
 800a812:	bd80      	pop	{r7, pc}

0800a814 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b088      	sub	sp, #32
 800a818:	af00      	add	r7, sp, #0
 800a81a:	6078      	str	r0, [r7, #4]
 800a81c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a822:	2312      	movs	r3, #18
 800a824:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a826:	2340      	movs	r3, #64	@ 0x40
 800a828:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a82a:	2300      	movs	r3, #0
 800a82c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a82e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a832:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a834:	f107 0308 	add.w	r3, r7, #8
 800a838:	4619      	mov	r1, r3
 800a83a:	6878      	ldr	r0, [r7, #4]
 800a83c:	f7ff ff30 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a840:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a844:	2112      	movs	r1, #18
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 f9d6 	bl	800abf8 <SDMMC_GetCmdResp1>
 800a84c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a84e:	69fb      	ldr	r3, [r7, #28]
}
 800a850:	4618      	mov	r0, r3
 800a852:	3720      	adds	r7, #32
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b088      	sub	sp, #32
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a866:	2318      	movs	r3, #24
 800a868:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a86a:	2340      	movs	r3, #64	@ 0x40
 800a86c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a86e:	2300      	movs	r3, #0
 800a870:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a872:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a876:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a878:	f107 0308 	add.w	r3, r7, #8
 800a87c:	4619      	mov	r1, r3
 800a87e:	6878      	ldr	r0, [r7, #4]
 800a880:	f7ff ff0e 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800a884:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a888:	2118      	movs	r1, #24
 800a88a:	6878      	ldr	r0, [r7, #4]
 800a88c:	f000 f9b4 	bl	800abf8 <SDMMC_GetCmdResp1>
 800a890:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a892:	69fb      	ldr	r3, [r7, #28]
}
 800a894:	4618      	mov	r0, r3
 800a896:	3720      	adds	r7, #32
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b088      	sub	sp, #32
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a8a6:	683b      	ldr	r3, [r7, #0]
 800a8a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a8aa:	2319      	movs	r3, #25
 800a8ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a8ae:	2340      	movs	r3, #64	@ 0x40
 800a8b0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a8b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8ba:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a8bc:	f107 0308 	add.w	r3, r7, #8
 800a8c0:	4619      	mov	r1, r3
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f7ff feec 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800a8c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a8cc:	2119      	movs	r1, #25
 800a8ce:	6878      	ldr	r0, [r7, #4]
 800a8d0:	f000 f992 	bl	800abf8 <SDMMC_GetCmdResp1>
 800a8d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a8d6:	69fb      	ldr	r3, [r7, #28]
}
 800a8d8:	4618      	mov	r0, r3
 800a8da:	3720      	adds	r7, #32
 800a8dc:	46bd      	mov	sp, r7
 800a8de:	bd80      	pop	{r7, pc}

0800a8e0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b088      	sub	sp, #32
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a8ec:	230c      	movs	r3, #12
 800a8ee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a8f0:	2340      	movs	r3, #64	@ 0x40
 800a8f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a8f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a8fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a8fe:	f107 0308 	add.w	r3, r7, #8
 800a902:	4619      	mov	r1, r3
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f7ff fecb 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 800a90a:	4a05      	ldr	r2, [pc, #20]	@ (800a920 <SDMMC_CmdStopTransfer+0x40>)
 800a90c:	210c      	movs	r1, #12
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 f972 	bl	800abf8 <SDMMC_GetCmdResp1>
 800a914:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a916:	69fb      	ldr	r3, [r7, #28]
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3720      	adds	r7, #32
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	05f5e100 	.word	0x05f5e100

0800a924 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b08a      	sub	sp, #40	@ 0x28
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a934:	2307      	movs	r3, #7
 800a936:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a938:	2340      	movs	r3, #64	@ 0x40
 800a93a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a93c:	2300      	movs	r3, #0
 800a93e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a940:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a944:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a946:	f107 0310 	add.w	r3, r7, #16
 800a94a:	4619      	mov	r1, r3
 800a94c:	68f8      	ldr	r0, [r7, #12]
 800a94e:	f7ff fea7 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 800a952:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a956:	2107      	movs	r1, #7
 800a958:	68f8      	ldr	r0, [r7, #12]
 800a95a:	f000 f94d 	bl	800abf8 <SDMMC_GetCmdResp1>
 800a95e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800a960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a962:	4618      	mov	r0, r3
 800a964:	3728      	adds	r7, #40	@ 0x28
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}

0800a96a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 800a96a:	b580      	push	{r7, lr}
 800a96c:	b088      	sub	sp, #32
 800a96e:	af00      	add	r7, sp, #0
 800a970:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a972:	2300      	movs	r3, #0
 800a974:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a976:	2300      	movs	r3, #0
 800a978:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800a97a:	2300      	movs	r3, #0
 800a97c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a97e:	2300      	movs	r3, #0
 800a980:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a982:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a986:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a988:	f107 0308 	add.w	r3, r7, #8
 800a98c:	4619      	mov	r1, r3
 800a98e:	6878      	ldr	r0, [r7, #4]
 800a990:	f7ff fe86 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 fb67 	bl	800b068 <SDMMC_GetCmdError>
 800a99a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a99c:	69fb      	ldr	r3, [r7, #28]
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	3720      	adds	r7, #32
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	bd80      	pop	{r7, pc}

0800a9a6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 800a9a6:	b580      	push	{r7, lr}
 800a9a8:	b088      	sub	sp, #32
 800a9aa:	af00      	add	r7, sp, #0
 800a9ac:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a9ae:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800a9b2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a9b4:	2308      	movs	r3, #8
 800a9b6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a9b8:	2340      	movs	r3, #64	@ 0x40
 800a9ba:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a9c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a9c4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800a9c6:	f107 0308 	add.w	r3, r7, #8
 800a9ca:	4619      	mov	r1, r3
 800a9cc:	6878      	ldr	r0, [r7, #4]
 800a9ce:	f7ff fe67 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 800a9d2:	6878      	ldr	r0, [r7, #4]
 800a9d4:	f000 fafa 	bl	800afcc <SDMMC_GetCmdResp7>
 800a9d8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a9da:	69fb      	ldr	r3, [r7, #28]
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	3720      	adds	r7, #32
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	bd80      	pop	{r7, pc}

0800a9e4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	b088      	sub	sp, #32
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	6078      	str	r0, [r7, #4]
 800a9ec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a9f2:	2337      	movs	r3, #55	@ 0x37
 800a9f4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800a9f6:	2340      	movs	r3, #64	@ 0x40
 800a9f8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800a9fa:	2300      	movs	r3, #0
 800a9fc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800a9fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa02:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aa04:	f107 0308 	add.w	r3, r7, #8
 800aa08:	4619      	mov	r1, r3
 800aa0a:	6878      	ldr	r0, [r7, #4]
 800aa0c:	f7ff fe48 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 800aa10:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aa14:	2137      	movs	r1, #55	@ 0x37
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f000 f8ee 	bl	800abf8 <SDMMC_GetCmdResp1>
 800aa1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa1e:	69fb      	ldr	r3, [r7, #28]
}
 800aa20:	4618      	mov	r0, r3
 800aa22:	3720      	adds	r7, #32
 800aa24:	46bd      	mov	sp, r7
 800aa26:	bd80      	pop	{r7, pc}

0800aa28 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b088      	sub	sp, #32
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800aa32:	683a      	ldr	r2, [r7, #0]
 800aa34:	4b0d      	ldr	r3, [pc, #52]	@ (800aa6c <SDMMC_CmdAppOperCommand+0x44>)
 800aa36:	4313      	orrs	r3, r2
 800aa38:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800aa3a:	2329      	movs	r3, #41	@ 0x29
 800aa3c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aa3e:	2340      	movs	r3, #64	@ 0x40
 800aa40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aa42:	2300      	movs	r3, #0
 800aa44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aa46:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa4a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aa4c:	f107 0308 	add.w	r3, r7, #8
 800aa50:	4619      	mov	r1, r3
 800aa52:	6878      	ldr	r0, [r7, #4]
 800aa54:	f7ff fe24 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 800aa58:	6878      	ldr	r0, [r7, #4]
 800aa5a:	f000 fa03 	bl	800ae64 <SDMMC_GetCmdResp3>
 800aa5e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aa60:	69fb      	ldr	r3, [r7, #28]
}
 800aa62:	4618      	mov	r0, r3
 800aa64:	3720      	adds	r7, #32
 800aa66:	46bd      	mov	sp, r7
 800aa68:	bd80      	pop	{r7, pc}
 800aa6a:	bf00      	nop
 800aa6c:	80100000 	.word	0x80100000

0800aa70 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b088      	sub	sp, #32
 800aa74:	af00      	add	r7, sp, #0
 800aa76:	6078      	str	r0, [r7, #4]
 800aa78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800aa7e:	2306      	movs	r3, #6
 800aa80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aa82:	2340      	movs	r3, #64	@ 0x40
 800aa84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aa86:	2300      	movs	r3, #0
 800aa88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aa8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aa8e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aa90:	f107 0308 	add.w	r3, r7, #8
 800aa94:	4619      	mov	r1, r3
 800aa96:	6878      	ldr	r0, [r7, #4]
 800aa98:	f7ff fe02 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 800aa9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aaa0:	2106      	movs	r1, #6
 800aaa2:	6878      	ldr	r0, [r7, #4]
 800aaa4:	f000 f8a8 	bl	800abf8 <SDMMC_GetCmdResp1>
 800aaa8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaaa:	69fb      	ldr	r3, [r7, #28]
}
 800aaac:	4618      	mov	r0, r3
 800aaae:	3720      	adds	r7, #32
 800aab0:	46bd      	mov	sp, r7
 800aab2:	bd80      	pop	{r7, pc}

0800aab4 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b088      	sub	sp, #32
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800aabc:	2300      	movs	r3, #0
 800aabe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800aac0:	2333      	movs	r3, #51	@ 0x33
 800aac2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800aac4:	2340      	movs	r3, #64	@ 0x40
 800aac6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800aac8:	2300      	movs	r3, #0
 800aaca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800aacc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aad0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800aad2:	f107 0308 	add.w	r3, r7, #8
 800aad6:	4619      	mov	r1, r3
 800aad8:	6878      	ldr	r0, [r7, #4]
 800aada:	f7ff fde1 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 800aade:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aae2:	2133      	movs	r1, #51	@ 0x33
 800aae4:	6878      	ldr	r0, [r7, #4]
 800aae6:	f000 f887 	bl	800abf8 <SDMMC_GetCmdResp1>
 800aaea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaec:	69fb      	ldr	r3, [r7, #28]
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3720      	adds	r7, #32
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd80      	pop	{r7, pc}

0800aaf6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 800aaf6:	b580      	push	{r7, lr}
 800aaf8:	b088      	sub	sp, #32
 800aafa:	af00      	add	r7, sp, #0
 800aafc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800aafe:	2300      	movs	r3, #0
 800ab00:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ab02:	2302      	movs	r3, #2
 800ab04:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ab06:	23c0      	movs	r3, #192	@ 0xc0
 800ab08:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab0a:	2300      	movs	r3, #0
 800ab0c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab12:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ab14:	f107 0308 	add.w	r3, r7, #8
 800ab18:	4619      	mov	r1, r3
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f7ff fdc0 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ab20:	6878      	ldr	r0, [r7, #4]
 800ab22:	f000 f957 	bl	800add4 <SDMMC_GetCmdResp2>
 800ab26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab28:	69fb      	ldr	r3, [r7, #28]
}
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	3720      	adds	r7, #32
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}

0800ab32 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800ab32:	b580      	push	{r7, lr}
 800ab34:	b088      	sub	sp, #32
 800ab36:	af00      	add	r7, sp, #0
 800ab38:	6078      	str	r0, [r7, #4]
 800ab3a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ab3c:	683b      	ldr	r3, [r7, #0]
 800ab3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ab40:	2309      	movs	r3, #9
 800ab42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800ab44:	23c0      	movs	r3, #192	@ 0xc0
 800ab46:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab48:	2300      	movs	r3, #0
 800ab4a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab4c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab50:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ab52:	f107 0308 	add.w	r3, r7, #8
 800ab56:	4619      	mov	r1, r3
 800ab58:	6878      	ldr	r0, [r7, #4]
 800ab5a:	f7ff fda1 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f000 f938 	bl	800add4 <SDMMC_GetCmdResp2>
 800ab64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab66:	69fb      	ldr	r3, [r7, #28]
}
 800ab68:	4618      	mov	r0, r3
 800ab6a:	3720      	adds	r7, #32
 800ab6c:	46bd      	mov	sp, r7
 800ab6e:	bd80      	pop	{r7, pc}

0800ab70 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 800ab70:	b580      	push	{r7, lr}
 800ab72:	b088      	sub	sp, #32
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800ab7e:	2303      	movs	r3, #3
 800ab80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800ab82:	2340      	movs	r3, #64	@ 0x40
 800ab84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800ab86:	2300      	movs	r3, #0
 800ab88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800ab8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ab8e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800ab90:	f107 0308 	add.w	r3, r7, #8
 800ab94:	4619      	mov	r1, r3
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f7ff fd82 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800ab9c:	683a      	ldr	r2, [r7, #0]
 800ab9e:	2103      	movs	r1, #3
 800aba0:	6878      	ldr	r0, [r7, #4]
 800aba2:	f000 f99d 	bl	800aee0 <SDMMC_GetCmdResp6>
 800aba6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aba8:	69fb      	ldr	r3, [r7, #28]
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3720      	adds	r7, #32
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}

0800abb2 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 800abb2:	b580      	push	{r7, lr}
 800abb4:	b088      	sub	sp, #32
 800abb6:	af00      	add	r7, sp, #0
 800abb8:	6078      	str	r0, [r7, #4]
 800abba:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800abc0:	230d      	movs	r3, #13
 800abc2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800abc4:	2340      	movs	r3, #64	@ 0x40
 800abc6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800abc8:	2300      	movs	r3, #0
 800abca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800abcc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800abd0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800abd2:	f107 0308 	add.w	r3, r7, #8
 800abd6:	4619      	mov	r1, r3
 800abd8:	6878      	ldr	r0, [r7, #4]
 800abda:	f7ff fd61 	bl	800a6a0 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800abde:	f241 3288 	movw	r2, #5000	@ 0x1388
 800abe2:	210d      	movs	r1, #13
 800abe4:	6878      	ldr	r0, [r7, #4]
 800abe6:	f000 f807 	bl	800abf8 <SDMMC_GetCmdResp1>
 800abea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abec:	69fb      	ldr	r3, [r7, #28]
}
 800abee:	4618      	mov	r0, r3
 800abf0:	3720      	adds	r7, #32
 800abf2:	46bd      	mov	sp, r7
 800abf4:	bd80      	pop	{r7, pc}
	...

0800abf8 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 800abf8:	b580      	push	{r7, lr}
 800abfa:	b088      	sub	sp, #32
 800abfc:	af00      	add	r7, sp, #0
 800abfe:	60f8      	str	r0, [r7, #12]
 800ac00:	460b      	mov	r3, r1
 800ac02:	607a      	str	r2, [r7, #4]
 800ac04:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800ac06:	4b70      	ldr	r3, [pc, #448]	@ (800adc8 <SDMMC_GetCmdResp1+0x1d0>)
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	4a70      	ldr	r2, [pc, #448]	@ (800adcc <SDMMC_GetCmdResp1+0x1d4>)
 800ac0c:	fba2 2303 	umull	r2, r3, r2, r3
 800ac10:	0a5a      	lsrs	r2, r3, #9
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	fb02 f303 	mul.w	r3, r2, r3
 800ac18:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800ac1a:	69fb      	ldr	r3, [r7, #28]
 800ac1c:	1e5a      	subs	r2, r3, #1
 800ac1e:	61fa      	str	r2, [r7, #28]
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d102      	bne.n	800ac2a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ac24:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ac28:	e0c9      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac2e:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ac30:	69bb      	ldr	r3, [r7, #24]
 800ac32:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d0ef      	beq.n	800ac1a <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ac40:	2b00      	cmp	r3, #0
 800ac42:	d1ea      	bne.n	800ac1a <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac48:	f003 0304 	and.w	r3, r3, #4
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d004      	beq.n	800ac5a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	2204      	movs	r2, #4
 800ac54:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ac56:	2304      	movs	r3, #4
 800ac58:	e0b1      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac5e:	f003 0301 	and.w	r3, r3, #1
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d004      	beq.n	800ac70 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	e0a6      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	22c5      	movs	r2, #197	@ 0xc5
 800ac74:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800ac76:	68f8      	ldr	r0, [r7, #12]
 800ac78:	f7ff fd3c 	bl	800a6f4 <SDMMC_GetCommandResponse>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	461a      	mov	r2, r3
 800ac80:	7afb      	ldrb	r3, [r7, #11]
 800ac82:	4293      	cmp	r3, r2
 800ac84:	d001      	beq.n	800ac8a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ac86:	2301      	movs	r3, #1
 800ac88:	e099      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800ac8a:	2100      	movs	r1, #0
 800ac8c:	68f8      	ldr	r0, [r7, #12]
 800ac8e:	f7ff fd3e 	bl	800a70e <SDMMC_GetResponse>
 800ac92:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800ac94:	697a      	ldr	r2, [r7, #20]
 800ac96:	4b4e      	ldr	r3, [pc, #312]	@ (800add0 <SDMMC_GetCmdResp1+0x1d8>)
 800ac98:	4013      	ands	r3, r2
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d101      	bne.n	800aca2 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	e08d      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800aca2:	697b      	ldr	r3, [r7, #20]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	da02      	bge.n	800acae <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800aca8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800acac:	e087      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d001      	beq.n	800acbc <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800acb8:	2340      	movs	r3, #64	@ 0x40
 800acba:	e080      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800acbc:	697b      	ldr	r3, [r7, #20]
 800acbe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800acc2:	2b00      	cmp	r3, #0
 800acc4:	d001      	beq.n	800acca <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800acc6:	2380      	movs	r3, #128	@ 0x80
 800acc8:	e079      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800acca:	697b      	ldr	r3, [r7, #20]
 800accc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d002      	beq.n	800acda <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800acd4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800acd8:	e071      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d002      	beq.n	800acea <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800ace4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ace8:	e069      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d002      	beq.n	800acfa <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800acf4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acf8:	e061      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ad00:	2b00      	cmp	r3, #0
 800ad02:	d002      	beq.n	800ad0a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800ad04:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ad08:	e059      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d002      	beq.n	800ad1a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800ad14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ad18:	e051      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800ad1a:	697b      	ldr	r3, [r7, #20]
 800ad1c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d002      	beq.n	800ad2a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800ad24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800ad28:	e049      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800ad2a:	697b      	ldr	r3, [r7, #20]
 800ad2c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d002      	beq.n	800ad3a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800ad34:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800ad38:	e041      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800ad3a:	697b      	ldr	r3, [r7, #20]
 800ad3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ad40:	2b00      	cmp	r3, #0
 800ad42:	d002      	beq.n	800ad4a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800ad44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ad48:	e039      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800ad4a:	697b      	ldr	r3, [r7, #20]
 800ad4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d002      	beq.n	800ad5a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800ad54:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800ad58:	e031      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800ad5a:	697b      	ldr	r3, [r7, #20]
 800ad5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d002      	beq.n	800ad6a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800ad64:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800ad68:	e029      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800ad6a:	697b      	ldr	r3, [r7, #20]
 800ad6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d002      	beq.n	800ad7a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800ad74:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ad78:	e021      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800ad7a:	697b      	ldr	r3, [r7, #20]
 800ad7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d002      	beq.n	800ad8a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800ad84:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800ad88:	e019      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800ad8a:	697b      	ldr	r3, [r7, #20]
 800ad8c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	d002      	beq.n	800ad9a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800ad94:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800ad98:	e011      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d002      	beq.n	800adaa <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800ada4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800ada8:	e009      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800adaa:	697b      	ldr	r3, [r7, #20]
 800adac:	f003 0308 	and.w	r3, r3, #8
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d002      	beq.n	800adba <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800adb4:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800adb8:	e001      	b.n	800adbe <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800adba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800adbe:	4618      	mov	r0, r3
 800adc0:	3720      	adds	r7, #32
 800adc2:	46bd      	mov	sp, r7
 800adc4:	bd80      	pop	{r7, pc}
 800adc6:	bf00      	nop
 800adc8:	20000000 	.word	0x20000000
 800adcc:	10624dd3 	.word	0x10624dd3
 800add0:	fdffe008 	.word	0xfdffe008

0800add4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 800add4:	b480      	push	{r7}
 800add6:	b085      	sub	sp, #20
 800add8:	af00      	add	r7, sp, #0
 800adda:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800addc:	4b1f      	ldr	r3, [pc, #124]	@ (800ae5c <SDMMC_GetCmdResp2+0x88>)
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	4a1f      	ldr	r2, [pc, #124]	@ (800ae60 <SDMMC_GetCmdResp2+0x8c>)
 800ade2:	fba2 2303 	umull	r2, r3, r2, r3
 800ade6:	0a5b      	lsrs	r3, r3, #9
 800ade8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800adec:	fb02 f303 	mul.w	r3, r2, r3
 800adf0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	1e5a      	subs	r2, r3, #1
 800adf6:	60fa      	str	r2, [r7, #12]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d102      	bne.n	800ae02 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800adfc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ae00:	e026      	b.n	800ae50 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae06:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ae08:	68bb      	ldr	r3, [r7, #8]
 800ae0a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d0ef      	beq.n	800adf2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800ae12:	68bb      	ldr	r3, [r7, #8]
 800ae14:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d1ea      	bne.n	800adf2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae20:	f003 0304 	and.w	r3, r3, #4
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	d004      	beq.n	800ae32 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	2204      	movs	r2, #4
 800ae2c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ae2e:	2304      	movs	r3, #4
 800ae30:	e00e      	b.n	800ae50 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae36:	f003 0301 	and.w	r3, r3, #1
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d004      	beq.n	800ae48 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	2201      	movs	r2, #1
 800ae42:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ae44:	2301      	movs	r3, #1
 800ae46:	e003      	b.n	800ae50 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	22c5      	movs	r2, #197	@ 0xc5
 800ae4c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800ae4e:	2300      	movs	r3, #0
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3714      	adds	r7, #20
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr
 800ae5c:	20000000 	.word	0x20000000
 800ae60:	10624dd3 	.word	0x10624dd3

0800ae64 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b085      	sub	sp, #20
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ae6c:	4b1a      	ldr	r3, [pc, #104]	@ (800aed8 <SDMMC_GetCmdResp3+0x74>)
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	4a1a      	ldr	r2, [pc, #104]	@ (800aedc <SDMMC_GetCmdResp3+0x78>)
 800ae72:	fba2 2303 	umull	r2, r3, r2, r3
 800ae76:	0a5b      	lsrs	r3, r3, #9
 800ae78:	f241 3288 	movw	r2, #5000	@ 0x1388
 800ae7c:	fb02 f303 	mul.w	r3, r2, r3
 800ae80:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	1e5a      	subs	r2, r3, #1
 800ae86:	60fa      	str	r2, [r7, #12]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d102      	bne.n	800ae92 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ae8c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800ae90:	e01b      	b.n	800aeca <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ae96:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d0ef      	beq.n	800ae82 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d1ea      	bne.n	800ae82 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aeb0:	f003 0304 	and.w	r3, r3, #4
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d004      	beq.n	800aec2 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	2204      	movs	r2, #4
 800aebc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aebe:	2304      	movs	r3, #4
 800aec0:	e003      	b.n	800aeca <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	22c5      	movs	r2, #197	@ 0xc5
 800aec6:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800aec8:	2300      	movs	r3, #0
}
 800aeca:	4618      	mov	r0, r3
 800aecc:	3714      	adds	r7, #20
 800aece:	46bd      	mov	sp, r7
 800aed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed4:	4770      	bx	lr
 800aed6:	bf00      	nop
 800aed8:	20000000 	.word	0x20000000
 800aedc:	10624dd3 	.word	0x10624dd3

0800aee0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800aee0:	b580      	push	{r7, lr}
 800aee2:	b088      	sub	sp, #32
 800aee4:	af00      	add	r7, sp, #0
 800aee6:	60f8      	str	r0, [r7, #12]
 800aee8:	460b      	mov	r3, r1
 800aeea:	607a      	str	r2, [r7, #4]
 800aeec:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aeee:	4b35      	ldr	r3, [pc, #212]	@ (800afc4 <SDMMC_GetCmdResp6+0xe4>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	4a35      	ldr	r2, [pc, #212]	@ (800afc8 <SDMMC_GetCmdResp6+0xe8>)
 800aef4:	fba2 2303 	umull	r2, r3, r2, r3
 800aef8:	0a5b      	lsrs	r3, r3, #9
 800aefa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800aefe:	fb02 f303 	mul.w	r3, r2, r3
 800af02:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800af04:	69fb      	ldr	r3, [r7, #28]
 800af06:	1e5a      	subs	r2, r3, #1
 800af08:	61fa      	str	r2, [r7, #28]
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d102      	bne.n	800af14 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af0e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800af12:	e052      	b.n	800afba <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af18:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800af1a:	69bb      	ldr	r3, [r7, #24]
 800af1c:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800af20:	2b00      	cmp	r3, #0
 800af22:	d0ef      	beq.n	800af04 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800af24:	69bb      	ldr	r3, [r7, #24]
 800af26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1ea      	bne.n	800af04 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800af2e:	68fb      	ldr	r3, [r7, #12]
 800af30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af32:	f003 0304 	and.w	r3, r3, #4
 800af36:	2b00      	cmp	r3, #0
 800af38:	d004      	beq.n	800af44 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	2204      	movs	r2, #4
 800af3e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800af40:	2304      	movs	r3, #4
 800af42:	e03a      	b.n	800afba <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800af48:	f003 0301 	and.w	r3, r3, #1
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d004      	beq.n	800af5a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2201      	movs	r2, #1
 800af54:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af56:	2301      	movs	r3, #1
 800af58:	e02f      	b.n	800afba <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800af5a:	68f8      	ldr	r0, [r7, #12]
 800af5c:	f7ff fbca 	bl	800a6f4 <SDMMC_GetCommandResponse>
 800af60:	4603      	mov	r3, r0
 800af62:	461a      	mov	r2, r3
 800af64:	7afb      	ldrb	r3, [r7, #11]
 800af66:	4293      	cmp	r3, r2
 800af68:	d001      	beq.n	800af6e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800af6a:	2301      	movs	r3, #1
 800af6c:	e025      	b.n	800afba <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800af6e:	68fb      	ldr	r3, [r7, #12]
 800af70:	22c5      	movs	r2, #197	@ 0xc5
 800af72:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800af74:	2100      	movs	r1, #0
 800af76:	68f8      	ldr	r0, [r7, #12]
 800af78:	f7ff fbc9 	bl	800a70e <SDMMC_GetResponse>
 800af7c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800af7e:	697b      	ldr	r3, [r7, #20]
 800af80:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800af84:	2b00      	cmp	r3, #0
 800af86:	d106      	bne.n	800af96 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800af88:	697b      	ldr	r3, [r7, #20]
 800af8a:	0c1b      	lsrs	r3, r3, #16
 800af8c:	b29a      	uxth	r2, r3
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800af92:	2300      	movs	r3, #0
 800af94:	e011      	b.n	800afba <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800af96:	697b      	ldr	r3, [r7, #20]
 800af98:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d002      	beq.n	800afa6 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800afa0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800afa4:	e009      	b.n	800afba <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800afa6:	697b      	ldr	r3, [r7, #20]
 800afa8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800afac:	2b00      	cmp	r3, #0
 800afae:	d002      	beq.n	800afb6 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800afb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800afb4:	e001      	b.n	800afba <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800afb6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800afba:	4618      	mov	r0, r3
 800afbc:	3720      	adds	r7, #32
 800afbe:	46bd      	mov	sp, r7
 800afc0:	bd80      	pop	{r7, pc}
 800afc2:	bf00      	nop
 800afc4:	20000000 	.word	0x20000000
 800afc8:	10624dd3 	.word	0x10624dd3

0800afcc <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 800afcc:	b480      	push	{r7}
 800afce:	b085      	sub	sp, #20
 800afd0:	af00      	add	r7, sp, #0
 800afd2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800afd4:	4b22      	ldr	r3, [pc, #136]	@ (800b060 <SDMMC_GetCmdResp7+0x94>)
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	4a22      	ldr	r2, [pc, #136]	@ (800b064 <SDMMC_GetCmdResp7+0x98>)
 800afda:	fba2 2303 	umull	r2, r3, r2, r3
 800afde:	0a5b      	lsrs	r3, r3, #9
 800afe0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800afe4:	fb02 f303 	mul.w	r3, r2, r3
 800afe8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800afea:	68fb      	ldr	r3, [r7, #12]
 800afec:	1e5a      	subs	r2, r3, #1
 800afee:	60fa      	str	r2, [r7, #12]
 800aff0:	2b00      	cmp	r3, #0
 800aff2:	d102      	bne.n	800affa <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aff4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800aff8:	e02c      	b.n	800b054 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800affe:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800b006:	2b00      	cmp	r3, #0
 800b008:	d0ef      	beq.n	800afea <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 800b00a:	68bb      	ldr	r3, [r7, #8]
 800b00c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 800b010:	2b00      	cmp	r3, #0
 800b012:	d1ea      	bne.n	800afea <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b018:	f003 0304 	and.w	r3, r3, #4
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d004      	beq.n	800b02a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	2204      	movs	r2, #4
 800b024:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b026:	2304      	movs	r3, #4
 800b028:	e014      	b.n	800b054 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b02e:	f003 0301 	and.w	r3, r3, #1
 800b032:	2b00      	cmp	r3, #0
 800b034:	d004      	beq.n	800b040 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2201      	movs	r2, #1
 800b03a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b03c:	2301      	movs	r3, #1
 800b03e:	e009      	b.n	800b054 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d002      	beq.n	800b052 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2240      	movs	r2, #64	@ 0x40
 800b050:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b052:	2300      	movs	r3, #0
  
}
 800b054:	4618      	mov	r0, r3
 800b056:	3714      	adds	r7, #20
 800b058:	46bd      	mov	sp, r7
 800b05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05e:	4770      	bx	lr
 800b060:	20000000 	.word	0x20000000
 800b064:	10624dd3 	.word	0x10624dd3

0800b068 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 800b068:	b480      	push	{r7}
 800b06a:	b085      	sub	sp, #20
 800b06c:	af00      	add	r7, sp, #0
 800b06e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b070:	4b11      	ldr	r3, [pc, #68]	@ (800b0b8 <SDMMC_GetCmdError+0x50>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	4a11      	ldr	r2, [pc, #68]	@ (800b0bc <SDMMC_GetCmdError+0x54>)
 800b076:	fba2 2303 	umull	r2, r3, r2, r3
 800b07a:	0a5b      	lsrs	r3, r3, #9
 800b07c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b080:	fb02 f303 	mul.w	r3, r2, r3
 800b084:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	1e5a      	subs	r2, r3, #1
 800b08a:	60fa      	str	r2, [r7, #12]
 800b08c:	2b00      	cmp	r3, #0
 800b08e:	d102      	bne.n	800b096 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b090:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800b094:	e009      	b.n	800b0aa <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b09a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d0f1      	beq.n	800b086 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	22c5      	movs	r2, #197	@ 0xc5
 800b0a6:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800b0a8:	2300      	movs	r3, #0
}
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	3714      	adds	r7, #20
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr
 800b0b6:	bf00      	nop
 800b0b8:	20000000 	.word	0x20000000
 800b0bc:	10624dd3 	.word	0x10624dd3

0800b0c0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b0c0:	b084      	sub	sp, #16
 800b0c2:	b580      	push	{r7, lr}
 800b0c4:	b084      	sub	sp, #16
 800b0c6:	af00      	add	r7, sp, #0
 800b0c8:	6078      	str	r0, [r7, #4]
 800b0ca:	f107 001c 	add.w	r0, r7, #28
 800b0ce:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b0d2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b0d6:	2b01      	cmp	r3, #1
 800b0d8:	d127      	bne.n	800b12a <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b0de:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	68da      	ldr	r2, [r3, #12]
 800b0ea:	4b3a      	ldr	r3, [pc, #232]	@ (800b1d4 <USB_CoreInit+0x114>)
 800b0ec:	4013      	ands	r3, r2
 800b0ee:	687a      	ldr	r2, [r7, #4]
 800b0f0:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	68db      	ldr	r3, [r3, #12]
 800b0f6:	f043 0210 	orr.w	r2, r3, #16
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	68db      	ldr	r3, [r3, #12]
 800b102:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b10a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b10e:	2b01      	cmp	r3, #1
 800b110:	d105      	bne.n	800b11e <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	68db      	ldr	r3, [r3, #12]
 800b116:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b11e:	6878      	ldr	r0, [r7, #4]
 800b120:	f001 fb1c 	bl	800c75c <USB_CoreReset>
 800b124:	4603      	mov	r3, r0
 800b126:	73fb      	strb	r3, [r7, #15]
 800b128:	e03c      	b.n	800b1a4 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800b12a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800b12e:	2b03      	cmp	r3, #3
 800b130:	d127      	bne.n	800b182 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b136:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	68da      	ldr	r2, [r3, #12]
 800b142:	4b24      	ldr	r3, [pc, #144]	@ (800b1d4 <USB_CoreInit+0x114>)
 800b144:	4013      	ands	r3, r2
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	68db      	ldr	r3, [r3, #12]
 800b14e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	68db      	ldr	r3, [r3, #12]
 800b15a:	f023 0210 	bic.w	r2, r3, #16
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 800b162:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800b166:	2b01      	cmp	r3, #1
 800b168:	d105      	bne.n	800b176 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f001 faf0 	bl	800c75c <USB_CoreReset>
 800b17c:	4603      	mov	r3, r0
 800b17e:	73fb      	strb	r3, [r7, #15]
 800b180:	e010      	b.n	800b1a4 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	68db      	ldr	r3, [r3, #12]
 800b186:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b18a:	687b      	ldr	r3, [r7, #4]
 800b18c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f001 fae4 	bl	800c75c <USB_CoreReset>
 800b194:	4603      	mov	r3, r0
 800b196:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b19c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800b1a4:	7fbb      	ldrb	r3, [r7, #30]
 800b1a6:	2b01      	cmp	r3, #1
 800b1a8:	d10b      	bne.n	800b1c2 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	689b      	ldr	r3, [r3, #8]
 800b1ae:	f043 0206 	orr.w	r2, r3, #6
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	689b      	ldr	r3, [r3, #8]
 800b1ba:	f043 0220 	orr.w	r2, r3, #32
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b1c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b1ce:	b004      	add	sp, #16
 800b1d0:	4770      	bx	lr
 800b1d2:	bf00      	nop
 800b1d4:	ffbdffbf 	.word	0xffbdffbf

0800b1d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b1d8:	b480      	push	{r7}
 800b1da:	b087      	sub	sp, #28
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	60f8      	str	r0, [r7, #12]
 800b1e0:	60b9      	str	r1, [r7, #8]
 800b1e2:	4613      	mov	r3, r2
 800b1e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b1e6:	79fb      	ldrb	r3, [r7, #7]
 800b1e8:	2b02      	cmp	r3, #2
 800b1ea:	d165      	bne.n	800b2b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b1ec:	68bb      	ldr	r3, [r7, #8]
 800b1ee:	4a41      	ldr	r2, [pc, #260]	@ (800b2f4 <USB_SetTurnaroundTime+0x11c>)
 800b1f0:	4293      	cmp	r3, r2
 800b1f2:	d906      	bls.n	800b202 <USB_SetTurnaroundTime+0x2a>
 800b1f4:	68bb      	ldr	r3, [r7, #8]
 800b1f6:	4a40      	ldr	r2, [pc, #256]	@ (800b2f8 <USB_SetTurnaroundTime+0x120>)
 800b1f8:	4293      	cmp	r3, r2
 800b1fa:	d202      	bcs.n	800b202 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b1fc:	230f      	movs	r3, #15
 800b1fe:	617b      	str	r3, [r7, #20]
 800b200:	e062      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b202:	68bb      	ldr	r3, [r7, #8]
 800b204:	4a3c      	ldr	r2, [pc, #240]	@ (800b2f8 <USB_SetTurnaroundTime+0x120>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d306      	bcc.n	800b218 <USB_SetTurnaroundTime+0x40>
 800b20a:	68bb      	ldr	r3, [r7, #8]
 800b20c:	4a3b      	ldr	r2, [pc, #236]	@ (800b2fc <USB_SetTurnaroundTime+0x124>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d202      	bcs.n	800b218 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b212:	230e      	movs	r3, #14
 800b214:	617b      	str	r3, [r7, #20]
 800b216:	e057      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b218:	68bb      	ldr	r3, [r7, #8]
 800b21a:	4a38      	ldr	r2, [pc, #224]	@ (800b2fc <USB_SetTurnaroundTime+0x124>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d306      	bcc.n	800b22e <USB_SetTurnaroundTime+0x56>
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	4a37      	ldr	r2, [pc, #220]	@ (800b300 <USB_SetTurnaroundTime+0x128>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d202      	bcs.n	800b22e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b228:	230d      	movs	r3, #13
 800b22a:	617b      	str	r3, [r7, #20]
 800b22c:	e04c      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b22e:	68bb      	ldr	r3, [r7, #8]
 800b230:	4a33      	ldr	r2, [pc, #204]	@ (800b300 <USB_SetTurnaroundTime+0x128>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d306      	bcc.n	800b244 <USB_SetTurnaroundTime+0x6c>
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	4a32      	ldr	r2, [pc, #200]	@ (800b304 <USB_SetTurnaroundTime+0x12c>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d802      	bhi.n	800b244 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b23e:	230c      	movs	r3, #12
 800b240:	617b      	str	r3, [r7, #20]
 800b242:	e041      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b244:	68bb      	ldr	r3, [r7, #8]
 800b246:	4a2f      	ldr	r2, [pc, #188]	@ (800b304 <USB_SetTurnaroundTime+0x12c>)
 800b248:	4293      	cmp	r3, r2
 800b24a:	d906      	bls.n	800b25a <USB_SetTurnaroundTime+0x82>
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	4a2e      	ldr	r2, [pc, #184]	@ (800b308 <USB_SetTurnaroundTime+0x130>)
 800b250:	4293      	cmp	r3, r2
 800b252:	d802      	bhi.n	800b25a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b254:	230b      	movs	r3, #11
 800b256:	617b      	str	r3, [r7, #20]
 800b258:	e036      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	4a2a      	ldr	r2, [pc, #168]	@ (800b308 <USB_SetTurnaroundTime+0x130>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d906      	bls.n	800b270 <USB_SetTurnaroundTime+0x98>
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	4a29      	ldr	r2, [pc, #164]	@ (800b30c <USB_SetTurnaroundTime+0x134>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d802      	bhi.n	800b270 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b26a:	230a      	movs	r3, #10
 800b26c:	617b      	str	r3, [r7, #20]
 800b26e:	e02b      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	4a26      	ldr	r2, [pc, #152]	@ (800b30c <USB_SetTurnaroundTime+0x134>)
 800b274:	4293      	cmp	r3, r2
 800b276:	d906      	bls.n	800b286 <USB_SetTurnaroundTime+0xae>
 800b278:	68bb      	ldr	r3, [r7, #8]
 800b27a:	4a25      	ldr	r2, [pc, #148]	@ (800b310 <USB_SetTurnaroundTime+0x138>)
 800b27c:	4293      	cmp	r3, r2
 800b27e:	d202      	bcs.n	800b286 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b280:	2309      	movs	r3, #9
 800b282:	617b      	str	r3, [r7, #20]
 800b284:	e020      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	4a21      	ldr	r2, [pc, #132]	@ (800b310 <USB_SetTurnaroundTime+0x138>)
 800b28a:	4293      	cmp	r3, r2
 800b28c:	d306      	bcc.n	800b29c <USB_SetTurnaroundTime+0xc4>
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	4a20      	ldr	r2, [pc, #128]	@ (800b314 <USB_SetTurnaroundTime+0x13c>)
 800b292:	4293      	cmp	r3, r2
 800b294:	d802      	bhi.n	800b29c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b296:	2308      	movs	r3, #8
 800b298:	617b      	str	r3, [r7, #20]
 800b29a:	e015      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b29c:	68bb      	ldr	r3, [r7, #8]
 800b29e:	4a1d      	ldr	r2, [pc, #116]	@ (800b314 <USB_SetTurnaroundTime+0x13c>)
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d906      	bls.n	800b2b2 <USB_SetTurnaroundTime+0xda>
 800b2a4:	68bb      	ldr	r3, [r7, #8]
 800b2a6:	4a1c      	ldr	r2, [pc, #112]	@ (800b318 <USB_SetTurnaroundTime+0x140>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d202      	bcs.n	800b2b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b2ac:	2307      	movs	r3, #7
 800b2ae:	617b      	str	r3, [r7, #20]
 800b2b0:	e00a      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b2b2:	2306      	movs	r3, #6
 800b2b4:	617b      	str	r3, [r7, #20]
 800b2b6:	e007      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b2b8:	79fb      	ldrb	r3, [r7, #7]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d102      	bne.n	800b2c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b2be:	2309      	movs	r3, #9
 800b2c0:	617b      	str	r3, [r7, #20]
 800b2c2:	e001      	b.n	800b2c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b2c4:	2309      	movs	r3, #9
 800b2c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	68db      	ldr	r3, [r3, #12]
 800b2cc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800b2d0:	68fb      	ldr	r3, [r7, #12]
 800b2d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	68da      	ldr	r2, [r3, #12]
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	029b      	lsls	r3, r3, #10
 800b2dc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800b2e0:	431a      	orrs	r2, r3
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b2e6:	2300      	movs	r3, #0
}
 800b2e8:	4618      	mov	r0, r3
 800b2ea:	371c      	adds	r7, #28
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f2:	4770      	bx	lr
 800b2f4:	00d8acbf 	.word	0x00d8acbf
 800b2f8:	00e4e1c0 	.word	0x00e4e1c0
 800b2fc:	00f42400 	.word	0x00f42400
 800b300:	01067380 	.word	0x01067380
 800b304:	011a499f 	.word	0x011a499f
 800b308:	01312cff 	.word	0x01312cff
 800b30c:	014ca43f 	.word	0x014ca43f
 800b310:	016e3600 	.word	0x016e3600
 800b314:	01a6ab1f 	.word	0x01a6ab1f
 800b318:	01e84800 	.word	0x01e84800

0800b31c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	689b      	ldr	r3, [r3, #8]
 800b328:	f043 0201 	orr.w	r2, r3, #1
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b330:	2300      	movs	r3, #0
}
 800b332:	4618      	mov	r0, r3
 800b334:	370c      	adds	r7, #12
 800b336:	46bd      	mov	sp, r7
 800b338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33c:	4770      	bx	lr

0800b33e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b33e:	b480      	push	{r7}
 800b340:	b083      	sub	sp, #12
 800b342:	af00      	add	r7, sp, #0
 800b344:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	f023 0201 	bic.w	r2, r3, #1
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b352:	2300      	movs	r3, #0
}
 800b354:	4618      	mov	r0, r3
 800b356:	370c      	adds	r7, #12
 800b358:	46bd      	mov	sp, r7
 800b35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35e:	4770      	bx	lr

0800b360 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b084      	sub	sp, #16
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	460b      	mov	r3, r1
 800b36a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800b36c:	2300      	movs	r3, #0
 800b36e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	68db      	ldr	r3, [r3, #12]
 800b374:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b37c:	78fb      	ldrb	r3, [r7, #3]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d115      	bne.n	800b3ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	68db      	ldr	r3, [r3, #12]
 800b386:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b38e:	200a      	movs	r0, #10
 800b390:	f7f7 ff06 	bl	80031a0 <HAL_Delay>
      ms += 10U;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	330a      	adds	r3, #10
 800b398:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f001 f94d 	bl	800c63a <USB_GetMode>
 800b3a0:	4603      	mov	r3, r0
 800b3a2:	2b01      	cmp	r3, #1
 800b3a4:	d01e      	beq.n	800b3e4 <USB_SetCurrentMode+0x84>
 800b3a6:	68fb      	ldr	r3, [r7, #12]
 800b3a8:	2bc7      	cmp	r3, #199	@ 0xc7
 800b3aa:	d9f0      	bls.n	800b38e <USB_SetCurrentMode+0x2e>
 800b3ac:	e01a      	b.n	800b3e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800b3ae:	78fb      	ldrb	r3, [r7, #3]
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d115      	bne.n	800b3e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	68db      	ldr	r3, [r3, #12]
 800b3b8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800b3c0:	200a      	movs	r0, #10
 800b3c2:	f7f7 feed 	bl	80031a0 <HAL_Delay>
      ms += 10U;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	330a      	adds	r3, #10
 800b3ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800b3cc:	6878      	ldr	r0, [r7, #4]
 800b3ce:	f001 f934 	bl	800c63a <USB_GetMode>
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d005      	beq.n	800b3e4 <USB_SetCurrentMode+0x84>
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	2bc7      	cmp	r3, #199	@ 0xc7
 800b3dc:	d9f0      	bls.n	800b3c0 <USB_SetCurrentMode+0x60>
 800b3de:	e001      	b.n	800b3e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800b3e0:	2301      	movs	r3, #1
 800b3e2:	e005      	b.n	800b3f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	2bc8      	cmp	r3, #200	@ 0xc8
 800b3e8:	d101      	bne.n	800b3ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	e000      	b.n	800b3f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800b3ee:	2300      	movs	r3, #0
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3710      	adds	r7, #16
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	bd80      	pop	{r7, pc}

0800b3f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b3f8:	b084      	sub	sp, #16
 800b3fa:	b580      	push	{r7, lr}
 800b3fc:	b086      	sub	sp, #24
 800b3fe:	af00      	add	r7, sp, #0
 800b400:	6078      	str	r0, [r7, #4]
 800b402:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800b406:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b40a:	2300      	movs	r3, #0
 800b40c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b412:	2300      	movs	r3, #0
 800b414:	613b      	str	r3, [r7, #16]
 800b416:	e009      	b.n	800b42c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b418:	687a      	ldr	r2, [r7, #4]
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	3340      	adds	r3, #64	@ 0x40
 800b41e:	009b      	lsls	r3, r3, #2
 800b420:	4413      	add	r3, r2
 800b422:	2200      	movs	r2, #0
 800b424:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b426:	693b      	ldr	r3, [r7, #16]
 800b428:	3301      	adds	r3, #1
 800b42a:	613b      	str	r3, [r7, #16]
 800b42c:	693b      	ldr	r3, [r7, #16]
 800b42e:	2b0e      	cmp	r3, #14
 800b430:	d9f2      	bls.n	800b418 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b432:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b436:	2b00      	cmp	r3, #0
 800b438:	d11c      	bne.n	800b474 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b440:	685b      	ldr	r3, [r3, #4]
 800b442:	68fa      	ldr	r2, [r7, #12]
 800b444:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b448:	f043 0302 	orr.w	r3, r3, #2
 800b44c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b452:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	601a      	str	r2, [r3, #0]
 800b472:	e005      	b.n	800b480 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b478:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800b486:	461a      	mov	r2, r3
 800b488:	2300      	movs	r3, #0
 800b48a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b48c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b490:	2b01      	cmp	r3, #1
 800b492:	d10d      	bne.n	800b4b0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b494:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d104      	bne.n	800b4a6 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b49c:	2100      	movs	r1, #0
 800b49e:	6878      	ldr	r0, [r7, #4]
 800b4a0:	f000 f97a 	bl	800b798 <USB_SetDevSpeed>
 800b4a4:	e01a      	b.n	800b4dc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b4a6:	2101      	movs	r1, #1
 800b4a8:	6878      	ldr	r0, [r7, #4]
 800b4aa:	f000 f975 	bl	800b798 <USB_SetDevSpeed>
 800b4ae:	e015      	b.n	800b4dc <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800b4b0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800b4b4:	2b03      	cmp	r3, #3
 800b4b6:	d10d      	bne.n	800b4d4 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b4b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d104      	bne.n	800b4ca <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b4c0:	2100      	movs	r1, #0
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 f968 	bl	800b798 <USB_SetDevSpeed>
 800b4c8:	e008      	b.n	800b4dc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b4ca:	2101      	movs	r1, #1
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f000 f963 	bl	800b798 <USB_SetDevSpeed>
 800b4d2:	e003      	b.n	800b4dc <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b4d4:	2103      	movs	r1, #3
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 f95e 	bl	800b798 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b4dc:	2110      	movs	r1, #16
 800b4de:	6878      	ldr	r0, [r7, #4]
 800b4e0:	f000 f8fa 	bl	800b6d8 <USB_FlushTxFifo>
 800b4e4:	4603      	mov	r3, r0
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d001      	beq.n	800b4ee <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b4ee:	6878      	ldr	r0, [r7, #4]
 800b4f0:	f000 f924 	bl	800b73c <USB_FlushRxFifo>
 800b4f4:	4603      	mov	r3, r0
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d001      	beq.n	800b4fe <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 800b4fa:	2301      	movs	r3, #1
 800b4fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b504:	461a      	mov	r2, r3
 800b506:	2300      	movs	r3, #0
 800b508:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b510:	461a      	mov	r2, r3
 800b512:	2300      	movs	r3, #0
 800b514:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b51c:	461a      	mov	r2, r3
 800b51e:	2300      	movs	r3, #0
 800b520:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b522:	2300      	movs	r3, #0
 800b524:	613b      	str	r3, [r7, #16]
 800b526:	e043      	b.n	800b5b0 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b528:	693b      	ldr	r3, [r7, #16]
 800b52a:	015a      	lsls	r2, r3, #5
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	4413      	add	r3, r2
 800b530:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b53a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b53e:	d118      	bne.n	800b572 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d10a      	bne.n	800b55c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b546:	693b      	ldr	r3, [r7, #16]
 800b548:	015a      	lsls	r2, r3, #5
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	4413      	add	r3, r2
 800b54e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b552:	461a      	mov	r2, r3
 800b554:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b558:	6013      	str	r3, [r2, #0]
 800b55a:	e013      	b.n	800b584 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b55c:	693b      	ldr	r3, [r7, #16]
 800b55e:	015a      	lsls	r2, r3, #5
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	4413      	add	r3, r2
 800b564:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b568:	461a      	mov	r2, r3
 800b56a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b56e:	6013      	str	r3, [r2, #0]
 800b570:	e008      	b.n	800b584 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b572:	693b      	ldr	r3, [r7, #16]
 800b574:	015a      	lsls	r2, r3, #5
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	4413      	add	r3, r2
 800b57a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b57e:	461a      	mov	r2, r3
 800b580:	2300      	movs	r3, #0
 800b582:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b584:	693b      	ldr	r3, [r7, #16]
 800b586:	015a      	lsls	r2, r3, #5
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	4413      	add	r3, r2
 800b58c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b590:	461a      	mov	r2, r3
 800b592:	2300      	movs	r3, #0
 800b594:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b596:	693b      	ldr	r3, [r7, #16]
 800b598:	015a      	lsls	r2, r3, #5
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	4413      	add	r3, r2
 800b59e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b5a2:	461a      	mov	r2, r3
 800b5a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b5a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	3301      	adds	r3, #1
 800b5ae:	613b      	str	r3, [r7, #16]
 800b5b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b5b4:	461a      	mov	r2, r3
 800b5b6:	693b      	ldr	r3, [r7, #16]
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d3b5      	bcc.n	800b528 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b5bc:	2300      	movs	r3, #0
 800b5be:	613b      	str	r3, [r7, #16]
 800b5c0:	e043      	b.n	800b64a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	015a      	lsls	r2, r3, #5
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	4413      	add	r3, r2
 800b5ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b5d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b5d8:	d118      	bne.n	800b60c <USB_DevInit+0x214>
    {
      if (i == 0U)
 800b5da:	693b      	ldr	r3, [r7, #16]
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d10a      	bne.n	800b5f6 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	015a      	lsls	r2, r3, #5
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	4413      	add	r3, r2
 800b5e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b5ec:	461a      	mov	r2, r3
 800b5ee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800b5f2:	6013      	str	r3, [r2, #0]
 800b5f4:	e013      	b.n	800b61e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b5f6:	693b      	ldr	r3, [r7, #16]
 800b5f8:	015a      	lsls	r2, r3, #5
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	4413      	add	r3, r2
 800b5fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b602:	461a      	mov	r2, r3
 800b604:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800b608:	6013      	str	r3, [r2, #0]
 800b60a:	e008      	b.n	800b61e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b60c:	693b      	ldr	r3, [r7, #16]
 800b60e:	015a      	lsls	r2, r3, #5
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	4413      	add	r3, r2
 800b614:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b618:	461a      	mov	r2, r3
 800b61a:	2300      	movs	r3, #0
 800b61c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800b61e:	693b      	ldr	r3, [r7, #16]
 800b620:	015a      	lsls	r2, r3, #5
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	4413      	add	r3, r2
 800b626:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b62a:	461a      	mov	r2, r3
 800b62c:	2300      	movs	r3, #0
 800b62e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800b630:	693b      	ldr	r3, [r7, #16]
 800b632:	015a      	lsls	r2, r3, #5
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	4413      	add	r3, r2
 800b638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b63c:	461a      	mov	r2, r3
 800b63e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800b642:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	3301      	adds	r3, #1
 800b648:	613b      	str	r3, [r7, #16]
 800b64a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800b64e:	461a      	mov	r2, r3
 800b650:	693b      	ldr	r3, [r7, #16]
 800b652:	4293      	cmp	r3, r2
 800b654:	d3b5      	bcc.n	800b5c2 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b65c:	691b      	ldr	r3, [r3, #16]
 800b65e:	68fa      	ldr	r2, [r7, #12]
 800b660:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800b664:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b668:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	2200      	movs	r2, #0
 800b66e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800b676:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800b678:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d105      	bne.n	800b68c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	699b      	ldr	r3, [r3, #24]
 800b684:	f043 0210 	orr.w	r2, r3, #16
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	699a      	ldr	r2, [r3, #24]
 800b690:	4b0f      	ldr	r3, [pc, #60]	@ (800b6d0 <USB_DevInit+0x2d8>)
 800b692:	4313      	orrs	r3, r2
 800b694:	687a      	ldr	r2, [r7, #4]
 800b696:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800b698:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d005      	beq.n	800b6ac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	699b      	ldr	r3, [r3, #24]
 800b6a4:	f043 0208 	orr.w	r2, r3, #8
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800b6ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800b6b0:	2b01      	cmp	r3, #1
 800b6b2:	d105      	bne.n	800b6c0 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	699a      	ldr	r2, [r3, #24]
 800b6b8:	4b06      	ldr	r3, [pc, #24]	@ (800b6d4 <USB_DevInit+0x2dc>)
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	687a      	ldr	r2, [r7, #4]
 800b6be:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800b6c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6c2:	4618      	mov	r0, r3
 800b6c4:	3718      	adds	r7, #24
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b6cc:	b004      	add	sp, #16
 800b6ce:	4770      	bx	lr
 800b6d0:	803c3800 	.word	0x803c3800
 800b6d4:	40000004 	.word	0x40000004

0800b6d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800b6d8:	b480      	push	{r7}
 800b6da:	b085      	sub	sp, #20
 800b6dc:	af00      	add	r7, sp, #0
 800b6de:	6078      	str	r0, [r7, #4]
 800b6e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b6f2:	d901      	bls.n	800b6f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800b6f4:	2303      	movs	r3, #3
 800b6f6:	e01b      	b.n	800b730 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	691b      	ldr	r3, [r3, #16]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	daf2      	bge.n	800b6e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800b700:	2300      	movs	r3, #0
 800b702:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	019b      	lsls	r3, r3, #6
 800b708:	f043 0220 	orr.w	r2, r3, #32
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	3301      	adds	r3, #1
 800b714:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b71c:	d901      	bls.n	800b722 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800b71e:	2303      	movs	r3, #3
 800b720:	e006      	b.n	800b730 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	691b      	ldr	r3, [r3, #16]
 800b726:	f003 0320 	and.w	r3, r3, #32
 800b72a:	2b20      	cmp	r3, #32
 800b72c:	d0f0      	beq.n	800b710 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800b72e:	2300      	movs	r3, #0
}
 800b730:	4618      	mov	r0, r3
 800b732:	3714      	adds	r7, #20
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr

0800b73c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b085      	sub	sp, #20
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b744:	2300      	movs	r3, #0
 800b746:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	3301      	adds	r3, #1
 800b74c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b754:	d901      	bls.n	800b75a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800b756:	2303      	movs	r3, #3
 800b758:	e018      	b.n	800b78c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	691b      	ldr	r3, [r3, #16]
 800b75e:	2b00      	cmp	r3, #0
 800b760:	daf2      	bge.n	800b748 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800b762:	2300      	movs	r3, #0
 800b764:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2210      	movs	r2, #16
 800b76a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	3301      	adds	r3, #1
 800b770:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800b778:	d901      	bls.n	800b77e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800b77a:	2303      	movs	r3, #3
 800b77c:	e006      	b.n	800b78c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	691b      	ldr	r3, [r3, #16]
 800b782:	f003 0310 	and.w	r3, r3, #16
 800b786:	2b10      	cmp	r3, #16
 800b788:	d0f0      	beq.n	800b76c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800b78a:	2300      	movs	r3, #0
}
 800b78c:	4618      	mov	r0, r3
 800b78e:	3714      	adds	r7, #20
 800b790:	46bd      	mov	sp, r7
 800b792:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b796:	4770      	bx	lr

0800b798 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800b798:	b480      	push	{r7}
 800b79a:	b085      	sub	sp, #20
 800b79c:	af00      	add	r7, sp, #0
 800b79e:	6078      	str	r0, [r7, #4]
 800b7a0:	460b      	mov	r3, r1
 800b7a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7ae:	681a      	ldr	r2, [r3, #0]
 800b7b0:	78fb      	ldrb	r3, [r7, #3]
 800b7b2:	68f9      	ldr	r1, [r7, #12]
 800b7b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b7b8:	4313      	orrs	r3, r2
 800b7ba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800b7bc:	2300      	movs	r3, #0
}
 800b7be:	4618      	mov	r0, r3
 800b7c0:	3714      	adds	r7, #20
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c8:	4770      	bx	lr

0800b7ca <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800b7ca:	b480      	push	{r7}
 800b7cc:	b087      	sub	sp, #28
 800b7ce:	af00      	add	r7, sp, #0
 800b7d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	f003 0306 	and.w	r3, r3, #6
 800b7e2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	2b00      	cmp	r3, #0
 800b7e8:	d102      	bne.n	800b7f0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	75fb      	strb	r3, [r7, #23]
 800b7ee:	e00a      	b.n	800b806 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	2b02      	cmp	r3, #2
 800b7f4:	d002      	beq.n	800b7fc <USB_GetDevSpeed+0x32>
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	2b06      	cmp	r3, #6
 800b7fa:	d102      	bne.n	800b802 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800b7fc:	2302      	movs	r3, #2
 800b7fe:	75fb      	strb	r3, [r7, #23]
 800b800:	e001      	b.n	800b806 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800b802:	230f      	movs	r3, #15
 800b804:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800b806:	7dfb      	ldrb	r3, [r7, #23]
}
 800b808:	4618      	mov	r0, r3
 800b80a:	371c      	adds	r7, #28
 800b80c:	46bd      	mov	sp, r7
 800b80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b812:	4770      	bx	lr

0800b814 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b814:	b480      	push	{r7}
 800b816:	b085      	sub	sp, #20
 800b818:	af00      	add	r7, sp, #0
 800b81a:	6078      	str	r0, [r7, #4]
 800b81c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b822:	683b      	ldr	r3, [r7, #0]
 800b824:	781b      	ldrb	r3, [r3, #0]
 800b826:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	785b      	ldrb	r3, [r3, #1]
 800b82c:	2b01      	cmp	r3, #1
 800b82e:	d139      	bne.n	800b8a4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b836:	69da      	ldr	r2, [r3, #28]
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	781b      	ldrb	r3, [r3, #0]
 800b83c:	f003 030f 	and.w	r3, r3, #15
 800b840:	2101      	movs	r1, #1
 800b842:	fa01 f303 	lsl.w	r3, r1, r3
 800b846:	b29b      	uxth	r3, r3
 800b848:	68f9      	ldr	r1, [r7, #12]
 800b84a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b84e:	4313      	orrs	r3, r2
 800b850:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800b852:	68bb      	ldr	r3, [r7, #8]
 800b854:	015a      	lsls	r2, r3, #5
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	4413      	add	r3, r2
 800b85a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b864:	2b00      	cmp	r3, #0
 800b866:	d153      	bne.n	800b910 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	015a      	lsls	r2, r3, #5
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	4413      	add	r3, r2
 800b870:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b874:	681a      	ldr	r2, [r3, #0]
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	689b      	ldr	r3, [r3, #8]
 800b87a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	791b      	ldrb	r3, [r3, #4]
 800b882:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b884:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	059b      	lsls	r3, r3, #22
 800b88a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800b88c:	431a      	orrs	r2, r3
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	0159      	lsls	r1, r3, #5
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	440b      	add	r3, r1
 800b896:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b89a:	4619      	mov	r1, r3
 800b89c:	4b20      	ldr	r3, [pc, #128]	@ (800b920 <USB_ActivateEndpoint+0x10c>)
 800b89e:	4313      	orrs	r3, r2
 800b8a0:	600b      	str	r3, [r1, #0]
 800b8a2:	e035      	b.n	800b910 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800b8a4:	68fb      	ldr	r3, [r7, #12]
 800b8a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b8aa:	69da      	ldr	r2, [r3, #28]
 800b8ac:	683b      	ldr	r3, [r7, #0]
 800b8ae:	781b      	ldrb	r3, [r3, #0]
 800b8b0:	f003 030f 	and.w	r3, r3, #15
 800b8b4:	2101      	movs	r1, #1
 800b8b6:	fa01 f303 	lsl.w	r3, r1, r3
 800b8ba:	041b      	lsls	r3, r3, #16
 800b8bc:	68f9      	ldr	r1, [r7, #12]
 800b8be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b8c2:	4313      	orrs	r3, r2
 800b8c4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800b8c6:	68bb      	ldr	r3, [r7, #8]
 800b8c8:	015a      	lsls	r2, r3, #5
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	4413      	add	r3, r2
 800b8ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d119      	bne.n	800b910 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b8dc:	68bb      	ldr	r3, [r7, #8]
 800b8de:	015a      	lsls	r2, r3, #5
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	4413      	add	r3, r2
 800b8e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b8e8:	681a      	ldr	r2, [r3, #0]
 800b8ea:	683b      	ldr	r3, [r7, #0]
 800b8ec:	689b      	ldr	r3, [r3, #8]
 800b8ee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800b8f2:	683b      	ldr	r3, [r7, #0]
 800b8f4:	791b      	ldrb	r3, [r3, #4]
 800b8f6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800b8f8:	430b      	orrs	r3, r1
 800b8fa:	431a      	orrs	r2, r3
 800b8fc:	68bb      	ldr	r3, [r7, #8]
 800b8fe:	0159      	lsls	r1, r3, #5
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	440b      	add	r3, r1
 800b904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800b908:	4619      	mov	r1, r3
 800b90a:	4b05      	ldr	r3, [pc, #20]	@ (800b920 <USB_ActivateEndpoint+0x10c>)
 800b90c:	4313      	orrs	r3, r2
 800b90e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800b910:	2300      	movs	r3, #0
}
 800b912:	4618      	mov	r0, r3
 800b914:	3714      	adds	r7, #20
 800b916:	46bd      	mov	sp, r7
 800b918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91c:	4770      	bx	lr
 800b91e:	bf00      	nop
 800b920:	10008000 	.word	0x10008000

0800b924 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800b924:	b480      	push	{r7}
 800b926:	b085      	sub	sp, #20
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
 800b92c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b932:	683b      	ldr	r3, [r7, #0]
 800b934:	781b      	ldrb	r3, [r3, #0]
 800b936:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800b938:	683b      	ldr	r3, [r7, #0]
 800b93a:	785b      	ldrb	r3, [r3, #1]
 800b93c:	2b01      	cmp	r3, #1
 800b93e:	d161      	bne.n	800ba04 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b940:	68bb      	ldr	r3, [r7, #8]
 800b942:	015a      	lsls	r2, r3, #5
 800b944:	68fb      	ldr	r3, [r7, #12]
 800b946:	4413      	add	r3, r2
 800b948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800b952:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b956:	d11f      	bne.n	800b998 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b958:	68bb      	ldr	r3, [r7, #8]
 800b95a:	015a      	lsls	r2, r3, #5
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	4413      	add	r3, r2
 800b960:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	68ba      	ldr	r2, [r7, #8]
 800b968:	0151      	lsls	r1, r2, #5
 800b96a:	68fa      	ldr	r2, [r7, #12]
 800b96c:	440a      	add	r2, r1
 800b96e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b972:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b976:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800b978:	68bb      	ldr	r3, [r7, #8]
 800b97a:	015a      	lsls	r2, r3, #5
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	4413      	add	r3, r2
 800b980:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	68ba      	ldr	r2, [r7, #8]
 800b988:	0151      	lsls	r1, r2, #5
 800b98a:	68fa      	ldr	r2, [r7, #12]
 800b98c:	440a      	add	r2, r1
 800b98e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800b992:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800b996:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b99e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	f003 030f 	and.w	r3, r3, #15
 800b9a8:	2101      	movs	r1, #1
 800b9aa:	fa01 f303 	lsl.w	r3, r1, r3
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	43db      	mvns	r3, r3
 800b9b2:	68f9      	ldr	r1, [r7, #12]
 800b9b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9b8:	4013      	ands	r3, r2
 800b9ba:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800b9bc:	68fb      	ldr	r3, [r7, #12]
 800b9be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800b9c2:	69da      	ldr	r2, [r3, #28]
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	781b      	ldrb	r3, [r3, #0]
 800b9c8:	f003 030f 	and.w	r3, r3, #15
 800b9cc:	2101      	movs	r1, #1
 800b9ce:	fa01 f303 	lsl.w	r3, r1, r3
 800b9d2:	b29b      	uxth	r3, r3
 800b9d4:	43db      	mvns	r3, r3
 800b9d6:	68f9      	ldr	r1, [r7, #12]
 800b9d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800b9dc:	4013      	ands	r3, r2
 800b9de:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800b9e0:	68bb      	ldr	r3, [r7, #8]
 800b9e2:	015a      	lsls	r2, r3, #5
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	4413      	add	r3, r2
 800b9e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9ec:	681a      	ldr	r2, [r3, #0]
 800b9ee:	68bb      	ldr	r3, [r7, #8]
 800b9f0:	0159      	lsls	r1, r3, #5
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	440b      	add	r3, r1
 800b9f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800b9fa:	4619      	mov	r1, r3
 800b9fc:	4b35      	ldr	r3, [pc, #212]	@ (800bad4 <USB_DeactivateEndpoint+0x1b0>)
 800b9fe:	4013      	ands	r3, r2
 800ba00:	600b      	str	r3, [r1, #0]
 800ba02:	e060      	b.n	800bac6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba04:	68bb      	ldr	r3, [r7, #8]
 800ba06:	015a      	lsls	r2, r3, #5
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	4413      	add	r3, r2
 800ba0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ba16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ba1a:	d11f      	bne.n	800ba5c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	015a      	lsls	r2, r3, #5
 800ba20:	68fb      	ldr	r3, [r7, #12]
 800ba22:	4413      	add	r3, r2
 800ba24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	68ba      	ldr	r2, [r7, #8]
 800ba2c:	0151      	lsls	r1, r2, #5
 800ba2e:	68fa      	ldr	r2, [r7, #12]
 800ba30:	440a      	add	r2, r1
 800ba32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ba3a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	015a      	lsls	r2, r3, #5
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	4413      	add	r3, r2
 800ba44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	68ba      	ldr	r2, [r7, #8]
 800ba4c:	0151      	lsls	r1, r2, #5
 800ba4e:	68fa      	ldr	r2, [r7, #12]
 800ba50:	440a      	add	r2, r1
 800ba52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ba56:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ba5a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	781b      	ldrb	r3, [r3, #0]
 800ba68:	f003 030f 	and.w	r3, r3, #15
 800ba6c:	2101      	movs	r1, #1
 800ba6e:	fa01 f303 	lsl.w	r3, r1, r3
 800ba72:	041b      	lsls	r3, r3, #16
 800ba74:	43db      	mvns	r3, r3
 800ba76:	68f9      	ldr	r1, [r7, #12]
 800ba78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ba7c:	4013      	ands	r3, r2
 800ba7e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ba86:	69da      	ldr	r2, [r3, #28]
 800ba88:	683b      	ldr	r3, [r7, #0]
 800ba8a:	781b      	ldrb	r3, [r3, #0]
 800ba8c:	f003 030f 	and.w	r3, r3, #15
 800ba90:	2101      	movs	r1, #1
 800ba92:	fa01 f303 	lsl.w	r3, r1, r3
 800ba96:	041b      	lsls	r3, r3, #16
 800ba98:	43db      	mvns	r3, r3
 800ba9a:	68f9      	ldr	r1, [r7, #12]
 800ba9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800baa0:	4013      	ands	r3, r2
 800baa2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800baa4:	68bb      	ldr	r3, [r7, #8]
 800baa6:	015a      	lsls	r2, r3, #5
 800baa8:	68fb      	ldr	r3, [r7, #12]
 800baaa:	4413      	add	r3, r2
 800baac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bab0:	681a      	ldr	r2, [r3, #0]
 800bab2:	68bb      	ldr	r3, [r7, #8]
 800bab4:	0159      	lsls	r1, r3, #5
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	440b      	add	r3, r1
 800baba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800babe:	4619      	mov	r1, r3
 800bac0:	4b05      	ldr	r3, [pc, #20]	@ (800bad8 <USB_DeactivateEndpoint+0x1b4>)
 800bac2:	4013      	ands	r3, r2
 800bac4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800bac6:	2300      	movs	r3, #0
}
 800bac8:	4618      	mov	r0, r3
 800baca:	3714      	adds	r7, #20
 800bacc:	46bd      	mov	sp, r7
 800bace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bad2:	4770      	bx	lr
 800bad4:	ec337800 	.word	0xec337800
 800bad8:	eff37800 	.word	0xeff37800

0800badc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800badc:	b580      	push	{r7, lr}
 800bade:	b08a      	sub	sp, #40	@ 0x28
 800bae0:	af02      	add	r7, sp, #8
 800bae2:	60f8      	str	r0, [r7, #12]
 800bae4:	60b9      	str	r1, [r7, #8]
 800bae6:	4613      	mov	r3, r2
 800bae8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800baee:	68bb      	ldr	r3, [r7, #8]
 800baf0:	781b      	ldrb	r3, [r3, #0]
 800baf2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	785b      	ldrb	r3, [r3, #1]
 800baf8:	2b01      	cmp	r3, #1
 800bafa:	f040 8181 	bne.w	800be00 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800bafe:	68bb      	ldr	r3, [r7, #8]
 800bb00:	691b      	ldr	r3, [r3, #16]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d132      	bne.n	800bb6c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb06:	69bb      	ldr	r3, [r7, #24]
 800bb08:	015a      	lsls	r2, r3, #5
 800bb0a:	69fb      	ldr	r3, [r7, #28]
 800bb0c:	4413      	add	r3, r2
 800bb0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb12:	691a      	ldr	r2, [r3, #16]
 800bb14:	69bb      	ldr	r3, [r7, #24]
 800bb16:	0159      	lsls	r1, r3, #5
 800bb18:	69fb      	ldr	r3, [r7, #28]
 800bb1a:	440b      	add	r3, r1
 800bb1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb20:	4619      	mov	r1, r3
 800bb22:	4ba5      	ldr	r3, [pc, #660]	@ (800bdb8 <USB_EPStartXfer+0x2dc>)
 800bb24:	4013      	ands	r3, r2
 800bb26:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bb28:	69bb      	ldr	r3, [r7, #24]
 800bb2a:	015a      	lsls	r2, r3, #5
 800bb2c:	69fb      	ldr	r3, [r7, #28]
 800bb2e:	4413      	add	r3, r2
 800bb30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb34:	691b      	ldr	r3, [r3, #16]
 800bb36:	69ba      	ldr	r2, [r7, #24]
 800bb38:	0151      	lsls	r1, r2, #5
 800bb3a:	69fa      	ldr	r2, [r7, #28]
 800bb3c:	440a      	add	r2, r1
 800bb3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bb42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bb46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb48:	69bb      	ldr	r3, [r7, #24]
 800bb4a:	015a      	lsls	r2, r3, #5
 800bb4c:	69fb      	ldr	r3, [r7, #28]
 800bb4e:	4413      	add	r3, r2
 800bb50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb54:	691a      	ldr	r2, [r3, #16]
 800bb56:	69bb      	ldr	r3, [r7, #24]
 800bb58:	0159      	lsls	r1, r3, #5
 800bb5a:	69fb      	ldr	r3, [r7, #28]
 800bb5c:	440b      	add	r3, r1
 800bb5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb62:	4619      	mov	r1, r3
 800bb64:	4b95      	ldr	r3, [pc, #596]	@ (800bdbc <USB_EPStartXfer+0x2e0>)
 800bb66:	4013      	ands	r3, r2
 800bb68:	610b      	str	r3, [r1, #16]
 800bb6a:	e092      	b.n	800bc92 <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bb6c:	69bb      	ldr	r3, [r7, #24]
 800bb6e:	015a      	lsls	r2, r3, #5
 800bb70:	69fb      	ldr	r3, [r7, #28]
 800bb72:	4413      	add	r3, r2
 800bb74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb78:	691a      	ldr	r2, [r3, #16]
 800bb7a:	69bb      	ldr	r3, [r7, #24]
 800bb7c:	0159      	lsls	r1, r3, #5
 800bb7e:	69fb      	ldr	r3, [r7, #28]
 800bb80:	440b      	add	r3, r1
 800bb82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb86:	4619      	mov	r1, r3
 800bb88:	4b8c      	ldr	r3, [pc, #560]	@ (800bdbc <USB_EPStartXfer+0x2e0>)
 800bb8a:	4013      	ands	r3, r2
 800bb8c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bb8e:	69bb      	ldr	r3, [r7, #24]
 800bb90:	015a      	lsls	r2, r3, #5
 800bb92:	69fb      	ldr	r3, [r7, #28]
 800bb94:	4413      	add	r3, r2
 800bb96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bb9a:	691a      	ldr	r2, [r3, #16]
 800bb9c:	69bb      	ldr	r3, [r7, #24]
 800bb9e:	0159      	lsls	r1, r3, #5
 800bba0:	69fb      	ldr	r3, [r7, #28]
 800bba2:	440b      	add	r3, r1
 800bba4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bba8:	4619      	mov	r1, r3
 800bbaa:	4b83      	ldr	r3, [pc, #524]	@ (800bdb8 <USB_EPStartXfer+0x2dc>)
 800bbac:	4013      	ands	r3, r2
 800bbae:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800bbb0:	69bb      	ldr	r3, [r7, #24]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d11a      	bne.n	800bbec <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800bbb6:	68bb      	ldr	r3, [r7, #8]
 800bbb8:	691a      	ldr	r2, [r3, #16]
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	689b      	ldr	r3, [r3, #8]
 800bbbe:	429a      	cmp	r2, r3
 800bbc0:	d903      	bls.n	800bbca <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	689a      	ldr	r2, [r3, #8]
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800bbca:	69bb      	ldr	r3, [r7, #24]
 800bbcc:	015a      	lsls	r2, r3, #5
 800bbce:	69fb      	ldr	r3, [r7, #28]
 800bbd0:	4413      	add	r3, r2
 800bbd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbd6:	691b      	ldr	r3, [r3, #16]
 800bbd8:	69ba      	ldr	r2, [r7, #24]
 800bbda:	0151      	lsls	r1, r2, #5
 800bbdc:	69fa      	ldr	r2, [r7, #28]
 800bbde:	440a      	add	r2, r1
 800bbe0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bbe4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bbe8:	6113      	str	r3, [r2, #16]
 800bbea:	e01b      	b.n	800bc24 <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bbec:	69bb      	ldr	r3, [r7, #24]
 800bbee:	015a      	lsls	r2, r3, #5
 800bbf0:	69fb      	ldr	r3, [r7, #28]
 800bbf2:	4413      	add	r3, r2
 800bbf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bbf8:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	6919      	ldr	r1, [r3, #16]
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	689b      	ldr	r3, [r3, #8]
 800bc02:	440b      	add	r3, r1
 800bc04:	1e59      	subs	r1, r3, #1
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	689b      	ldr	r3, [r3, #8]
 800bc0a:	fbb1 f3f3 	udiv	r3, r1, r3
 800bc0e:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800bc10:	4b6b      	ldr	r3, [pc, #428]	@ (800bdc0 <USB_EPStartXfer+0x2e4>)
 800bc12:	400b      	ands	r3, r1
 800bc14:	69b9      	ldr	r1, [r7, #24]
 800bc16:	0148      	lsls	r0, r1, #5
 800bc18:	69f9      	ldr	r1, [r7, #28]
 800bc1a:	4401      	add	r1, r0
 800bc1c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bc20:	4313      	orrs	r3, r2
 800bc22:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	015a      	lsls	r2, r3, #5
 800bc28:	69fb      	ldr	r3, [r7, #28]
 800bc2a:	4413      	add	r3, r2
 800bc2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc30:	691a      	ldr	r2, [r3, #16]
 800bc32:	68bb      	ldr	r3, [r7, #8]
 800bc34:	691b      	ldr	r3, [r3, #16]
 800bc36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bc3a:	69b9      	ldr	r1, [r7, #24]
 800bc3c:	0148      	lsls	r0, r1, #5
 800bc3e:	69f9      	ldr	r1, [r7, #28]
 800bc40:	4401      	add	r1, r0
 800bc42:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800bc46:	4313      	orrs	r3, r2
 800bc48:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bc4a:	68bb      	ldr	r3, [r7, #8]
 800bc4c:	791b      	ldrb	r3, [r3, #4]
 800bc4e:	2b01      	cmp	r3, #1
 800bc50:	d11f      	bne.n	800bc92 <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bc52:	69bb      	ldr	r3, [r7, #24]
 800bc54:	015a      	lsls	r2, r3, #5
 800bc56:	69fb      	ldr	r3, [r7, #28]
 800bc58:	4413      	add	r3, r2
 800bc5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc5e:	691b      	ldr	r3, [r3, #16]
 800bc60:	69ba      	ldr	r2, [r7, #24]
 800bc62:	0151      	lsls	r1, r2, #5
 800bc64:	69fa      	ldr	r2, [r7, #28]
 800bc66:	440a      	add	r2, r1
 800bc68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc6c:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800bc70:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bc72:	69bb      	ldr	r3, [r7, #24]
 800bc74:	015a      	lsls	r2, r3, #5
 800bc76:	69fb      	ldr	r3, [r7, #28]
 800bc78:	4413      	add	r3, r2
 800bc7a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bc7e:	691b      	ldr	r3, [r3, #16]
 800bc80:	69ba      	ldr	r2, [r7, #24]
 800bc82:	0151      	lsls	r1, r2, #5
 800bc84:	69fa      	ldr	r2, [r7, #28]
 800bc86:	440a      	add	r2, r1
 800bc88:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bc8c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bc90:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800bc92:	79fb      	ldrb	r3, [r7, #7]
 800bc94:	2b01      	cmp	r3, #1
 800bc96:	d14b      	bne.n	800bd30 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bc98:	68bb      	ldr	r3, [r7, #8]
 800bc9a:	69db      	ldr	r3, [r3, #28]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d009      	beq.n	800bcb4 <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800bca0:	69bb      	ldr	r3, [r7, #24]
 800bca2:	015a      	lsls	r2, r3, #5
 800bca4:	69fb      	ldr	r3, [r7, #28]
 800bca6:	4413      	add	r3, r2
 800bca8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcac:	461a      	mov	r2, r3
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	69db      	ldr	r3, [r3, #28]
 800bcb2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800bcb4:	68bb      	ldr	r3, [r7, #8]
 800bcb6:	791b      	ldrb	r3, [r3, #4]
 800bcb8:	2b01      	cmp	r3, #1
 800bcba:	d128      	bne.n	800bd0e <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bcbc:	69fb      	ldr	r3, [r7, #28]
 800bcbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bcc2:	689b      	ldr	r3, [r3, #8]
 800bcc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bcc8:	2b00      	cmp	r3, #0
 800bcca:	d110      	bne.n	800bcee <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bccc:	69bb      	ldr	r3, [r7, #24]
 800bcce:	015a      	lsls	r2, r3, #5
 800bcd0:	69fb      	ldr	r3, [r7, #28]
 800bcd2:	4413      	add	r3, r2
 800bcd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	69ba      	ldr	r2, [r7, #24]
 800bcdc:	0151      	lsls	r1, r2, #5
 800bcde:	69fa      	ldr	r2, [r7, #28]
 800bce0:	440a      	add	r2, r1
 800bce2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bce6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bcea:	6013      	str	r3, [r2, #0]
 800bcec:	e00f      	b.n	800bd0e <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bcee:	69bb      	ldr	r3, [r7, #24]
 800bcf0:	015a      	lsls	r2, r3, #5
 800bcf2:	69fb      	ldr	r3, [r7, #28]
 800bcf4:	4413      	add	r3, r2
 800bcf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	69ba      	ldr	r2, [r7, #24]
 800bcfe:	0151      	lsls	r1, r2, #5
 800bd00:	69fa      	ldr	r2, [r7, #28]
 800bd02:	440a      	add	r2, r1
 800bd04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bd0c:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd0e:	69bb      	ldr	r3, [r7, #24]
 800bd10:	015a      	lsls	r2, r3, #5
 800bd12:	69fb      	ldr	r3, [r7, #28]
 800bd14:	4413      	add	r3, r2
 800bd16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd1a:	681b      	ldr	r3, [r3, #0]
 800bd1c:	69ba      	ldr	r2, [r7, #24]
 800bd1e:	0151      	lsls	r1, r2, #5
 800bd20:	69fa      	ldr	r2, [r7, #28]
 800bd22:	440a      	add	r2, r1
 800bd24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd28:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bd2c:	6013      	str	r3, [r2, #0]
 800bd2e:	e16a      	b.n	800c006 <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800bd30:	69bb      	ldr	r3, [r7, #24]
 800bd32:	015a      	lsls	r2, r3, #5
 800bd34:	69fb      	ldr	r3, [r7, #28]
 800bd36:	4413      	add	r3, r2
 800bd38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	69ba      	ldr	r2, [r7, #24]
 800bd40:	0151      	lsls	r1, r2, #5
 800bd42:	69fa      	ldr	r2, [r7, #28]
 800bd44:	440a      	add	r2, r1
 800bd46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bd4a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800bd4e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800bd50:	68bb      	ldr	r3, [r7, #8]
 800bd52:	791b      	ldrb	r3, [r3, #4]
 800bd54:	2b01      	cmp	r3, #1
 800bd56:	d015      	beq.n	800bd84 <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800bd58:	68bb      	ldr	r3, [r7, #8]
 800bd5a:	691b      	ldr	r3, [r3, #16]
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	f000 8152 	beq.w	800c006 <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800bd62:	69fb      	ldr	r3, [r7, #28]
 800bd64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd68:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bd6a:	68bb      	ldr	r3, [r7, #8]
 800bd6c:	781b      	ldrb	r3, [r3, #0]
 800bd6e:	f003 030f 	and.w	r3, r3, #15
 800bd72:	2101      	movs	r1, #1
 800bd74:	fa01 f303 	lsl.w	r3, r1, r3
 800bd78:	69f9      	ldr	r1, [r7, #28]
 800bd7a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bd7e:	4313      	orrs	r3, r2
 800bd80:	634b      	str	r3, [r1, #52]	@ 0x34
 800bd82:	e140      	b.n	800c006 <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bd84:	69fb      	ldr	r3, [r7, #28]
 800bd86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd8a:	689b      	ldr	r3, [r3, #8]
 800bd8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d117      	bne.n	800bdc4 <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800bd94:	69bb      	ldr	r3, [r7, #24]
 800bd96:	015a      	lsls	r2, r3, #5
 800bd98:	69fb      	ldr	r3, [r7, #28]
 800bd9a:	4413      	add	r3, r2
 800bd9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	69ba      	ldr	r2, [r7, #24]
 800bda4:	0151      	lsls	r1, r2, #5
 800bda6:	69fa      	ldr	r2, [r7, #28]
 800bda8:	440a      	add	r2, r1
 800bdaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bdae:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bdb2:	6013      	str	r3, [r2, #0]
 800bdb4:	e016      	b.n	800bde4 <USB_EPStartXfer+0x308>
 800bdb6:	bf00      	nop
 800bdb8:	e007ffff 	.word	0xe007ffff
 800bdbc:	fff80000 	.word	0xfff80000
 800bdc0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800bdc4:	69bb      	ldr	r3, [r7, #24]
 800bdc6:	015a      	lsls	r2, r3, #5
 800bdc8:	69fb      	ldr	r3, [r7, #28]
 800bdca:	4413      	add	r3, r2
 800bdcc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	69ba      	ldr	r2, [r7, #24]
 800bdd4:	0151      	lsls	r1, r2, #5
 800bdd6:	69fa      	ldr	r2, [r7, #28]
 800bdd8:	440a      	add	r2, r1
 800bdda:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800bdde:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bde2:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800bde4:	68bb      	ldr	r3, [r7, #8]
 800bde6:	68d9      	ldr	r1, [r3, #12]
 800bde8:	68bb      	ldr	r3, [r7, #8]
 800bdea:	781a      	ldrb	r2, [r3, #0]
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	691b      	ldr	r3, [r3, #16]
 800bdf0:	b298      	uxth	r0, r3
 800bdf2:	79fb      	ldrb	r3, [r7, #7]
 800bdf4:	9300      	str	r3, [sp, #0]
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	68f8      	ldr	r0, [r7, #12]
 800bdfa:	f000 f9b9 	bl	800c170 <USB_WritePacket>
 800bdfe:	e102      	b.n	800c006 <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800be00:	69bb      	ldr	r3, [r7, #24]
 800be02:	015a      	lsls	r2, r3, #5
 800be04:	69fb      	ldr	r3, [r7, #28]
 800be06:	4413      	add	r3, r2
 800be08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be0c:	691a      	ldr	r2, [r3, #16]
 800be0e:	69bb      	ldr	r3, [r7, #24]
 800be10:	0159      	lsls	r1, r3, #5
 800be12:	69fb      	ldr	r3, [r7, #28]
 800be14:	440b      	add	r3, r1
 800be16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be1a:	4619      	mov	r1, r3
 800be1c:	4b7c      	ldr	r3, [pc, #496]	@ (800c010 <USB_EPStartXfer+0x534>)
 800be1e:	4013      	ands	r3, r2
 800be20:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800be22:	69bb      	ldr	r3, [r7, #24]
 800be24:	015a      	lsls	r2, r3, #5
 800be26:	69fb      	ldr	r3, [r7, #28]
 800be28:	4413      	add	r3, r2
 800be2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be2e:	691a      	ldr	r2, [r3, #16]
 800be30:	69bb      	ldr	r3, [r7, #24]
 800be32:	0159      	lsls	r1, r3, #5
 800be34:	69fb      	ldr	r3, [r7, #28]
 800be36:	440b      	add	r3, r1
 800be38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be3c:	4619      	mov	r1, r3
 800be3e:	4b75      	ldr	r3, [pc, #468]	@ (800c014 <USB_EPStartXfer+0x538>)
 800be40:	4013      	ands	r3, r2
 800be42:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800be44:	69bb      	ldr	r3, [r7, #24]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d12f      	bne.n	800beaa <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 800be4a:	68bb      	ldr	r3, [r7, #8]
 800be4c:	691b      	ldr	r3, [r3, #16]
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d003      	beq.n	800be5a <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	689a      	ldr	r2, [r3, #8]
 800be56:	68bb      	ldr	r3, [r7, #8]
 800be58:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800be5a:	68bb      	ldr	r3, [r7, #8]
 800be5c:	689a      	ldr	r2, [r3, #8]
 800be5e:	68bb      	ldr	r3, [r7, #8]
 800be60:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800be62:	69bb      	ldr	r3, [r7, #24]
 800be64:	015a      	lsls	r2, r3, #5
 800be66:	69fb      	ldr	r3, [r7, #28]
 800be68:	4413      	add	r3, r2
 800be6a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be6e:	691a      	ldr	r2, [r3, #16]
 800be70:	68bb      	ldr	r3, [r7, #8]
 800be72:	6a1b      	ldr	r3, [r3, #32]
 800be74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800be78:	69b9      	ldr	r1, [r7, #24]
 800be7a:	0148      	lsls	r0, r1, #5
 800be7c:	69f9      	ldr	r1, [r7, #28]
 800be7e:	4401      	add	r1, r0
 800be80:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800be84:	4313      	orrs	r3, r2
 800be86:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800be88:	69bb      	ldr	r3, [r7, #24]
 800be8a:	015a      	lsls	r2, r3, #5
 800be8c:	69fb      	ldr	r3, [r7, #28]
 800be8e:	4413      	add	r3, r2
 800be90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be94:	691b      	ldr	r3, [r3, #16]
 800be96:	69ba      	ldr	r2, [r7, #24]
 800be98:	0151      	lsls	r1, r2, #5
 800be9a:	69fa      	ldr	r2, [r7, #28]
 800be9c:	440a      	add	r2, r1
 800be9e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bea2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bea6:	6113      	str	r3, [r2, #16]
 800bea8:	e05f      	b.n	800bf6a <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800beaa:	68bb      	ldr	r3, [r7, #8]
 800beac:	691b      	ldr	r3, [r3, #16]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	d123      	bne.n	800befa <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800beb2:	69bb      	ldr	r3, [r7, #24]
 800beb4:	015a      	lsls	r2, r3, #5
 800beb6:	69fb      	ldr	r3, [r7, #28]
 800beb8:	4413      	add	r3, r2
 800beba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bebe:	691a      	ldr	r2, [r3, #16]
 800bec0:	68bb      	ldr	r3, [r7, #8]
 800bec2:	689b      	ldr	r3, [r3, #8]
 800bec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bec8:	69b9      	ldr	r1, [r7, #24]
 800beca:	0148      	lsls	r0, r1, #5
 800becc:	69f9      	ldr	r1, [r7, #28]
 800bece:	4401      	add	r1, r0
 800bed0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bed4:	4313      	orrs	r3, r2
 800bed6:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800bed8:	69bb      	ldr	r3, [r7, #24]
 800beda:	015a      	lsls	r2, r3, #5
 800bedc:	69fb      	ldr	r3, [r7, #28]
 800bede:	4413      	add	r3, r2
 800bee0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bee4:	691b      	ldr	r3, [r3, #16]
 800bee6:	69ba      	ldr	r2, [r7, #24]
 800bee8:	0151      	lsls	r1, r2, #5
 800beea:	69fa      	ldr	r2, [r7, #28]
 800beec:	440a      	add	r2, r1
 800beee:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bef2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800bef6:	6113      	str	r3, [r2, #16]
 800bef8:	e037      	b.n	800bf6a <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800befa:	68bb      	ldr	r3, [r7, #8]
 800befc:	691a      	ldr	r2, [r3, #16]
 800befe:	68bb      	ldr	r3, [r7, #8]
 800bf00:	689b      	ldr	r3, [r3, #8]
 800bf02:	4413      	add	r3, r2
 800bf04:	1e5a      	subs	r2, r3, #1
 800bf06:	68bb      	ldr	r3, [r7, #8]
 800bf08:	689b      	ldr	r3, [r3, #8]
 800bf0a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf0e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800bf10:	68bb      	ldr	r3, [r7, #8]
 800bf12:	689b      	ldr	r3, [r3, #8]
 800bf14:	8afa      	ldrh	r2, [r7, #22]
 800bf16:	fb03 f202 	mul.w	r2, r3, r2
 800bf1a:	68bb      	ldr	r3, [r7, #8]
 800bf1c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800bf1e:	69bb      	ldr	r3, [r7, #24]
 800bf20:	015a      	lsls	r2, r3, #5
 800bf22:	69fb      	ldr	r3, [r7, #28]
 800bf24:	4413      	add	r3, r2
 800bf26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf2a:	691a      	ldr	r2, [r3, #16]
 800bf2c:	8afb      	ldrh	r3, [r7, #22]
 800bf2e:	04d9      	lsls	r1, r3, #19
 800bf30:	4b39      	ldr	r3, [pc, #228]	@ (800c018 <USB_EPStartXfer+0x53c>)
 800bf32:	400b      	ands	r3, r1
 800bf34:	69b9      	ldr	r1, [r7, #24]
 800bf36:	0148      	lsls	r0, r1, #5
 800bf38:	69f9      	ldr	r1, [r7, #28]
 800bf3a:	4401      	add	r1, r0
 800bf3c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bf40:	4313      	orrs	r3, r2
 800bf42:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800bf44:	69bb      	ldr	r3, [r7, #24]
 800bf46:	015a      	lsls	r2, r3, #5
 800bf48:	69fb      	ldr	r3, [r7, #28]
 800bf4a:	4413      	add	r3, r2
 800bf4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf50:	691a      	ldr	r2, [r3, #16]
 800bf52:	68bb      	ldr	r3, [r7, #8]
 800bf54:	6a1b      	ldr	r3, [r3, #32]
 800bf56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf5a:	69b9      	ldr	r1, [r7, #24]
 800bf5c:	0148      	lsls	r0, r1, #5
 800bf5e:	69f9      	ldr	r1, [r7, #28]
 800bf60:	4401      	add	r1, r0
 800bf62:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800bf66:	4313      	orrs	r3, r2
 800bf68:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800bf6a:	79fb      	ldrb	r3, [r7, #7]
 800bf6c:	2b01      	cmp	r3, #1
 800bf6e:	d10d      	bne.n	800bf8c <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800bf70:	68bb      	ldr	r3, [r7, #8]
 800bf72:	68db      	ldr	r3, [r3, #12]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d009      	beq.n	800bf8c <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800bf78:	68bb      	ldr	r3, [r7, #8]
 800bf7a:	68d9      	ldr	r1, [r3, #12]
 800bf7c:	69bb      	ldr	r3, [r7, #24]
 800bf7e:	015a      	lsls	r2, r3, #5
 800bf80:	69fb      	ldr	r3, [r7, #28]
 800bf82:	4413      	add	r3, r2
 800bf84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf88:	460a      	mov	r2, r1
 800bf8a:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800bf8c:	68bb      	ldr	r3, [r7, #8]
 800bf8e:	791b      	ldrb	r3, [r3, #4]
 800bf90:	2b01      	cmp	r3, #1
 800bf92:	d128      	bne.n	800bfe6 <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800bf94:	69fb      	ldr	r3, [r7, #28]
 800bf96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf9a:	689b      	ldr	r3, [r3, #8]
 800bf9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d110      	bne.n	800bfc6 <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800bfa4:	69bb      	ldr	r3, [r7, #24]
 800bfa6:	015a      	lsls	r2, r3, #5
 800bfa8:	69fb      	ldr	r3, [r7, #28]
 800bfaa:	4413      	add	r3, r2
 800bfac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	69ba      	ldr	r2, [r7, #24]
 800bfb4:	0151      	lsls	r1, r2, #5
 800bfb6:	69fa      	ldr	r2, [r7, #28]
 800bfb8:	440a      	add	r2, r1
 800bfba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfbe:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800bfc2:	6013      	str	r3, [r2, #0]
 800bfc4:	e00f      	b.n	800bfe6 <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800bfc6:	69bb      	ldr	r3, [r7, #24]
 800bfc8:	015a      	lsls	r2, r3, #5
 800bfca:	69fb      	ldr	r3, [r7, #28]
 800bfcc:	4413      	add	r3, r2
 800bfce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bfd2:	681b      	ldr	r3, [r3, #0]
 800bfd4:	69ba      	ldr	r2, [r7, #24]
 800bfd6:	0151      	lsls	r1, r2, #5
 800bfd8:	69fa      	ldr	r2, [r7, #28]
 800bfda:	440a      	add	r2, r1
 800bfdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800bfe0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800bfe4:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800bfe6:	69bb      	ldr	r3, [r7, #24]
 800bfe8:	015a      	lsls	r2, r3, #5
 800bfea:	69fb      	ldr	r3, [r7, #28]
 800bfec:	4413      	add	r3, r2
 800bfee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	69ba      	ldr	r2, [r7, #24]
 800bff6:	0151      	lsls	r1, r2, #5
 800bff8:	69fa      	ldr	r2, [r7, #28]
 800bffa:	440a      	add	r2, r1
 800bffc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c000:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c004:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c006:	2300      	movs	r3, #0
}
 800c008:	4618      	mov	r0, r3
 800c00a:	3720      	adds	r7, #32
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}
 800c010:	fff80000 	.word	0xfff80000
 800c014:	e007ffff 	.word	0xe007ffff
 800c018:	1ff80000 	.word	0x1ff80000

0800c01c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c01c:	b480      	push	{r7}
 800c01e:	b087      	sub	sp, #28
 800c020:	af00      	add	r7, sp, #0
 800c022:	6078      	str	r0, [r7, #4]
 800c024:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c026:	2300      	movs	r3, #0
 800c028:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c032:	683b      	ldr	r3, [r7, #0]
 800c034:	785b      	ldrb	r3, [r3, #1]
 800c036:	2b01      	cmp	r3, #1
 800c038:	d14a      	bne.n	800c0d0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c03a:	683b      	ldr	r3, [r7, #0]
 800c03c:	781b      	ldrb	r3, [r3, #0]
 800c03e:	015a      	lsls	r2, r3, #5
 800c040:	693b      	ldr	r3, [r7, #16]
 800c042:	4413      	add	r3, r2
 800c044:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c04e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c052:	f040 8086 	bne.w	800c162 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c056:	683b      	ldr	r3, [r7, #0]
 800c058:	781b      	ldrb	r3, [r3, #0]
 800c05a:	015a      	lsls	r2, r3, #5
 800c05c:	693b      	ldr	r3, [r7, #16]
 800c05e:	4413      	add	r3, r2
 800c060:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	683a      	ldr	r2, [r7, #0]
 800c068:	7812      	ldrb	r2, [r2, #0]
 800c06a:	0151      	lsls	r1, r2, #5
 800c06c:	693a      	ldr	r2, [r7, #16]
 800c06e:	440a      	add	r2, r1
 800c070:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c074:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c078:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c07a:	683b      	ldr	r3, [r7, #0]
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	015a      	lsls	r2, r3, #5
 800c080:	693b      	ldr	r3, [r7, #16]
 800c082:	4413      	add	r3, r2
 800c084:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	683a      	ldr	r2, [r7, #0]
 800c08c:	7812      	ldrb	r2, [r2, #0]
 800c08e:	0151      	lsls	r1, r2, #5
 800c090:	693a      	ldr	r2, [r7, #16]
 800c092:	440a      	add	r2, r1
 800c094:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c098:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c09c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	3301      	adds	r3, #1
 800c0a2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d902      	bls.n	800c0b4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	75fb      	strb	r3, [r7, #23]
          break;
 800c0b2:	e056      	b.n	800c162 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c0b4:	683b      	ldr	r3, [r7, #0]
 800c0b6:	781b      	ldrb	r3, [r3, #0]
 800c0b8:	015a      	lsls	r2, r3, #5
 800c0ba:	693b      	ldr	r3, [r7, #16]
 800c0bc:	4413      	add	r3, r2
 800c0be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c0c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c0cc:	d0e7      	beq.n	800c09e <USB_EPStopXfer+0x82>
 800c0ce:	e048      	b.n	800c162 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c0d0:	683b      	ldr	r3, [r7, #0]
 800c0d2:	781b      	ldrb	r3, [r3, #0]
 800c0d4:	015a      	lsls	r2, r3, #5
 800c0d6:	693b      	ldr	r3, [r7, #16]
 800c0d8:	4413      	add	r3, r2
 800c0da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c0e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c0e8:	d13b      	bne.n	800c162 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800c0ea:	683b      	ldr	r3, [r7, #0]
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	015a      	lsls	r2, r3, #5
 800c0f0:	693b      	ldr	r3, [r7, #16]
 800c0f2:	4413      	add	r3, r2
 800c0f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	683a      	ldr	r2, [r7, #0]
 800c0fc:	7812      	ldrb	r2, [r2, #0]
 800c0fe:	0151      	lsls	r1, r2, #5
 800c100:	693a      	ldr	r2, [r7, #16]
 800c102:	440a      	add	r2, r1
 800c104:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c108:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c10c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	781b      	ldrb	r3, [r3, #0]
 800c112:	015a      	lsls	r2, r3, #5
 800c114:	693b      	ldr	r3, [r7, #16]
 800c116:	4413      	add	r3, r2
 800c118:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	683a      	ldr	r2, [r7, #0]
 800c120:	7812      	ldrb	r2, [r2, #0]
 800c122:	0151      	lsls	r1, r2, #5
 800c124:	693a      	ldr	r2, [r7, #16]
 800c126:	440a      	add	r2, r1
 800c128:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c12c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c130:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	3301      	adds	r3, #1
 800c136:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c13e:	4293      	cmp	r3, r2
 800c140:	d902      	bls.n	800c148 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800c142:	2301      	movs	r3, #1
 800c144:	75fb      	strb	r3, [r7, #23]
          break;
 800c146:	e00c      	b.n	800c162 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	781b      	ldrb	r3, [r3, #0]
 800c14c:	015a      	lsls	r2, r3, #5
 800c14e:	693b      	ldr	r3, [r7, #16]
 800c150:	4413      	add	r3, r2
 800c152:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c15c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c160:	d0e7      	beq.n	800c132 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800c162:	7dfb      	ldrb	r3, [r7, #23]
}
 800c164:	4618      	mov	r0, r3
 800c166:	371c      	adds	r7, #28
 800c168:	46bd      	mov	sp, r7
 800c16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c16e:	4770      	bx	lr

0800c170 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c170:	b480      	push	{r7}
 800c172:	b089      	sub	sp, #36	@ 0x24
 800c174:	af00      	add	r7, sp, #0
 800c176:	60f8      	str	r0, [r7, #12]
 800c178:	60b9      	str	r1, [r7, #8]
 800c17a:	4611      	mov	r1, r2
 800c17c:	461a      	mov	r2, r3
 800c17e:	460b      	mov	r3, r1
 800c180:	71fb      	strb	r3, [r7, #7]
 800c182:	4613      	mov	r3, r2
 800c184:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c18a:	68bb      	ldr	r3, [r7, #8]
 800c18c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c18e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800c192:	2b00      	cmp	r3, #0
 800c194:	d123      	bne.n	800c1de <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c196:	88bb      	ldrh	r3, [r7, #4]
 800c198:	3303      	adds	r3, #3
 800c19a:	089b      	lsrs	r3, r3, #2
 800c19c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c19e:	2300      	movs	r3, #0
 800c1a0:	61bb      	str	r3, [r7, #24]
 800c1a2:	e018      	b.n	800c1d6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c1a4:	79fb      	ldrb	r3, [r7, #7]
 800c1a6:	031a      	lsls	r2, r3, #12
 800c1a8:	697b      	ldr	r3, [r7, #20]
 800c1aa:	4413      	add	r3, r2
 800c1ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c1b0:	461a      	mov	r2, r3
 800c1b2:	69fb      	ldr	r3, [r7, #28]
 800c1b4:	681b      	ldr	r3, [r3, #0]
 800c1b6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c1b8:	69fb      	ldr	r3, [r7, #28]
 800c1ba:	3301      	adds	r3, #1
 800c1bc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c1be:	69fb      	ldr	r3, [r7, #28]
 800c1c0:	3301      	adds	r3, #1
 800c1c2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c1c4:	69fb      	ldr	r3, [r7, #28]
 800c1c6:	3301      	adds	r3, #1
 800c1c8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c1ca:	69fb      	ldr	r3, [r7, #28]
 800c1cc:	3301      	adds	r3, #1
 800c1ce:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c1d0:	69bb      	ldr	r3, [r7, #24]
 800c1d2:	3301      	adds	r3, #1
 800c1d4:	61bb      	str	r3, [r7, #24]
 800c1d6:	69ba      	ldr	r2, [r7, #24]
 800c1d8:	693b      	ldr	r3, [r7, #16]
 800c1da:	429a      	cmp	r2, r3
 800c1dc:	d3e2      	bcc.n	800c1a4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c1de:	2300      	movs	r3, #0
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3724      	adds	r7, #36	@ 0x24
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ea:	4770      	bx	lr

0800c1ec <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c1ec:	b480      	push	{r7}
 800c1ee:	b08b      	sub	sp, #44	@ 0x2c
 800c1f0:	af00      	add	r7, sp, #0
 800c1f2:	60f8      	str	r0, [r7, #12]
 800c1f4:	60b9      	str	r1, [r7, #8]
 800c1f6:	4613      	mov	r3, r2
 800c1f8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c1fe:	68bb      	ldr	r3, [r7, #8]
 800c200:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c202:	88fb      	ldrh	r3, [r7, #6]
 800c204:	089b      	lsrs	r3, r3, #2
 800c206:	b29b      	uxth	r3, r3
 800c208:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c20a:	88fb      	ldrh	r3, [r7, #6]
 800c20c:	f003 0303 	and.w	r3, r3, #3
 800c210:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c212:	2300      	movs	r3, #0
 800c214:	623b      	str	r3, [r7, #32]
 800c216:	e014      	b.n	800c242 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c218:	69bb      	ldr	r3, [r7, #24]
 800c21a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c21e:	681a      	ldr	r2, [r3, #0]
 800c220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c222:	601a      	str	r2, [r3, #0]
    pDest++;
 800c224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c226:	3301      	adds	r3, #1
 800c228:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c22a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c22c:	3301      	adds	r3, #1
 800c22e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c232:	3301      	adds	r3, #1
 800c234:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800c236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c238:	3301      	adds	r3, #1
 800c23a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800c23c:	6a3b      	ldr	r3, [r7, #32]
 800c23e:	3301      	adds	r3, #1
 800c240:	623b      	str	r3, [r7, #32]
 800c242:	6a3a      	ldr	r2, [r7, #32]
 800c244:	697b      	ldr	r3, [r7, #20]
 800c246:	429a      	cmp	r2, r3
 800c248:	d3e6      	bcc.n	800c218 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c24a:	8bfb      	ldrh	r3, [r7, #30]
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d01e      	beq.n	800c28e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c250:	2300      	movs	r3, #0
 800c252:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c254:	69bb      	ldr	r3, [r7, #24]
 800c256:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800c25a:	461a      	mov	r2, r3
 800c25c:	f107 0310 	add.w	r3, r7, #16
 800c260:	6812      	ldr	r2, [r2, #0]
 800c262:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c264:	693a      	ldr	r2, [r7, #16]
 800c266:	6a3b      	ldr	r3, [r7, #32]
 800c268:	b2db      	uxtb	r3, r3
 800c26a:	00db      	lsls	r3, r3, #3
 800c26c:	fa22 f303 	lsr.w	r3, r2, r3
 800c270:	b2da      	uxtb	r2, r3
 800c272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c274:	701a      	strb	r2, [r3, #0]
      i++;
 800c276:	6a3b      	ldr	r3, [r7, #32]
 800c278:	3301      	adds	r3, #1
 800c27a:	623b      	str	r3, [r7, #32]
      pDest++;
 800c27c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c27e:	3301      	adds	r3, #1
 800c280:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800c282:	8bfb      	ldrh	r3, [r7, #30]
 800c284:	3b01      	subs	r3, #1
 800c286:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c288:	8bfb      	ldrh	r3, [r7, #30]
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	d1ea      	bne.n	800c264 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c28e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c290:	4618      	mov	r0, r3
 800c292:	372c      	adds	r7, #44	@ 0x2c
 800c294:	46bd      	mov	sp, r7
 800c296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29a:	4770      	bx	lr

0800c29c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c29c:	b480      	push	{r7}
 800c29e:	b085      	sub	sp, #20
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
 800c2a4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	781b      	ldrb	r3, [r3, #0]
 800c2ae:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c2b0:	683b      	ldr	r3, [r7, #0]
 800c2b2:	785b      	ldrb	r3, [r3, #1]
 800c2b4:	2b01      	cmp	r3, #1
 800c2b6:	d12c      	bne.n	800c312 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	015a      	lsls	r2, r3, #5
 800c2bc:	68fb      	ldr	r3, [r7, #12]
 800c2be:	4413      	add	r3, r2
 800c2c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	db12      	blt.n	800c2f0 <USB_EPSetStall+0x54>
 800c2ca:	68bb      	ldr	r3, [r7, #8]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d00f      	beq.n	800c2f0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c2d0:	68bb      	ldr	r3, [r7, #8]
 800c2d2:	015a      	lsls	r2, r3, #5
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	4413      	add	r3, r2
 800c2d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	68ba      	ldr	r2, [r7, #8]
 800c2e0:	0151      	lsls	r1, r2, #5
 800c2e2:	68fa      	ldr	r2, [r7, #12]
 800c2e4:	440a      	add	r2, r1
 800c2e6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2ea:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c2ee:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c2f0:	68bb      	ldr	r3, [r7, #8]
 800c2f2:	015a      	lsls	r2, r3, #5
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	4413      	add	r3, r2
 800c2f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	68ba      	ldr	r2, [r7, #8]
 800c300:	0151      	lsls	r1, r2, #5
 800c302:	68fa      	ldr	r2, [r7, #12]
 800c304:	440a      	add	r2, r1
 800c306:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c30a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c30e:	6013      	str	r3, [r2, #0]
 800c310:	e02b      	b.n	800c36a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c312:	68bb      	ldr	r3, [r7, #8]
 800c314:	015a      	lsls	r2, r3, #5
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	4413      	add	r3, r2
 800c31a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	2b00      	cmp	r3, #0
 800c322:	db12      	blt.n	800c34a <USB_EPSetStall+0xae>
 800c324:	68bb      	ldr	r3, [r7, #8]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d00f      	beq.n	800c34a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c32a:	68bb      	ldr	r3, [r7, #8]
 800c32c:	015a      	lsls	r2, r3, #5
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	4413      	add	r3, r2
 800c332:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	68ba      	ldr	r2, [r7, #8]
 800c33a:	0151      	lsls	r1, r2, #5
 800c33c:	68fa      	ldr	r2, [r7, #12]
 800c33e:	440a      	add	r2, r1
 800c340:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c344:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800c348:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c34a:	68bb      	ldr	r3, [r7, #8]
 800c34c:	015a      	lsls	r2, r3, #5
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	4413      	add	r3, r2
 800c352:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	68ba      	ldr	r2, [r7, #8]
 800c35a:	0151      	lsls	r1, r2, #5
 800c35c:	68fa      	ldr	r2, [r7, #12]
 800c35e:	440a      	add	r2, r1
 800c360:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c364:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c368:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c36a:	2300      	movs	r3, #0
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3714      	adds	r7, #20
 800c370:	46bd      	mov	sp, r7
 800c372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c376:	4770      	bx	lr

0800c378 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c378:	b480      	push	{r7}
 800c37a:	b085      	sub	sp, #20
 800c37c:	af00      	add	r7, sp, #0
 800c37e:	6078      	str	r0, [r7, #4]
 800c380:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c382:	687b      	ldr	r3, [r7, #4]
 800c384:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c386:	683b      	ldr	r3, [r7, #0]
 800c388:	781b      	ldrb	r3, [r3, #0]
 800c38a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c38c:	683b      	ldr	r3, [r7, #0]
 800c38e:	785b      	ldrb	r3, [r3, #1]
 800c390:	2b01      	cmp	r3, #1
 800c392:	d128      	bne.n	800c3e6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c394:	68bb      	ldr	r3, [r7, #8]
 800c396:	015a      	lsls	r2, r3, #5
 800c398:	68fb      	ldr	r3, [r7, #12]
 800c39a:	4413      	add	r3, r2
 800c39c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	68ba      	ldr	r2, [r7, #8]
 800c3a4:	0151      	lsls	r1, r2, #5
 800c3a6:	68fa      	ldr	r2, [r7, #12]
 800c3a8:	440a      	add	r2, r1
 800c3aa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c3ae:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c3b2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c3b4:	683b      	ldr	r3, [r7, #0]
 800c3b6:	791b      	ldrb	r3, [r3, #4]
 800c3b8:	2b03      	cmp	r3, #3
 800c3ba:	d003      	beq.n	800c3c4 <USB_EPClearStall+0x4c>
 800c3bc:	683b      	ldr	r3, [r7, #0]
 800c3be:	791b      	ldrb	r3, [r3, #4]
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	d138      	bne.n	800c436 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	015a      	lsls	r2, r3, #5
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	4413      	add	r3, r2
 800c3cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	68ba      	ldr	r2, [r7, #8]
 800c3d4:	0151      	lsls	r1, r2, #5
 800c3d6:	68fa      	ldr	r2, [r7, #12]
 800c3d8:	440a      	add	r2, r1
 800c3da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c3de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c3e2:	6013      	str	r3, [r2, #0]
 800c3e4:	e027      	b.n	800c436 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	015a      	lsls	r2, r3, #5
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	4413      	add	r3, r2
 800c3ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	68ba      	ldr	r2, [r7, #8]
 800c3f6:	0151      	lsls	r1, r2, #5
 800c3f8:	68fa      	ldr	r2, [r7, #12]
 800c3fa:	440a      	add	r2, r1
 800c3fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c400:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c404:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	791b      	ldrb	r3, [r3, #4]
 800c40a:	2b03      	cmp	r3, #3
 800c40c:	d003      	beq.n	800c416 <USB_EPClearStall+0x9e>
 800c40e:	683b      	ldr	r3, [r7, #0]
 800c410:	791b      	ldrb	r3, [r3, #4]
 800c412:	2b02      	cmp	r3, #2
 800c414:	d10f      	bne.n	800c436 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c416:	68bb      	ldr	r3, [r7, #8]
 800c418:	015a      	lsls	r2, r3, #5
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	4413      	add	r3, r2
 800c41e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c422:	681b      	ldr	r3, [r3, #0]
 800c424:	68ba      	ldr	r2, [r7, #8]
 800c426:	0151      	lsls	r1, r2, #5
 800c428:	68fa      	ldr	r2, [r7, #12]
 800c42a:	440a      	add	r2, r1
 800c42c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c434:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c436:	2300      	movs	r3, #0
}
 800c438:	4618      	mov	r0, r3
 800c43a:	3714      	adds	r7, #20
 800c43c:	46bd      	mov	sp, r7
 800c43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c442:	4770      	bx	lr

0800c444 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c444:	b480      	push	{r7}
 800c446:	b085      	sub	sp, #20
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
 800c44c:	460b      	mov	r3, r1
 800c44e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	68fa      	ldr	r2, [r7, #12]
 800c45e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c462:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c466:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c46e:	681a      	ldr	r2, [r3, #0]
 800c470:	78fb      	ldrb	r3, [r7, #3]
 800c472:	011b      	lsls	r3, r3, #4
 800c474:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800c478:	68f9      	ldr	r1, [r7, #12]
 800c47a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c47e:	4313      	orrs	r3, r2
 800c480:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c482:	2300      	movs	r3, #0
}
 800c484:	4618      	mov	r0, r3
 800c486:	3714      	adds	r7, #20
 800c488:	46bd      	mov	sp, r7
 800c48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48e:	4770      	bx	lr

0800c490 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c490:	b480      	push	{r7}
 800c492:	b085      	sub	sp, #20
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	68fa      	ldr	r2, [r7, #12]
 800c4a6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c4aa:	f023 0303 	bic.w	r3, r3, #3
 800c4ae:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4b6:	685b      	ldr	r3, [r3, #4]
 800c4b8:	68fa      	ldr	r2, [r7, #12]
 800c4ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4be:	f023 0302 	bic.w	r3, r3, #2
 800c4c2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c4c4:	2300      	movs	r3, #0
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	3714      	adds	r7, #20
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d0:	4770      	bx	lr

0800c4d2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800c4d2:	b480      	push	{r7}
 800c4d4:	b085      	sub	sp, #20
 800c4d6:	af00      	add	r7, sp, #0
 800c4d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	68fa      	ldr	r2, [r7, #12]
 800c4e8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c4ec:	f023 0303 	bic.w	r3, r3, #3
 800c4f0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c4f2:	68fb      	ldr	r3, [r7, #12]
 800c4f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4f8:	685b      	ldr	r3, [r3, #4]
 800c4fa:	68fa      	ldr	r2, [r7, #12]
 800c4fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c500:	f043 0302 	orr.w	r3, r3, #2
 800c504:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c506:	2300      	movs	r3, #0
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3714      	adds	r7, #20
 800c50c:	46bd      	mov	sp, r7
 800c50e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c512:	4770      	bx	lr

0800c514 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800c514:	b480      	push	{r7}
 800c516:	b085      	sub	sp, #20
 800c518:	af00      	add	r7, sp, #0
 800c51a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	695b      	ldr	r3, [r3, #20]
 800c520:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	699b      	ldr	r3, [r3, #24]
 800c526:	68fa      	ldr	r2, [r7, #12]
 800c528:	4013      	ands	r3, r2
 800c52a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c52c:	68fb      	ldr	r3, [r7, #12]
}
 800c52e:	4618      	mov	r0, r3
 800c530:	3714      	adds	r7, #20
 800c532:	46bd      	mov	sp, r7
 800c534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c538:	4770      	bx	lr

0800c53a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c53a:	b480      	push	{r7}
 800c53c:	b085      	sub	sp, #20
 800c53e:	af00      	add	r7, sp, #0
 800c540:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c54c:	699b      	ldr	r3, [r3, #24]
 800c54e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c556:	69db      	ldr	r3, [r3, #28]
 800c558:	68ba      	ldr	r2, [r7, #8]
 800c55a:	4013      	ands	r3, r2
 800c55c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c55e:	68bb      	ldr	r3, [r7, #8]
 800c560:	0c1b      	lsrs	r3, r3, #16
}
 800c562:	4618      	mov	r0, r3
 800c564:	3714      	adds	r7, #20
 800c566:	46bd      	mov	sp, r7
 800c568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c56c:	4770      	bx	lr

0800c56e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800c56e:	b480      	push	{r7}
 800c570:	b085      	sub	sp, #20
 800c572:	af00      	add	r7, sp, #0
 800c574:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c57a:	68fb      	ldr	r3, [r7, #12]
 800c57c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c580:	699b      	ldr	r3, [r3, #24]
 800c582:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c58a:	69db      	ldr	r3, [r3, #28]
 800c58c:	68ba      	ldr	r2, [r7, #8]
 800c58e:	4013      	ands	r3, r2
 800c590:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c592:	68bb      	ldr	r3, [r7, #8]
 800c594:	b29b      	uxth	r3, r3
}
 800c596:	4618      	mov	r0, r3
 800c598:	3714      	adds	r7, #20
 800c59a:	46bd      	mov	sp, r7
 800c59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a0:	4770      	bx	lr

0800c5a2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c5a2:	b480      	push	{r7}
 800c5a4:	b085      	sub	sp, #20
 800c5a6:	af00      	add	r7, sp, #0
 800c5a8:	6078      	str	r0, [r7, #4]
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c5b2:	78fb      	ldrb	r3, [r7, #3]
 800c5b4:	015a      	lsls	r2, r3, #5
 800c5b6:	68fb      	ldr	r3, [r7, #12]
 800c5b8:	4413      	add	r3, r2
 800c5ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c5be:	689b      	ldr	r3, [r3, #8]
 800c5c0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5c8:	695b      	ldr	r3, [r3, #20]
 800c5ca:	68ba      	ldr	r2, [r7, #8]
 800c5cc:	4013      	ands	r3, r2
 800c5ce:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c5d0:	68bb      	ldr	r3, [r7, #8]
}
 800c5d2:	4618      	mov	r0, r3
 800c5d4:	3714      	adds	r7, #20
 800c5d6:	46bd      	mov	sp, r7
 800c5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5dc:	4770      	bx	lr

0800c5de <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c5de:	b480      	push	{r7}
 800c5e0:	b087      	sub	sp, #28
 800c5e2:	af00      	add	r7, sp, #0
 800c5e4:	6078      	str	r0, [r7, #4]
 800c5e6:	460b      	mov	r3, r1
 800c5e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c5ee:	697b      	ldr	r3, [r7, #20]
 800c5f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5f4:	691b      	ldr	r3, [r3, #16]
 800c5f6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c5f8:	697b      	ldr	r3, [r7, #20]
 800c5fa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c600:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c602:	78fb      	ldrb	r3, [r7, #3]
 800c604:	f003 030f 	and.w	r3, r3, #15
 800c608:	68fa      	ldr	r2, [r7, #12]
 800c60a:	fa22 f303 	lsr.w	r3, r2, r3
 800c60e:	01db      	lsls	r3, r3, #7
 800c610:	b2db      	uxtb	r3, r3
 800c612:	693a      	ldr	r2, [r7, #16]
 800c614:	4313      	orrs	r3, r2
 800c616:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c618:	78fb      	ldrb	r3, [r7, #3]
 800c61a:	015a      	lsls	r2, r3, #5
 800c61c:	697b      	ldr	r3, [r7, #20]
 800c61e:	4413      	add	r3, r2
 800c620:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c624:	689b      	ldr	r3, [r3, #8]
 800c626:	693a      	ldr	r2, [r7, #16]
 800c628:	4013      	ands	r3, r2
 800c62a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c62c:	68bb      	ldr	r3, [r7, #8]
}
 800c62e:	4618      	mov	r0, r3
 800c630:	371c      	adds	r7, #28
 800c632:	46bd      	mov	sp, r7
 800c634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c638:	4770      	bx	lr

0800c63a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800c63a:	b480      	push	{r7}
 800c63c:	b083      	sub	sp, #12
 800c63e:	af00      	add	r7, sp, #0
 800c640:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	695b      	ldr	r3, [r3, #20]
 800c646:	f003 0301 	and.w	r3, r3, #1
}
 800c64a:	4618      	mov	r0, r3
 800c64c:	370c      	adds	r7, #12
 800c64e:	46bd      	mov	sp, r7
 800c650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c654:	4770      	bx	lr
	...

0800c658 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800c658:	b480      	push	{r7}
 800c65a:	b085      	sub	sp, #20
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c66a:	681a      	ldr	r2, [r3, #0]
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c672:	4619      	mov	r1, r3
 800c674:	4b09      	ldr	r3, [pc, #36]	@ (800c69c <USB_ActivateSetup+0x44>)
 800c676:	4013      	ands	r3, r2
 800c678:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800c67a:	68fb      	ldr	r3, [r7, #12]
 800c67c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c680:	685b      	ldr	r3, [r3, #4]
 800c682:	68fa      	ldr	r2, [r7, #12]
 800c684:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c68c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c68e:	2300      	movs	r3, #0
}
 800c690:	4618      	mov	r0, r3
 800c692:	3714      	adds	r7, #20
 800c694:	46bd      	mov	sp, r7
 800c696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c69a:	4770      	bx	lr
 800c69c:	fffff800 	.word	0xfffff800

0800c6a0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b087      	sub	sp, #28
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	60f8      	str	r0, [r7, #12]
 800c6a8:	460b      	mov	r3, r1
 800c6aa:	607a      	str	r2, [r7, #4]
 800c6ac:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6ae:	68fb      	ldr	r3, [r7, #12]
 800c6b0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	333c      	adds	r3, #60	@ 0x3c
 800c6b6:	3304      	adds	r3, #4
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800c6bc:	693b      	ldr	r3, [r7, #16]
 800c6be:	4a26      	ldr	r2, [pc, #152]	@ (800c758 <USB_EP0_OutStart+0xb8>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d90a      	bls.n	800c6da <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c6c4:	697b      	ldr	r3, [r7, #20]
 800c6c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c6d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c6d4:	d101      	bne.n	800c6da <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	e037      	b.n	800c74a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800c6da:	697b      	ldr	r3, [r7, #20]
 800c6dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6e0:	461a      	mov	r2, r3
 800c6e2:	2300      	movs	r3, #0
 800c6e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c6e6:	697b      	ldr	r3, [r7, #20]
 800c6e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c6ec:	691b      	ldr	r3, [r3, #16]
 800c6ee:	697a      	ldr	r2, [r7, #20]
 800c6f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c6f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c6f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800c6fa:	697b      	ldr	r3, [r7, #20]
 800c6fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c700:	691b      	ldr	r3, [r3, #16]
 800c702:	697a      	ldr	r2, [r7, #20]
 800c704:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c708:	f043 0318 	orr.w	r3, r3, #24
 800c70c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800c70e:	697b      	ldr	r3, [r7, #20]
 800c710:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c714:	691b      	ldr	r3, [r3, #16]
 800c716:	697a      	ldr	r2, [r7, #20]
 800c718:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c71c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800c720:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800c722:	7afb      	ldrb	r3, [r7, #11]
 800c724:	2b01      	cmp	r3, #1
 800c726:	d10f      	bne.n	800c748 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800c728:	697b      	ldr	r3, [r7, #20]
 800c72a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c72e:	461a      	mov	r2, r3
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800c734:	697b      	ldr	r3, [r7, #20]
 800c736:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	697a      	ldr	r2, [r7, #20]
 800c73e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c742:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800c746:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c748:	2300      	movs	r3, #0
}
 800c74a:	4618      	mov	r0, r3
 800c74c:	371c      	adds	r7, #28
 800c74e:	46bd      	mov	sp, r7
 800c750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c754:	4770      	bx	lr
 800c756:	bf00      	nop
 800c758:	4f54300a 	.word	0x4f54300a

0800c75c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c75c:	b480      	push	{r7}
 800c75e:	b085      	sub	sp, #20
 800c760:	af00      	add	r7, sp, #0
 800c762:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c764:	2300      	movs	r3, #0
 800c766:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	3301      	adds	r3, #1
 800c76c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c774:	d901      	bls.n	800c77a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c776:	2303      	movs	r3, #3
 800c778:	e01b      	b.n	800c7b2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	691b      	ldr	r3, [r3, #16]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	daf2      	bge.n	800c768 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c782:	2300      	movs	r3, #0
 800c784:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c786:	687b      	ldr	r3, [r7, #4]
 800c788:	691b      	ldr	r3, [r3, #16]
 800c78a:	f043 0201 	orr.w	r2, r3, #1
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c792:	68fb      	ldr	r3, [r7, #12]
 800c794:	3301      	adds	r3, #1
 800c796:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c79e:	d901      	bls.n	800c7a4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c7a0:	2303      	movs	r3, #3
 800c7a2:	e006      	b.n	800c7b2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	691b      	ldr	r3, [r3, #16]
 800c7a8:	f003 0301 	and.w	r3, r3, #1
 800c7ac:	2b01      	cmp	r3, #1
 800c7ae:	d0f0      	beq.n	800c792 <USB_CoreReset+0x36>

  return HAL_OK;
 800c7b0:	2300      	movs	r3, #0
}
 800c7b2:	4618      	mov	r0, r3
 800c7b4:	3714      	adds	r7, #20
 800c7b6:	46bd      	mov	sp, r7
 800c7b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7bc:	4770      	bx	lr
	...

0800c7c0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c7c4:	4904      	ldr	r1, [pc, #16]	@ (800c7d8 <MX_FATFS_Init+0x18>)
 800c7c6:	4805      	ldr	r0, [pc, #20]	@ (800c7dc <MX_FATFS_Init+0x1c>)
 800c7c8:	f002 f9e0 	bl	800eb8c <FATFS_LinkDriver>
 800c7cc:	4603      	mov	r3, r0
 800c7ce:	461a      	mov	r2, r3
 800c7d0:	4b03      	ldr	r3, [pc, #12]	@ (800c7e0 <MX_FATFS_Init+0x20>)
 800c7d2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c7d4:	bf00      	nop
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	20000bb4 	.word	0x20000bb4
 800c7dc:	0801243c 	.word	0x0801243c
 800c7e0:	20000bb0 	.word	0x20000bb0

0800c7e4 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b082      	sub	sp, #8
 800c7e8:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c7ee:	f000 f879 	bl	800c8e4 <BSP_SD_IsDetected>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b01      	cmp	r3, #1
 800c7f6:	d001      	beq.n	800c7fc <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 800c7f8:	2302      	movs	r3, #2
 800c7fa:	e012      	b.n	800c822 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 800c7fc:	480b      	ldr	r0, [pc, #44]	@ (800c82c <BSP_SD_Init+0x48>)
 800c7fe:	f7fa fabb 	bl	8006d78 <HAL_SD_Init>
 800c802:	4603      	mov	r3, r0
 800c804:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c806:	79fb      	ldrb	r3, [r7, #7]
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d109      	bne.n	800c820 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 800c80c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c810:	4806      	ldr	r0, [pc, #24]	@ (800c82c <BSP_SD_Init+0x48>)
 800c812:	f7fb f89d 	bl	8007950 <HAL_SD_ConfigWideBusOperation>
 800c816:	4603      	mov	r3, r0
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d001      	beq.n	800c820 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c81c:	2301      	movs	r3, #1
 800c81e:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c820:	79fb      	ldrb	r3, [r7, #7]
}
 800c822:	4618      	mov	r0, r3
 800c824:	3708      	adds	r7, #8
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}
 800c82a:	bf00      	nop
 800c82c:	20000430 	.word	0x20000430

0800c830 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c830:	b580      	push	{r7, lr}
 800c832:	b088      	sub	sp, #32
 800c834:	af02      	add	r7, sp, #8
 800c836:	60f8      	str	r0, [r7, #12]
 800c838:	60b9      	str	r1, [r7, #8]
 800c83a:	607a      	str	r2, [r7, #4]
 800c83c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c83e:	2300      	movs	r3, #0
 800c840:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c842:	683b      	ldr	r3, [r7, #0]
 800c844:	9300      	str	r3, [sp, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	68ba      	ldr	r2, [r7, #8]
 800c84a:	68f9      	ldr	r1, [r7, #12]
 800c84c:	4806      	ldr	r0, [pc, #24]	@ (800c868 <BSP_SD_ReadBlocks+0x38>)
 800c84e:	f7fa fb4b 	bl	8006ee8 <HAL_SD_ReadBlocks>
 800c852:	4603      	mov	r3, r0
 800c854:	2b00      	cmp	r3, #0
 800c856:	d001      	beq.n	800c85c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c858:	2301      	movs	r3, #1
 800c85a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c85c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3718      	adds	r7, #24
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}
 800c866:	bf00      	nop
 800c868:	20000430 	.word	0x20000430

0800c86c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b088      	sub	sp, #32
 800c870:	af02      	add	r7, sp, #8
 800c872:	60f8      	str	r0, [r7, #12]
 800c874:	60b9      	str	r1, [r7, #8]
 800c876:	607a      	str	r2, [r7, #4]
 800c878:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800c87a:	2300      	movs	r3, #0
 800c87c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800c87e:	683b      	ldr	r3, [r7, #0]
 800c880:	9300      	str	r3, [sp, #0]
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	68ba      	ldr	r2, [r7, #8]
 800c886:	68f9      	ldr	r1, [r7, #12]
 800c888:	4806      	ldr	r0, [pc, #24]	@ (800c8a4 <BSP_SD_WriteBlocks+0x38>)
 800c88a:	f7fa fd0b 	bl	80072a4 <HAL_SD_WriteBlocks>
 800c88e:	4603      	mov	r3, r0
 800c890:	2b00      	cmp	r3, #0
 800c892:	d001      	beq.n	800c898 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800c894:	2301      	movs	r3, #1
 800c896:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c898:	7dfb      	ldrb	r3, [r7, #23]
}
 800c89a:	4618      	mov	r0, r3
 800c89c:	3718      	adds	r7, #24
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop
 800c8a4:	20000430 	.word	0x20000430

0800c8a8 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c8ac:	4805      	ldr	r0, [pc, #20]	@ (800c8c4 <BSP_SD_GetCardState+0x1c>)
 800c8ae:	f7fb f8e9 	bl	8007a84 <HAL_SD_GetCardState>
 800c8b2:	4603      	mov	r3, r0
 800c8b4:	2b04      	cmp	r3, #4
 800c8b6:	bf14      	ite	ne
 800c8b8:	2301      	movne	r3, #1
 800c8ba:	2300      	moveq	r3, #0
 800c8bc:	b2db      	uxtb	r3, r3
}
 800c8be:	4618      	mov	r0, r3
 800c8c0:	bd80      	pop	{r7, pc}
 800c8c2:	bf00      	nop
 800c8c4:	20000430 	.word	0x20000430

0800c8c8 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b082      	sub	sp, #8
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 800c8d0:	6879      	ldr	r1, [r7, #4]
 800c8d2:	4803      	ldr	r0, [pc, #12]	@ (800c8e0 <BSP_SD_GetCardInfo+0x18>)
 800c8d4:	f7fb f810 	bl	80078f8 <HAL_SD_GetCardInfo>
}
 800c8d8:	bf00      	nop
 800c8da:	3708      	adds	r7, #8
 800c8dc:	46bd      	mov	sp, r7
 800c8de:	bd80      	pop	{r7, pc}
 800c8e0:	20000430 	.word	0x20000430

0800c8e4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c8e4:	b580      	push	{r7, lr}
 800c8e6:	b082      	sub	sp, #8
 800c8e8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c8ea:	2301      	movs	r3, #1
 800c8ec:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800c8ee:	f000 f80b 	bl	800c908 <BSP_PlatformIsDetected>
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d101      	bne.n	800c8fc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800c8f8:	2300      	movs	r3, #0
 800c8fa:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800c8fc:	79fb      	ldrb	r3, [r7, #7]
 800c8fe:	b2db      	uxtb	r3, r3
}
 800c900:	4618      	mov	r0, r3
 800c902:	3708      	adds	r7, #8
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}

0800c908 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800c908:	b580      	push	{r7, lr}
 800c90a:	b082      	sub	sp, #8
 800c90c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800c90e:	2301      	movs	r3, #1
 800c910:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800c912:	2110      	movs	r1, #16
 800c914:	4806      	ldr	r0, [pc, #24]	@ (800c930 <BSP_PlatformIsDetected+0x28>)
 800c916:	f7f7 fd99 	bl	800444c <HAL_GPIO_ReadPin>
 800c91a:	4603      	mov	r3, r0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d001      	beq.n	800c924 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800c920:	2300      	movs	r3, #0
 800c922:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800c924:	79fb      	ldrb	r3, [r7, #7]
}
 800c926:	4618      	mov	r0, r3
 800c928:	3708      	adds	r7, #8
 800c92a:	46bd      	mov	sp, r7
 800c92c:	bd80      	pop	{r7, pc}
 800c92e:	bf00      	nop
 800c930:	40020000 	.word	0x40020000

0800c934 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b082      	sub	sp, #8
 800c938:	af00      	add	r7, sp, #0
 800c93a:	4603      	mov	r3, r0
 800c93c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c93e:	4b0b      	ldr	r3, [pc, #44]	@ (800c96c <SD_CheckStatus+0x38>)
 800c940:	2201      	movs	r2, #1
 800c942:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800c944:	f7ff ffb0 	bl	800c8a8 <BSP_SD_GetCardState>
 800c948:	4603      	mov	r3, r0
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d107      	bne.n	800c95e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c94e:	4b07      	ldr	r3, [pc, #28]	@ (800c96c <SD_CheckStatus+0x38>)
 800c950:	781b      	ldrb	r3, [r3, #0]
 800c952:	b2db      	uxtb	r3, r3
 800c954:	f023 0301 	bic.w	r3, r3, #1
 800c958:	b2da      	uxtb	r2, r3
 800c95a:	4b04      	ldr	r3, [pc, #16]	@ (800c96c <SD_CheckStatus+0x38>)
 800c95c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c95e:	4b03      	ldr	r3, [pc, #12]	@ (800c96c <SD_CheckStatus+0x38>)
 800c960:	781b      	ldrb	r3, [r3, #0]
 800c962:	b2db      	uxtb	r3, r3
}
 800c964:	4618      	mov	r0, r3
 800c966:	3708      	adds	r7, #8
 800c968:	46bd      	mov	sp, r7
 800c96a:	bd80      	pop	{r7, pc}
 800c96c:	20000009 	.word	0x20000009

0800c970 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c970:	b580      	push	{r7, lr}
 800c972:	b082      	sub	sp, #8
 800c974:	af00      	add	r7, sp, #0
 800c976:	4603      	mov	r3, r0
 800c978:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c97a:	4b0b      	ldr	r3, [pc, #44]	@ (800c9a8 <SD_initialize+0x38>)
 800c97c:	2201      	movs	r2, #1
 800c97e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800c980:	f7ff ff30 	bl	800c7e4 <BSP_SD_Init>
 800c984:	4603      	mov	r3, r0
 800c986:	2b00      	cmp	r3, #0
 800c988:	d107      	bne.n	800c99a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 800c98a:	79fb      	ldrb	r3, [r7, #7]
 800c98c:	4618      	mov	r0, r3
 800c98e:	f7ff ffd1 	bl	800c934 <SD_CheckStatus>
 800c992:	4603      	mov	r3, r0
 800c994:	461a      	mov	r2, r3
 800c996:	4b04      	ldr	r3, [pc, #16]	@ (800c9a8 <SD_initialize+0x38>)
 800c998:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800c99a:	4b03      	ldr	r3, [pc, #12]	@ (800c9a8 <SD_initialize+0x38>)
 800c99c:	781b      	ldrb	r3, [r3, #0]
 800c99e:	b2db      	uxtb	r3, r3
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	3708      	adds	r7, #8
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}
 800c9a8:	20000009 	.word	0x20000009

0800c9ac <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b082      	sub	sp, #8
 800c9b0:	af00      	add	r7, sp, #0
 800c9b2:	4603      	mov	r3, r0
 800c9b4:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c9b6:	79fb      	ldrb	r3, [r7, #7]
 800c9b8:	4618      	mov	r0, r3
 800c9ba:	f7ff ffbb 	bl	800c934 <SD_CheckStatus>
 800c9be:	4603      	mov	r3, r0
}
 800c9c0:	4618      	mov	r0, r3
 800c9c2:	3708      	adds	r7, #8
 800c9c4:	46bd      	mov	sp, r7
 800c9c6:	bd80      	pop	{r7, pc}

0800c9c8 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c9c8:	b580      	push	{r7, lr}
 800c9ca:	b086      	sub	sp, #24
 800c9cc:	af00      	add	r7, sp, #0
 800c9ce:	60b9      	str	r1, [r7, #8]
 800c9d0:	607a      	str	r2, [r7, #4]
 800c9d2:	603b      	str	r3, [r7, #0]
 800c9d4:	4603      	mov	r3, r0
 800c9d6:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c9d8:	2301      	movs	r3, #1
 800c9da:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 800c9dc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c9e0:	683a      	ldr	r2, [r7, #0]
 800c9e2:	6879      	ldr	r1, [r7, #4]
 800c9e4:	68b8      	ldr	r0, [r7, #8]
 800c9e6:	f7ff ff23 	bl	800c830 <BSP_SD_ReadBlocks>
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d107      	bne.n	800ca00 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 800c9f0:	bf00      	nop
 800c9f2:	f7ff ff59 	bl	800c8a8 <BSP_SD_GetCardState>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d1fa      	bne.n	800c9f2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800ca00:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3718      	adds	r7, #24
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b086      	sub	sp, #24
 800ca0e:	af00      	add	r7, sp, #0
 800ca10:	60b9      	str	r1, [r7, #8]
 800ca12:	607a      	str	r2, [r7, #4]
 800ca14:	603b      	str	r3, [r7, #0]
 800ca16:	4603      	mov	r3, r0
 800ca18:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ca1a:	2301      	movs	r3, #1
 800ca1c:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 800ca1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800ca22:	683a      	ldr	r2, [r7, #0]
 800ca24:	6879      	ldr	r1, [r7, #4]
 800ca26:	68b8      	ldr	r0, [r7, #8]
 800ca28:	f7ff ff20 	bl	800c86c <BSP_SD_WriteBlocks>
 800ca2c:	4603      	mov	r3, r0
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d107      	bne.n	800ca42 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 800ca32:	bf00      	nop
 800ca34:	f7ff ff38 	bl	800c8a8 <BSP_SD_GetCardState>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d1fa      	bne.n	800ca34 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 800ca3e:	2300      	movs	r3, #0
 800ca40:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 800ca42:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca44:	4618      	mov	r0, r3
 800ca46:	3718      	adds	r7, #24
 800ca48:	46bd      	mov	sp, r7
 800ca4a:	bd80      	pop	{r7, pc}

0800ca4c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ca4c:	b580      	push	{r7, lr}
 800ca4e:	b08c      	sub	sp, #48	@ 0x30
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	4603      	mov	r3, r0
 800ca54:	603a      	str	r2, [r7, #0]
 800ca56:	71fb      	strb	r3, [r7, #7]
 800ca58:	460b      	mov	r3, r1
 800ca5a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ca5c:	2301      	movs	r3, #1
 800ca5e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800ca62:	4b25      	ldr	r3, [pc, #148]	@ (800caf8 <SD_ioctl+0xac>)
 800ca64:	781b      	ldrb	r3, [r3, #0]
 800ca66:	b2db      	uxtb	r3, r3
 800ca68:	f003 0301 	and.w	r3, r3, #1
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d001      	beq.n	800ca74 <SD_ioctl+0x28>
 800ca70:	2303      	movs	r3, #3
 800ca72:	e03c      	b.n	800caee <SD_ioctl+0xa2>

  switch (cmd)
 800ca74:	79bb      	ldrb	r3, [r7, #6]
 800ca76:	2b03      	cmp	r3, #3
 800ca78:	d834      	bhi.n	800cae4 <SD_ioctl+0x98>
 800ca7a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca80 <SD_ioctl+0x34>)
 800ca7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca80:	0800ca91 	.word	0x0800ca91
 800ca84:	0800ca99 	.word	0x0800ca99
 800ca88:	0800cab1 	.word	0x0800cab1
 800ca8c:	0800cacb 	.word	0x0800cacb
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800ca90:	2300      	movs	r3, #0
 800ca92:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca96:	e028      	b.n	800caea <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ca98:	f107 030c 	add.w	r3, r7, #12
 800ca9c:	4618      	mov	r0, r3
 800ca9e:	f7ff ff13 	bl	800c8c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800caa2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800caa4:	683b      	ldr	r3, [r7, #0]
 800caa6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800caa8:	2300      	movs	r3, #0
 800caaa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800caae:	e01c      	b.n	800caea <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800cab0:	f107 030c 	add.w	r3, r7, #12
 800cab4:	4618      	mov	r0, r3
 800cab6:	f7ff ff07 	bl	800c8c8 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800caba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cabc:	b29a      	uxth	r2, r3
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800cac2:	2300      	movs	r3, #0
 800cac4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800cac8:	e00f      	b.n	800caea <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800caca:	f107 030c 	add.w	r3, r7, #12
 800cace:	4618      	mov	r0, r3
 800cad0:	f7ff fefa 	bl	800c8c8 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800cad4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cad6:	0a5a      	lsrs	r2, r3, #9
 800cad8:	683b      	ldr	r3, [r7, #0]
 800cada:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800cadc:	2300      	movs	r3, #0
 800cade:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800cae2:	e002      	b.n	800caea <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800cae4:	2304      	movs	r3, #4
 800cae6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800caea:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800caee:	4618      	mov	r0, r3
 800caf0:	3730      	adds	r7, #48	@ 0x30
 800caf2:	46bd      	mov	sp, r7
 800caf4:	bd80      	pop	{r7, pc}
 800caf6:	bf00      	nop
 800caf8:	20000009 	.word	0x20000009

0800cafc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800cafc:	b580      	push	{r7, lr}
 800cafe:	b084      	sub	sp, #16
 800cb00:	af00      	add	r7, sp, #0
 800cb02:	6078      	str	r0, [r7, #4]
 800cb04:	460b      	mov	r3, r1
 800cb06:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800cb08:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800cb0c:	f002 fdd8 	bl	800f6c0 <malloc>
 800cb10:	4603      	mov	r3, r0
 800cb12:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800cb14:	68fb      	ldr	r3, [r7, #12]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d109      	bne.n	800cb2e <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	32b0      	adds	r2, #176	@ 0xb0
 800cb24:	2100      	movs	r1, #0
 800cb26:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800cb2a:	2302      	movs	r3, #2
 800cb2c:	e0d4      	b.n	800ccd8 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800cb2e:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800cb32:	2100      	movs	r1, #0
 800cb34:	68f8      	ldr	r0, [r7, #12]
 800cb36:	f003 fc12 	bl	801035e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800cb3a:	687b      	ldr	r3, [r7, #4]
 800cb3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	32b0      	adds	r2, #176	@ 0xb0
 800cb44:	68f9      	ldr	r1, [r7, #12]
 800cb46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	32b0      	adds	r2, #176	@ 0xb0
 800cb54:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	7c1b      	ldrb	r3, [r3, #16]
 800cb62:	2b00      	cmp	r3, #0
 800cb64:	d138      	bne.n	800cbd8 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800cb66:	4b5e      	ldr	r3, [pc, #376]	@ (800cce0 <USBD_CDC_Init+0x1e4>)
 800cb68:	7819      	ldrb	r1, [r3, #0]
 800cb6a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cb6e:	2202      	movs	r2, #2
 800cb70:	6878      	ldr	r0, [r7, #4]
 800cb72:	f002 fc02 	bl	800f37a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800cb76:	4b5a      	ldr	r3, [pc, #360]	@ (800cce0 <USBD_CDC_Init+0x1e4>)
 800cb78:	781b      	ldrb	r3, [r3, #0]
 800cb7a:	f003 020f 	and.w	r2, r3, #15
 800cb7e:	6879      	ldr	r1, [r7, #4]
 800cb80:	4613      	mov	r3, r2
 800cb82:	009b      	lsls	r3, r3, #2
 800cb84:	4413      	add	r3, r2
 800cb86:	009b      	lsls	r3, r3, #2
 800cb88:	440b      	add	r3, r1
 800cb8a:	3324      	adds	r3, #36	@ 0x24
 800cb8c:	2201      	movs	r2, #1
 800cb8e:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800cb90:	4b54      	ldr	r3, [pc, #336]	@ (800cce4 <USBD_CDC_Init+0x1e8>)
 800cb92:	7819      	ldrb	r1, [r3, #0]
 800cb94:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cb98:	2202      	movs	r2, #2
 800cb9a:	6878      	ldr	r0, [r7, #4]
 800cb9c:	f002 fbed 	bl	800f37a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800cba0:	4b50      	ldr	r3, [pc, #320]	@ (800cce4 <USBD_CDC_Init+0x1e8>)
 800cba2:	781b      	ldrb	r3, [r3, #0]
 800cba4:	f003 020f 	and.w	r2, r3, #15
 800cba8:	6879      	ldr	r1, [r7, #4]
 800cbaa:	4613      	mov	r3, r2
 800cbac:	009b      	lsls	r3, r3, #2
 800cbae:	4413      	add	r3, r2
 800cbb0:	009b      	lsls	r3, r3, #2
 800cbb2:	440b      	add	r3, r1
 800cbb4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cbb8:	2201      	movs	r2, #1
 800cbba:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800cbbc:	4b4a      	ldr	r3, [pc, #296]	@ (800cce8 <USBD_CDC_Init+0x1ec>)
 800cbbe:	781b      	ldrb	r3, [r3, #0]
 800cbc0:	f003 020f 	and.w	r2, r3, #15
 800cbc4:	6879      	ldr	r1, [r7, #4]
 800cbc6:	4613      	mov	r3, r2
 800cbc8:	009b      	lsls	r3, r3, #2
 800cbca:	4413      	add	r3, r2
 800cbcc:	009b      	lsls	r3, r3, #2
 800cbce:	440b      	add	r3, r1
 800cbd0:	3326      	adds	r3, #38	@ 0x26
 800cbd2:	2210      	movs	r2, #16
 800cbd4:	801a      	strh	r2, [r3, #0]
 800cbd6:	e035      	b.n	800cc44 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800cbd8:	4b41      	ldr	r3, [pc, #260]	@ (800cce0 <USBD_CDC_Init+0x1e4>)
 800cbda:	7819      	ldrb	r1, [r3, #0]
 800cbdc:	2340      	movs	r3, #64	@ 0x40
 800cbde:	2202      	movs	r2, #2
 800cbe0:	6878      	ldr	r0, [r7, #4]
 800cbe2:	f002 fbca 	bl	800f37a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800cbe6:	4b3e      	ldr	r3, [pc, #248]	@ (800cce0 <USBD_CDC_Init+0x1e4>)
 800cbe8:	781b      	ldrb	r3, [r3, #0]
 800cbea:	f003 020f 	and.w	r2, r3, #15
 800cbee:	6879      	ldr	r1, [r7, #4]
 800cbf0:	4613      	mov	r3, r2
 800cbf2:	009b      	lsls	r3, r3, #2
 800cbf4:	4413      	add	r3, r2
 800cbf6:	009b      	lsls	r3, r3, #2
 800cbf8:	440b      	add	r3, r1
 800cbfa:	3324      	adds	r3, #36	@ 0x24
 800cbfc:	2201      	movs	r2, #1
 800cbfe:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800cc00:	4b38      	ldr	r3, [pc, #224]	@ (800cce4 <USBD_CDC_Init+0x1e8>)
 800cc02:	7819      	ldrb	r1, [r3, #0]
 800cc04:	2340      	movs	r3, #64	@ 0x40
 800cc06:	2202      	movs	r2, #2
 800cc08:	6878      	ldr	r0, [r7, #4]
 800cc0a:	f002 fbb6 	bl	800f37a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800cc0e:	4b35      	ldr	r3, [pc, #212]	@ (800cce4 <USBD_CDC_Init+0x1e8>)
 800cc10:	781b      	ldrb	r3, [r3, #0]
 800cc12:	f003 020f 	and.w	r2, r3, #15
 800cc16:	6879      	ldr	r1, [r7, #4]
 800cc18:	4613      	mov	r3, r2
 800cc1a:	009b      	lsls	r3, r3, #2
 800cc1c:	4413      	add	r3, r2
 800cc1e:	009b      	lsls	r3, r3, #2
 800cc20:	440b      	add	r3, r1
 800cc22:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cc26:	2201      	movs	r2, #1
 800cc28:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800cc2a:	4b2f      	ldr	r3, [pc, #188]	@ (800cce8 <USBD_CDC_Init+0x1ec>)
 800cc2c:	781b      	ldrb	r3, [r3, #0]
 800cc2e:	f003 020f 	and.w	r2, r3, #15
 800cc32:	6879      	ldr	r1, [r7, #4]
 800cc34:	4613      	mov	r3, r2
 800cc36:	009b      	lsls	r3, r3, #2
 800cc38:	4413      	add	r3, r2
 800cc3a:	009b      	lsls	r3, r3, #2
 800cc3c:	440b      	add	r3, r1
 800cc3e:	3326      	adds	r3, #38	@ 0x26
 800cc40:	2210      	movs	r2, #16
 800cc42:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800cc44:	4b28      	ldr	r3, [pc, #160]	@ (800cce8 <USBD_CDC_Init+0x1ec>)
 800cc46:	7819      	ldrb	r1, [r3, #0]
 800cc48:	2308      	movs	r3, #8
 800cc4a:	2203      	movs	r2, #3
 800cc4c:	6878      	ldr	r0, [r7, #4]
 800cc4e:	f002 fb94 	bl	800f37a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800cc52:	4b25      	ldr	r3, [pc, #148]	@ (800cce8 <USBD_CDC_Init+0x1ec>)
 800cc54:	781b      	ldrb	r3, [r3, #0]
 800cc56:	f003 020f 	and.w	r2, r3, #15
 800cc5a:	6879      	ldr	r1, [r7, #4]
 800cc5c:	4613      	mov	r3, r2
 800cc5e:	009b      	lsls	r3, r3, #2
 800cc60:	4413      	add	r3, r2
 800cc62:	009b      	lsls	r3, r3, #2
 800cc64:	440b      	add	r3, r1
 800cc66:	3324      	adds	r3, #36	@ 0x24
 800cc68:	2201      	movs	r2, #1
 800cc6a:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	2200      	movs	r2, #0
 800cc70:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cc7a:	687a      	ldr	r2, [r7, #4]
 800cc7c:	33b0      	adds	r3, #176	@ 0xb0
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	4413      	add	r3, r2
 800cc82:	685b      	ldr	r3, [r3, #4]
 800cc84:	681b      	ldr	r3, [r3, #0]
 800cc86:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800cc88:	68fb      	ldr	r3, [r7, #12]
 800cc8a:	2200      	movs	r2, #0
 800cc8c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	2200      	movs	r2, #0
 800cc94:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d101      	bne.n	800cca6 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800cca2:	2302      	movs	r3, #2
 800cca4:	e018      	b.n	800ccd8 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	7c1b      	ldrb	r3, [r3, #16]
 800ccaa:	2b00      	cmp	r3, #0
 800ccac:	d10a      	bne.n	800ccc4 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ccae:	4b0d      	ldr	r3, [pc, #52]	@ (800cce4 <USBD_CDC_Init+0x1e8>)
 800ccb0:	7819      	ldrb	r1, [r3, #0]
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ccb8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ccbc:	6878      	ldr	r0, [r7, #4]
 800ccbe:	f002 fc4b 	bl	800f558 <USBD_LL_PrepareReceive>
 800ccc2:	e008      	b.n	800ccd6 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ccc4:	4b07      	ldr	r3, [pc, #28]	@ (800cce4 <USBD_CDC_Init+0x1e8>)
 800ccc6:	7819      	ldrb	r1, [r3, #0]
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ccce:	2340      	movs	r3, #64	@ 0x40
 800ccd0:	6878      	ldr	r0, [r7, #4]
 800ccd2:	f002 fc41 	bl	800f558 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ccd6:	2300      	movs	r3, #0
}
 800ccd8:	4618      	mov	r0, r3
 800ccda:	3710      	adds	r7, #16
 800ccdc:	46bd      	mov	sp, r7
 800ccde:	bd80      	pop	{r7, pc}
 800cce0:	20000093 	.word	0x20000093
 800cce4:	20000094 	.word	0x20000094
 800cce8:	20000095 	.word	0x20000095

0800ccec <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ccec:	b580      	push	{r7, lr}
 800ccee:	b082      	sub	sp, #8
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800ccf8:	4b3a      	ldr	r3, [pc, #232]	@ (800cde4 <USBD_CDC_DeInit+0xf8>)
 800ccfa:	781b      	ldrb	r3, [r3, #0]
 800ccfc:	4619      	mov	r1, r3
 800ccfe:	6878      	ldr	r0, [r7, #4]
 800cd00:	f002 fb61 	bl	800f3c6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800cd04:	4b37      	ldr	r3, [pc, #220]	@ (800cde4 <USBD_CDC_DeInit+0xf8>)
 800cd06:	781b      	ldrb	r3, [r3, #0]
 800cd08:	f003 020f 	and.w	r2, r3, #15
 800cd0c:	6879      	ldr	r1, [r7, #4]
 800cd0e:	4613      	mov	r3, r2
 800cd10:	009b      	lsls	r3, r3, #2
 800cd12:	4413      	add	r3, r2
 800cd14:	009b      	lsls	r3, r3, #2
 800cd16:	440b      	add	r3, r1
 800cd18:	3324      	adds	r3, #36	@ 0x24
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800cd1e:	4b32      	ldr	r3, [pc, #200]	@ (800cde8 <USBD_CDC_DeInit+0xfc>)
 800cd20:	781b      	ldrb	r3, [r3, #0]
 800cd22:	4619      	mov	r1, r3
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f002 fb4e 	bl	800f3c6 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800cd2a:	4b2f      	ldr	r3, [pc, #188]	@ (800cde8 <USBD_CDC_DeInit+0xfc>)
 800cd2c:	781b      	ldrb	r3, [r3, #0]
 800cd2e:	f003 020f 	and.w	r2, r3, #15
 800cd32:	6879      	ldr	r1, [r7, #4]
 800cd34:	4613      	mov	r3, r2
 800cd36:	009b      	lsls	r3, r3, #2
 800cd38:	4413      	add	r3, r2
 800cd3a:	009b      	lsls	r3, r3, #2
 800cd3c:	440b      	add	r3, r1
 800cd3e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800cd42:	2200      	movs	r2, #0
 800cd44:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800cd46:	4b29      	ldr	r3, [pc, #164]	@ (800cdec <USBD_CDC_DeInit+0x100>)
 800cd48:	781b      	ldrb	r3, [r3, #0]
 800cd4a:	4619      	mov	r1, r3
 800cd4c:	6878      	ldr	r0, [r7, #4]
 800cd4e:	f002 fb3a 	bl	800f3c6 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800cd52:	4b26      	ldr	r3, [pc, #152]	@ (800cdec <USBD_CDC_DeInit+0x100>)
 800cd54:	781b      	ldrb	r3, [r3, #0]
 800cd56:	f003 020f 	and.w	r2, r3, #15
 800cd5a:	6879      	ldr	r1, [r7, #4]
 800cd5c:	4613      	mov	r3, r2
 800cd5e:	009b      	lsls	r3, r3, #2
 800cd60:	4413      	add	r3, r2
 800cd62:	009b      	lsls	r3, r3, #2
 800cd64:	440b      	add	r3, r1
 800cd66:	3324      	adds	r3, #36	@ 0x24
 800cd68:	2200      	movs	r2, #0
 800cd6a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800cd6c:	4b1f      	ldr	r3, [pc, #124]	@ (800cdec <USBD_CDC_DeInit+0x100>)
 800cd6e:	781b      	ldrb	r3, [r3, #0]
 800cd70:	f003 020f 	and.w	r2, r3, #15
 800cd74:	6879      	ldr	r1, [r7, #4]
 800cd76:	4613      	mov	r3, r2
 800cd78:	009b      	lsls	r3, r3, #2
 800cd7a:	4413      	add	r3, r2
 800cd7c:	009b      	lsls	r3, r3, #2
 800cd7e:	440b      	add	r3, r1
 800cd80:	3326      	adds	r3, #38	@ 0x26
 800cd82:	2200      	movs	r2, #0
 800cd84:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	32b0      	adds	r2, #176	@ 0xb0
 800cd90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cd94:	2b00      	cmp	r3, #0
 800cd96:	d01f      	beq.n	800cdd8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800cd9e:	687a      	ldr	r2, [r7, #4]
 800cda0:	33b0      	adds	r3, #176	@ 0xb0
 800cda2:	009b      	lsls	r3, r3, #2
 800cda4:	4413      	add	r3, r2
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	685b      	ldr	r3, [r3, #4]
 800cdaa:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	32b0      	adds	r2, #176	@ 0xb0
 800cdb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f002 fc88 	bl	800f6d0 <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	32b0      	adds	r2, #176	@ 0xb0
 800cdca:	2100      	movs	r1, #0
 800cdcc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	2200      	movs	r2, #0
 800cdd4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800cdd8:	2300      	movs	r3, #0
}
 800cdda:	4618      	mov	r0, r3
 800cddc:	3708      	adds	r7, #8
 800cdde:	46bd      	mov	sp, r7
 800cde0:	bd80      	pop	{r7, pc}
 800cde2:	bf00      	nop
 800cde4:	20000093 	.word	0x20000093
 800cde8:	20000094 	.word	0x20000094
 800cdec:	20000095 	.word	0x20000095

0800cdf0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b086      	sub	sp, #24
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
 800cdf8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	32b0      	adds	r2, #176	@ 0xb0
 800ce04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce08:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ce0a:	2300      	movs	r3, #0
 800ce0c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ce0e:	2300      	movs	r3, #0
 800ce10:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ce12:	2300      	movs	r3, #0
 800ce14:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ce16:	693b      	ldr	r3, [r7, #16]
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d101      	bne.n	800ce20 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ce1c:	2303      	movs	r3, #3
 800ce1e:	e0bf      	b.n	800cfa0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	781b      	ldrb	r3, [r3, #0]
 800ce24:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d050      	beq.n	800cece <USBD_CDC_Setup+0xde>
 800ce2c:	2b20      	cmp	r3, #32
 800ce2e:	f040 80af 	bne.w	800cf90 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	88db      	ldrh	r3, [r3, #6]
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d03a      	beq.n	800ceb0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ce3a:	683b      	ldr	r3, [r7, #0]
 800ce3c:	781b      	ldrb	r3, [r3, #0]
 800ce3e:	b25b      	sxtb	r3, r3
 800ce40:	2b00      	cmp	r3, #0
 800ce42:	da1b      	bge.n	800ce7c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ce4a:	687a      	ldr	r2, [r7, #4]
 800ce4c:	33b0      	adds	r3, #176	@ 0xb0
 800ce4e:	009b      	lsls	r3, r3, #2
 800ce50:	4413      	add	r3, r2
 800ce52:	685b      	ldr	r3, [r3, #4]
 800ce54:	689b      	ldr	r3, [r3, #8]
 800ce56:	683a      	ldr	r2, [r7, #0]
 800ce58:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ce5a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ce5c:	683a      	ldr	r2, [r7, #0]
 800ce5e:	88d2      	ldrh	r2, [r2, #6]
 800ce60:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	88db      	ldrh	r3, [r3, #6]
 800ce66:	2b07      	cmp	r3, #7
 800ce68:	bf28      	it	cs
 800ce6a:	2307      	movcs	r3, #7
 800ce6c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ce6e:	693b      	ldr	r3, [r7, #16]
 800ce70:	89fa      	ldrh	r2, [r7, #14]
 800ce72:	4619      	mov	r1, r3
 800ce74:	6878      	ldr	r0, [r7, #4]
 800ce76:	f001 fdbd 	bl	800e9f4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800ce7a:	e090      	b.n	800cf9e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800ce7c:	683b      	ldr	r3, [r7, #0]
 800ce7e:	785a      	ldrb	r2, [r3, #1]
 800ce80:	693b      	ldr	r3, [r7, #16]
 800ce82:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	88db      	ldrh	r3, [r3, #6]
 800ce8a:	2b3f      	cmp	r3, #63	@ 0x3f
 800ce8c:	d803      	bhi.n	800ce96 <USBD_CDC_Setup+0xa6>
 800ce8e:	683b      	ldr	r3, [r7, #0]
 800ce90:	88db      	ldrh	r3, [r3, #6]
 800ce92:	b2da      	uxtb	r2, r3
 800ce94:	e000      	b.n	800ce98 <USBD_CDC_Setup+0xa8>
 800ce96:	2240      	movs	r2, #64	@ 0x40
 800ce98:	693b      	ldr	r3, [r7, #16]
 800ce9a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800ce9e:	6939      	ldr	r1, [r7, #16]
 800cea0:	693b      	ldr	r3, [r7, #16]
 800cea2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800cea6:	461a      	mov	r2, r3
 800cea8:	6878      	ldr	r0, [r7, #4]
 800ceaa:	f001 fdcf 	bl	800ea4c <USBD_CtlPrepareRx>
      break;
 800ceae:	e076      	b.n	800cf9e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ceb6:	687a      	ldr	r2, [r7, #4]
 800ceb8:	33b0      	adds	r3, #176	@ 0xb0
 800ceba:	009b      	lsls	r3, r3, #2
 800cebc:	4413      	add	r3, r2
 800cebe:	685b      	ldr	r3, [r3, #4]
 800cec0:	689b      	ldr	r3, [r3, #8]
 800cec2:	683a      	ldr	r2, [r7, #0]
 800cec4:	7850      	ldrb	r0, [r2, #1]
 800cec6:	2200      	movs	r2, #0
 800cec8:	6839      	ldr	r1, [r7, #0]
 800ceca:	4798      	blx	r3
      break;
 800cecc:	e067      	b.n	800cf9e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	785b      	ldrb	r3, [r3, #1]
 800ced2:	2b0b      	cmp	r3, #11
 800ced4:	d851      	bhi.n	800cf7a <USBD_CDC_Setup+0x18a>
 800ced6:	a201      	add	r2, pc, #4	@ (adr r2, 800cedc <USBD_CDC_Setup+0xec>)
 800ced8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cedc:	0800cf0d 	.word	0x0800cf0d
 800cee0:	0800cf89 	.word	0x0800cf89
 800cee4:	0800cf7b 	.word	0x0800cf7b
 800cee8:	0800cf7b 	.word	0x0800cf7b
 800ceec:	0800cf7b 	.word	0x0800cf7b
 800cef0:	0800cf7b 	.word	0x0800cf7b
 800cef4:	0800cf7b 	.word	0x0800cf7b
 800cef8:	0800cf7b 	.word	0x0800cf7b
 800cefc:	0800cf7b 	.word	0x0800cf7b
 800cf00:	0800cf7b 	.word	0x0800cf7b
 800cf04:	0800cf37 	.word	0x0800cf37
 800cf08:	0800cf61 	.word	0x0800cf61
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf12:	b2db      	uxtb	r3, r3
 800cf14:	2b03      	cmp	r3, #3
 800cf16:	d107      	bne.n	800cf28 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800cf18:	f107 030a 	add.w	r3, r7, #10
 800cf1c:	2202      	movs	r2, #2
 800cf1e:	4619      	mov	r1, r3
 800cf20:	6878      	ldr	r0, [r7, #4]
 800cf22:	f001 fd67 	bl	800e9f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cf26:	e032      	b.n	800cf8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cf28:	6839      	ldr	r1, [r7, #0]
 800cf2a:	6878      	ldr	r0, [r7, #4]
 800cf2c:	f001 fce5 	bl	800e8fa <USBD_CtlError>
            ret = USBD_FAIL;
 800cf30:	2303      	movs	r3, #3
 800cf32:	75fb      	strb	r3, [r7, #23]
          break;
 800cf34:	e02b      	b.n	800cf8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf3c:	b2db      	uxtb	r3, r3
 800cf3e:	2b03      	cmp	r3, #3
 800cf40:	d107      	bne.n	800cf52 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800cf42:	f107 030d 	add.w	r3, r7, #13
 800cf46:	2201      	movs	r2, #1
 800cf48:	4619      	mov	r1, r3
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f001 fd52 	bl	800e9f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800cf50:	e01d      	b.n	800cf8e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800cf52:	6839      	ldr	r1, [r7, #0]
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f001 fcd0 	bl	800e8fa <USBD_CtlError>
            ret = USBD_FAIL;
 800cf5a:	2303      	movs	r3, #3
 800cf5c:	75fb      	strb	r3, [r7, #23]
          break;
 800cf5e:	e016      	b.n	800cf8e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cf66:	b2db      	uxtb	r3, r3
 800cf68:	2b03      	cmp	r3, #3
 800cf6a:	d00f      	beq.n	800cf8c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800cf6c:	6839      	ldr	r1, [r7, #0]
 800cf6e:	6878      	ldr	r0, [r7, #4]
 800cf70:	f001 fcc3 	bl	800e8fa <USBD_CtlError>
            ret = USBD_FAIL;
 800cf74:	2303      	movs	r3, #3
 800cf76:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800cf78:	e008      	b.n	800cf8c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800cf7a:	6839      	ldr	r1, [r7, #0]
 800cf7c:	6878      	ldr	r0, [r7, #4]
 800cf7e:	f001 fcbc 	bl	800e8fa <USBD_CtlError>
          ret = USBD_FAIL;
 800cf82:	2303      	movs	r3, #3
 800cf84:	75fb      	strb	r3, [r7, #23]
          break;
 800cf86:	e002      	b.n	800cf8e <USBD_CDC_Setup+0x19e>
          break;
 800cf88:	bf00      	nop
 800cf8a:	e008      	b.n	800cf9e <USBD_CDC_Setup+0x1ae>
          break;
 800cf8c:	bf00      	nop
      }
      break;
 800cf8e:	e006      	b.n	800cf9e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800cf90:	6839      	ldr	r1, [r7, #0]
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f001 fcb1 	bl	800e8fa <USBD_CtlError>
      ret = USBD_FAIL;
 800cf98:	2303      	movs	r3, #3
 800cf9a:	75fb      	strb	r3, [r7, #23]
      break;
 800cf9c:	bf00      	nop
  }

  return (uint8_t)ret;
 800cf9e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	3718      	adds	r7, #24
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}

0800cfa8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800cfa8:	b580      	push	{r7, lr}
 800cfaa:	b084      	sub	sp, #16
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
 800cfb0:	460b      	mov	r3, r1
 800cfb2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cfba:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	32b0      	adds	r2, #176	@ 0xb0
 800cfc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfca:	2b00      	cmp	r3, #0
 800cfcc:	d101      	bne.n	800cfd2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800cfce:	2303      	movs	r3, #3
 800cfd0:	e065      	b.n	800d09e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	32b0      	adds	r2, #176	@ 0xb0
 800cfdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cfe0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800cfe2:	78fb      	ldrb	r3, [r7, #3]
 800cfe4:	f003 020f 	and.w	r2, r3, #15
 800cfe8:	6879      	ldr	r1, [r7, #4]
 800cfea:	4613      	mov	r3, r2
 800cfec:	009b      	lsls	r3, r3, #2
 800cfee:	4413      	add	r3, r2
 800cff0:	009b      	lsls	r3, r3, #2
 800cff2:	440b      	add	r3, r1
 800cff4:	3318      	adds	r3, #24
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d02f      	beq.n	800d05c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800cffc:	78fb      	ldrb	r3, [r7, #3]
 800cffe:	f003 020f 	and.w	r2, r3, #15
 800d002:	6879      	ldr	r1, [r7, #4]
 800d004:	4613      	mov	r3, r2
 800d006:	009b      	lsls	r3, r3, #2
 800d008:	4413      	add	r3, r2
 800d00a:	009b      	lsls	r3, r3, #2
 800d00c:	440b      	add	r3, r1
 800d00e:	3318      	adds	r3, #24
 800d010:	681a      	ldr	r2, [r3, #0]
 800d012:	78fb      	ldrb	r3, [r7, #3]
 800d014:	f003 010f 	and.w	r1, r3, #15
 800d018:	68f8      	ldr	r0, [r7, #12]
 800d01a:	460b      	mov	r3, r1
 800d01c:	00db      	lsls	r3, r3, #3
 800d01e:	440b      	add	r3, r1
 800d020:	009b      	lsls	r3, r3, #2
 800d022:	4403      	add	r3, r0
 800d024:	331c      	adds	r3, #28
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	fbb2 f1f3 	udiv	r1, r2, r3
 800d02c:	fb01 f303 	mul.w	r3, r1, r3
 800d030:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d032:	2b00      	cmp	r3, #0
 800d034:	d112      	bne.n	800d05c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800d036:	78fb      	ldrb	r3, [r7, #3]
 800d038:	f003 020f 	and.w	r2, r3, #15
 800d03c:	6879      	ldr	r1, [r7, #4]
 800d03e:	4613      	mov	r3, r2
 800d040:	009b      	lsls	r3, r3, #2
 800d042:	4413      	add	r3, r2
 800d044:	009b      	lsls	r3, r3, #2
 800d046:	440b      	add	r3, r1
 800d048:	3318      	adds	r3, #24
 800d04a:	2200      	movs	r2, #0
 800d04c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d04e:	78f9      	ldrb	r1, [r7, #3]
 800d050:	2300      	movs	r3, #0
 800d052:	2200      	movs	r2, #0
 800d054:	6878      	ldr	r0, [r7, #4]
 800d056:	f002 fa5e 	bl	800f516 <USBD_LL_Transmit>
 800d05a:	e01f      	b.n	800d09c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	2200      	movs	r2, #0
 800d060:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d06a:	687a      	ldr	r2, [r7, #4]
 800d06c:	33b0      	adds	r3, #176	@ 0xb0
 800d06e:	009b      	lsls	r3, r3, #2
 800d070:	4413      	add	r3, r2
 800d072:	685b      	ldr	r3, [r3, #4]
 800d074:	691b      	ldr	r3, [r3, #16]
 800d076:	2b00      	cmp	r3, #0
 800d078:	d010      	beq.n	800d09c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d080:	687a      	ldr	r2, [r7, #4]
 800d082:	33b0      	adds	r3, #176	@ 0xb0
 800d084:	009b      	lsls	r3, r3, #2
 800d086:	4413      	add	r3, r2
 800d088:	685b      	ldr	r3, [r3, #4]
 800d08a:	691b      	ldr	r3, [r3, #16]
 800d08c:	68ba      	ldr	r2, [r7, #8]
 800d08e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d092:	68ba      	ldr	r2, [r7, #8]
 800d094:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d098:	78fa      	ldrb	r2, [r7, #3]
 800d09a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d09c:	2300      	movs	r3, #0
}
 800d09e:	4618      	mov	r0, r3
 800d0a0:	3710      	adds	r7, #16
 800d0a2:	46bd      	mov	sp, r7
 800d0a4:	bd80      	pop	{r7, pc}

0800d0a6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d0a6:	b580      	push	{r7, lr}
 800d0a8:	b084      	sub	sp, #16
 800d0aa:	af00      	add	r7, sp, #0
 800d0ac:	6078      	str	r0, [r7, #4]
 800d0ae:	460b      	mov	r3, r1
 800d0b0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	32b0      	adds	r2, #176	@ 0xb0
 800d0bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0c0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d0c8:	687b      	ldr	r3, [r7, #4]
 800d0ca:	32b0      	adds	r2, #176	@ 0xb0
 800d0cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d101      	bne.n	800d0d8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800d0d4:	2303      	movs	r3, #3
 800d0d6:	e01a      	b.n	800d10e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d0d8:	78fb      	ldrb	r3, [r7, #3]
 800d0da:	4619      	mov	r1, r3
 800d0dc:	6878      	ldr	r0, [r7, #4]
 800d0de:	f002 fa5c 	bl	800f59a <USBD_LL_GetRxDataSize>
 800d0e2:	4602      	mov	r2, r0
 800d0e4:	68fb      	ldr	r3, [r7, #12]
 800d0e6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d0f0:	687a      	ldr	r2, [r7, #4]
 800d0f2:	33b0      	adds	r3, #176	@ 0xb0
 800d0f4:	009b      	lsls	r3, r3, #2
 800d0f6:	4413      	add	r3, r2
 800d0f8:	685b      	ldr	r3, [r3, #4]
 800d0fa:	68db      	ldr	r3, [r3, #12]
 800d0fc:	68fa      	ldr	r2, [r7, #12]
 800d0fe:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d102:	68fa      	ldr	r2, [r7, #12]
 800d104:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d108:	4611      	mov	r1, r2
 800d10a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d10c:	2300      	movs	r3, #0
}
 800d10e:	4618      	mov	r0, r3
 800d110:	3710      	adds	r7, #16
 800d112:	46bd      	mov	sp, r7
 800d114:	bd80      	pop	{r7, pc}

0800d116 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d116:	b580      	push	{r7, lr}
 800d118:	b084      	sub	sp, #16
 800d11a:	af00      	add	r7, sp, #0
 800d11c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	32b0      	adds	r2, #176	@ 0xb0
 800d128:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d12c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	2b00      	cmp	r3, #0
 800d132:	d101      	bne.n	800d138 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d134:	2303      	movs	r3, #3
 800d136:	e024      	b.n	800d182 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d13e:	687a      	ldr	r2, [r7, #4]
 800d140:	33b0      	adds	r3, #176	@ 0xb0
 800d142:	009b      	lsls	r3, r3, #2
 800d144:	4413      	add	r3, r2
 800d146:	685b      	ldr	r3, [r3, #4]
 800d148:	2b00      	cmp	r3, #0
 800d14a:	d019      	beq.n	800d180 <USBD_CDC_EP0_RxReady+0x6a>
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d152:	2bff      	cmp	r3, #255	@ 0xff
 800d154:	d014      	beq.n	800d180 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	33b0      	adds	r3, #176	@ 0xb0
 800d160:	009b      	lsls	r3, r3, #2
 800d162:	4413      	add	r3, r2
 800d164:	685b      	ldr	r3, [r3, #4]
 800d166:	689b      	ldr	r3, [r3, #8]
 800d168:	68fa      	ldr	r2, [r7, #12]
 800d16a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800d16e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800d170:	68fa      	ldr	r2, [r7, #12]
 800d172:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d176:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d178:	68fb      	ldr	r3, [r7, #12]
 800d17a:	22ff      	movs	r2, #255	@ 0xff
 800d17c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d180:	2300      	movs	r3, #0
}
 800d182:	4618      	mov	r0, r3
 800d184:	3710      	adds	r7, #16
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}
	...

0800d18c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d18c:	b580      	push	{r7, lr}
 800d18e:	b086      	sub	sp, #24
 800d190:	af00      	add	r7, sp, #0
 800d192:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d194:	2182      	movs	r1, #130	@ 0x82
 800d196:	4818      	ldr	r0, [pc, #96]	@ (800d1f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d198:	f000 fd4f 	bl	800dc3a <USBD_GetEpDesc>
 800d19c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d19e:	2101      	movs	r1, #1
 800d1a0:	4815      	ldr	r0, [pc, #84]	@ (800d1f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d1a2:	f000 fd4a 	bl	800dc3a <USBD_GetEpDesc>
 800d1a6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d1a8:	2181      	movs	r1, #129	@ 0x81
 800d1aa:	4813      	ldr	r0, [pc, #76]	@ (800d1f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d1ac:	f000 fd45 	bl	800dc3a <USBD_GetEpDesc>
 800d1b0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d1b2:	697b      	ldr	r3, [r7, #20]
 800d1b4:	2b00      	cmp	r3, #0
 800d1b6:	d002      	beq.n	800d1be <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d1b8:	697b      	ldr	r3, [r7, #20]
 800d1ba:	2210      	movs	r2, #16
 800d1bc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d1be:	693b      	ldr	r3, [r7, #16]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d006      	beq.n	800d1d2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d1c4:	693b      	ldr	r3, [r7, #16]
 800d1c6:	2200      	movs	r2, #0
 800d1c8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d1cc:	711a      	strb	r2, [r3, #4]
 800d1ce:	2200      	movs	r2, #0
 800d1d0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	2b00      	cmp	r3, #0
 800d1d6:	d006      	beq.n	800d1e6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	2200      	movs	r2, #0
 800d1dc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d1e0:	711a      	strb	r2, [r3, #4]
 800d1e2:	2200      	movs	r2, #0
 800d1e4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	2243      	movs	r2, #67	@ 0x43
 800d1ea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d1ec:	4b02      	ldr	r3, [pc, #8]	@ (800d1f8 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	3718      	adds	r7, #24
 800d1f2:	46bd      	mov	sp, r7
 800d1f4:	bd80      	pop	{r7, pc}
 800d1f6:	bf00      	nop
 800d1f8:	20000050 	.word	0x20000050

0800d1fc <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b086      	sub	sp, #24
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d204:	2182      	movs	r1, #130	@ 0x82
 800d206:	4818      	ldr	r0, [pc, #96]	@ (800d268 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d208:	f000 fd17 	bl	800dc3a <USBD_GetEpDesc>
 800d20c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d20e:	2101      	movs	r1, #1
 800d210:	4815      	ldr	r0, [pc, #84]	@ (800d268 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d212:	f000 fd12 	bl	800dc3a <USBD_GetEpDesc>
 800d216:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d218:	2181      	movs	r1, #129	@ 0x81
 800d21a:	4813      	ldr	r0, [pc, #76]	@ (800d268 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d21c:	f000 fd0d 	bl	800dc3a <USBD_GetEpDesc>
 800d220:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	2b00      	cmp	r3, #0
 800d226:	d002      	beq.n	800d22e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800d228:	697b      	ldr	r3, [r7, #20]
 800d22a:	2210      	movs	r2, #16
 800d22c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d22e:	693b      	ldr	r3, [r7, #16]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d006      	beq.n	800d242 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d234:	693b      	ldr	r3, [r7, #16]
 800d236:	2200      	movs	r2, #0
 800d238:	711a      	strb	r2, [r3, #4]
 800d23a:	2200      	movs	r2, #0
 800d23c:	f042 0202 	orr.w	r2, r2, #2
 800d240:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d006      	beq.n	800d256 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2200      	movs	r2, #0
 800d24c:	711a      	strb	r2, [r3, #4]
 800d24e:	2200      	movs	r2, #0
 800d250:	f042 0202 	orr.w	r2, r2, #2
 800d254:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	2243      	movs	r2, #67	@ 0x43
 800d25a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d25c:	4b02      	ldr	r3, [pc, #8]	@ (800d268 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800d25e:	4618      	mov	r0, r3
 800d260:	3718      	adds	r7, #24
 800d262:	46bd      	mov	sp, r7
 800d264:	bd80      	pop	{r7, pc}
 800d266:	bf00      	nop
 800d268:	20000050 	.word	0x20000050

0800d26c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b086      	sub	sp, #24
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d274:	2182      	movs	r1, #130	@ 0x82
 800d276:	4818      	ldr	r0, [pc, #96]	@ (800d2d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d278:	f000 fcdf 	bl	800dc3a <USBD_GetEpDesc>
 800d27c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d27e:	2101      	movs	r1, #1
 800d280:	4815      	ldr	r0, [pc, #84]	@ (800d2d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d282:	f000 fcda 	bl	800dc3a <USBD_GetEpDesc>
 800d286:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d288:	2181      	movs	r1, #129	@ 0x81
 800d28a:	4813      	ldr	r0, [pc, #76]	@ (800d2d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d28c:	f000 fcd5 	bl	800dc3a <USBD_GetEpDesc>
 800d290:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d292:	697b      	ldr	r3, [r7, #20]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d002      	beq.n	800d29e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d298:	697b      	ldr	r3, [r7, #20]
 800d29a:	2210      	movs	r2, #16
 800d29c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d29e:	693b      	ldr	r3, [r7, #16]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d006      	beq.n	800d2b2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d2a4:	693b      	ldr	r3, [r7, #16]
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d2ac:	711a      	strb	r2, [r3, #4]
 800d2ae:	2200      	movs	r2, #0
 800d2b0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d2b2:	68fb      	ldr	r3, [r7, #12]
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d006      	beq.n	800d2c6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d2c0:	711a      	strb	r2, [r3, #4]
 800d2c2:	2200      	movs	r2, #0
 800d2c4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	2243      	movs	r2, #67	@ 0x43
 800d2ca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d2cc:	4b02      	ldr	r3, [pc, #8]	@ (800d2d8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	3718      	adds	r7, #24
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}
 800d2d6:	bf00      	nop
 800d2d8:	20000050 	.word	0x20000050

0800d2dc <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d2dc:	b480      	push	{r7}
 800d2de:	b083      	sub	sp, #12
 800d2e0:	af00      	add	r7, sp, #0
 800d2e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	220a      	movs	r2, #10
 800d2e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d2ea:	4b03      	ldr	r3, [pc, #12]	@ (800d2f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d2ec:	4618      	mov	r0, r3
 800d2ee:	370c      	adds	r7, #12
 800d2f0:	46bd      	mov	sp, r7
 800d2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f6:	4770      	bx	lr
 800d2f8:	2000000c 	.word	0x2000000c

0800d2fc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b083      	sub	sp, #12
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]
 800d304:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d306:	683b      	ldr	r3, [r7, #0]
 800d308:	2b00      	cmp	r3, #0
 800d30a:	d101      	bne.n	800d310 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d30c:	2303      	movs	r3, #3
 800d30e:	e009      	b.n	800d324 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d316:	687a      	ldr	r2, [r7, #4]
 800d318:	33b0      	adds	r3, #176	@ 0xb0
 800d31a:	009b      	lsls	r3, r3, #2
 800d31c:	4413      	add	r3, r2
 800d31e:	683a      	ldr	r2, [r7, #0]
 800d320:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d322:	2300      	movs	r3, #0
}
 800d324:	4618      	mov	r0, r3
 800d326:	370c      	adds	r7, #12
 800d328:	46bd      	mov	sp, r7
 800d32a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d32e:	4770      	bx	lr

0800d330 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d330:	b480      	push	{r7}
 800d332:	b087      	sub	sp, #28
 800d334:	af00      	add	r7, sp, #0
 800d336:	60f8      	str	r0, [r7, #12]
 800d338:	60b9      	str	r1, [r7, #8]
 800d33a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d33c:	68fb      	ldr	r3, [r7, #12]
 800d33e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	32b0      	adds	r2, #176	@ 0xb0
 800d346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d34a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d34c:	697b      	ldr	r3, [r7, #20]
 800d34e:	2b00      	cmp	r3, #0
 800d350:	d101      	bne.n	800d356 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d352:	2303      	movs	r3, #3
 800d354:	e008      	b.n	800d368 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d356:	697b      	ldr	r3, [r7, #20]
 800d358:	68ba      	ldr	r2, [r7, #8]
 800d35a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d35e:	697b      	ldr	r3, [r7, #20]
 800d360:	687a      	ldr	r2, [r7, #4]
 800d362:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d366:	2300      	movs	r3, #0
}
 800d368:	4618      	mov	r0, r3
 800d36a:	371c      	adds	r7, #28
 800d36c:	46bd      	mov	sp, r7
 800d36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d372:	4770      	bx	lr

0800d374 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d374:	b480      	push	{r7}
 800d376:	b085      	sub	sp, #20
 800d378:	af00      	add	r7, sp, #0
 800d37a:	6078      	str	r0, [r7, #4]
 800d37c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	32b0      	adds	r2, #176	@ 0xb0
 800d388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d38c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2b00      	cmp	r3, #0
 800d392:	d101      	bne.n	800d398 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d394:	2303      	movs	r3, #3
 800d396:	e004      	b.n	800d3a2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	683a      	ldr	r2, [r7, #0]
 800d39c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d3a0:	2300      	movs	r3, #0
}
 800d3a2:	4618      	mov	r0, r3
 800d3a4:	3714      	adds	r7, #20
 800d3a6:	46bd      	mov	sp, r7
 800d3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ac:	4770      	bx	lr
	...

0800d3b0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b084      	sub	sp, #16
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	32b0      	adds	r2, #176	@ 0xb0
 800d3c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3c6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d3cc:	68bb      	ldr	r3, [r7, #8]
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	d101      	bne.n	800d3d6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d3d2:	2303      	movs	r3, #3
 800d3d4:	e025      	b.n	800d422 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800d3d6:	68bb      	ldr	r3, [r7, #8]
 800d3d8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d11f      	bne.n	800d420 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d3e0:	68bb      	ldr	r3, [r7, #8]
 800d3e2:	2201      	movs	r2, #1
 800d3e4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800d3e8:	4b10      	ldr	r3, [pc, #64]	@ (800d42c <USBD_CDC_TransmitPacket+0x7c>)
 800d3ea:	781b      	ldrb	r3, [r3, #0]
 800d3ec:	f003 020f 	and.w	r2, r3, #15
 800d3f0:	68bb      	ldr	r3, [r7, #8]
 800d3f2:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	4613      	mov	r3, r2
 800d3fa:	009b      	lsls	r3, r3, #2
 800d3fc:	4413      	add	r3, r2
 800d3fe:	009b      	lsls	r3, r3, #2
 800d400:	4403      	add	r3, r0
 800d402:	3318      	adds	r3, #24
 800d404:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800d406:	4b09      	ldr	r3, [pc, #36]	@ (800d42c <USBD_CDC_TransmitPacket+0x7c>)
 800d408:	7819      	ldrb	r1, [r3, #0]
 800d40a:	68bb      	ldr	r3, [r7, #8]
 800d40c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800d410:	68bb      	ldr	r3, [r7, #8]
 800d412:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800d416:	6878      	ldr	r0, [r7, #4]
 800d418:	f002 f87d 	bl	800f516 <USBD_LL_Transmit>

    ret = USBD_OK;
 800d41c:	2300      	movs	r3, #0
 800d41e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800d420:	7bfb      	ldrb	r3, [r7, #15]
}
 800d422:	4618      	mov	r0, r3
 800d424:	3710      	adds	r7, #16
 800d426:	46bd      	mov	sp, r7
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	bf00      	nop
 800d42c:	20000093 	.word	0x20000093

0800d430 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b084      	sub	sp, #16
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	32b0      	adds	r2, #176	@ 0xb0
 800d442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d446:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	32b0      	adds	r2, #176	@ 0xb0
 800d452:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d101      	bne.n	800d45e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800d45a:	2303      	movs	r3, #3
 800d45c:	e018      	b.n	800d490 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	7c1b      	ldrb	r3, [r3, #16]
 800d462:	2b00      	cmp	r3, #0
 800d464:	d10a      	bne.n	800d47c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d466:	4b0c      	ldr	r3, [pc, #48]	@ (800d498 <USBD_CDC_ReceivePacket+0x68>)
 800d468:	7819      	ldrb	r1, [r3, #0]
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d470:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d474:	6878      	ldr	r0, [r7, #4]
 800d476:	f002 f86f 	bl	800f558 <USBD_LL_PrepareReceive>
 800d47a:	e008      	b.n	800d48e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d47c:	4b06      	ldr	r3, [pc, #24]	@ (800d498 <USBD_CDC_ReceivePacket+0x68>)
 800d47e:	7819      	ldrb	r1, [r3, #0]
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d486:	2340      	movs	r3, #64	@ 0x40
 800d488:	6878      	ldr	r0, [r7, #4]
 800d48a:	f002 f865 	bl	800f558 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d48e:	2300      	movs	r3, #0
}
 800d490:	4618      	mov	r0, r3
 800d492:	3710      	adds	r7, #16
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}
 800d498:	20000094 	.word	0x20000094

0800d49c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d49c:	b580      	push	{r7, lr}
 800d49e:	b086      	sub	sp, #24
 800d4a0:	af00      	add	r7, sp, #0
 800d4a2:	60f8      	str	r0, [r7, #12]
 800d4a4:	60b9      	str	r1, [r7, #8]
 800d4a6:	4613      	mov	r3, r2
 800d4a8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d101      	bne.n	800d4b4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d4b0:	2303      	movs	r3, #3
 800d4b2:	e01f      	b.n	800d4f4 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	2200      	movs	r2, #0
 800d4b8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800d4bc:	68fb      	ldr	r3, [r7, #12]
 800d4be:	2200      	movs	r2, #0
 800d4c0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	2200      	movs	r2, #0
 800d4c8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d4cc:	68bb      	ldr	r3, [r7, #8]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d003      	beq.n	800d4da <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	68ba      	ldr	r2, [r7, #8]
 800d4d6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	2201      	movs	r2, #1
 800d4de:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800d4e2:	68fb      	ldr	r3, [r7, #12]
 800d4e4:	79fa      	ldrb	r2, [r7, #7]
 800d4e6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800d4e8:	68f8      	ldr	r0, [r7, #12]
 800d4ea:	f001 fedb 	bl	800f2a4 <USBD_LL_Init>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800d4f2:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	3718      	adds	r7, #24
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	bd80      	pop	{r7, pc}

0800d4fc <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	b084      	sub	sp, #16
 800d500:	af00      	add	r7, sp, #0
 800d502:	6078      	str	r0, [r7, #4]
 800d504:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d506:	2300      	movs	r3, #0
 800d508:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800d50a:	683b      	ldr	r3, [r7, #0]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d101      	bne.n	800d514 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800d510:	2303      	movs	r3, #3
 800d512:	e025      	b.n	800d560 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	683a      	ldr	r2, [r7, #0]
 800d518:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	32ae      	adds	r2, #174	@ 0xae
 800d526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d52a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d00f      	beq.n	800d550 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	32ae      	adds	r2, #174	@ 0xae
 800d53a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d53e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d540:	f107 020e 	add.w	r2, r7, #14
 800d544:	4610      	mov	r0, r2
 800d546:	4798      	blx	r3
 800d548:	4602      	mov	r2, r0
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800d556:	1c5a      	adds	r2, r3, #1
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800d55e:	2300      	movs	r3, #0
}
 800d560:	4618      	mov	r0, r3
 800d562:	3710      	adds	r7, #16
 800d564:	46bd      	mov	sp, r7
 800d566:	bd80      	pop	{r7, pc}

0800d568 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b082      	sub	sp, #8
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800d570:	6878      	ldr	r0, [r7, #4]
 800d572:	f001 fee7 	bl	800f344 <USBD_LL_Start>
 800d576:	4603      	mov	r3, r0
}
 800d578:	4618      	mov	r0, r3
 800d57a:	3708      	adds	r7, #8
 800d57c:	46bd      	mov	sp, r7
 800d57e:	bd80      	pop	{r7, pc}

0800d580 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800d580:	b480      	push	{r7}
 800d582:	b083      	sub	sp, #12
 800d584:	af00      	add	r7, sp, #0
 800d586:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d588:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800d58a:	4618      	mov	r0, r3
 800d58c:	370c      	adds	r7, #12
 800d58e:	46bd      	mov	sp, r7
 800d590:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d594:	4770      	bx	lr

0800d596 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d596:	b580      	push	{r7, lr}
 800d598:	b084      	sub	sp, #16
 800d59a:	af00      	add	r7, sp, #0
 800d59c:	6078      	str	r0, [r7, #4]
 800d59e:	460b      	mov	r3, r1
 800d5a0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5ac:	2b00      	cmp	r3, #0
 800d5ae:	d009      	beq.n	800d5c4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	78fa      	ldrb	r2, [r7, #3]
 800d5ba:	4611      	mov	r1, r2
 800d5bc:	6878      	ldr	r0, [r7, #4]
 800d5be:	4798      	blx	r3
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d5c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5c6:	4618      	mov	r0, r3
 800d5c8:	3710      	adds	r7, #16
 800d5ca:	46bd      	mov	sp, r7
 800d5cc:	bd80      	pop	{r7, pc}

0800d5ce <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d5ce:	b580      	push	{r7, lr}
 800d5d0:	b084      	sub	sp, #16
 800d5d2:	af00      	add	r7, sp, #0
 800d5d4:	6078      	str	r0, [r7, #4]
 800d5d6:	460b      	mov	r3, r1
 800d5d8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800d5da:	2300      	movs	r3, #0
 800d5dc:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5e4:	685b      	ldr	r3, [r3, #4]
 800d5e6:	78fa      	ldrb	r2, [r7, #3]
 800d5e8:	4611      	mov	r1, r2
 800d5ea:	6878      	ldr	r0, [r7, #4]
 800d5ec:	4798      	blx	r3
 800d5ee:	4603      	mov	r3, r0
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d001      	beq.n	800d5f8 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800d5f4:	2303      	movs	r3, #3
 800d5f6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800d5f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	3710      	adds	r7, #16
 800d5fe:	46bd      	mov	sp, r7
 800d600:	bd80      	pop	{r7, pc}

0800d602 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d602:	b580      	push	{r7, lr}
 800d604:	b084      	sub	sp, #16
 800d606:	af00      	add	r7, sp, #0
 800d608:	6078      	str	r0, [r7, #4]
 800d60a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d612:	6839      	ldr	r1, [r7, #0]
 800d614:	4618      	mov	r0, r3
 800d616:	f001 f936 	bl	800e886 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	2201      	movs	r2, #1
 800d61e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800d628:	461a      	mov	r2, r3
 800d62a:	687b      	ldr	r3, [r7, #4]
 800d62c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d636:	f003 031f 	and.w	r3, r3, #31
 800d63a:	2b02      	cmp	r3, #2
 800d63c:	d01a      	beq.n	800d674 <USBD_LL_SetupStage+0x72>
 800d63e:	2b02      	cmp	r3, #2
 800d640:	d822      	bhi.n	800d688 <USBD_LL_SetupStage+0x86>
 800d642:	2b00      	cmp	r3, #0
 800d644:	d002      	beq.n	800d64c <USBD_LL_SetupStage+0x4a>
 800d646:	2b01      	cmp	r3, #1
 800d648:	d00a      	beq.n	800d660 <USBD_LL_SetupStage+0x5e>
 800d64a:	e01d      	b.n	800d688 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d652:	4619      	mov	r1, r3
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f000 fb63 	bl	800dd20 <USBD_StdDevReq>
 800d65a:	4603      	mov	r3, r0
 800d65c:	73fb      	strb	r3, [r7, #15]
      break;
 800d65e:	e020      	b.n	800d6a2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d666:	4619      	mov	r1, r3
 800d668:	6878      	ldr	r0, [r7, #4]
 800d66a:	f000 fbcb 	bl	800de04 <USBD_StdItfReq>
 800d66e:	4603      	mov	r3, r0
 800d670:	73fb      	strb	r3, [r7, #15]
      break;
 800d672:	e016      	b.n	800d6a2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800d67a:	4619      	mov	r1, r3
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f000 fc2d 	bl	800dedc <USBD_StdEPReq>
 800d682:	4603      	mov	r3, r0
 800d684:	73fb      	strb	r3, [r7, #15]
      break;
 800d686:	e00c      	b.n	800d6a2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d68e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800d692:	b2db      	uxtb	r3, r3
 800d694:	4619      	mov	r1, r3
 800d696:	6878      	ldr	r0, [r7, #4]
 800d698:	f001 feb4 	bl	800f404 <USBD_LL_StallEP>
 800d69c:	4603      	mov	r3, r0
 800d69e:	73fb      	strb	r3, [r7, #15]
      break;
 800d6a0:	bf00      	nop
  }

  return ret;
 800d6a2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3710      	adds	r7, #16
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}

0800d6ac <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b086      	sub	sp, #24
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	60f8      	str	r0, [r7, #12]
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	607a      	str	r2, [r7, #4]
 800d6b8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800d6ba:	2300      	movs	r3, #0
 800d6bc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800d6be:	7afb      	ldrb	r3, [r7, #11]
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d16e      	bne.n	800d7a2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800d6ca:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d6d2:	2b03      	cmp	r3, #3
 800d6d4:	f040 8098 	bne.w	800d808 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800d6d8:	693b      	ldr	r3, [r7, #16]
 800d6da:	689a      	ldr	r2, [r3, #8]
 800d6dc:	693b      	ldr	r3, [r7, #16]
 800d6de:	68db      	ldr	r3, [r3, #12]
 800d6e0:	429a      	cmp	r2, r3
 800d6e2:	d913      	bls.n	800d70c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800d6e4:	693b      	ldr	r3, [r7, #16]
 800d6e6:	689a      	ldr	r2, [r3, #8]
 800d6e8:	693b      	ldr	r3, [r7, #16]
 800d6ea:	68db      	ldr	r3, [r3, #12]
 800d6ec:	1ad2      	subs	r2, r2, r3
 800d6ee:	693b      	ldr	r3, [r7, #16]
 800d6f0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800d6f2:	693b      	ldr	r3, [r7, #16]
 800d6f4:	68da      	ldr	r2, [r3, #12]
 800d6f6:	693b      	ldr	r3, [r7, #16]
 800d6f8:	689b      	ldr	r3, [r3, #8]
 800d6fa:	4293      	cmp	r3, r2
 800d6fc:	bf28      	it	cs
 800d6fe:	4613      	movcs	r3, r2
 800d700:	461a      	mov	r2, r3
 800d702:	6879      	ldr	r1, [r7, #4]
 800d704:	68f8      	ldr	r0, [r7, #12]
 800d706:	f001 f9be 	bl	800ea86 <USBD_CtlContinueRx>
 800d70a:	e07d      	b.n	800d808 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800d70c:	68fb      	ldr	r3, [r7, #12]
 800d70e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800d712:	f003 031f 	and.w	r3, r3, #31
 800d716:	2b02      	cmp	r3, #2
 800d718:	d014      	beq.n	800d744 <USBD_LL_DataOutStage+0x98>
 800d71a:	2b02      	cmp	r3, #2
 800d71c:	d81d      	bhi.n	800d75a <USBD_LL_DataOutStage+0xae>
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d002      	beq.n	800d728 <USBD_LL_DataOutStage+0x7c>
 800d722:	2b01      	cmp	r3, #1
 800d724:	d003      	beq.n	800d72e <USBD_LL_DataOutStage+0x82>
 800d726:	e018      	b.n	800d75a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800d728:	2300      	movs	r3, #0
 800d72a:	75bb      	strb	r3, [r7, #22]
            break;
 800d72c:	e018      	b.n	800d760 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d734:	b2db      	uxtb	r3, r3
 800d736:	4619      	mov	r1, r3
 800d738:	68f8      	ldr	r0, [r7, #12]
 800d73a:	f000 fa64 	bl	800dc06 <USBD_CoreFindIF>
 800d73e:	4603      	mov	r3, r0
 800d740:	75bb      	strb	r3, [r7, #22]
            break;
 800d742:	e00d      	b.n	800d760 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800d74a:	b2db      	uxtb	r3, r3
 800d74c:	4619      	mov	r1, r3
 800d74e:	68f8      	ldr	r0, [r7, #12]
 800d750:	f000 fa66 	bl	800dc20 <USBD_CoreFindEP>
 800d754:	4603      	mov	r3, r0
 800d756:	75bb      	strb	r3, [r7, #22]
            break;
 800d758:	e002      	b.n	800d760 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800d75a:	2300      	movs	r3, #0
 800d75c:	75bb      	strb	r3, [r7, #22]
            break;
 800d75e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800d760:	7dbb      	ldrb	r3, [r7, #22]
 800d762:	2b00      	cmp	r3, #0
 800d764:	d119      	bne.n	800d79a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d76c:	b2db      	uxtb	r3, r3
 800d76e:	2b03      	cmp	r3, #3
 800d770:	d113      	bne.n	800d79a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800d772:	7dba      	ldrb	r2, [r7, #22]
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	32ae      	adds	r2, #174	@ 0xae
 800d778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d77c:	691b      	ldr	r3, [r3, #16]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d00b      	beq.n	800d79a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800d782:	7dba      	ldrb	r2, [r7, #22]
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800d78a:	7dba      	ldrb	r2, [r7, #22]
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	32ae      	adds	r2, #174	@ 0xae
 800d790:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d794:	691b      	ldr	r3, [r3, #16]
 800d796:	68f8      	ldr	r0, [r7, #12]
 800d798:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800d79a:	68f8      	ldr	r0, [r7, #12]
 800d79c:	f001 f984 	bl	800eaa8 <USBD_CtlSendStatus>
 800d7a0:	e032      	b.n	800d808 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800d7a2:	7afb      	ldrb	r3, [r7, #11]
 800d7a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d7a8:	b2db      	uxtb	r3, r3
 800d7aa:	4619      	mov	r1, r3
 800d7ac:	68f8      	ldr	r0, [r7, #12]
 800d7ae:	f000 fa37 	bl	800dc20 <USBD_CoreFindEP>
 800d7b2:	4603      	mov	r3, r0
 800d7b4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d7b6:	7dbb      	ldrb	r3, [r7, #22]
 800d7b8:	2bff      	cmp	r3, #255	@ 0xff
 800d7ba:	d025      	beq.n	800d808 <USBD_LL_DataOutStage+0x15c>
 800d7bc:	7dbb      	ldrb	r3, [r7, #22]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d122      	bne.n	800d808 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d7c8:	b2db      	uxtb	r3, r3
 800d7ca:	2b03      	cmp	r3, #3
 800d7cc:	d117      	bne.n	800d7fe <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800d7ce:	7dba      	ldrb	r2, [r7, #22]
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	32ae      	adds	r2, #174	@ 0xae
 800d7d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7d8:	699b      	ldr	r3, [r3, #24]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d00f      	beq.n	800d7fe <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800d7de:	7dba      	ldrb	r2, [r7, #22]
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800d7e6:	7dba      	ldrb	r2, [r7, #22]
 800d7e8:	68fb      	ldr	r3, [r7, #12]
 800d7ea:	32ae      	adds	r2, #174	@ 0xae
 800d7ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d7f0:	699b      	ldr	r3, [r3, #24]
 800d7f2:	7afa      	ldrb	r2, [r7, #11]
 800d7f4:	4611      	mov	r1, r2
 800d7f6:	68f8      	ldr	r0, [r7, #12]
 800d7f8:	4798      	blx	r3
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800d7fe:	7dfb      	ldrb	r3, [r7, #23]
 800d800:	2b00      	cmp	r3, #0
 800d802:	d001      	beq.n	800d808 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800d804:	7dfb      	ldrb	r3, [r7, #23]
 800d806:	e000      	b.n	800d80a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800d808:	2300      	movs	r3, #0
}
 800d80a:	4618      	mov	r0, r3
 800d80c:	3718      	adds	r7, #24
 800d80e:	46bd      	mov	sp, r7
 800d810:	bd80      	pop	{r7, pc}

0800d812 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800d812:	b580      	push	{r7, lr}
 800d814:	b086      	sub	sp, #24
 800d816:	af00      	add	r7, sp, #0
 800d818:	60f8      	str	r0, [r7, #12]
 800d81a:	460b      	mov	r3, r1
 800d81c:	607a      	str	r2, [r7, #4]
 800d81e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800d820:	7afb      	ldrb	r3, [r7, #11]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d16f      	bne.n	800d906 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	3314      	adds	r3, #20
 800d82a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800d832:	2b02      	cmp	r3, #2
 800d834:	d15a      	bne.n	800d8ec <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800d836:	693b      	ldr	r3, [r7, #16]
 800d838:	689a      	ldr	r2, [r3, #8]
 800d83a:	693b      	ldr	r3, [r7, #16]
 800d83c:	68db      	ldr	r3, [r3, #12]
 800d83e:	429a      	cmp	r2, r3
 800d840:	d914      	bls.n	800d86c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800d842:	693b      	ldr	r3, [r7, #16]
 800d844:	689a      	ldr	r2, [r3, #8]
 800d846:	693b      	ldr	r3, [r7, #16]
 800d848:	68db      	ldr	r3, [r3, #12]
 800d84a:	1ad2      	subs	r2, r2, r3
 800d84c:	693b      	ldr	r3, [r7, #16]
 800d84e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800d850:	693b      	ldr	r3, [r7, #16]
 800d852:	689b      	ldr	r3, [r3, #8]
 800d854:	461a      	mov	r2, r3
 800d856:	6879      	ldr	r1, [r7, #4]
 800d858:	68f8      	ldr	r0, [r7, #12]
 800d85a:	f001 f8e6 	bl	800ea2a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d85e:	2300      	movs	r3, #0
 800d860:	2200      	movs	r2, #0
 800d862:	2100      	movs	r1, #0
 800d864:	68f8      	ldr	r0, [r7, #12]
 800d866:	f001 fe77 	bl	800f558 <USBD_LL_PrepareReceive>
 800d86a:	e03f      	b.n	800d8ec <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800d86c:	693b      	ldr	r3, [r7, #16]
 800d86e:	68da      	ldr	r2, [r3, #12]
 800d870:	693b      	ldr	r3, [r7, #16]
 800d872:	689b      	ldr	r3, [r3, #8]
 800d874:	429a      	cmp	r2, r3
 800d876:	d11c      	bne.n	800d8b2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800d878:	693b      	ldr	r3, [r7, #16]
 800d87a:	685a      	ldr	r2, [r3, #4]
 800d87c:	693b      	ldr	r3, [r7, #16]
 800d87e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800d880:	429a      	cmp	r2, r3
 800d882:	d316      	bcc.n	800d8b2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800d884:	693b      	ldr	r3, [r7, #16]
 800d886:	685a      	ldr	r2, [r3, #4]
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800d88e:	429a      	cmp	r2, r3
 800d890:	d20f      	bcs.n	800d8b2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800d892:	2200      	movs	r2, #0
 800d894:	2100      	movs	r1, #0
 800d896:	68f8      	ldr	r0, [r7, #12]
 800d898:	f001 f8c7 	bl	800ea2a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800d89c:	68fb      	ldr	r3, [r7, #12]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	2100      	movs	r1, #0
 800d8aa:	68f8      	ldr	r0, [r7, #12]
 800d8ac:	f001 fe54 	bl	800f558 <USBD_LL_PrepareReceive>
 800d8b0:	e01c      	b.n	800d8ec <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d8b8:	b2db      	uxtb	r3, r3
 800d8ba:	2b03      	cmp	r3, #3
 800d8bc:	d10f      	bne.n	800d8de <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800d8be:	68fb      	ldr	r3, [r7, #12]
 800d8c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8c4:	68db      	ldr	r3, [r3, #12]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	d009      	beq.n	800d8de <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	2200      	movs	r2, #0
 800d8ce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800d8d2:	68fb      	ldr	r3, [r7, #12]
 800d8d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d8d8:	68db      	ldr	r3, [r3, #12]
 800d8da:	68f8      	ldr	r0, [r7, #12]
 800d8dc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800d8de:	2180      	movs	r1, #128	@ 0x80
 800d8e0:	68f8      	ldr	r0, [r7, #12]
 800d8e2:	f001 fd8f 	bl	800f404 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800d8e6:	68f8      	ldr	r0, [r7, #12]
 800d8e8:	f001 f8f1 	bl	800eace <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800d8ec:	68fb      	ldr	r3, [r7, #12]
 800d8ee:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800d8f2:	2b00      	cmp	r3, #0
 800d8f4:	d03a      	beq.n	800d96c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800d8f6:	68f8      	ldr	r0, [r7, #12]
 800d8f8:	f7ff fe42 	bl	800d580 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	2200      	movs	r2, #0
 800d900:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800d904:	e032      	b.n	800d96c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800d906:	7afb      	ldrb	r3, [r7, #11]
 800d908:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d90c:	b2db      	uxtb	r3, r3
 800d90e:	4619      	mov	r1, r3
 800d910:	68f8      	ldr	r0, [r7, #12]
 800d912:	f000 f985 	bl	800dc20 <USBD_CoreFindEP>
 800d916:	4603      	mov	r3, r0
 800d918:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800d91a:	7dfb      	ldrb	r3, [r7, #23]
 800d91c:	2bff      	cmp	r3, #255	@ 0xff
 800d91e:	d025      	beq.n	800d96c <USBD_LL_DataInStage+0x15a>
 800d920:	7dfb      	ldrb	r3, [r7, #23]
 800d922:	2b00      	cmp	r3, #0
 800d924:	d122      	bne.n	800d96c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d92c:	b2db      	uxtb	r3, r3
 800d92e:	2b03      	cmp	r3, #3
 800d930:	d11c      	bne.n	800d96c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800d932:	7dfa      	ldrb	r2, [r7, #23]
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	32ae      	adds	r2, #174	@ 0xae
 800d938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d93c:	695b      	ldr	r3, [r3, #20]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d014      	beq.n	800d96c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800d942:	7dfa      	ldrb	r2, [r7, #23]
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800d94a:	7dfa      	ldrb	r2, [r7, #23]
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	32ae      	adds	r2, #174	@ 0xae
 800d950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d954:	695b      	ldr	r3, [r3, #20]
 800d956:	7afa      	ldrb	r2, [r7, #11]
 800d958:	4611      	mov	r1, r2
 800d95a:	68f8      	ldr	r0, [r7, #12]
 800d95c:	4798      	blx	r3
 800d95e:	4603      	mov	r3, r0
 800d960:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800d962:	7dbb      	ldrb	r3, [r7, #22]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d001      	beq.n	800d96c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800d968:	7dbb      	ldrb	r3, [r7, #22]
 800d96a:	e000      	b.n	800d96e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800d96c:	2300      	movs	r3, #0
}
 800d96e:	4618      	mov	r0, r3
 800d970:	3718      	adds	r7, #24
 800d972:	46bd      	mov	sp, r7
 800d974:	bd80      	pop	{r7, pc}

0800d976 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800d976:	b580      	push	{r7, lr}
 800d978:	b084      	sub	sp, #16
 800d97a:	af00      	add	r7, sp, #0
 800d97c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800d97e:	2300      	movs	r3, #0
 800d980:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	2201      	movs	r2, #1
 800d986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	2200      	movs	r2, #0
 800d98e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800d992:	687b      	ldr	r3, [r7, #4]
 800d994:	2200      	movs	r2, #0
 800d996:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	2200      	movs	r2, #0
 800d99c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800d9a0:	687b      	ldr	r3, [r7, #4]
 800d9a2:	2200      	movs	r2, #0
 800d9a4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9ae:	2b00      	cmp	r3, #0
 800d9b0:	d014      	beq.n	800d9dc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9b8:	685b      	ldr	r3, [r3, #4]
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d00e      	beq.n	800d9dc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d9c4:	685b      	ldr	r3, [r3, #4]
 800d9c6:	687a      	ldr	r2, [r7, #4]
 800d9c8:	6852      	ldr	r2, [r2, #4]
 800d9ca:	b2d2      	uxtb	r2, r2
 800d9cc:	4611      	mov	r1, r2
 800d9ce:	6878      	ldr	r0, [r7, #4]
 800d9d0:	4798      	blx	r3
 800d9d2:	4603      	mov	r3, r0
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d001      	beq.n	800d9dc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800d9d8:	2303      	movs	r3, #3
 800d9da:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d9dc:	2340      	movs	r3, #64	@ 0x40
 800d9de:	2200      	movs	r2, #0
 800d9e0:	2100      	movs	r1, #0
 800d9e2:	6878      	ldr	r0, [r7, #4]
 800d9e4:	f001 fcc9 	bl	800f37a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	2201      	movs	r2, #1
 800d9ec:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	2240      	movs	r2, #64	@ 0x40
 800d9f4:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800d9f8:	2340      	movs	r3, #64	@ 0x40
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	2180      	movs	r1, #128	@ 0x80
 800d9fe:	6878      	ldr	r0, [r7, #4]
 800da00:	f001 fcbb 	bl	800f37a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	2201      	movs	r2, #1
 800da08:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	2240      	movs	r2, #64	@ 0x40
 800da0e:	621a      	str	r2, [r3, #32]

  return ret;
 800da10:	7bfb      	ldrb	r3, [r7, #15]
}
 800da12:	4618      	mov	r0, r3
 800da14:	3710      	adds	r7, #16
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}

0800da1a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800da1a:	b480      	push	{r7}
 800da1c:	b083      	sub	sp, #12
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
 800da22:	460b      	mov	r3, r1
 800da24:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	78fa      	ldrb	r2, [r7, #3]
 800da2a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800da2c:	2300      	movs	r3, #0
}
 800da2e:	4618      	mov	r0, r3
 800da30:	370c      	adds	r7, #12
 800da32:	46bd      	mov	sp, r7
 800da34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da38:	4770      	bx	lr

0800da3a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800da3a:	b480      	push	{r7}
 800da3c:	b083      	sub	sp, #12
 800da3e:	af00      	add	r7, sp, #0
 800da40:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da48:	b2db      	uxtb	r3, r3
 800da4a:	2b04      	cmp	r3, #4
 800da4c:	d006      	beq.n	800da5c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da54:	b2da      	uxtb	r2, r3
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	2204      	movs	r2, #4
 800da60:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800da64:	2300      	movs	r3, #0
}
 800da66:	4618      	mov	r0, r3
 800da68:	370c      	adds	r7, #12
 800da6a:	46bd      	mov	sp, r7
 800da6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da70:	4770      	bx	lr

0800da72 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800da72:	b480      	push	{r7}
 800da74:	b083      	sub	sp, #12
 800da76:	af00      	add	r7, sp, #0
 800da78:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800da80:	b2db      	uxtb	r3, r3
 800da82:	2b04      	cmp	r3, #4
 800da84:	d106      	bne.n	800da94 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800da8c:	b2da      	uxtb	r2, r3
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800da94:	2300      	movs	r3, #0
}
 800da96:	4618      	mov	r0, r3
 800da98:	370c      	adds	r7, #12
 800da9a:	46bd      	mov	sp, r7
 800da9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa0:	4770      	bx	lr

0800daa2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800daa2:	b580      	push	{r7, lr}
 800daa4:	b082      	sub	sp, #8
 800daa6:	af00      	add	r7, sp, #0
 800daa8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dab0:	b2db      	uxtb	r3, r3
 800dab2:	2b03      	cmp	r3, #3
 800dab4:	d110      	bne.n	800dad8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800dab6:	687b      	ldr	r3, [r7, #4]
 800dab8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	d00b      	beq.n	800dad8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800dac0:	687b      	ldr	r3, [r7, #4]
 800dac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dac6:	69db      	ldr	r3, [r3, #28]
 800dac8:	2b00      	cmp	r3, #0
 800daca:	d005      	beq.n	800dad8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dad2:	69db      	ldr	r3, [r3, #28]
 800dad4:	6878      	ldr	r0, [r7, #4]
 800dad6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800dad8:	2300      	movs	r3, #0
}
 800dada:	4618      	mov	r0, r3
 800dadc:	3708      	adds	r7, #8
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd80      	pop	{r7, pc}

0800dae2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800dae2:	b580      	push	{r7, lr}
 800dae4:	b082      	sub	sp, #8
 800dae6:	af00      	add	r7, sp, #0
 800dae8:	6078      	str	r0, [r7, #4]
 800daea:	460b      	mov	r3, r1
 800daec:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	32ae      	adds	r2, #174	@ 0xae
 800daf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d101      	bne.n	800db04 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800db00:	2303      	movs	r3, #3
 800db02:	e01c      	b.n	800db3e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db0a:	b2db      	uxtb	r3, r3
 800db0c:	2b03      	cmp	r3, #3
 800db0e:	d115      	bne.n	800db3c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	32ae      	adds	r2, #174	@ 0xae
 800db1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db1e:	6a1b      	ldr	r3, [r3, #32]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d00b      	beq.n	800db3c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800db24:	687b      	ldr	r3, [r7, #4]
 800db26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	32ae      	adds	r2, #174	@ 0xae
 800db2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db32:	6a1b      	ldr	r3, [r3, #32]
 800db34:	78fa      	ldrb	r2, [r7, #3]
 800db36:	4611      	mov	r1, r2
 800db38:	6878      	ldr	r0, [r7, #4]
 800db3a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800db3c:	2300      	movs	r3, #0
}
 800db3e:	4618      	mov	r0, r3
 800db40:	3708      	adds	r7, #8
 800db42:	46bd      	mov	sp, r7
 800db44:	bd80      	pop	{r7, pc}

0800db46 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800db46:	b580      	push	{r7, lr}
 800db48:	b082      	sub	sp, #8
 800db4a:	af00      	add	r7, sp, #0
 800db4c:	6078      	str	r0, [r7, #4]
 800db4e:	460b      	mov	r3, r1
 800db50:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	32ae      	adds	r2, #174	@ 0xae
 800db5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d101      	bne.n	800db68 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800db64:	2303      	movs	r3, #3
 800db66:	e01c      	b.n	800dba2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800db6e:	b2db      	uxtb	r3, r3
 800db70:	2b03      	cmp	r3, #3
 800db72:	d115      	bne.n	800dba0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db7a:	687b      	ldr	r3, [r7, #4]
 800db7c:	32ae      	adds	r2, #174	@ 0xae
 800db7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db84:	2b00      	cmp	r3, #0
 800db86:	d00b      	beq.n	800dba0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	32ae      	adds	r2, #174	@ 0xae
 800db92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db98:	78fa      	ldrb	r2, [r7, #3]
 800db9a:	4611      	mov	r1, r2
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dba0:	2300      	movs	r3, #0
}
 800dba2:	4618      	mov	r0, r3
 800dba4:	3708      	adds	r7, #8
 800dba6:	46bd      	mov	sp, r7
 800dba8:	bd80      	pop	{r7, pc}

0800dbaa <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800dbaa:	b480      	push	{r7}
 800dbac:	b083      	sub	sp, #12
 800dbae:	af00      	add	r7, sp, #0
 800dbb0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dbb2:	2300      	movs	r3, #0
}
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	370c      	adds	r7, #12
 800dbb8:	46bd      	mov	sp, r7
 800dbba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbbe:	4770      	bx	lr

0800dbc0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b084      	sub	sp, #16
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2201      	movs	r2, #1
 800dbd0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbda:	2b00      	cmp	r3, #0
 800dbdc:	d00e      	beq.n	800dbfc <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbe4:	685b      	ldr	r3, [r3, #4]
 800dbe6:	687a      	ldr	r2, [r7, #4]
 800dbe8:	6852      	ldr	r2, [r2, #4]
 800dbea:	b2d2      	uxtb	r2, r2
 800dbec:	4611      	mov	r1, r2
 800dbee:	6878      	ldr	r0, [r7, #4]
 800dbf0:	4798      	blx	r3
 800dbf2:	4603      	mov	r3, r0
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d001      	beq.n	800dbfc <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800dbf8:	2303      	movs	r3, #3
 800dbfa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800dbfc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbfe:	4618      	mov	r0, r3
 800dc00:	3710      	adds	r7, #16
 800dc02:	46bd      	mov	sp, r7
 800dc04:	bd80      	pop	{r7, pc}

0800dc06 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800dc06:	b480      	push	{r7}
 800dc08:	b083      	sub	sp, #12
 800dc0a:	af00      	add	r7, sp, #0
 800dc0c:	6078      	str	r0, [r7, #4]
 800dc0e:	460b      	mov	r3, r1
 800dc10:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800dc12:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800dc14:	4618      	mov	r0, r3
 800dc16:	370c      	adds	r7, #12
 800dc18:	46bd      	mov	sp, r7
 800dc1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc1e:	4770      	bx	lr

0800dc20 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800dc20:	b480      	push	{r7}
 800dc22:	b083      	sub	sp, #12
 800dc24:	af00      	add	r7, sp, #0
 800dc26:	6078      	str	r0, [r7, #4]
 800dc28:	460b      	mov	r3, r1
 800dc2a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800dc2c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	370c      	adds	r7, #12
 800dc32:	46bd      	mov	sp, r7
 800dc34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc38:	4770      	bx	lr

0800dc3a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800dc3a:	b580      	push	{r7, lr}
 800dc3c:	b086      	sub	sp, #24
 800dc3e:	af00      	add	r7, sp, #0
 800dc40:	6078      	str	r0, [r7, #4]
 800dc42:	460b      	mov	r3, r1
 800dc44:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800dc46:	687b      	ldr	r3, [r7, #4]
 800dc48:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800dc4e:	2300      	movs	r3, #0
 800dc50:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800dc52:	68fb      	ldr	r3, [r7, #12]
 800dc54:	885b      	ldrh	r3, [r3, #2]
 800dc56:	b29b      	uxth	r3, r3
 800dc58:	68fa      	ldr	r2, [r7, #12]
 800dc5a:	7812      	ldrb	r2, [r2, #0]
 800dc5c:	4293      	cmp	r3, r2
 800dc5e:	d91f      	bls.n	800dca0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	781b      	ldrb	r3, [r3, #0]
 800dc64:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800dc66:	e013      	b.n	800dc90 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800dc68:	f107 030a 	add.w	r3, r7, #10
 800dc6c:	4619      	mov	r1, r3
 800dc6e:	6978      	ldr	r0, [r7, #20]
 800dc70:	f000 f81b 	bl	800dcaa <USBD_GetNextDesc>
 800dc74:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800dc76:	697b      	ldr	r3, [r7, #20]
 800dc78:	785b      	ldrb	r3, [r3, #1]
 800dc7a:	2b05      	cmp	r3, #5
 800dc7c:	d108      	bne.n	800dc90 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800dc7e:	697b      	ldr	r3, [r7, #20]
 800dc80:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800dc82:	693b      	ldr	r3, [r7, #16]
 800dc84:	789b      	ldrb	r3, [r3, #2]
 800dc86:	78fa      	ldrb	r2, [r7, #3]
 800dc88:	429a      	cmp	r2, r3
 800dc8a:	d008      	beq.n	800dc9e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800dc8c:	2300      	movs	r3, #0
 800dc8e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	885b      	ldrh	r3, [r3, #2]
 800dc94:	b29a      	uxth	r2, r3
 800dc96:	897b      	ldrh	r3, [r7, #10]
 800dc98:	429a      	cmp	r2, r3
 800dc9a:	d8e5      	bhi.n	800dc68 <USBD_GetEpDesc+0x2e>
 800dc9c:	e000      	b.n	800dca0 <USBD_GetEpDesc+0x66>
          break;
 800dc9e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800dca0:	693b      	ldr	r3, [r7, #16]
}
 800dca2:	4618      	mov	r0, r3
 800dca4:	3718      	adds	r7, #24
 800dca6:	46bd      	mov	sp, r7
 800dca8:	bd80      	pop	{r7, pc}

0800dcaa <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800dcaa:	b480      	push	{r7}
 800dcac:	b085      	sub	sp, #20
 800dcae:	af00      	add	r7, sp, #0
 800dcb0:	6078      	str	r0, [r7, #4]
 800dcb2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	881b      	ldrh	r3, [r3, #0]
 800dcbc:	68fa      	ldr	r2, [r7, #12]
 800dcbe:	7812      	ldrb	r2, [r2, #0]
 800dcc0:	4413      	add	r3, r2
 800dcc2:	b29a      	uxth	r2, r3
 800dcc4:	683b      	ldr	r3, [r7, #0]
 800dcc6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	781b      	ldrb	r3, [r3, #0]
 800dccc:	461a      	mov	r2, r3
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	4413      	add	r3, r2
 800dcd2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800dcd4:	68fb      	ldr	r3, [r7, #12]
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3714      	adds	r7, #20
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dce0:	4770      	bx	lr

0800dce2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800dce2:	b480      	push	{r7}
 800dce4:	b087      	sub	sp, #28
 800dce6:	af00      	add	r7, sp, #0
 800dce8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800dcee:	697b      	ldr	r3, [r7, #20]
 800dcf0:	781b      	ldrb	r3, [r3, #0]
 800dcf2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800dcf4:	697b      	ldr	r3, [r7, #20]
 800dcf6:	3301      	adds	r3, #1
 800dcf8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800dcfa:	697b      	ldr	r3, [r7, #20]
 800dcfc:	781b      	ldrb	r3, [r3, #0]
 800dcfe:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800dd00:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800dd04:	021b      	lsls	r3, r3, #8
 800dd06:	b21a      	sxth	r2, r3
 800dd08:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800dd0c:	4313      	orrs	r3, r2
 800dd0e:	b21b      	sxth	r3, r3
 800dd10:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800dd12:	89fb      	ldrh	r3, [r7, #14]
}
 800dd14:	4618      	mov	r0, r3
 800dd16:	371c      	adds	r7, #28
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd1e:	4770      	bx	lr

0800dd20 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dd20:	b580      	push	{r7, lr}
 800dd22:	b084      	sub	sp, #16
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	6078      	str	r0, [r7, #4]
 800dd28:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd2e:	683b      	ldr	r3, [r7, #0]
 800dd30:	781b      	ldrb	r3, [r3, #0]
 800dd32:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800dd36:	2b40      	cmp	r3, #64	@ 0x40
 800dd38:	d005      	beq.n	800dd46 <USBD_StdDevReq+0x26>
 800dd3a:	2b40      	cmp	r3, #64	@ 0x40
 800dd3c:	d857      	bhi.n	800ddee <USBD_StdDevReq+0xce>
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d00f      	beq.n	800dd62 <USBD_StdDevReq+0x42>
 800dd42:	2b20      	cmp	r3, #32
 800dd44:	d153      	bne.n	800ddee <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	32ae      	adds	r2, #174	@ 0xae
 800dd50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd54:	689b      	ldr	r3, [r3, #8]
 800dd56:	6839      	ldr	r1, [r7, #0]
 800dd58:	6878      	ldr	r0, [r7, #4]
 800dd5a:	4798      	blx	r3
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	73fb      	strb	r3, [r7, #15]
      break;
 800dd60:	e04a      	b.n	800ddf8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dd62:	683b      	ldr	r3, [r7, #0]
 800dd64:	785b      	ldrb	r3, [r3, #1]
 800dd66:	2b09      	cmp	r3, #9
 800dd68:	d83b      	bhi.n	800dde2 <USBD_StdDevReq+0xc2>
 800dd6a:	a201      	add	r2, pc, #4	@ (adr r2, 800dd70 <USBD_StdDevReq+0x50>)
 800dd6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd70:	0800ddc5 	.word	0x0800ddc5
 800dd74:	0800ddd9 	.word	0x0800ddd9
 800dd78:	0800dde3 	.word	0x0800dde3
 800dd7c:	0800ddcf 	.word	0x0800ddcf
 800dd80:	0800dde3 	.word	0x0800dde3
 800dd84:	0800dda3 	.word	0x0800dda3
 800dd88:	0800dd99 	.word	0x0800dd99
 800dd8c:	0800dde3 	.word	0x0800dde3
 800dd90:	0800ddbb 	.word	0x0800ddbb
 800dd94:	0800ddad 	.word	0x0800ddad
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dd98:	6839      	ldr	r1, [r7, #0]
 800dd9a:	6878      	ldr	r0, [r7, #4]
 800dd9c:	f000 fa3c 	bl	800e218 <USBD_GetDescriptor>
          break;
 800dda0:	e024      	b.n	800ddec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dda2:	6839      	ldr	r1, [r7, #0]
 800dda4:	6878      	ldr	r0, [r7, #4]
 800dda6:	f000 fbcb 	bl	800e540 <USBD_SetAddress>
          break;
 800ddaa:	e01f      	b.n	800ddec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ddac:	6839      	ldr	r1, [r7, #0]
 800ddae:	6878      	ldr	r0, [r7, #4]
 800ddb0:	f000 fc0a 	bl	800e5c8 <USBD_SetConfig>
 800ddb4:	4603      	mov	r3, r0
 800ddb6:	73fb      	strb	r3, [r7, #15]
          break;
 800ddb8:	e018      	b.n	800ddec <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ddba:	6839      	ldr	r1, [r7, #0]
 800ddbc:	6878      	ldr	r0, [r7, #4]
 800ddbe:	f000 fcad 	bl	800e71c <USBD_GetConfig>
          break;
 800ddc2:	e013      	b.n	800ddec <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ddc4:	6839      	ldr	r1, [r7, #0]
 800ddc6:	6878      	ldr	r0, [r7, #4]
 800ddc8:	f000 fcde 	bl	800e788 <USBD_GetStatus>
          break;
 800ddcc:	e00e      	b.n	800ddec <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ddce:	6839      	ldr	r1, [r7, #0]
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f000 fd0d 	bl	800e7f0 <USBD_SetFeature>
          break;
 800ddd6:	e009      	b.n	800ddec <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ddd8:	6839      	ldr	r1, [r7, #0]
 800ddda:	6878      	ldr	r0, [r7, #4]
 800dddc:	f000 fd31 	bl	800e842 <USBD_ClrFeature>
          break;
 800dde0:	e004      	b.n	800ddec <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800dde2:	6839      	ldr	r1, [r7, #0]
 800dde4:	6878      	ldr	r0, [r7, #4]
 800dde6:	f000 fd88 	bl	800e8fa <USBD_CtlError>
          break;
 800ddea:	bf00      	nop
      }
      break;
 800ddec:	e004      	b.n	800ddf8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ddee:	6839      	ldr	r1, [r7, #0]
 800ddf0:	6878      	ldr	r0, [r7, #4]
 800ddf2:	f000 fd82 	bl	800e8fa <USBD_CtlError>
      break;
 800ddf6:	bf00      	nop
  }

  return ret;
 800ddf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3710      	adds	r7, #16
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}
 800de02:	bf00      	nop

0800de04 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b084      	sub	sp, #16
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
 800de0c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800de0e:	2300      	movs	r3, #0
 800de10:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de12:	683b      	ldr	r3, [r7, #0]
 800de14:	781b      	ldrb	r3, [r3, #0]
 800de16:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800de1a:	2b40      	cmp	r3, #64	@ 0x40
 800de1c:	d005      	beq.n	800de2a <USBD_StdItfReq+0x26>
 800de1e:	2b40      	cmp	r3, #64	@ 0x40
 800de20:	d852      	bhi.n	800dec8 <USBD_StdItfReq+0xc4>
 800de22:	2b00      	cmp	r3, #0
 800de24:	d001      	beq.n	800de2a <USBD_StdItfReq+0x26>
 800de26:	2b20      	cmp	r3, #32
 800de28:	d14e      	bne.n	800dec8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800de30:	b2db      	uxtb	r3, r3
 800de32:	3b01      	subs	r3, #1
 800de34:	2b02      	cmp	r3, #2
 800de36:	d840      	bhi.n	800deba <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	889b      	ldrh	r3, [r3, #4]
 800de3c:	b2db      	uxtb	r3, r3
 800de3e:	2b01      	cmp	r3, #1
 800de40:	d836      	bhi.n	800deb0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800de42:	683b      	ldr	r3, [r7, #0]
 800de44:	889b      	ldrh	r3, [r3, #4]
 800de46:	b2db      	uxtb	r3, r3
 800de48:	4619      	mov	r1, r3
 800de4a:	6878      	ldr	r0, [r7, #4]
 800de4c:	f7ff fedb 	bl	800dc06 <USBD_CoreFindIF>
 800de50:	4603      	mov	r3, r0
 800de52:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800de54:	7bbb      	ldrb	r3, [r7, #14]
 800de56:	2bff      	cmp	r3, #255	@ 0xff
 800de58:	d01d      	beq.n	800de96 <USBD_StdItfReq+0x92>
 800de5a:	7bbb      	ldrb	r3, [r7, #14]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d11a      	bne.n	800de96 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800de60:	7bba      	ldrb	r2, [r7, #14]
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	32ae      	adds	r2, #174	@ 0xae
 800de66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de6a:	689b      	ldr	r3, [r3, #8]
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d00f      	beq.n	800de90 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800de70:	7bba      	ldrb	r2, [r7, #14]
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800de78:	7bba      	ldrb	r2, [r7, #14]
 800de7a:	687b      	ldr	r3, [r7, #4]
 800de7c:	32ae      	adds	r2, #174	@ 0xae
 800de7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800de82:	689b      	ldr	r3, [r3, #8]
 800de84:	6839      	ldr	r1, [r7, #0]
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	4798      	blx	r3
 800de8a:	4603      	mov	r3, r0
 800de8c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800de8e:	e004      	b.n	800de9a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800de90:	2303      	movs	r3, #3
 800de92:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800de94:	e001      	b.n	800de9a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800de96:	2303      	movs	r3, #3
 800de98:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	88db      	ldrh	r3, [r3, #6]
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	d110      	bne.n	800dec4 <USBD_StdItfReq+0xc0>
 800dea2:	7bfb      	ldrb	r3, [r7, #15]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d10d      	bne.n	800dec4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f000 fdfd 	bl	800eaa8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800deae:	e009      	b.n	800dec4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800deb0:	6839      	ldr	r1, [r7, #0]
 800deb2:	6878      	ldr	r0, [r7, #4]
 800deb4:	f000 fd21 	bl	800e8fa <USBD_CtlError>
          break;
 800deb8:	e004      	b.n	800dec4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800deba:	6839      	ldr	r1, [r7, #0]
 800debc:	6878      	ldr	r0, [r7, #4]
 800debe:	f000 fd1c 	bl	800e8fa <USBD_CtlError>
          break;
 800dec2:	e000      	b.n	800dec6 <USBD_StdItfReq+0xc2>
          break;
 800dec4:	bf00      	nop
      }
      break;
 800dec6:	e004      	b.n	800ded2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800dec8:	6839      	ldr	r1, [r7, #0]
 800deca:	6878      	ldr	r0, [r7, #4]
 800decc:	f000 fd15 	bl	800e8fa <USBD_CtlError>
      break;
 800ded0:	bf00      	nop
  }

  return ret;
 800ded2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ded4:	4618      	mov	r0, r3
 800ded6:	3710      	adds	r7, #16
 800ded8:	46bd      	mov	sp, r7
 800deda:	bd80      	pop	{r7, pc}

0800dedc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800dedc:	b580      	push	{r7, lr}
 800dede:	b084      	sub	sp, #16
 800dee0:	af00      	add	r7, sp, #0
 800dee2:	6078      	str	r0, [r7, #4]
 800dee4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800dee6:	2300      	movs	r3, #0
 800dee8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800deea:	683b      	ldr	r3, [r7, #0]
 800deec:	889b      	ldrh	r3, [r3, #4]
 800deee:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	781b      	ldrb	r3, [r3, #0]
 800def4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800def8:	2b40      	cmp	r3, #64	@ 0x40
 800defa:	d007      	beq.n	800df0c <USBD_StdEPReq+0x30>
 800defc:	2b40      	cmp	r3, #64	@ 0x40
 800defe:	f200 817f 	bhi.w	800e200 <USBD_StdEPReq+0x324>
 800df02:	2b00      	cmp	r3, #0
 800df04:	d02a      	beq.n	800df5c <USBD_StdEPReq+0x80>
 800df06:	2b20      	cmp	r3, #32
 800df08:	f040 817a 	bne.w	800e200 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800df0c:	7bbb      	ldrb	r3, [r7, #14]
 800df0e:	4619      	mov	r1, r3
 800df10:	6878      	ldr	r0, [r7, #4]
 800df12:	f7ff fe85 	bl	800dc20 <USBD_CoreFindEP>
 800df16:	4603      	mov	r3, r0
 800df18:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800df1a:	7b7b      	ldrb	r3, [r7, #13]
 800df1c:	2bff      	cmp	r3, #255	@ 0xff
 800df1e:	f000 8174 	beq.w	800e20a <USBD_StdEPReq+0x32e>
 800df22:	7b7b      	ldrb	r3, [r7, #13]
 800df24:	2b00      	cmp	r3, #0
 800df26:	f040 8170 	bne.w	800e20a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800df2a:	7b7a      	ldrb	r2, [r7, #13]
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800df32:	7b7a      	ldrb	r2, [r7, #13]
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	32ae      	adds	r2, #174	@ 0xae
 800df38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df3c:	689b      	ldr	r3, [r3, #8]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	f000 8163 	beq.w	800e20a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800df44:	7b7a      	ldrb	r2, [r7, #13]
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	32ae      	adds	r2, #174	@ 0xae
 800df4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df4e:	689b      	ldr	r3, [r3, #8]
 800df50:	6839      	ldr	r1, [r7, #0]
 800df52:	6878      	ldr	r0, [r7, #4]
 800df54:	4798      	blx	r3
 800df56:	4603      	mov	r3, r0
 800df58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800df5a:	e156      	b.n	800e20a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800df5c:	683b      	ldr	r3, [r7, #0]
 800df5e:	785b      	ldrb	r3, [r3, #1]
 800df60:	2b03      	cmp	r3, #3
 800df62:	d008      	beq.n	800df76 <USBD_StdEPReq+0x9a>
 800df64:	2b03      	cmp	r3, #3
 800df66:	f300 8145 	bgt.w	800e1f4 <USBD_StdEPReq+0x318>
 800df6a:	2b00      	cmp	r3, #0
 800df6c:	f000 809b 	beq.w	800e0a6 <USBD_StdEPReq+0x1ca>
 800df70:	2b01      	cmp	r3, #1
 800df72:	d03c      	beq.n	800dfee <USBD_StdEPReq+0x112>
 800df74:	e13e      	b.n	800e1f4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df7c:	b2db      	uxtb	r3, r3
 800df7e:	2b02      	cmp	r3, #2
 800df80:	d002      	beq.n	800df88 <USBD_StdEPReq+0xac>
 800df82:	2b03      	cmp	r3, #3
 800df84:	d016      	beq.n	800dfb4 <USBD_StdEPReq+0xd8>
 800df86:	e02c      	b.n	800dfe2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800df88:	7bbb      	ldrb	r3, [r7, #14]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d00d      	beq.n	800dfaa <USBD_StdEPReq+0xce>
 800df8e:	7bbb      	ldrb	r3, [r7, #14]
 800df90:	2b80      	cmp	r3, #128	@ 0x80
 800df92:	d00a      	beq.n	800dfaa <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800df94:	7bbb      	ldrb	r3, [r7, #14]
 800df96:	4619      	mov	r1, r3
 800df98:	6878      	ldr	r0, [r7, #4]
 800df9a:	f001 fa33 	bl	800f404 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800df9e:	2180      	movs	r1, #128	@ 0x80
 800dfa0:	6878      	ldr	r0, [r7, #4]
 800dfa2:	f001 fa2f 	bl	800f404 <USBD_LL_StallEP>
 800dfa6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dfa8:	e020      	b.n	800dfec <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800dfaa:	6839      	ldr	r1, [r7, #0]
 800dfac:	6878      	ldr	r0, [r7, #4]
 800dfae:	f000 fca4 	bl	800e8fa <USBD_CtlError>
              break;
 800dfb2:	e01b      	b.n	800dfec <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	885b      	ldrh	r3, [r3, #2]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d10e      	bne.n	800dfda <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dfbc:	7bbb      	ldrb	r3, [r7, #14]
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	d00b      	beq.n	800dfda <USBD_StdEPReq+0xfe>
 800dfc2:	7bbb      	ldrb	r3, [r7, #14]
 800dfc4:	2b80      	cmp	r3, #128	@ 0x80
 800dfc6:	d008      	beq.n	800dfda <USBD_StdEPReq+0xfe>
 800dfc8:	683b      	ldr	r3, [r7, #0]
 800dfca:	88db      	ldrh	r3, [r3, #6]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d104      	bne.n	800dfda <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800dfd0:	7bbb      	ldrb	r3, [r7, #14]
 800dfd2:	4619      	mov	r1, r3
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f001 fa15 	bl	800f404 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800dfda:	6878      	ldr	r0, [r7, #4]
 800dfdc:	f000 fd64 	bl	800eaa8 <USBD_CtlSendStatus>

              break;
 800dfe0:	e004      	b.n	800dfec <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800dfe2:	6839      	ldr	r1, [r7, #0]
 800dfe4:	6878      	ldr	r0, [r7, #4]
 800dfe6:	f000 fc88 	bl	800e8fa <USBD_CtlError>
              break;
 800dfea:	bf00      	nop
          }
          break;
 800dfec:	e107      	b.n	800e1fe <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dff4:	b2db      	uxtb	r3, r3
 800dff6:	2b02      	cmp	r3, #2
 800dff8:	d002      	beq.n	800e000 <USBD_StdEPReq+0x124>
 800dffa:	2b03      	cmp	r3, #3
 800dffc:	d016      	beq.n	800e02c <USBD_StdEPReq+0x150>
 800dffe:	e04b      	b.n	800e098 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e000:	7bbb      	ldrb	r3, [r7, #14]
 800e002:	2b00      	cmp	r3, #0
 800e004:	d00d      	beq.n	800e022 <USBD_StdEPReq+0x146>
 800e006:	7bbb      	ldrb	r3, [r7, #14]
 800e008:	2b80      	cmp	r3, #128	@ 0x80
 800e00a:	d00a      	beq.n	800e022 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e00c:	7bbb      	ldrb	r3, [r7, #14]
 800e00e:	4619      	mov	r1, r3
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	f001 f9f7 	bl	800f404 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e016:	2180      	movs	r1, #128	@ 0x80
 800e018:	6878      	ldr	r0, [r7, #4]
 800e01a:	f001 f9f3 	bl	800f404 <USBD_LL_StallEP>
 800e01e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e020:	e040      	b.n	800e0a4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e022:	6839      	ldr	r1, [r7, #0]
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	f000 fc68 	bl	800e8fa <USBD_CtlError>
              break;
 800e02a:	e03b      	b.n	800e0a4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e02c:	683b      	ldr	r3, [r7, #0]
 800e02e:	885b      	ldrh	r3, [r3, #2]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d136      	bne.n	800e0a2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e034:	7bbb      	ldrb	r3, [r7, #14]
 800e036:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d004      	beq.n	800e048 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e03e:	7bbb      	ldrb	r3, [r7, #14]
 800e040:	4619      	mov	r1, r3
 800e042:	6878      	ldr	r0, [r7, #4]
 800e044:	f001 f9fd 	bl	800f442 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e048:	6878      	ldr	r0, [r7, #4]
 800e04a:	f000 fd2d 	bl	800eaa8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e04e:	7bbb      	ldrb	r3, [r7, #14]
 800e050:	4619      	mov	r1, r3
 800e052:	6878      	ldr	r0, [r7, #4]
 800e054:	f7ff fde4 	bl	800dc20 <USBD_CoreFindEP>
 800e058:	4603      	mov	r3, r0
 800e05a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e05c:	7b7b      	ldrb	r3, [r7, #13]
 800e05e:	2bff      	cmp	r3, #255	@ 0xff
 800e060:	d01f      	beq.n	800e0a2 <USBD_StdEPReq+0x1c6>
 800e062:	7b7b      	ldrb	r3, [r7, #13]
 800e064:	2b00      	cmp	r3, #0
 800e066:	d11c      	bne.n	800e0a2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e068:	7b7a      	ldrb	r2, [r7, #13]
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e070:	7b7a      	ldrb	r2, [r7, #13]
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	32ae      	adds	r2, #174	@ 0xae
 800e076:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e07a:	689b      	ldr	r3, [r3, #8]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d010      	beq.n	800e0a2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e080:	7b7a      	ldrb	r2, [r7, #13]
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	32ae      	adds	r2, #174	@ 0xae
 800e086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e08a:	689b      	ldr	r3, [r3, #8]
 800e08c:	6839      	ldr	r1, [r7, #0]
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	4798      	blx	r3
 800e092:	4603      	mov	r3, r0
 800e094:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e096:	e004      	b.n	800e0a2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e098:	6839      	ldr	r1, [r7, #0]
 800e09a:	6878      	ldr	r0, [r7, #4]
 800e09c:	f000 fc2d 	bl	800e8fa <USBD_CtlError>
              break;
 800e0a0:	e000      	b.n	800e0a4 <USBD_StdEPReq+0x1c8>
              break;
 800e0a2:	bf00      	nop
          }
          break;
 800e0a4:	e0ab      	b.n	800e1fe <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e0a6:	687b      	ldr	r3, [r7, #4]
 800e0a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e0ac:	b2db      	uxtb	r3, r3
 800e0ae:	2b02      	cmp	r3, #2
 800e0b0:	d002      	beq.n	800e0b8 <USBD_StdEPReq+0x1dc>
 800e0b2:	2b03      	cmp	r3, #3
 800e0b4:	d032      	beq.n	800e11c <USBD_StdEPReq+0x240>
 800e0b6:	e097      	b.n	800e1e8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e0b8:	7bbb      	ldrb	r3, [r7, #14]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d007      	beq.n	800e0ce <USBD_StdEPReq+0x1f2>
 800e0be:	7bbb      	ldrb	r3, [r7, #14]
 800e0c0:	2b80      	cmp	r3, #128	@ 0x80
 800e0c2:	d004      	beq.n	800e0ce <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e0c4:	6839      	ldr	r1, [r7, #0]
 800e0c6:	6878      	ldr	r0, [r7, #4]
 800e0c8:	f000 fc17 	bl	800e8fa <USBD_CtlError>
                break;
 800e0cc:	e091      	b.n	800e1f2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e0ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	da0b      	bge.n	800e0ee <USBD_StdEPReq+0x212>
 800e0d6:	7bbb      	ldrb	r3, [r7, #14]
 800e0d8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e0dc:	4613      	mov	r3, r2
 800e0de:	009b      	lsls	r3, r3, #2
 800e0e0:	4413      	add	r3, r2
 800e0e2:	009b      	lsls	r3, r3, #2
 800e0e4:	3310      	adds	r3, #16
 800e0e6:	687a      	ldr	r2, [r7, #4]
 800e0e8:	4413      	add	r3, r2
 800e0ea:	3304      	adds	r3, #4
 800e0ec:	e00b      	b.n	800e106 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e0ee:	7bbb      	ldrb	r3, [r7, #14]
 800e0f0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e0f4:	4613      	mov	r3, r2
 800e0f6:	009b      	lsls	r3, r3, #2
 800e0f8:	4413      	add	r3, r2
 800e0fa:	009b      	lsls	r3, r3, #2
 800e0fc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e100:	687a      	ldr	r2, [r7, #4]
 800e102:	4413      	add	r3, r2
 800e104:	3304      	adds	r3, #4
 800e106:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e108:	68bb      	ldr	r3, [r7, #8]
 800e10a:	2200      	movs	r2, #0
 800e10c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	2202      	movs	r2, #2
 800e112:	4619      	mov	r1, r3
 800e114:	6878      	ldr	r0, [r7, #4]
 800e116:	f000 fc6d 	bl	800e9f4 <USBD_CtlSendData>
              break;
 800e11a:	e06a      	b.n	800e1f2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e11c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e120:	2b00      	cmp	r3, #0
 800e122:	da11      	bge.n	800e148 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e124:	7bbb      	ldrb	r3, [r7, #14]
 800e126:	f003 020f 	and.w	r2, r3, #15
 800e12a:	6879      	ldr	r1, [r7, #4]
 800e12c:	4613      	mov	r3, r2
 800e12e:	009b      	lsls	r3, r3, #2
 800e130:	4413      	add	r3, r2
 800e132:	009b      	lsls	r3, r3, #2
 800e134:	440b      	add	r3, r1
 800e136:	3324      	adds	r3, #36	@ 0x24
 800e138:	881b      	ldrh	r3, [r3, #0]
 800e13a:	2b00      	cmp	r3, #0
 800e13c:	d117      	bne.n	800e16e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e13e:	6839      	ldr	r1, [r7, #0]
 800e140:	6878      	ldr	r0, [r7, #4]
 800e142:	f000 fbda 	bl	800e8fa <USBD_CtlError>
                  break;
 800e146:	e054      	b.n	800e1f2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e148:	7bbb      	ldrb	r3, [r7, #14]
 800e14a:	f003 020f 	and.w	r2, r3, #15
 800e14e:	6879      	ldr	r1, [r7, #4]
 800e150:	4613      	mov	r3, r2
 800e152:	009b      	lsls	r3, r3, #2
 800e154:	4413      	add	r3, r2
 800e156:	009b      	lsls	r3, r3, #2
 800e158:	440b      	add	r3, r1
 800e15a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e15e:	881b      	ldrh	r3, [r3, #0]
 800e160:	2b00      	cmp	r3, #0
 800e162:	d104      	bne.n	800e16e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e164:	6839      	ldr	r1, [r7, #0]
 800e166:	6878      	ldr	r0, [r7, #4]
 800e168:	f000 fbc7 	bl	800e8fa <USBD_CtlError>
                  break;
 800e16c:	e041      	b.n	800e1f2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e16e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e172:	2b00      	cmp	r3, #0
 800e174:	da0b      	bge.n	800e18e <USBD_StdEPReq+0x2b2>
 800e176:	7bbb      	ldrb	r3, [r7, #14]
 800e178:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e17c:	4613      	mov	r3, r2
 800e17e:	009b      	lsls	r3, r3, #2
 800e180:	4413      	add	r3, r2
 800e182:	009b      	lsls	r3, r3, #2
 800e184:	3310      	adds	r3, #16
 800e186:	687a      	ldr	r2, [r7, #4]
 800e188:	4413      	add	r3, r2
 800e18a:	3304      	adds	r3, #4
 800e18c:	e00b      	b.n	800e1a6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e18e:	7bbb      	ldrb	r3, [r7, #14]
 800e190:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e194:	4613      	mov	r3, r2
 800e196:	009b      	lsls	r3, r3, #2
 800e198:	4413      	add	r3, r2
 800e19a:	009b      	lsls	r3, r3, #2
 800e19c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e1a0:	687a      	ldr	r2, [r7, #4]
 800e1a2:	4413      	add	r3, r2
 800e1a4:	3304      	adds	r3, #4
 800e1a6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e1a8:	7bbb      	ldrb	r3, [r7, #14]
 800e1aa:	2b00      	cmp	r3, #0
 800e1ac:	d002      	beq.n	800e1b4 <USBD_StdEPReq+0x2d8>
 800e1ae:	7bbb      	ldrb	r3, [r7, #14]
 800e1b0:	2b80      	cmp	r3, #128	@ 0x80
 800e1b2:	d103      	bne.n	800e1bc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e1b4:	68bb      	ldr	r3, [r7, #8]
 800e1b6:	2200      	movs	r2, #0
 800e1b8:	601a      	str	r2, [r3, #0]
 800e1ba:	e00e      	b.n	800e1da <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e1bc:	7bbb      	ldrb	r3, [r7, #14]
 800e1be:	4619      	mov	r1, r3
 800e1c0:	6878      	ldr	r0, [r7, #4]
 800e1c2:	f001 f95d 	bl	800f480 <USBD_LL_IsStallEP>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d003      	beq.n	800e1d4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e1cc:	68bb      	ldr	r3, [r7, #8]
 800e1ce:	2201      	movs	r2, #1
 800e1d0:	601a      	str	r2, [r3, #0]
 800e1d2:	e002      	b.n	800e1da <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e1d4:	68bb      	ldr	r3, [r7, #8]
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e1da:	68bb      	ldr	r3, [r7, #8]
 800e1dc:	2202      	movs	r2, #2
 800e1de:	4619      	mov	r1, r3
 800e1e0:	6878      	ldr	r0, [r7, #4]
 800e1e2:	f000 fc07 	bl	800e9f4 <USBD_CtlSendData>
              break;
 800e1e6:	e004      	b.n	800e1f2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e1e8:	6839      	ldr	r1, [r7, #0]
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f000 fb85 	bl	800e8fa <USBD_CtlError>
              break;
 800e1f0:	bf00      	nop
          }
          break;
 800e1f2:	e004      	b.n	800e1fe <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e1f4:	6839      	ldr	r1, [r7, #0]
 800e1f6:	6878      	ldr	r0, [r7, #4]
 800e1f8:	f000 fb7f 	bl	800e8fa <USBD_CtlError>
          break;
 800e1fc:	bf00      	nop
      }
      break;
 800e1fe:	e005      	b.n	800e20c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e200:	6839      	ldr	r1, [r7, #0]
 800e202:	6878      	ldr	r0, [r7, #4]
 800e204:	f000 fb79 	bl	800e8fa <USBD_CtlError>
      break;
 800e208:	e000      	b.n	800e20c <USBD_StdEPReq+0x330>
      break;
 800e20a:	bf00      	nop
  }

  return ret;
 800e20c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e20e:	4618      	mov	r0, r3
 800e210:	3710      	adds	r7, #16
 800e212:	46bd      	mov	sp, r7
 800e214:	bd80      	pop	{r7, pc}
	...

0800e218 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e218:	b580      	push	{r7, lr}
 800e21a:	b084      	sub	sp, #16
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
 800e220:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e222:	2300      	movs	r3, #0
 800e224:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e226:	2300      	movs	r3, #0
 800e228:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e22a:	2300      	movs	r3, #0
 800e22c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e22e:	683b      	ldr	r3, [r7, #0]
 800e230:	885b      	ldrh	r3, [r3, #2]
 800e232:	0a1b      	lsrs	r3, r3, #8
 800e234:	b29b      	uxth	r3, r3
 800e236:	3b01      	subs	r3, #1
 800e238:	2b0e      	cmp	r3, #14
 800e23a:	f200 8152 	bhi.w	800e4e2 <USBD_GetDescriptor+0x2ca>
 800e23e:	a201      	add	r2, pc, #4	@ (adr r2, 800e244 <USBD_GetDescriptor+0x2c>)
 800e240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e244:	0800e2b5 	.word	0x0800e2b5
 800e248:	0800e2cd 	.word	0x0800e2cd
 800e24c:	0800e30d 	.word	0x0800e30d
 800e250:	0800e4e3 	.word	0x0800e4e3
 800e254:	0800e4e3 	.word	0x0800e4e3
 800e258:	0800e483 	.word	0x0800e483
 800e25c:	0800e4af 	.word	0x0800e4af
 800e260:	0800e4e3 	.word	0x0800e4e3
 800e264:	0800e4e3 	.word	0x0800e4e3
 800e268:	0800e4e3 	.word	0x0800e4e3
 800e26c:	0800e4e3 	.word	0x0800e4e3
 800e270:	0800e4e3 	.word	0x0800e4e3
 800e274:	0800e4e3 	.word	0x0800e4e3
 800e278:	0800e4e3 	.word	0x0800e4e3
 800e27c:	0800e281 	.word	0x0800e281
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e286:	69db      	ldr	r3, [r3, #28]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d00b      	beq.n	800e2a4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e292:	69db      	ldr	r3, [r3, #28]
 800e294:	687a      	ldr	r2, [r7, #4]
 800e296:	7c12      	ldrb	r2, [r2, #16]
 800e298:	f107 0108 	add.w	r1, r7, #8
 800e29c:	4610      	mov	r0, r2
 800e29e:	4798      	blx	r3
 800e2a0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e2a2:	e126      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e2a4:	6839      	ldr	r1, [r7, #0]
 800e2a6:	6878      	ldr	r0, [r7, #4]
 800e2a8:	f000 fb27 	bl	800e8fa <USBD_CtlError>
        err++;
 800e2ac:	7afb      	ldrb	r3, [r7, #11]
 800e2ae:	3301      	adds	r3, #1
 800e2b0:	72fb      	strb	r3, [r7, #11]
      break;
 800e2b2:	e11e      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	687a      	ldr	r2, [r7, #4]
 800e2be:	7c12      	ldrb	r2, [r2, #16]
 800e2c0:	f107 0108 	add.w	r1, r7, #8
 800e2c4:	4610      	mov	r0, r2
 800e2c6:	4798      	blx	r3
 800e2c8:	60f8      	str	r0, [r7, #12]
      break;
 800e2ca:	e112      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e2cc:	687b      	ldr	r3, [r7, #4]
 800e2ce:	7c1b      	ldrb	r3, [r3, #16]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d10d      	bne.n	800e2f0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2dc:	f107 0208 	add.w	r2, r7, #8
 800e2e0:	4610      	mov	r0, r2
 800e2e2:	4798      	blx	r3
 800e2e4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	3301      	adds	r3, #1
 800e2ea:	2202      	movs	r2, #2
 800e2ec:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e2ee:	e100      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e2f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e2f8:	f107 0208 	add.w	r2, r7, #8
 800e2fc:	4610      	mov	r0, r2
 800e2fe:	4798      	blx	r3
 800e300:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	3301      	adds	r3, #1
 800e306:	2202      	movs	r2, #2
 800e308:	701a      	strb	r2, [r3, #0]
      break;
 800e30a:	e0f2      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	885b      	ldrh	r3, [r3, #2]
 800e310:	b2db      	uxtb	r3, r3
 800e312:	2b05      	cmp	r3, #5
 800e314:	f200 80ac 	bhi.w	800e470 <USBD_GetDescriptor+0x258>
 800e318:	a201      	add	r2, pc, #4	@ (adr r2, 800e320 <USBD_GetDescriptor+0x108>)
 800e31a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e31e:	bf00      	nop
 800e320:	0800e339 	.word	0x0800e339
 800e324:	0800e36d 	.word	0x0800e36d
 800e328:	0800e3a1 	.word	0x0800e3a1
 800e32c:	0800e3d5 	.word	0x0800e3d5
 800e330:	0800e409 	.word	0x0800e409
 800e334:	0800e43d 	.word	0x0800e43d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e33e:	685b      	ldr	r3, [r3, #4]
 800e340:	2b00      	cmp	r3, #0
 800e342:	d00b      	beq.n	800e35c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e344:	687b      	ldr	r3, [r7, #4]
 800e346:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e34a:	685b      	ldr	r3, [r3, #4]
 800e34c:	687a      	ldr	r2, [r7, #4]
 800e34e:	7c12      	ldrb	r2, [r2, #16]
 800e350:	f107 0108 	add.w	r1, r7, #8
 800e354:	4610      	mov	r0, r2
 800e356:	4798      	blx	r3
 800e358:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e35a:	e091      	b.n	800e480 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e35c:	6839      	ldr	r1, [r7, #0]
 800e35e:	6878      	ldr	r0, [r7, #4]
 800e360:	f000 facb 	bl	800e8fa <USBD_CtlError>
            err++;
 800e364:	7afb      	ldrb	r3, [r7, #11]
 800e366:	3301      	adds	r3, #1
 800e368:	72fb      	strb	r3, [r7, #11]
          break;
 800e36a:	e089      	b.n	800e480 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e372:	689b      	ldr	r3, [r3, #8]
 800e374:	2b00      	cmp	r3, #0
 800e376:	d00b      	beq.n	800e390 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e37e:	689b      	ldr	r3, [r3, #8]
 800e380:	687a      	ldr	r2, [r7, #4]
 800e382:	7c12      	ldrb	r2, [r2, #16]
 800e384:	f107 0108 	add.w	r1, r7, #8
 800e388:	4610      	mov	r0, r2
 800e38a:	4798      	blx	r3
 800e38c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e38e:	e077      	b.n	800e480 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e390:	6839      	ldr	r1, [r7, #0]
 800e392:	6878      	ldr	r0, [r7, #4]
 800e394:	f000 fab1 	bl	800e8fa <USBD_CtlError>
            err++;
 800e398:	7afb      	ldrb	r3, [r7, #11]
 800e39a:	3301      	adds	r3, #1
 800e39c:	72fb      	strb	r3, [r7, #11]
          break;
 800e39e:	e06f      	b.n	800e480 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3a6:	68db      	ldr	r3, [r3, #12]
 800e3a8:	2b00      	cmp	r3, #0
 800e3aa:	d00b      	beq.n	800e3c4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3b2:	68db      	ldr	r3, [r3, #12]
 800e3b4:	687a      	ldr	r2, [r7, #4]
 800e3b6:	7c12      	ldrb	r2, [r2, #16]
 800e3b8:	f107 0108 	add.w	r1, r7, #8
 800e3bc:	4610      	mov	r0, r2
 800e3be:	4798      	blx	r3
 800e3c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e3c2:	e05d      	b.n	800e480 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e3c4:	6839      	ldr	r1, [r7, #0]
 800e3c6:	6878      	ldr	r0, [r7, #4]
 800e3c8:	f000 fa97 	bl	800e8fa <USBD_CtlError>
            err++;
 800e3cc:	7afb      	ldrb	r3, [r7, #11]
 800e3ce:	3301      	adds	r3, #1
 800e3d0:	72fb      	strb	r3, [r7, #11]
          break;
 800e3d2:	e055      	b.n	800e480 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3da:	691b      	ldr	r3, [r3, #16]
 800e3dc:	2b00      	cmp	r3, #0
 800e3de:	d00b      	beq.n	800e3f8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e3e6:	691b      	ldr	r3, [r3, #16]
 800e3e8:	687a      	ldr	r2, [r7, #4]
 800e3ea:	7c12      	ldrb	r2, [r2, #16]
 800e3ec:	f107 0108 	add.w	r1, r7, #8
 800e3f0:	4610      	mov	r0, r2
 800e3f2:	4798      	blx	r3
 800e3f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e3f6:	e043      	b.n	800e480 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e3f8:	6839      	ldr	r1, [r7, #0]
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f000 fa7d 	bl	800e8fa <USBD_CtlError>
            err++;
 800e400:	7afb      	ldrb	r3, [r7, #11]
 800e402:	3301      	adds	r3, #1
 800e404:	72fb      	strb	r3, [r7, #11]
          break;
 800e406:	e03b      	b.n	800e480 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e40e:	695b      	ldr	r3, [r3, #20]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d00b      	beq.n	800e42c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e414:	687b      	ldr	r3, [r7, #4]
 800e416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e41a:	695b      	ldr	r3, [r3, #20]
 800e41c:	687a      	ldr	r2, [r7, #4]
 800e41e:	7c12      	ldrb	r2, [r2, #16]
 800e420:	f107 0108 	add.w	r1, r7, #8
 800e424:	4610      	mov	r0, r2
 800e426:	4798      	blx	r3
 800e428:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e42a:	e029      	b.n	800e480 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e42c:	6839      	ldr	r1, [r7, #0]
 800e42e:	6878      	ldr	r0, [r7, #4]
 800e430:	f000 fa63 	bl	800e8fa <USBD_CtlError>
            err++;
 800e434:	7afb      	ldrb	r3, [r7, #11]
 800e436:	3301      	adds	r3, #1
 800e438:	72fb      	strb	r3, [r7, #11]
          break;
 800e43a:	e021      	b.n	800e480 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e43c:	687b      	ldr	r3, [r7, #4]
 800e43e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e442:	699b      	ldr	r3, [r3, #24]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d00b      	beq.n	800e460 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e448:	687b      	ldr	r3, [r7, #4]
 800e44a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e44e:	699b      	ldr	r3, [r3, #24]
 800e450:	687a      	ldr	r2, [r7, #4]
 800e452:	7c12      	ldrb	r2, [r2, #16]
 800e454:	f107 0108 	add.w	r1, r7, #8
 800e458:	4610      	mov	r0, r2
 800e45a:	4798      	blx	r3
 800e45c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e45e:	e00f      	b.n	800e480 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e460:	6839      	ldr	r1, [r7, #0]
 800e462:	6878      	ldr	r0, [r7, #4]
 800e464:	f000 fa49 	bl	800e8fa <USBD_CtlError>
            err++;
 800e468:	7afb      	ldrb	r3, [r7, #11]
 800e46a:	3301      	adds	r3, #1
 800e46c:	72fb      	strb	r3, [r7, #11]
          break;
 800e46e:	e007      	b.n	800e480 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e470:	6839      	ldr	r1, [r7, #0]
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	f000 fa41 	bl	800e8fa <USBD_CtlError>
          err++;
 800e478:	7afb      	ldrb	r3, [r7, #11]
 800e47a:	3301      	adds	r3, #1
 800e47c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e47e:	bf00      	nop
      }
      break;
 800e480:	e037      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	7c1b      	ldrb	r3, [r3, #16]
 800e486:	2b00      	cmp	r3, #0
 800e488:	d109      	bne.n	800e49e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e492:	f107 0208 	add.w	r2, r7, #8
 800e496:	4610      	mov	r0, r2
 800e498:	4798      	blx	r3
 800e49a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e49c:	e029      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e49e:	6839      	ldr	r1, [r7, #0]
 800e4a0:	6878      	ldr	r0, [r7, #4]
 800e4a2:	f000 fa2a 	bl	800e8fa <USBD_CtlError>
        err++;
 800e4a6:	7afb      	ldrb	r3, [r7, #11]
 800e4a8:	3301      	adds	r3, #1
 800e4aa:	72fb      	strb	r3, [r7, #11]
      break;
 800e4ac:	e021      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	7c1b      	ldrb	r3, [r3, #16]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d10d      	bne.n	800e4d2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e4bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e4be:	f107 0208 	add.w	r2, r7, #8
 800e4c2:	4610      	mov	r0, r2
 800e4c4:	4798      	blx	r3
 800e4c6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	3301      	adds	r3, #1
 800e4cc:	2207      	movs	r2, #7
 800e4ce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e4d0:	e00f      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e4d2:	6839      	ldr	r1, [r7, #0]
 800e4d4:	6878      	ldr	r0, [r7, #4]
 800e4d6:	f000 fa10 	bl	800e8fa <USBD_CtlError>
        err++;
 800e4da:	7afb      	ldrb	r3, [r7, #11]
 800e4dc:	3301      	adds	r3, #1
 800e4de:	72fb      	strb	r3, [r7, #11]
      break;
 800e4e0:	e007      	b.n	800e4f2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e4e2:	6839      	ldr	r1, [r7, #0]
 800e4e4:	6878      	ldr	r0, [r7, #4]
 800e4e6:	f000 fa08 	bl	800e8fa <USBD_CtlError>
      err++;
 800e4ea:	7afb      	ldrb	r3, [r7, #11]
 800e4ec:	3301      	adds	r3, #1
 800e4ee:	72fb      	strb	r3, [r7, #11]
      break;
 800e4f0:	bf00      	nop
  }

  if (err != 0U)
 800e4f2:	7afb      	ldrb	r3, [r7, #11]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d11e      	bne.n	800e536 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	88db      	ldrh	r3, [r3, #6]
 800e4fc:	2b00      	cmp	r3, #0
 800e4fe:	d016      	beq.n	800e52e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e500:	893b      	ldrh	r3, [r7, #8]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d00e      	beq.n	800e524 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e506:	683b      	ldr	r3, [r7, #0]
 800e508:	88da      	ldrh	r2, [r3, #6]
 800e50a:	893b      	ldrh	r3, [r7, #8]
 800e50c:	4293      	cmp	r3, r2
 800e50e:	bf28      	it	cs
 800e510:	4613      	movcs	r3, r2
 800e512:	b29b      	uxth	r3, r3
 800e514:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e516:	893b      	ldrh	r3, [r7, #8]
 800e518:	461a      	mov	r2, r3
 800e51a:	68f9      	ldr	r1, [r7, #12]
 800e51c:	6878      	ldr	r0, [r7, #4]
 800e51e:	f000 fa69 	bl	800e9f4 <USBD_CtlSendData>
 800e522:	e009      	b.n	800e538 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e524:	6839      	ldr	r1, [r7, #0]
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f000 f9e7 	bl	800e8fa <USBD_CtlError>
 800e52c:	e004      	b.n	800e538 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e52e:	6878      	ldr	r0, [r7, #4]
 800e530:	f000 faba 	bl	800eaa8 <USBD_CtlSendStatus>
 800e534:	e000      	b.n	800e538 <USBD_GetDescriptor+0x320>
    return;
 800e536:	bf00      	nop
  }
}
 800e538:	3710      	adds	r7, #16
 800e53a:	46bd      	mov	sp, r7
 800e53c:	bd80      	pop	{r7, pc}
 800e53e:	bf00      	nop

0800e540 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e540:	b580      	push	{r7, lr}
 800e542:	b084      	sub	sp, #16
 800e544:	af00      	add	r7, sp, #0
 800e546:	6078      	str	r0, [r7, #4]
 800e548:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e54a:	683b      	ldr	r3, [r7, #0]
 800e54c:	889b      	ldrh	r3, [r3, #4]
 800e54e:	2b00      	cmp	r3, #0
 800e550:	d131      	bne.n	800e5b6 <USBD_SetAddress+0x76>
 800e552:	683b      	ldr	r3, [r7, #0]
 800e554:	88db      	ldrh	r3, [r3, #6]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d12d      	bne.n	800e5b6 <USBD_SetAddress+0x76>
 800e55a:	683b      	ldr	r3, [r7, #0]
 800e55c:	885b      	ldrh	r3, [r3, #2]
 800e55e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e560:	d829      	bhi.n	800e5b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e562:	683b      	ldr	r3, [r7, #0]
 800e564:	885b      	ldrh	r3, [r3, #2]
 800e566:	b2db      	uxtb	r3, r3
 800e568:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e56c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e574:	b2db      	uxtb	r3, r3
 800e576:	2b03      	cmp	r3, #3
 800e578:	d104      	bne.n	800e584 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e57a:	6839      	ldr	r1, [r7, #0]
 800e57c:	6878      	ldr	r0, [r7, #4]
 800e57e:	f000 f9bc 	bl	800e8fa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e582:	e01d      	b.n	800e5c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	7bfa      	ldrb	r2, [r7, #15]
 800e588:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e58c:	7bfb      	ldrb	r3, [r7, #15]
 800e58e:	4619      	mov	r1, r3
 800e590:	6878      	ldr	r0, [r7, #4]
 800e592:	f000 ffa1 	bl	800f4d8 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f000 fa86 	bl	800eaa8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e59c:	7bfb      	ldrb	r3, [r7, #15]
 800e59e:	2b00      	cmp	r3, #0
 800e5a0:	d004      	beq.n	800e5ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2202      	movs	r2, #2
 800e5a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5aa:	e009      	b.n	800e5c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	2201      	movs	r2, #1
 800e5b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e5b4:	e004      	b.n	800e5c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e5b6:	6839      	ldr	r1, [r7, #0]
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f000 f99e 	bl	800e8fa <USBD_CtlError>
  }
}
 800e5be:	bf00      	nop
 800e5c0:	bf00      	nop
 800e5c2:	3710      	adds	r7, #16
 800e5c4:	46bd      	mov	sp, r7
 800e5c6:	bd80      	pop	{r7, pc}

0800e5c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5c8:	b580      	push	{r7, lr}
 800e5ca:	b084      	sub	sp, #16
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
 800e5d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e5d2:	2300      	movs	r3, #0
 800e5d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	885b      	ldrh	r3, [r3, #2]
 800e5da:	b2da      	uxtb	r2, r3
 800e5dc:	4b4e      	ldr	r3, [pc, #312]	@ (800e718 <USBD_SetConfig+0x150>)
 800e5de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e5e0:	4b4d      	ldr	r3, [pc, #308]	@ (800e718 <USBD_SetConfig+0x150>)
 800e5e2:	781b      	ldrb	r3, [r3, #0]
 800e5e4:	2b01      	cmp	r3, #1
 800e5e6:	d905      	bls.n	800e5f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e5e8:	6839      	ldr	r1, [r7, #0]
 800e5ea:	6878      	ldr	r0, [r7, #4]
 800e5ec:	f000 f985 	bl	800e8fa <USBD_CtlError>
    return USBD_FAIL;
 800e5f0:	2303      	movs	r3, #3
 800e5f2:	e08c      	b.n	800e70e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e5fa:	b2db      	uxtb	r3, r3
 800e5fc:	2b02      	cmp	r3, #2
 800e5fe:	d002      	beq.n	800e606 <USBD_SetConfig+0x3e>
 800e600:	2b03      	cmp	r3, #3
 800e602:	d029      	beq.n	800e658 <USBD_SetConfig+0x90>
 800e604:	e075      	b.n	800e6f2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e606:	4b44      	ldr	r3, [pc, #272]	@ (800e718 <USBD_SetConfig+0x150>)
 800e608:	781b      	ldrb	r3, [r3, #0]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d020      	beq.n	800e650 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e60e:	4b42      	ldr	r3, [pc, #264]	@ (800e718 <USBD_SetConfig+0x150>)
 800e610:	781b      	ldrb	r3, [r3, #0]
 800e612:	461a      	mov	r2, r3
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e618:	4b3f      	ldr	r3, [pc, #252]	@ (800e718 <USBD_SetConfig+0x150>)
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	4619      	mov	r1, r3
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f7fe ffb9 	bl	800d596 <USBD_SetClassConfig>
 800e624:	4603      	mov	r3, r0
 800e626:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800e628:	7bfb      	ldrb	r3, [r7, #15]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d008      	beq.n	800e640 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800e62e:	6839      	ldr	r1, [r7, #0]
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f000 f962 	bl	800e8fa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e636:	687b      	ldr	r3, [r7, #4]
 800e638:	2202      	movs	r2, #2
 800e63a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e63e:	e065      	b.n	800e70c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e640:	6878      	ldr	r0, [r7, #4]
 800e642:	f000 fa31 	bl	800eaa8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	2203      	movs	r2, #3
 800e64a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e64e:	e05d      	b.n	800e70c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f000 fa29 	bl	800eaa8 <USBD_CtlSendStatus>
      break;
 800e656:	e059      	b.n	800e70c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800e658:	4b2f      	ldr	r3, [pc, #188]	@ (800e718 <USBD_SetConfig+0x150>)
 800e65a:	781b      	ldrb	r3, [r3, #0]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d112      	bne.n	800e686 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	2202      	movs	r2, #2
 800e664:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800e668:	4b2b      	ldr	r3, [pc, #172]	@ (800e718 <USBD_SetConfig+0x150>)
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	461a      	mov	r2, r3
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e672:	4b29      	ldr	r3, [pc, #164]	@ (800e718 <USBD_SetConfig+0x150>)
 800e674:	781b      	ldrb	r3, [r3, #0]
 800e676:	4619      	mov	r1, r3
 800e678:	6878      	ldr	r0, [r7, #4]
 800e67a:	f7fe ffa8 	bl	800d5ce <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800e67e:	6878      	ldr	r0, [r7, #4]
 800e680:	f000 fa12 	bl	800eaa8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800e684:	e042      	b.n	800e70c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800e686:	4b24      	ldr	r3, [pc, #144]	@ (800e718 <USBD_SetConfig+0x150>)
 800e688:	781b      	ldrb	r3, [r3, #0]
 800e68a:	461a      	mov	r2, r3
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	685b      	ldr	r3, [r3, #4]
 800e690:	429a      	cmp	r2, r3
 800e692:	d02a      	beq.n	800e6ea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	685b      	ldr	r3, [r3, #4]
 800e698:	b2db      	uxtb	r3, r3
 800e69a:	4619      	mov	r1, r3
 800e69c:	6878      	ldr	r0, [r7, #4]
 800e69e:	f7fe ff96 	bl	800d5ce <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800e6a2:	4b1d      	ldr	r3, [pc, #116]	@ (800e718 <USBD_SetConfig+0x150>)
 800e6a4:	781b      	ldrb	r3, [r3, #0]
 800e6a6:	461a      	mov	r2, r3
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e6ac:	4b1a      	ldr	r3, [pc, #104]	@ (800e718 <USBD_SetConfig+0x150>)
 800e6ae:	781b      	ldrb	r3, [r3, #0]
 800e6b0:	4619      	mov	r1, r3
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f7fe ff6f 	bl	800d596 <USBD_SetClassConfig>
 800e6b8:	4603      	mov	r3, r0
 800e6ba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800e6bc:	7bfb      	ldrb	r3, [r7, #15]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	d00f      	beq.n	800e6e2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800e6c2:	6839      	ldr	r1, [r7, #0]
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	f000 f918 	bl	800e8fa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	685b      	ldr	r3, [r3, #4]
 800e6ce:	b2db      	uxtb	r3, r3
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	6878      	ldr	r0, [r7, #4]
 800e6d4:	f7fe ff7b 	bl	800d5ce <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	2202      	movs	r2, #2
 800e6dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800e6e0:	e014      	b.n	800e70c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800e6e2:	6878      	ldr	r0, [r7, #4]
 800e6e4:	f000 f9e0 	bl	800eaa8 <USBD_CtlSendStatus>
      break;
 800e6e8:	e010      	b.n	800e70c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800e6ea:	6878      	ldr	r0, [r7, #4]
 800e6ec:	f000 f9dc 	bl	800eaa8 <USBD_CtlSendStatus>
      break;
 800e6f0:	e00c      	b.n	800e70c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800e6f2:	6839      	ldr	r1, [r7, #0]
 800e6f4:	6878      	ldr	r0, [r7, #4]
 800e6f6:	f000 f900 	bl	800e8fa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800e6fa:	4b07      	ldr	r3, [pc, #28]	@ (800e718 <USBD_SetConfig+0x150>)
 800e6fc:	781b      	ldrb	r3, [r3, #0]
 800e6fe:	4619      	mov	r1, r3
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f7fe ff64 	bl	800d5ce <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800e706:	2303      	movs	r3, #3
 800e708:	73fb      	strb	r3, [r7, #15]
      break;
 800e70a:	bf00      	nop
  }

  return ret;
 800e70c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e70e:	4618      	mov	r0, r3
 800e710:	3710      	adds	r7, #16
 800e712:	46bd      	mov	sp, r7
 800e714:	bd80      	pop	{r7, pc}
 800e716:	bf00      	nop
 800e718:	20000bb8 	.word	0x20000bb8

0800e71c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b082      	sub	sp, #8
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
 800e724:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	88db      	ldrh	r3, [r3, #6]
 800e72a:	2b01      	cmp	r3, #1
 800e72c:	d004      	beq.n	800e738 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e72e:	6839      	ldr	r1, [r7, #0]
 800e730:	6878      	ldr	r0, [r7, #4]
 800e732:	f000 f8e2 	bl	800e8fa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e736:	e023      	b.n	800e780 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e73e:	b2db      	uxtb	r3, r3
 800e740:	2b02      	cmp	r3, #2
 800e742:	dc02      	bgt.n	800e74a <USBD_GetConfig+0x2e>
 800e744:	2b00      	cmp	r3, #0
 800e746:	dc03      	bgt.n	800e750 <USBD_GetConfig+0x34>
 800e748:	e015      	b.n	800e776 <USBD_GetConfig+0x5a>
 800e74a:	2b03      	cmp	r3, #3
 800e74c:	d00b      	beq.n	800e766 <USBD_GetConfig+0x4a>
 800e74e:	e012      	b.n	800e776 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	2200      	movs	r2, #0
 800e754:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	3308      	adds	r3, #8
 800e75a:	2201      	movs	r2, #1
 800e75c:	4619      	mov	r1, r3
 800e75e:	6878      	ldr	r0, [r7, #4]
 800e760:	f000 f948 	bl	800e9f4 <USBD_CtlSendData>
        break;
 800e764:	e00c      	b.n	800e780 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800e766:	687b      	ldr	r3, [r7, #4]
 800e768:	3304      	adds	r3, #4
 800e76a:	2201      	movs	r2, #1
 800e76c:	4619      	mov	r1, r3
 800e76e:	6878      	ldr	r0, [r7, #4]
 800e770:	f000 f940 	bl	800e9f4 <USBD_CtlSendData>
        break;
 800e774:	e004      	b.n	800e780 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800e776:	6839      	ldr	r1, [r7, #0]
 800e778:	6878      	ldr	r0, [r7, #4]
 800e77a:	f000 f8be 	bl	800e8fa <USBD_CtlError>
        break;
 800e77e:	bf00      	nop
}
 800e780:	bf00      	nop
 800e782:	3708      	adds	r7, #8
 800e784:	46bd      	mov	sp, r7
 800e786:	bd80      	pop	{r7, pc}

0800e788 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	b082      	sub	sp, #8
 800e78c:	af00      	add	r7, sp, #0
 800e78e:	6078      	str	r0, [r7, #4]
 800e790:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e792:	687b      	ldr	r3, [r7, #4]
 800e794:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e798:	b2db      	uxtb	r3, r3
 800e79a:	3b01      	subs	r3, #1
 800e79c:	2b02      	cmp	r3, #2
 800e79e:	d81e      	bhi.n	800e7de <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e7a0:	683b      	ldr	r3, [r7, #0]
 800e7a2:	88db      	ldrh	r3, [r3, #6]
 800e7a4:	2b02      	cmp	r3, #2
 800e7a6:	d004      	beq.n	800e7b2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800e7a8:	6839      	ldr	r1, [r7, #0]
 800e7aa:	6878      	ldr	r0, [r7, #4]
 800e7ac:	f000 f8a5 	bl	800e8fa <USBD_CtlError>
        break;
 800e7b0:	e01a      	b.n	800e7e8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	2201      	movs	r2, #1
 800e7b6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d005      	beq.n	800e7ce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e7c2:	687b      	ldr	r3, [r7, #4]
 800e7c4:	68db      	ldr	r3, [r3, #12]
 800e7c6:	f043 0202 	orr.w	r2, r3, #2
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800e7ce:	687b      	ldr	r3, [r7, #4]
 800e7d0:	330c      	adds	r3, #12
 800e7d2:	2202      	movs	r2, #2
 800e7d4:	4619      	mov	r1, r3
 800e7d6:	6878      	ldr	r0, [r7, #4]
 800e7d8:	f000 f90c 	bl	800e9f4 <USBD_CtlSendData>
      break;
 800e7dc:	e004      	b.n	800e7e8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800e7de:	6839      	ldr	r1, [r7, #0]
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	f000 f88a 	bl	800e8fa <USBD_CtlError>
      break;
 800e7e6:	bf00      	nop
  }
}
 800e7e8:	bf00      	nop
 800e7ea:	3708      	adds	r7, #8
 800e7ec:	46bd      	mov	sp, r7
 800e7ee:	bd80      	pop	{r7, pc}

0800e7f0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b082      	sub	sp, #8
 800e7f4:	af00      	add	r7, sp, #0
 800e7f6:	6078      	str	r0, [r7, #4]
 800e7f8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	885b      	ldrh	r3, [r3, #2]
 800e7fe:	2b01      	cmp	r3, #1
 800e800:	d107      	bne.n	800e812 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	2201      	movs	r2, #1
 800e806:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800e80a:	6878      	ldr	r0, [r7, #4]
 800e80c:	f000 f94c 	bl	800eaa8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800e810:	e013      	b.n	800e83a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800e812:	683b      	ldr	r3, [r7, #0]
 800e814:	885b      	ldrh	r3, [r3, #2]
 800e816:	2b02      	cmp	r3, #2
 800e818:	d10b      	bne.n	800e832 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800e81a:	683b      	ldr	r3, [r7, #0]
 800e81c:	889b      	ldrh	r3, [r3, #4]
 800e81e:	0a1b      	lsrs	r3, r3, #8
 800e820:	b29b      	uxth	r3, r3
 800e822:	b2da      	uxtb	r2, r3
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800e82a:	6878      	ldr	r0, [r7, #4]
 800e82c:	f000 f93c 	bl	800eaa8 <USBD_CtlSendStatus>
}
 800e830:	e003      	b.n	800e83a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800e832:	6839      	ldr	r1, [r7, #0]
 800e834:	6878      	ldr	r0, [r7, #4]
 800e836:	f000 f860 	bl	800e8fa <USBD_CtlError>
}
 800e83a:	bf00      	nop
 800e83c:	3708      	adds	r7, #8
 800e83e:	46bd      	mov	sp, r7
 800e840:	bd80      	pop	{r7, pc}

0800e842 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e842:	b580      	push	{r7, lr}
 800e844:	b082      	sub	sp, #8
 800e846:	af00      	add	r7, sp, #0
 800e848:	6078      	str	r0, [r7, #4]
 800e84a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e852:	b2db      	uxtb	r3, r3
 800e854:	3b01      	subs	r3, #1
 800e856:	2b02      	cmp	r3, #2
 800e858:	d80b      	bhi.n	800e872 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e85a:	683b      	ldr	r3, [r7, #0]
 800e85c:	885b      	ldrh	r3, [r3, #2]
 800e85e:	2b01      	cmp	r3, #1
 800e860:	d10c      	bne.n	800e87c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	2200      	movs	r2, #0
 800e866:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800e86a:	6878      	ldr	r0, [r7, #4]
 800e86c:	f000 f91c 	bl	800eaa8 <USBD_CtlSendStatus>
      }
      break;
 800e870:	e004      	b.n	800e87c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800e872:	6839      	ldr	r1, [r7, #0]
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f000 f840 	bl	800e8fa <USBD_CtlError>
      break;
 800e87a:	e000      	b.n	800e87e <USBD_ClrFeature+0x3c>
      break;
 800e87c:	bf00      	nop
  }
}
 800e87e:	bf00      	nop
 800e880:	3708      	adds	r7, #8
 800e882:	46bd      	mov	sp, r7
 800e884:	bd80      	pop	{r7, pc}

0800e886 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e886:	b580      	push	{r7, lr}
 800e888:	b084      	sub	sp, #16
 800e88a:	af00      	add	r7, sp, #0
 800e88c:	6078      	str	r0, [r7, #4]
 800e88e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800e890:	683b      	ldr	r3, [r7, #0]
 800e892:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800e894:	68fb      	ldr	r3, [r7, #12]
 800e896:	781a      	ldrb	r2, [r3, #0]
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	3301      	adds	r3, #1
 800e8a0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800e8a2:	68fb      	ldr	r3, [r7, #12]
 800e8a4:	781a      	ldrb	r2, [r3, #0]
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	3301      	adds	r3, #1
 800e8ae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800e8b0:	68f8      	ldr	r0, [r7, #12]
 800e8b2:	f7ff fa16 	bl	800dce2 <SWAPBYTE>
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	461a      	mov	r2, r3
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	3301      	adds	r3, #1
 800e8c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	3301      	adds	r3, #1
 800e8c8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800e8ca:	68f8      	ldr	r0, [r7, #12]
 800e8cc:	f7ff fa09 	bl	800dce2 <SWAPBYTE>
 800e8d0:	4603      	mov	r3, r0
 800e8d2:	461a      	mov	r2, r3
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	3301      	adds	r3, #1
 800e8dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800e8de:	68fb      	ldr	r3, [r7, #12]
 800e8e0:	3301      	adds	r3, #1
 800e8e2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800e8e4:	68f8      	ldr	r0, [r7, #12]
 800e8e6:	f7ff f9fc 	bl	800dce2 <SWAPBYTE>
 800e8ea:	4603      	mov	r3, r0
 800e8ec:	461a      	mov	r2, r3
 800e8ee:	687b      	ldr	r3, [r7, #4]
 800e8f0:	80da      	strh	r2, [r3, #6]
}
 800e8f2:	bf00      	nop
 800e8f4:	3710      	adds	r7, #16
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	bd80      	pop	{r7, pc}

0800e8fa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e8fa:	b580      	push	{r7, lr}
 800e8fc:	b082      	sub	sp, #8
 800e8fe:	af00      	add	r7, sp, #0
 800e900:	6078      	str	r0, [r7, #4]
 800e902:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800e904:	2180      	movs	r1, #128	@ 0x80
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f000 fd7c 	bl	800f404 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800e90c:	2100      	movs	r1, #0
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f000 fd78 	bl	800f404 <USBD_LL_StallEP>
}
 800e914:	bf00      	nop
 800e916:	3708      	adds	r7, #8
 800e918:	46bd      	mov	sp, r7
 800e91a:	bd80      	pop	{r7, pc}

0800e91c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b086      	sub	sp, #24
 800e920:	af00      	add	r7, sp, #0
 800e922:	60f8      	str	r0, [r7, #12]
 800e924:	60b9      	str	r1, [r7, #8]
 800e926:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e928:	2300      	movs	r3, #0
 800e92a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d042      	beq.n	800e9b8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800e932:	68fb      	ldr	r3, [r7, #12]
 800e934:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800e936:	6938      	ldr	r0, [r7, #16]
 800e938:	f000 f842 	bl	800e9c0 <USBD_GetLen>
 800e93c:	4603      	mov	r3, r0
 800e93e:	3301      	adds	r3, #1
 800e940:	005b      	lsls	r3, r3, #1
 800e942:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e946:	d808      	bhi.n	800e95a <USBD_GetString+0x3e>
 800e948:	6938      	ldr	r0, [r7, #16]
 800e94a:	f000 f839 	bl	800e9c0 <USBD_GetLen>
 800e94e:	4603      	mov	r3, r0
 800e950:	3301      	adds	r3, #1
 800e952:	b29b      	uxth	r3, r3
 800e954:	005b      	lsls	r3, r3, #1
 800e956:	b29a      	uxth	r2, r3
 800e958:	e001      	b.n	800e95e <USBD_GetString+0x42>
 800e95a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800e962:	7dfb      	ldrb	r3, [r7, #23]
 800e964:	68ba      	ldr	r2, [r7, #8]
 800e966:	4413      	add	r3, r2
 800e968:	687a      	ldr	r2, [r7, #4]
 800e96a:	7812      	ldrb	r2, [r2, #0]
 800e96c:	701a      	strb	r2, [r3, #0]
  idx++;
 800e96e:	7dfb      	ldrb	r3, [r7, #23]
 800e970:	3301      	adds	r3, #1
 800e972:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800e974:	7dfb      	ldrb	r3, [r7, #23]
 800e976:	68ba      	ldr	r2, [r7, #8]
 800e978:	4413      	add	r3, r2
 800e97a:	2203      	movs	r2, #3
 800e97c:	701a      	strb	r2, [r3, #0]
  idx++;
 800e97e:	7dfb      	ldrb	r3, [r7, #23]
 800e980:	3301      	adds	r3, #1
 800e982:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800e984:	e013      	b.n	800e9ae <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800e986:	7dfb      	ldrb	r3, [r7, #23]
 800e988:	68ba      	ldr	r2, [r7, #8]
 800e98a:	4413      	add	r3, r2
 800e98c:	693a      	ldr	r2, [r7, #16]
 800e98e:	7812      	ldrb	r2, [r2, #0]
 800e990:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800e992:	693b      	ldr	r3, [r7, #16]
 800e994:	3301      	adds	r3, #1
 800e996:	613b      	str	r3, [r7, #16]
    idx++;
 800e998:	7dfb      	ldrb	r3, [r7, #23]
 800e99a:	3301      	adds	r3, #1
 800e99c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800e99e:	7dfb      	ldrb	r3, [r7, #23]
 800e9a0:	68ba      	ldr	r2, [r7, #8]
 800e9a2:	4413      	add	r3, r2
 800e9a4:	2200      	movs	r2, #0
 800e9a6:	701a      	strb	r2, [r3, #0]
    idx++;
 800e9a8:	7dfb      	ldrb	r3, [r7, #23]
 800e9aa:	3301      	adds	r3, #1
 800e9ac:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800e9ae:	693b      	ldr	r3, [r7, #16]
 800e9b0:	781b      	ldrb	r3, [r3, #0]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d1e7      	bne.n	800e986 <USBD_GetString+0x6a>
 800e9b6:	e000      	b.n	800e9ba <USBD_GetString+0x9e>
    return;
 800e9b8:	bf00      	nop
  }
}
 800e9ba:	3718      	adds	r7, #24
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}

0800e9c0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e9c0:	b480      	push	{r7}
 800e9c2:	b085      	sub	sp, #20
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800e9d0:	e005      	b.n	800e9de <USBD_GetLen+0x1e>
  {
    len++;
 800e9d2:	7bfb      	ldrb	r3, [r7, #15]
 800e9d4:	3301      	adds	r3, #1
 800e9d6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	3301      	adds	r3, #1
 800e9dc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800e9de:	68bb      	ldr	r3, [r7, #8]
 800e9e0:	781b      	ldrb	r3, [r3, #0]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d1f5      	bne.n	800e9d2 <USBD_GetLen+0x12>
  }

  return len;
 800e9e6:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	3714      	adds	r7, #20
 800e9ec:	46bd      	mov	sp, r7
 800e9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e9f2:	4770      	bx	lr

0800e9f4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b084      	sub	sp, #16
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	60f8      	str	r0, [r7, #12]
 800e9fc:	60b9      	str	r1, [r7, #8]
 800e9fe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	2202      	movs	r2, #2
 800ea04:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	687a      	ldr	r2, [r7, #4]
 800ea0c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ea0e:	68fb      	ldr	r3, [r7, #12]
 800ea10:	687a      	ldr	r2, [r7, #4]
 800ea12:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	68ba      	ldr	r2, [r7, #8]
 800ea18:	2100      	movs	r1, #0
 800ea1a:	68f8      	ldr	r0, [r7, #12]
 800ea1c:	f000 fd7b 	bl	800f516 <USBD_LL_Transmit>

  return USBD_OK;
 800ea20:	2300      	movs	r3, #0
}
 800ea22:	4618      	mov	r0, r3
 800ea24:	3710      	adds	r7, #16
 800ea26:	46bd      	mov	sp, r7
 800ea28:	bd80      	pop	{r7, pc}

0800ea2a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ea2a:	b580      	push	{r7, lr}
 800ea2c:	b084      	sub	sp, #16
 800ea2e:	af00      	add	r7, sp, #0
 800ea30:	60f8      	str	r0, [r7, #12]
 800ea32:	60b9      	str	r1, [r7, #8]
 800ea34:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	68ba      	ldr	r2, [r7, #8]
 800ea3a:	2100      	movs	r1, #0
 800ea3c:	68f8      	ldr	r0, [r7, #12]
 800ea3e:	f000 fd6a 	bl	800f516 <USBD_LL_Transmit>

  return USBD_OK;
 800ea42:	2300      	movs	r3, #0
}
 800ea44:	4618      	mov	r0, r3
 800ea46:	3710      	adds	r7, #16
 800ea48:	46bd      	mov	sp, r7
 800ea4a:	bd80      	pop	{r7, pc}

0800ea4c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b084      	sub	sp, #16
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	60f8      	str	r0, [r7, #12]
 800ea54:	60b9      	str	r1, [r7, #8]
 800ea56:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ea58:	68fb      	ldr	r3, [r7, #12]
 800ea5a:	2203      	movs	r2, #3
 800ea5c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	687a      	ldr	r2, [r7, #4]
 800ea64:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ea68:	68fb      	ldr	r3, [r7, #12]
 800ea6a:	687a      	ldr	r2, [r7, #4]
 800ea6c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	68ba      	ldr	r2, [r7, #8]
 800ea74:	2100      	movs	r1, #0
 800ea76:	68f8      	ldr	r0, [r7, #12]
 800ea78:	f000 fd6e 	bl	800f558 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ea7c:	2300      	movs	r3, #0
}
 800ea7e:	4618      	mov	r0, r3
 800ea80:	3710      	adds	r7, #16
 800ea82:	46bd      	mov	sp, r7
 800ea84:	bd80      	pop	{r7, pc}

0800ea86 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ea86:	b580      	push	{r7, lr}
 800ea88:	b084      	sub	sp, #16
 800ea8a:	af00      	add	r7, sp, #0
 800ea8c:	60f8      	str	r0, [r7, #12]
 800ea8e:	60b9      	str	r1, [r7, #8]
 800ea90:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	68ba      	ldr	r2, [r7, #8]
 800ea96:	2100      	movs	r1, #0
 800ea98:	68f8      	ldr	r0, [r7, #12]
 800ea9a:	f000 fd5d 	bl	800f558 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ea9e:	2300      	movs	r3, #0
}
 800eaa0:	4618      	mov	r0, r3
 800eaa2:	3710      	adds	r7, #16
 800eaa4:	46bd      	mov	sp, r7
 800eaa6:	bd80      	pop	{r7, pc}

0800eaa8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800eaa8:	b580      	push	{r7, lr}
 800eaaa:	b082      	sub	sp, #8
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	2204      	movs	r2, #4
 800eab4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800eab8:	2300      	movs	r3, #0
 800eaba:	2200      	movs	r2, #0
 800eabc:	2100      	movs	r1, #0
 800eabe:	6878      	ldr	r0, [r7, #4]
 800eac0:	f000 fd29 	bl	800f516 <USBD_LL_Transmit>

  return USBD_OK;
 800eac4:	2300      	movs	r3, #0
}
 800eac6:	4618      	mov	r0, r3
 800eac8:	3708      	adds	r7, #8
 800eaca:	46bd      	mov	sp, r7
 800eacc:	bd80      	pop	{r7, pc}

0800eace <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800eace:	b580      	push	{r7, lr}
 800ead0:	b082      	sub	sp, #8
 800ead2:	af00      	add	r7, sp, #0
 800ead4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ead6:	687b      	ldr	r3, [r7, #4]
 800ead8:	2205      	movs	r2, #5
 800eada:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800eade:	2300      	movs	r3, #0
 800eae0:	2200      	movs	r2, #0
 800eae2:	2100      	movs	r1, #0
 800eae4:	6878      	ldr	r0, [r7, #4]
 800eae6:	f000 fd37 	bl	800f558 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800eaea:	2300      	movs	r3, #0
}
 800eaec:	4618      	mov	r0, r3
 800eaee:	3708      	adds	r7, #8
 800eaf0:	46bd      	mov	sp, r7
 800eaf2:	bd80      	pop	{r7, pc}

0800eaf4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b087      	sub	sp, #28
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	60f8      	str	r0, [r7, #12]
 800eafc:	60b9      	str	r1, [r7, #8]
 800eafe:	4613      	mov	r3, r2
 800eb00:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800eb02:	2301      	movs	r3, #1
 800eb04:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800eb06:	2300      	movs	r3, #0
 800eb08:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800eb0a:	4b1f      	ldr	r3, [pc, #124]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb0c:	7a5b      	ldrb	r3, [r3, #9]
 800eb0e:	b2db      	uxtb	r3, r3
 800eb10:	2b00      	cmp	r3, #0
 800eb12:	d131      	bne.n	800eb78 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800eb14:	4b1c      	ldr	r3, [pc, #112]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb16:	7a5b      	ldrb	r3, [r3, #9]
 800eb18:	b2db      	uxtb	r3, r3
 800eb1a:	461a      	mov	r2, r3
 800eb1c:	4b1a      	ldr	r3, [pc, #104]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb1e:	2100      	movs	r1, #0
 800eb20:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800eb22:	4b19      	ldr	r3, [pc, #100]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb24:	7a5b      	ldrb	r3, [r3, #9]
 800eb26:	b2db      	uxtb	r3, r3
 800eb28:	4a17      	ldr	r2, [pc, #92]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb2a:	009b      	lsls	r3, r3, #2
 800eb2c:	4413      	add	r3, r2
 800eb2e:	68fa      	ldr	r2, [r7, #12]
 800eb30:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800eb32:	4b15      	ldr	r3, [pc, #84]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb34:	7a5b      	ldrb	r3, [r3, #9]
 800eb36:	b2db      	uxtb	r3, r3
 800eb38:	461a      	mov	r2, r3
 800eb3a:	4b13      	ldr	r3, [pc, #76]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb3c:	4413      	add	r3, r2
 800eb3e:	79fa      	ldrb	r2, [r7, #7]
 800eb40:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800eb42:	4b11      	ldr	r3, [pc, #68]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb44:	7a5b      	ldrb	r3, [r3, #9]
 800eb46:	b2db      	uxtb	r3, r3
 800eb48:	1c5a      	adds	r2, r3, #1
 800eb4a:	b2d1      	uxtb	r1, r2
 800eb4c:	4a0e      	ldr	r2, [pc, #56]	@ (800eb88 <FATFS_LinkDriverEx+0x94>)
 800eb4e:	7251      	strb	r1, [r2, #9]
 800eb50:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800eb52:	7dbb      	ldrb	r3, [r7, #22]
 800eb54:	3330      	adds	r3, #48	@ 0x30
 800eb56:	b2da      	uxtb	r2, r3
 800eb58:	68bb      	ldr	r3, [r7, #8]
 800eb5a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800eb5c:	68bb      	ldr	r3, [r7, #8]
 800eb5e:	3301      	adds	r3, #1
 800eb60:	223a      	movs	r2, #58	@ 0x3a
 800eb62:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800eb64:	68bb      	ldr	r3, [r7, #8]
 800eb66:	3302      	adds	r3, #2
 800eb68:	222f      	movs	r2, #47	@ 0x2f
 800eb6a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800eb6c:	68bb      	ldr	r3, [r7, #8]
 800eb6e:	3303      	adds	r3, #3
 800eb70:	2200      	movs	r2, #0
 800eb72:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800eb74:	2300      	movs	r3, #0
 800eb76:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800eb78:	7dfb      	ldrb	r3, [r7, #23]
}
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	371c      	adds	r7, #28
 800eb7e:	46bd      	mov	sp, r7
 800eb80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb84:	4770      	bx	lr
 800eb86:	bf00      	nop
 800eb88:	20000bbc 	.word	0x20000bbc

0800eb8c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b082      	sub	sp, #8
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
 800eb94:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800eb96:	2200      	movs	r2, #0
 800eb98:	6839      	ldr	r1, [r7, #0]
 800eb9a:	6878      	ldr	r0, [r7, #4]
 800eb9c:	f7ff ffaa 	bl	800eaf4 <FATFS_LinkDriverEx>
 800eba0:	4603      	mov	r3, r0
}
 800eba2:	4618      	mov	r0, r3
 800eba4:	3708      	adds	r7, #8
 800eba6:	46bd      	mov	sp, r7
 800eba8:	bd80      	pop	{r7, pc}
	...

0800ebac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ebac:	b580      	push	{r7, lr}
 800ebae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ebb0:	2200      	movs	r2, #0
 800ebb2:	4912      	ldr	r1, [pc, #72]	@ (800ebfc <MX_USB_DEVICE_Init+0x50>)
 800ebb4:	4812      	ldr	r0, [pc, #72]	@ (800ec00 <MX_USB_DEVICE_Init+0x54>)
 800ebb6:	f7fe fc71 	bl	800d49c <USBD_Init>
 800ebba:	4603      	mov	r3, r0
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d001      	beq.n	800ebc4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ebc0:	f7f3 fbb8 	bl	8002334 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ebc4:	490f      	ldr	r1, [pc, #60]	@ (800ec04 <MX_USB_DEVICE_Init+0x58>)
 800ebc6:	480e      	ldr	r0, [pc, #56]	@ (800ec00 <MX_USB_DEVICE_Init+0x54>)
 800ebc8:	f7fe fc98 	bl	800d4fc <USBD_RegisterClass>
 800ebcc:	4603      	mov	r3, r0
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d001      	beq.n	800ebd6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ebd2:	f7f3 fbaf 	bl	8002334 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ebd6:	490c      	ldr	r1, [pc, #48]	@ (800ec08 <MX_USB_DEVICE_Init+0x5c>)
 800ebd8:	4809      	ldr	r0, [pc, #36]	@ (800ec00 <MX_USB_DEVICE_Init+0x54>)
 800ebda:	f7fe fb8f 	bl	800d2fc <USBD_CDC_RegisterInterface>
 800ebde:	4603      	mov	r3, r0
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d001      	beq.n	800ebe8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ebe4:	f7f3 fba6 	bl	8002334 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ebe8:	4805      	ldr	r0, [pc, #20]	@ (800ec00 <MX_USB_DEVICE_Init+0x54>)
 800ebea:	f7fe fcbd 	bl	800d568 <USBD_Start>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d001      	beq.n	800ebf8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ebf4:	f7f3 fb9e 	bl	8002334 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ebf8:	bf00      	nop
 800ebfa:	bd80      	pop	{r7, pc}
 800ebfc:	200000ac 	.word	0x200000ac
 800ec00:	20000bc8 	.word	0x20000bc8
 800ec04:	20000018 	.word	0x20000018
 800ec08:	20000098 	.word	0x20000098

0800ec0c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ec0c:	b580      	push	{r7, lr}
 800ec0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ec10:	2200      	movs	r2, #0
 800ec12:	4905      	ldr	r1, [pc, #20]	@ (800ec28 <CDC_Init_FS+0x1c>)
 800ec14:	4805      	ldr	r0, [pc, #20]	@ (800ec2c <CDC_Init_FS+0x20>)
 800ec16:	f7fe fb8b 	bl	800d330 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ec1a:	4905      	ldr	r1, [pc, #20]	@ (800ec30 <CDC_Init_FS+0x24>)
 800ec1c:	4803      	ldr	r0, [pc, #12]	@ (800ec2c <CDC_Init_FS+0x20>)
 800ec1e:	f7fe fba9 	bl	800d374 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ec22:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ec24:	4618      	mov	r0, r3
 800ec26:	bd80      	pop	{r7, pc}
 800ec28:	200016a4 	.word	0x200016a4
 800ec2c:	20000bc8 	.word	0x20000bc8
 800ec30:	20000ea4 	.word	0x20000ea4

0800ec34 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ec34:	b480      	push	{r7}
 800ec36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800ec38:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec42:	4770      	bx	lr

0800ec44 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ec44:	b480      	push	{r7}
 800ec46:	b083      	sub	sp, #12
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	6039      	str	r1, [r7, #0]
 800ec4e:	71fb      	strb	r3, [r7, #7]
 800ec50:	4613      	mov	r3, r2
 800ec52:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800ec54:	79fb      	ldrb	r3, [r7, #7]
 800ec56:	2b23      	cmp	r3, #35	@ 0x23
 800ec58:	d84a      	bhi.n	800ecf0 <CDC_Control_FS+0xac>
 800ec5a:	a201      	add	r2, pc, #4	@ (adr r2, 800ec60 <CDC_Control_FS+0x1c>)
 800ec5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ec60:	0800ecf1 	.word	0x0800ecf1
 800ec64:	0800ecf1 	.word	0x0800ecf1
 800ec68:	0800ecf1 	.word	0x0800ecf1
 800ec6c:	0800ecf1 	.word	0x0800ecf1
 800ec70:	0800ecf1 	.word	0x0800ecf1
 800ec74:	0800ecf1 	.word	0x0800ecf1
 800ec78:	0800ecf1 	.word	0x0800ecf1
 800ec7c:	0800ecf1 	.word	0x0800ecf1
 800ec80:	0800ecf1 	.word	0x0800ecf1
 800ec84:	0800ecf1 	.word	0x0800ecf1
 800ec88:	0800ecf1 	.word	0x0800ecf1
 800ec8c:	0800ecf1 	.word	0x0800ecf1
 800ec90:	0800ecf1 	.word	0x0800ecf1
 800ec94:	0800ecf1 	.word	0x0800ecf1
 800ec98:	0800ecf1 	.word	0x0800ecf1
 800ec9c:	0800ecf1 	.word	0x0800ecf1
 800eca0:	0800ecf1 	.word	0x0800ecf1
 800eca4:	0800ecf1 	.word	0x0800ecf1
 800eca8:	0800ecf1 	.word	0x0800ecf1
 800ecac:	0800ecf1 	.word	0x0800ecf1
 800ecb0:	0800ecf1 	.word	0x0800ecf1
 800ecb4:	0800ecf1 	.word	0x0800ecf1
 800ecb8:	0800ecf1 	.word	0x0800ecf1
 800ecbc:	0800ecf1 	.word	0x0800ecf1
 800ecc0:	0800ecf1 	.word	0x0800ecf1
 800ecc4:	0800ecf1 	.word	0x0800ecf1
 800ecc8:	0800ecf1 	.word	0x0800ecf1
 800eccc:	0800ecf1 	.word	0x0800ecf1
 800ecd0:	0800ecf1 	.word	0x0800ecf1
 800ecd4:	0800ecf1 	.word	0x0800ecf1
 800ecd8:	0800ecf1 	.word	0x0800ecf1
 800ecdc:	0800ecf1 	.word	0x0800ecf1
 800ece0:	0800ecf1 	.word	0x0800ecf1
 800ece4:	0800ecf1 	.word	0x0800ecf1
 800ece8:	0800ecf1 	.word	0x0800ecf1
 800ecec:	0800ecf1 	.word	0x0800ecf1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ecf0:	bf00      	nop
  }

  return (USBD_OK);
 800ecf2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ecf4:	4618      	mov	r0, r3
 800ecf6:	370c      	adds	r7, #12
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfe:	4770      	bx	lr

0800ed00 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ed00:	b580      	push	{r7, lr}
 800ed02:	b082      	sub	sp, #8
 800ed04:	af00      	add	r7, sp, #0
 800ed06:	6078      	str	r0, [r7, #4]
 800ed08:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ed0a:	6879      	ldr	r1, [r7, #4]
 800ed0c:	4805      	ldr	r0, [pc, #20]	@ (800ed24 <CDC_Receive_FS+0x24>)
 800ed0e:	f7fe fb31 	bl	800d374 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ed12:	4804      	ldr	r0, [pc, #16]	@ (800ed24 <CDC_Receive_FS+0x24>)
 800ed14:	f7fe fb8c 	bl	800d430 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ed18:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ed1a:	4618      	mov	r0, r3
 800ed1c:	3708      	adds	r7, #8
 800ed1e:	46bd      	mov	sp, r7
 800ed20:	bd80      	pop	{r7, pc}
 800ed22:	bf00      	nop
 800ed24:	20000bc8 	.word	0x20000bc8

0800ed28 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ed28:	b580      	push	{r7, lr}
 800ed2a:	b084      	sub	sp, #16
 800ed2c:	af00      	add	r7, sp, #0
 800ed2e:	6078      	str	r0, [r7, #4]
 800ed30:	460b      	mov	r3, r1
 800ed32:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ed34:	2300      	movs	r3, #0
 800ed36:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ed38:	4b0d      	ldr	r3, [pc, #52]	@ (800ed70 <CDC_Transmit_FS+0x48>)
 800ed3a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ed3e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ed40:	68bb      	ldr	r3, [r7, #8]
 800ed42:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d001      	beq.n	800ed4e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	e00b      	b.n	800ed66 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ed4e:	887b      	ldrh	r3, [r7, #2]
 800ed50:	461a      	mov	r2, r3
 800ed52:	6879      	ldr	r1, [r7, #4]
 800ed54:	4806      	ldr	r0, [pc, #24]	@ (800ed70 <CDC_Transmit_FS+0x48>)
 800ed56:	f7fe faeb 	bl	800d330 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ed5a:	4805      	ldr	r0, [pc, #20]	@ (800ed70 <CDC_Transmit_FS+0x48>)
 800ed5c:	f7fe fb28 	bl	800d3b0 <USBD_CDC_TransmitPacket>
 800ed60:	4603      	mov	r3, r0
 800ed62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ed64:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed66:	4618      	mov	r0, r3
 800ed68:	3710      	adds	r7, #16
 800ed6a:	46bd      	mov	sp, r7
 800ed6c:	bd80      	pop	{r7, pc}
 800ed6e:	bf00      	nop
 800ed70:	20000bc8 	.word	0x20000bc8

0800ed74 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ed74:	b480      	push	{r7}
 800ed76:	b087      	sub	sp, #28
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	60f8      	str	r0, [r7, #12]
 800ed7c:	60b9      	str	r1, [r7, #8]
 800ed7e:	4613      	mov	r3, r2
 800ed80:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ed82:	2300      	movs	r3, #0
 800ed84:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ed86:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ed8a:	4618      	mov	r0, r3
 800ed8c:	371c      	adds	r7, #28
 800ed8e:	46bd      	mov	sp, r7
 800ed90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed94:	4770      	bx	lr
	...

0800ed98 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ed98:	b480      	push	{r7}
 800ed9a:	b083      	sub	sp, #12
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	4603      	mov	r3, r0
 800eda0:	6039      	str	r1, [r7, #0]
 800eda2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800eda4:	683b      	ldr	r3, [r7, #0]
 800eda6:	2212      	movs	r2, #18
 800eda8:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800edaa:	4b03      	ldr	r3, [pc, #12]	@ (800edb8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800edac:	4618      	mov	r0, r3
 800edae:	370c      	adds	r7, #12
 800edb0:	46bd      	mov	sp, r7
 800edb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edb6:	4770      	bx	lr
 800edb8:	200000cc 	.word	0x200000cc

0800edbc <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800edbc:	b480      	push	{r7}
 800edbe:	b083      	sub	sp, #12
 800edc0:	af00      	add	r7, sp, #0
 800edc2:	4603      	mov	r3, r0
 800edc4:	6039      	str	r1, [r7, #0]
 800edc6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800edc8:	683b      	ldr	r3, [r7, #0]
 800edca:	2204      	movs	r2, #4
 800edcc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800edce:	4b03      	ldr	r3, [pc, #12]	@ (800eddc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800edd0:	4618      	mov	r0, r3
 800edd2:	370c      	adds	r7, #12
 800edd4:	46bd      	mov	sp, r7
 800edd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edda:	4770      	bx	lr
 800eddc:	200000ec 	.word	0x200000ec

0800ede0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ede0:	b580      	push	{r7, lr}
 800ede2:	b082      	sub	sp, #8
 800ede4:	af00      	add	r7, sp, #0
 800ede6:	4603      	mov	r3, r0
 800ede8:	6039      	str	r1, [r7, #0]
 800edea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800edec:	79fb      	ldrb	r3, [r7, #7]
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d105      	bne.n	800edfe <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800edf2:	683a      	ldr	r2, [r7, #0]
 800edf4:	4907      	ldr	r1, [pc, #28]	@ (800ee14 <USBD_FS_ProductStrDescriptor+0x34>)
 800edf6:	4808      	ldr	r0, [pc, #32]	@ (800ee18 <USBD_FS_ProductStrDescriptor+0x38>)
 800edf8:	f7ff fd90 	bl	800e91c <USBD_GetString>
 800edfc:	e004      	b.n	800ee08 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800edfe:	683a      	ldr	r2, [r7, #0]
 800ee00:	4904      	ldr	r1, [pc, #16]	@ (800ee14 <USBD_FS_ProductStrDescriptor+0x34>)
 800ee02:	4805      	ldr	r0, [pc, #20]	@ (800ee18 <USBD_FS_ProductStrDescriptor+0x38>)
 800ee04:	f7ff fd8a 	bl	800e91c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ee08:	4b02      	ldr	r3, [pc, #8]	@ (800ee14 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ee0a:	4618      	mov	r0, r3
 800ee0c:	3708      	adds	r7, #8
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}
 800ee12:	bf00      	nop
 800ee14:	20001ea4 	.word	0x20001ea4
 800ee18:	080123d4 	.word	0x080123d4

0800ee1c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b082      	sub	sp, #8
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	4603      	mov	r3, r0
 800ee24:	6039      	str	r1, [r7, #0]
 800ee26:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ee28:	683a      	ldr	r2, [r7, #0]
 800ee2a:	4904      	ldr	r1, [pc, #16]	@ (800ee3c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ee2c:	4804      	ldr	r0, [pc, #16]	@ (800ee40 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ee2e:	f7ff fd75 	bl	800e91c <USBD_GetString>
  return USBD_StrDesc;
 800ee32:	4b02      	ldr	r3, [pc, #8]	@ (800ee3c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ee34:	4618      	mov	r0, r3
 800ee36:	3708      	adds	r7, #8
 800ee38:	46bd      	mov	sp, r7
 800ee3a:	bd80      	pop	{r7, pc}
 800ee3c:	20001ea4 	.word	0x20001ea4
 800ee40:	080123ec 	.word	0x080123ec

0800ee44 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b082      	sub	sp, #8
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	6039      	str	r1, [r7, #0]
 800ee4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ee50:	683b      	ldr	r3, [r7, #0]
 800ee52:	221a      	movs	r2, #26
 800ee54:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ee56:	f000 f855 	bl	800ef04 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ee5a:	4b02      	ldr	r3, [pc, #8]	@ (800ee64 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800ee5c:	4618      	mov	r0, r3
 800ee5e:	3708      	adds	r7, #8
 800ee60:	46bd      	mov	sp, r7
 800ee62:	bd80      	pop	{r7, pc}
 800ee64:	200000f0 	.word	0x200000f0

0800ee68 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b082      	sub	sp, #8
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	4603      	mov	r3, r0
 800ee70:	6039      	str	r1, [r7, #0]
 800ee72:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800ee74:	79fb      	ldrb	r3, [r7, #7]
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d105      	bne.n	800ee86 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ee7a:	683a      	ldr	r2, [r7, #0]
 800ee7c:	4907      	ldr	r1, [pc, #28]	@ (800ee9c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ee7e:	4808      	ldr	r0, [pc, #32]	@ (800eea0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ee80:	f7ff fd4c 	bl	800e91c <USBD_GetString>
 800ee84:	e004      	b.n	800ee90 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ee86:	683a      	ldr	r2, [r7, #0]
 800ee88:	4904      	ldr	r1, [pc, #16]	@ (800ee9c <USBD_FS_ConfigStrDescriptor+0x34>)
 800ee8a:	4805      	ldr	r0, [pc, #20]	@ (800eea0 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ee8c:	f7ff fd46 	bl	800e91c <USBD_GetString>
  }
  return USBD_StrDesc;
 800ee90:	4b02      	ldr	r3, [pc, #8]	@ (800ee9c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ee92:	4618      	mov	r0, r3
 800ee94:	3708      	adds	r7, #8
 800ee96:	46bd      	mov	sp, r7
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	20001ea4 	.word	0x20001ea4
 800eea0:	08012400 	.word	0x08012400

0800eea4 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eea4:	b580      	push	{r7, lr}
 800eea6:	b082      	sub	sp, #8
 800eea8:	af00      	add	r7, sp, #0
 800eeaa:	4603      	mov	r3, r0
 800eeac:	6039      	str	r1, [r7, #0]
 800eeae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800eeb0:	79fb      	ldrb	r3, [r7, #7]
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d105      	bne.n	800eec2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800eeb6:	683a      	ldr	r2, [r7, #0]
 800eeb8:	4907      	ldr	r1, [pc, #28]	@ (800eed8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800eeba:	4808      	ldr	r0, [pc, #32]	@ (800eedc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800eebc:	f7ff fd2e 	bl	800e91c <USBD_GetString>
 800eec0:	e004      	b.n	800eecc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800eec2:	683a      	ldr	r2, [r7, #0]
 800eec4:	4904      	ldr	r1, [pc, #16]	@ (800eed8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800eec6:	4805      	ldr	r0, [pc, #20]	@ (800eedc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800eec8:	f7ff fd28 	bl	800e91c <USBD_GetString>
  }
  return USBD_StrDesc;
 800eecc:	4b02      	ldr	r3, [pc, #8]	@ (800eed8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800eece:	4618      	mov	r0, r3
 800eed0:	3708      	adds	r7, #8
 800eed2:	46bd      	mov	sp, r7
 800eed4:	bd80      	pop	{r7, pc}
 800eed6:	bf00      	nop
 800eed8:	20001ea4 	.word	0x20001ea4
 800eedc:	0801240c 	.word	0x0801240c

0800eee0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800eee0:	b480      	push	{r7}
 800eee2:	b083      	sub	sp, #12
 800eee4:	af00      	add	r7, sp, #0
 800eee6:	4603      	mov	r3, r0
 800eee8:	6039      	str	r1, [r7, #0]
 800eeea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800eeec:	683b      	ldr	r3, [r7, #0]
 800eeee:	220c      	movs	r2, #12
 800eef0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800eef2:	4b03      	ldr	r3, [pc, #12]	@ (800ef00 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	370c      	adds	r7, #12
 800eef8:	46bd      	mov	sp, r7
 800eefa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eefe:	4770      	bx	lr
 800ef00:	200000e0 	.word	0x200000e0

0800ef04 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ef04:	b580      	push	{r7, lr}
 800ef06:	b084      	sub	sp, #16
 800ef08:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ef0a:	4b0f      	ldr	r3, [pc, #60]	@ (800ef48 <Get_SerialNum+0x44>)
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ef10:	4b0e      	ldr	r3, [pc, #56]	@ (800ef4c <Get_SerialNum+0x48>)
 800ef12:	681b      	ldr	r3, [r3, #0]
 800ef14:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ef16:	4b0e      	ldr	r3, [pc, #56]	@ (800ef50 <Get_SerialNum+0x4c>)
 800ef18:	681b      	ldr	r3, [r3, #0]
 800ef1a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ef1c:	68fa      	ldr	r2, [r7, #12]
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	4413      	add	r3, r2
 800ef22:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d009      	beq.n	800ef3e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ef2a:	2208      	movs	r2, #8
 800ef2c:	4909      	ldr	r1, [pc, #36]	@ (800ef54 <Get_SerialNum+0x50>)
 800ef2e:	68f8      	ldr	r0, [r7, #12]
 800ef30:	f000 f814 	bl	800ef5c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ef34:	2204      	movs	r2, #4
 800ef36:	4908      	ldr	r1, [pc, #32]	@ (800ef58 <Get_SerialNum+0x54>)
 800ef38:	68b8      	ldr	r0, [r7, #8]
 800ef3a:	f000 f80f 	bl	800ef5c <IntToUnicode>
  }
}
 800ef3e:	bf00      	nop
 800ef40:	3710      	adds	r7, #16
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bd80      	pop	{r7, pc}
 800ef46:	bf00      	nop
 800ef48:	1ff07a10 	.word	0x1ff07a10
 800ef4c:	1ff07a14 	.word	0x1ff07a14
 800ef50:	1ff07a18 	.word	0x1ff07a18
 800ef54:	200000f2 	.word	0x200000f2
 800ef58:	20000102 	.word	0x20000102

0800ef5c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ef5c:	b480      	push	{r7}
 800ef5e:	b087      	sub	sp, #28
 800ef60:	af00      	add	r7, sp, #0
 800ef62:	60f8      	str	r0, [r7, #12]
 800ef64:	60b9      	str	r1, [r7, #8]
 800ef66:	4613      	mov	r3, r2
 800ef68:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800ef6a:	2300      	movs	r3, #0
 800ef6c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800ef6e:	2300      	movs	r3, #0
 800ef70:	75fb      	strb	r3, [r7, #23]
 800ef72:	e027      	b.n	800efc4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	0f1b      	lsrs	r3, r3, #28
 800ef78:	2b09      	cmp	r3, #9
 800ef7a:	d80b      	bhi.n	800ef94 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	0f1b      	lsrs	r3, r3, #28
 800ef80:	b2da      	uxtb	r2, r3
 800ef82:	7dfb      	ldrb	r3, [r7, #23]
 800ef84:	005b      	lsls	r3, r3, #1
 800ef86:	4619      	mov	r1, r3
 800ef88:	68bb      	ldr	r3, [r7, #8]
 800ef8a:	440b      	add	r3, r1
 800ef8c:	3230      	adds	r2, #48	@ 0x30
 800ef8e:	b2d2      	uxtb	r2, r2
 800ef90:	701a      	strb	r2, [r3, #0]
 800ef92:	e00a      	b.n	800efaa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	0f1b      	lsrs	r3, r3, #28
 800ef98:	b2da      	uxtb	r2, r3
 800ef9a:	7dfb      	ldrb	r3, [r7, #23]
 800ef9c:	005b      	lsls	r3, r3, #1
 800ef9e:	4619      	mov	r1, r3
 800efa0:	68bb      	ldr	r3, [r7, #8]
 800efa2:	440b      	add	r3, r1
 800efa4:	3237      	adds	r2, #55	@ 0x37
 800efa6:	b2d2      	uxtb	r2, r2
 800efa8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800efaa:	68fb      	ldr	r3, [r7, #12]
 800efac:	011b      	lsls	r3, r3, #4
 800efae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800efb0:	7dfb      	ldrb	r3, [r7, #23]
 800efb2:	005b      	lsls	r3, r3, #1
 800efb4:	3301      	adds	r3, #1
 800efb6:	68ba      	ldr	r2, [r7, #8]
 800efb8:	4413      	add	r3, r2
 800efba:	2200      	movs	r2, #0
 800efbc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800efbe:	7dfb      	ldrb	r3, [r7, #23]
 800efc0:	3301      	adds	r3, #1
 800efc2:	75fb      	strb	r3, [r7, #23]
 800efc4:	7dfa      	ldrb	r2, [r7, #23]
 800efc6:	79fb      	ldrb	r3, [r7, #7]
 800efc8:	429a      	cmp	r2, r3
 800efca:	d3d3      	bcc.n	800ef74 <IntToUnicode+0x18>
  }
}
 800efcc:	bf00      	nop
 800efce:	bf00      	nop
 800efd0:	371c      	adds	r7, #28
 800efd2:	46bd      	mov	sp, r7
 800efd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efd8:	4770      	bx	lr
	...

0800efdc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800efdc:	b580      	push	{r7, lr}
 800efde:	b0aa      	sub	sp, #168	@ 0xa8
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800efe4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800efe8:	2200      	movs	r2, #0
 800efea:	601a      	str	r2, [r3, #0]
 800efec:	605a      	str	r2, [r3, #4]
 800efee:	609a      	str	r2, [r3, #8]
 800eff0:	60da      	str	r2, [r3, #12]
 800eff2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800eff4:	f107 0314 	add.w	r3, r7, #20
 800eff8:	2280      	movs	r2, #128	@ 0x80
 800effa:	2100      	movs	r1, #0
 800effc:	4618      	mov	r0, r3
 800effe:	f001 f9ae 	bl	801035e <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	681b      	ldr	r3, [r3, #0]
 800f006:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f00a:	d151      	bne.n	800f0b0 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800f00c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800f010:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 800f012:	2300      	movs	r3, #0
 800f014:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800f018:	f107 0314 	add.w	r3, r7, #20
 800f01c:	4618      	mov	r0, r3
 800f01e:	f7f7 fb61 	bl	80066e4 <HAL_RCCEx_PeriphCLKConfig>
 800f022:	4603      	mov	r3, r0
 800f024:	2b00      	cmp	r3, #0
 800f026:	d001      	beq.n	800f02c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800f028:	f7f3 f984 	bl	8002334 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f02c:	4b22      	ldr	r3, [pc, #136]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f02e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f030:	4a21      	ldr	r2, [pc, #132]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f032:	f043 0301 	orr.w	r3, r3, #1
 800f036:	6313      	str	r3, [r2, #48]	@ 0x30
 800f038:	4b1f      	ldr	r3, [pc, #124]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f03a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f03c:	f003 0301 	and.w	r3, r3, #1
 800f040:	613b      	str	r3, [r7, #16]
 800f042:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f044:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800f048:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f04c:	2302      	movs	r3, #2
 800f04e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f052:	2300      	movs	r3, #0
 800f054:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f058:	2303      	movs	r3, #3
 800f05a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f05e:	230a      	movs	r3, #10
 800f060:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f064:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800f068:	4619      	mov	r1, r3
 800f06a:	4814      	ldr	r0, [pc, #80]	@ (800f0bc <HAL_PCD_MspInit+0xe0>)
 800f06c:	f7f5 f852 	bl	8004114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f070:	4b11      	ldr	r3, [pc, #68]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f072:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f074:	4a10      	ldr	r2, [pc, #64]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f076:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f07a:	6353      	str	r3, [r2, #52]	@ 0x34
 800f07c:	4b0e      	ldr	r3, [pc, #56]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f07e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f084:	60fb      	str	r3, [r7, #12]
 800f086:	68fb      	ldr	r3, [r7, #12]
 800f088:	4b0b      	ldr	r3, [pc, #44]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f08a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f08c:	4a0a      	ldr	r2, [pc, #40]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f08e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f092:	6453      	str	r3, [r2, #68]	@ 0x44
 800f094:	4b08      	ldr	r3, [pc, #32]	@ (800f0b8 <HAL_PCD_MspInit+0xdc>)
 800f096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f098:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f09c:	60bb      	str	r3, [r7, #8]
 800f09e:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f0a0:	2200      	movs	r2, #0
 800f0a2:	2100      	movs	r1, #0
 800f0a4:	2043      	movs	r0, #67	@ 0x43
 800f0a6:	f7f4 fc0e 	bl	80038c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f0aa:	2043      	movs	r0, #67	@ 0x43
 800f0ac:	f7f4 fc27 	bl	80038fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f0b0:	bf00      	nop
 800f0b2:	37a8      	adds	r7, #168	@ 0xa8
 800f0b4:	46bd      	mov	sp, r7
 800f0b6:	bd80      	pop	{r7, pc}
 800f0b8:	40023800 	.word	0x40023800
 800f0bc:	40020000 	.word	0x40020000

0800f0c0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f0c0:	b580      	push	{r7, lr}
 800f0c2:	b082      	sub	sp, #8
 800f0c4:	af00      	add	r7, sp, #0
 800f0c6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f0d4:	4619      	mov	r1, r3
 800f0d6:	4610      	mov	r0, r2
 800f0d8:	f7fe fa93 	bl	800d602 <USBD_LL_SetupStage>
}
 800f0dc:	bf00      	nop
 800f0de:	3708      	adds	r7, #8
 800f0e0:	46bd      	mov	sp, r7
 800f0e2:	bd80      	pop	{r7, pc}

0800f0e4 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f0e4:	b580      	push	{r7, lr}
 800f0e6:	b082      	sub	sp, #8
 800f0e8:	af00      	add	r7, sp, #0
 800f0ea:	6078      	str	r0, [r7, #4]
 800f0ec:	460b      	mov	r3, r1
 800f0ee:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800f0f6:	78fa      	ldrb	r2, [r7, #3]
 800f0f8:	6879      	ldr	r1, [r7, #4]
 800f0fa:	4613      	mov	r3, r2
 800f0fc:	00db      	lsls	r3, r3, #3
 800f0fe:	4413      	add	r3, r2
 800f100:	009b      	lsls	r3, r3, #2
 800f102:	440b      	add	r3, r1
 800f104:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f108:	681a      	ldr	r2, [r3, #0]
 800f10a:	78fb      	ldrb	r3, [r7, #3]
 800f10c:	4619      	mov	r1, r3
 800f10e:	f7fe facd 	bl	800d6ac <USBD_LL_DataOutStage>
}
 800f112:	bf00      	nop
 800f114:	3708      	adds	r7, #8
 800f116:	46bd      	mov	sp, r7
 800f118:	bd80      	pop	{r7, pc}

0800f11a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f11a:	b580      	push	{r7, lr}
 800f11c:	b082      	sub	sp, #8
 800f11e:	af00      	add	r7, sp, #0
 800f120:	6078      	str	r0, [r7, #4]
 800f122:	460b      	mov	r3, r1
 800f124:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 800f12c:	78fa      	ldrb	r2, [r7, #3]
 800f12e:	6879      	ldr	r1, [r7, #4]
 800f130:	4613      	mov	r3, r2
 800f132:	00db      	lsls	r3, r3, #3
 800f134:	4413      	add	r3, r2
 800f136:	009b      	lsls	r3, r3, #2
 800f138:	440b      	add	r3, r1
 800f13a:	3320      	adds	r3, #32
 800f13c:	681a      	ldr	r2, [r3, #0]
 800f13e:	78fb      	ldrb	r3, [r7, #3]
 800f140:	4619      	mov	r1, r3
 800f142:	f7fe fb66 	bl	800d812 <USBD_LL_DataInStage>
}
 800f146:	bf00      	nop
 800f148:	3708      	adds	r7, #8
 800f14a:	46bd      	mov	sp, r7
 800f14c:	bd80      	pop	{r7, pc}

0800f14e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f14e:	b580      	push	{r7, lr}
 800f150:	b082      	sub	sp, #8
 800f152:	af00      	add	r7, sp, #0
 800f154:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f15c:	4618      	mov	r0, r3
 800f15e:	f7fe fca0 	bl	800daa2 <USBD_LL_SOF>
}
 800f162:	bf00      	nop
 800f164:	3708      	adds	r7, #8
 800f166:	46bd      	mov	sp, r7
 800f168:	bd80      	pop	{r7, pc}

0800f16a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f16a:	b580      	push	{r7, lr}
 800f16c:	b084      	sub	sp, #16
 800f16e:	af00      	add	r7, sp, #0
 800f170:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f172:	2301      	movs	r3, #1
 800f174:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	79db      	ldrb	r3, [r3, #7]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d102      	bne.n	800f184 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f17e:	2300      	movs	r3, #0
 800f180:	73fb      	strb	r3, [r7, #15]
 800f182:	e008      	b.n	800f196 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f184:	687b      	ldr	r3, [r7, #4]
 800f186:	79db      	ldrb	r3, [r3, #7]
 800f188:	2b02      	cmp	r3, #2
 800f18a:	d102      	bne.n	800f192 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f18c:	2301      	movs	r3, #1
 800f18e:	73fb      	strb	r3, [r7, #15]
 800f190:	e001      	b.n	800f196 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f192:	f7f3 f8cf 	bl	8002334 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f19c:	7bfa      	ldrb	r2, [r7, #15]
 800f19e:	4611      	mov	r1, r2
 800f1a0:	4618      	mov	r0, r3
 800f1a2:	f7fe fc3a 	bl	800da1a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f1a6:	687b      	ldr	r3, [r7, #4]
 800f1a8:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	f7fe fbe2 	bl	800d976 <USBD_LL_Reset>
}
 800f1b2:	bf00      	nop
 800f1b4:	3710      	adds	r7, #16
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	bd80      	pop	{r7, pc}
	...

0800f1bc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f1bc:	b580      	push	{r7, lr}
 800f1be:	b082      	sub	sp, #8
 800f1c0:	af00      	add	r7, sp, #0
 800f1c2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f1ca:	4618      	mov	r0, r3
 800f1cc:	f7fe fc35 	bl	800da3a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f1d8:	681b      	ldr	r3, [r3, #0]
 800f1da:	687a      	ldr	r2, [r7, #4]
 800f1dc:	6812      	ldr	r2, [r2, #0]
 800f1de:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f1e2:	f043 0301 	orr.w	r3, r3, #1
 800f1e6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	7adb      	ldrb	r3, [r3, #11]
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	d005      	beq.n	800f1fc <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f1f0:	4b04      	ldr	r3, [pc, #16]	@ (800f204 <HAL_PCD_SuspendCallback+0x48>)
 800f1f2:	691b      	ldr	r3, [r3, #16]
 800f1f4:	4a03      	ldr	r2, [pc, #12]	@ (800f204 <HAL_PCD_SuspendCallback+0x48>)
 800f1f6:	f043 0306 	orr.w	r3, r3, #6
 800f1fa:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f1fc:	bf00      	nop
 800f1fe:	3708      	adds	r7, #8
 800f200:	46bd      	mov	sp, r7
 800f202:	bd80      	pop	{r7, pc}
 800f204:	e000ed00 	.word	0xe000ed00

0800f208 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f208:	b580      	push	{r7, lr}
 800f20a:	b082      	sub	sp, #8
 800f20c:	af00      	add	r7, sp, #0
 800f20e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f216:	4618      	mov	r0, r3
 800f218:	f7fe fc2b 	bl	800da72 <USBD_LL_Resume>
}
 800f21c:	bf00      	nop
 800f21e:	3708      	adds	r7, #8
 800f220:	46bd      	mov	sp, r7
 800f222:	bd80      	pop	{r7, pc}

0800f224 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f224:	b580      	push	{r7, lr}
 800f226:	b082      	sub	sp, #8
 800f228:	af00      	add	r7, sp, #0
 800f22a:	6078      	str	r0, [r7, #4]
 800f22c:	460b      	mov	r3, r1
 800f22e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f236:	78fa      	ldrb	r2, [r7, #3]
 800f238:	4611      	mov	r1, r2
 800f23a:	4618      	mov	r0, r3
 800f23c:	f7fe fc83 	bl	800db46 <USBD_LL_IsoOUTIncomplete>
}
 800f240:	bf00      	nop
 800f242:	3708      	adds	r7, #8
 800f244:	46bd      	mov	sp, r7
 800f246:	bd80      	pop	{r7, pc}

0800f248 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f248:	b580      	push	{r7, lr}
 800f24a:	b082      	sub	sp, #8
 800f24c:	af00      	add	r7, sp, #0
 800f24e:	6078      	str	r0, [r7, #4]
 800f250:	460b      	mov	r3, r1
 800f252:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f254:	687b      	ldr	r3, [r7, #4]
 800f256:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f25a:	78fa      	ldrb	r2, [r7, #3]
 800f25c:	4611      	mov	r1, r2
 800f25e:	4618      	mov	r0, r3
 800f260:	f7fe fc3f 	bl	800dae2 <USBD_LL_IsoINIncomplete>
}
 800f264:	bf00      	nop
 800f266:	3708      	adds	r7, #8
 800f268:	46bd      	mov	sp, r7
 800f26a:	bd80      	pop	{r7, pc}

0800f26c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f26c:	b580      	push	{r7, lr}
 800f26e:	b082      	sub	sp, #8
 800f270:	af00      	add	r7, sp, #0
 800f272:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f27a:	4618      	mov	r0, r3
 800f27c:	f7fe fc95 	bl	800dbaa <USBD_LL_DevConnected>
}
 800f280:	bf00      	nop
 800f282:	3708      	adds	r7, #8
 800f284:	46bd      	mov	sp, r7
 800f286:	bd80      	pop	{r7, pc}

0800f288 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f288:	b580      	push	{r7, lr}
 800f28a:	b082      	sub	sp, #8
 800f28c:	af00      	add	r7, sp, #0
 800f28e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f290:	687b      	ldr	r3, [r7, #4]
 800f292:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f296:	4618      	mov	r0, r3
 800f298:	f7fe fc92 	bl	800dbc0 <USBD_LL_DevDisconnected>
}
 800f29c:	bf00      	nop
 800f29e:	3708      	adds	r7, #8
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	bd80      	pop	{r7, pc}

0800f2a4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f2a4:	b580      	push	{r7, lr}
 800f2a6:	b082      	sub	sp, #8
 800f2a8:	af00      	add	r7, sp, #0
 800f2aa:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	781b      	ldrb	r3, [r3, #0]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d13f      	bne.n	800f334 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f2b4:	4a22      	ldr	r2, [pc, #136]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	4a20      	ldr	r2, [pc, #128]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2c0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f2c4:	4b1e      	ldr	r3, [pc, #120]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2c6:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800f2ca:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800f2cc:	4b1c      	ldr	r3, [pc, #112]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2ce:	2206      	movs	r2, #6
 800f2d0:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f2d2:	4b1b      	ldr	r3, [pc, #108]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2d4:	2202      	movs	r2, #2
 800f2d6:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f2d8:	4b19      	ldr	r3, [pc, #100]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2da:	2200      	movs	r2, #0
 800f2dc:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f2de:	4b18      	ldr	r3, [pc, #96]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2e0:	2202      	movs	r2, #2
 800f2e2:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f2e4:	4b16      	ldr	r3, [pc, #88]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2e6:	2200      	movs	r2, #0
 800f2e8:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f2ea:	4b15      	ldr	r3, [pc, #84]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2ec:	2200      	movs	r2, #0
 800f2ee:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f2f0:	4b13      	ldr	r3, [pc, #76]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800f2f6:	4b12      	ldr	r3, [pc, #72]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f2fc:	4b10      	ldr	r3, [pc, #64]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f2fe:	2200      	movs	r2, #0
 800f300:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f302:	4b0f      	ldr	r3, [pc, #60]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f304:	2200      	movs	r2, #0
 800f306:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f308:	480d      	ldr	r0, [pc, #52]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f30a:	f7f5 fa1c 	bl	8004746 <HAL_PCD_Init>
 800f30e:	4603      	mov	r3, r0
 800f310:	2b00      	cmp	r3, #0
 800f312:	d001      	beq.n	800f318 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 800f314:	f7f3 f80e 	bl	8002334 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f318:	2180      	movs	r1, #128	@ 0x80
 800f31a:	4809      	ldr	r0, [pc, #36]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f31c:	f7f6 fc67 	bl	8005bee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f320:	2240      	movs	r2, #64	@ 0x40
 800f322:	2100      	movs	r1, #0
 800f324:	4806      	ldr	r0, [pc, #24]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f326:	f7f6 fc1b 	bl	8005b60 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f32a:	2280      	movs	r2, #128	@ 0x80
 800f32c:	2101      	movs	r1, #1
 800f32e:	4804      	ldr	r0, [pc, #16]	@ (800f340 <USBD_LL_Init+0x9c>)
 800f330:	f7f6 fc16 	bl	8005b60 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f334:	2300      	movs	r3, #0
}
 800f336:	4618      	mov	r0, r3
 800f338:	3708      	adds	r7, #8
 800f33a:	46bd      	mov	sp, r7
 800f33c:	bd80      	pop	{r7, pc}
 800f33e:	bf00      	nop
 800f340:	200020a4 	.word	0x200020a4

0800f344 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f344:	b580      	push	{r7, lr}
 800f346:	b084      	sub	sp, #16
 800f348:	af00      	add	r7, sp, #0
 800f34a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f34c:	2300      	movs	r3, #0
 800f34e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f350:	2300      	movs	r3, #0
 800f352:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f35a:	4618      	mov	r0, r3
 800f35c:	f7f5 fb09 	bl	8004972 <HAL_PCD_Start>
 800f360:	4603      	mov	r3, r0
 800f362:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f364:	7bfb      	ldrb	r3, [r7, #15]
 800f366:	4618      	mov	r0, r3
 800f368:	f000 f97e 	bl	800f668 <USBD_Get_USB_Status>
 800f36c:	4603      	mov	r3, r0
 800f36e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f370:	7bbb      	ldrb	r3, [r7, #14]
}
 800f372:	4618      	mov	r0, r3
 800f374:	3710      	adds	r7, #16
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}

0800f37a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f37a:	b580      	push	{r7, lr}
 800f37c:	b084      	sub	sp, #16
 800f37e:	af00      	add	r7, sp, #0
 800f380:	6078      	str	r0, [r7, #4]
 800f382:	4608      	mov	r0, r1
 800f384:	4611      	mov	r1, r2
 800f386:	461a      	mov	r2, r3
 800f388:	4603      	mov	r3, r0
 800f38a:	70fb      	strb	r3, [r7, #3]
 800f38c:	460b      	mov	r3, r1
 800f38e:	70bb      	strb	r3, [r7, #2]
 800f390:	4613      	mov	r3, r2
 800f392:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f394:	2300      	movs	r3, #0
 800f396:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f398:	2300      	movs	r3, #0
 800f39a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f39c:	687b      	ldr	r3, [r7, #4]
 800f39e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f3a2:	78bb      	ldrb	r3, [r7, #2]
 800f3a4:	883a      	ldrh	r2, [r7, #0]
 800f3a6:	78f9      	ldrb	r1, [r7, #3]
 800f3a8:	f7f5 fff7 	bl	800539a <HAL_PCD_EP_Open>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f3b0:	7bfb      	ldrb	r3, [r7, #15]
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	f000 f958 	bl	800f668 <USBD_Get_USB_Status>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f3bc:	7bbb      	ldrb	r3, [r7, #14]
}
 800f3be:	4618      	mov	r0, r3
 800f3c0:	3710      	adds	r7, #16
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	bd80      	pop	{r7, pc}

0800f3c6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f3c6:	b580      	push	{r7, lr}
 800f3c8:	b084      	sub	sp, #16
 800f3ca:	af00      	add	r7, sp, #0
 800f3cc:	6078      	str	r0, [r7, #4]
 800f3ce:	460b      	mov	r3, r1
 800f3d0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f3d2:	2300      	movs	r3, #0
 800f3d4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f3da:	687b      	ldr	r3, [r7, #4]
 800f3dc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f3e0:	78fa      	ldrb	r2, [r7, #3]
 800f3e2:	4611      	mov	r1, r2
 800f3e4:	4618      	mov	r0, r3
 800f3e6:	f7f6 f840 	bl	800546a <HAL_PCD_EP_Close>
 800f3ea:	4603      	mov	r3, r0
 800f3ec:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f3ee:	7bfb      	ldrb	r3, [r7, #15]
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	f000 f939 	bl	800f668 <USBD_Get_USB_Status>
 800f3f6:	4603      	mov	r3, r0
 800f3f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f3fa:	7bbb      	ldrb	r3, [r7, #14]
}
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	3710      	adds	r7, #16
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}

0800f404 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f404:	b580      	push	{r7, lr}
 800f406:	b084      	sub	sp, #16
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]
 800f40c:	460b      	mov	r3, r1
 800f40e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f410:	2300      	movs	r3, #0
 800f412:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f414:	2300      	movs	r3, #0
 800f416:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f41e:	78fa      	ldrb	r2, [r7, #3]
 800f420:	4611      	mov	r1, r2
 800f422:	4618      	mov	r0, r3
 800f424:	f7f6 f8f8 	bl	8005618 <HAL_PCD_EP_SetStall>
 800f428:	4603      	mov	r3, r0
 800f42a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f42c:	7bfb      	ldrb	r3, [r7, #15]
 800f42e:	4618      	mov	r0, r3
 800f430:	f000 f91a 	bl	800f668 <USBD_Get_USB_Status>
 800f434:	4603      	mov	r3, r0
 800f436:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f438:	7bbb      	ldrb	r3, [r7, #14]
}
 800f43a:	4618      	mov	r0, r3
 800f43c:	3710      	adds	r7, #16
 800f43e:	46bd      	mov	sp, r7
 800f440:	bd80      	pop	{r7, pc}

0800f442 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f442:	b580      	push	{r7, lr}
 800f444:	b084      	sub	sp, #16
 800f446:	af00      	add	r7, sp, #0
 800f448:	6078      	str	r0, [r7, #4]
 800f44a:	460b      	mov	r3, r1
 800f44c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f44e:	2300      	movs	r3, #0
 800f450:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f452:	2300      	movs	r3, #0
 800f454:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f45c:	78fa      	ldrb	r2, [r7, #3]
 800f45e:	4611      	mov	r1, r2
 800f460:	4618      	mov	r0, r3
 800f462:	f7f6 f93c 	bl	80056de <HAL_PCD_EP_ClrStall>
 800f466:	4603      	mov	r3, r0
 800f468:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f46a:	7bfb      	ldrb	r3, [r7, #15]
 800f46c:	4618      	mov	r0, r3
 800f46e:	f000 f8fb 	bl	800f668 <USBD_Get_USB_Status>
 800f472:	4603      	mov	r3, r0
 800f474:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f476:	7bbb      	ldrb	r3, [r7, #14]
}
 800f478:	4618      	mov	r0, r3
 800f47a:	3710      	adds	r7, #16
 800f47c:	46bd      	mov	sp, r7
 800f47e:	bd80      	pop	{r7, pc}

0800f480 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f480:	b480      	push	{r7}
 800f482:	b085      	sub	sp, #20
 800f484:	af00      	add	r7, sp, #0
 800f486:	6078      	str	r0, [r7, #4]
 800f488:	460b      	mov	r3, r1
 800f48a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f492:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f494:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f498:	2b00      	cmp	r3, #0
 800f49a:	da0b      	bge.n	800f4b4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f49c:	78fb      	ldrb	r3, [r7, #3]
 800f49e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f4a2:	68f9      	ldr	r1, [r7, #12]
 800f4a4:	4613      	mov	r3, r2
 800f4a6:	00db      	lsls	r3, r3, #3
 800f4a8:	4413      	add	r3, r2
 800f4aa:	009b      	lsls	r3, r3, #2
 800f4ac:	440b      	add	r3, r1
 800f4ae:	3316      	adds	r3, #22
 800f4b0:	781b      	ldrb	r3, [r3, #0]
 800f4b2:	e00b      	b.n	800f4cc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f4b4:	78fb      	ldrb	r3, [r7, #3]
 800f4b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f4ba:	68f9      	ldr	r1, [r7, #12]
 800f4bc:	4613      	mov	r3, r2
 800f4be:	00db      	lsls	r3, r3, #3
 800f4c0:	4413      	add	r3, r2
 800f4c2:	009b      	lsls	r3, r3, #2
 800f4c4:	440b      	add	r3, r1
 800f4c6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f4ca:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f4cc:	4618      	mov	r0, r3
 800f4ce:	3714      	adds	r7, #20
 800f4d0:	46bd      	mov	sp, r7
 800f4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4d6:	4770      	bx	lr

0800f4d8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b084      	sub	sp, #16
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
 800f4e0:	460b      	mov	r3, r1
 800f4e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f4f2:	78fa      	ldrb	r2, [r7, #3]
 800f4f4:	4611      	mov	r1, r2
 800f4f6:	4618      	mov	r0, r3
 800f4f8:	f7f5 ff2b 	bl	8005352 <HAL_PCD_SetAddress>
 800f4fc:	4603      	mov	r3, r0
 800f4fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f500:	7bfb      	ldrb	r3, [r7, #15]
 800f502:	4618      	mov	r0, r3
 800f504:	f000 f8b0 	bl	800f668 <USBD_Get_USB_Status>
 800f508:	4603      	mov	r3, r0
 800f50a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f50c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f50e:	4618      	mov	r0, r3
 800f510:	3710      	adds	r7, #16
 800f512:	46bd      	mov	sp, r7
 800f514:	bd80      	pop	{r7, pc}

0800f516 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f516:	b580      	push	{r7, lr}
 800f518:	b086      	sub	sp, #24
 800f51a:	af00      	add	r7, sp, #0
 800f51c:	60f8      	str	r0, [r7, #12]
 800f51e:	607a      	str	r2, [r7, #4]
 800f520:	603b      	str	r3, [r7, #0]
 800f522:	460b      	mov	r3, r1
 800f524:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f526:	2300      	movs	r3, #0
 800f528:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f52a:	2300      	movs	r3, #0
 800f52c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f52e:	68fb      	ldr	r3, [r7, #12]
 800f530:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f534:	7af9      	ldrb	r1, [r7, #11]
 800f536:	683b      	ldr	r3, [r7, #0]
 800f538:	687a      	ldr	r2, [r7, #4]
 800f53a:	f7f6 f833 	bl	80055a4 <HAL_PCD_EP_Transmit>
 800f53e:	4603      	mov	r3, r0
 800f540:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f542:	7dfb      	ldrb	r3, [r7, #23]
 800f544:	4618      	mov	r0, r3
 800f546:	f000 f88f 	bl	800f668 <USBD_Get_USB_Status>
 800f54a:	4603      	mov	r3, r0
 800f54c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f54e:	7dbb      	ldrb	r3, [r7, #22]
}
 800f550:	4618      	mov	r0, r3
 800f552:	3718      	adds	r7, #24
 800f554:	46bd      	mov	sp, r7
 800f556:	bd80      	pop	{r7, pc}

0800f558 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f558:	b580      	push	{r7, lr}
 800f55a:	b086      	sub	sp, #24
 800f55c:	af00      	add	r7, sp, #0
 800f55e:	60f8      	str	r0, [r7, #12]
 800f560:	607a      	str	r2, [r7, #4]
 800f562:	603b      	str	r3, [r7, #0]
 800f564:	460b      	mov	r3, r1
 800f566:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f568:	2300      	movs	r3, #0
 800f56a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f56c:	2300      	movs	r3, #0
 800f56e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f570:	68fb      	ldr	r3, [r7, #12]
 800f572:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f576:	7af9      	ldrb	r1, [r7, #11]
 800f578:	683b      	ldr	r3, [r7, #0]
 800f57a:	687a      	ldr	r2, [r7, #4]
 800f57c:	f7f5 ffbf 	bl	80054fe <HAL_PCD_EP_Receive>
 800f580:	4603      	mov	r3, r0
 800f582:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f584:	7dfb      	ldrb	r3, [r7, #23]
 800f586:	4618      	mov	r0, r3
 800f588:	f000 f86e 	bl	800f668 <USBD_Get_USB_Status>
 800f58c:	4603      	mov	r3, r0
 800f58e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f590:	7dbb      	ldrb	r3, [r7, #22]
}
 800f592:	4618      	mov	r0, r3
 800f594:	3718      	adds	r7, #24
 800f596:	46bd      	mov	sp, r7
 800f598:	bd80      	pop	{r7, pc}

0800f59a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f59a:	b580      	push	{r7, lr}
 800f59c:	b082      	sub	sp, #8
 800f59e:	af00      	add	r7, sp, #0
 800f5a0:	6078      	str	r0, [r7, #4]
 800f5a2:	460b      	mov	r3, r1
 800f5a4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f5ac:	78fa      	ldrb	r2, [r7, #3]
 800f5ae:	4611      	mov	r1, r2
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f7f5 ffdf 	bl	8005574 <HAL_PCD_EP_GetRxCount>
 800f5b6:	4603      	mov	r3, r0
}
 800f5b8:	4618      	mov	r0, r3
 800f5ba:	3708      	adds	r7, #8
 800f5bc:	46bd      	mov	sp, r7
 800f5be:	bd80      	pop	{r7, pc}

0800f5c0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800f5c0:	b580      	push	{r7, lr}
 800f5c2:	b082      	sub	sp, #8
 800f5c4:	af00      	add	r7, sp, #0
 800f5c6:	6078      	str	r0, [r7, #4]
 800f5c8:	460b      	mov	r3, r1
 800f5ca:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800f5cc:	78fb      	ldrb	r3, [r7, #3]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d002      	beq.n	800f5d8 <HAL_PCDEx_LPM_Callback+0x18>
 800f5d2:	2b01      	cmp	r3, #1
 800f5d4:	d01f      	beq.n	800f616 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800f5d6:	e03b      	b.n	800f650 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	7adb      	ldrb	r3, [r3, #11]
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d007      	beq.n	800f5f0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800f5e0:	f000 f83c 	bl	800f65c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f5e4:	4b1c      	ldr	r3, [pc, #112]	@ (800f658 <HAL_PCDEx_LPM_Callback+0x98>)
 800f5e6:	691b      	ldr	r3, [r3, #16]
 800f5e8:	4a1b      	ldr	r2, [pc, #108]	@ (800f658 <HAL_PCDEx_LPM_Callback+0x98>)
 800f5ea:	f023 0306 	bic.w	r3, r3, #6
 800f5ee:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800f5f0:	687b      	ldr	r3, [r7, #4]
 800f5f2:	681b      	ldr	r3, [r3, #0]
 800f5f4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f5f8:	681b      	ldr	r3, [r3, #0]
 800f5fa:	687a      	ldr	r2, [r7, #4]
 800f5fc:	6812      	ldr	r2, [r2, #0]
 800f5fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f602:	f023 0301 	bic.w	r3, r3, #1
 800f606:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f60e:	4618      	mov	r0, r3
 800f610:	f7fe fa2f 	bl	800da72 <USBD_LL_Resume>
    break;
 800f614:	e01c      	b.n	800f650 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f61e:	681b      	ldr	r3, [r3, #0]
 800f620:	687a      	ldr	r2, [r7, #4]
 800f622:	6812      	ldr	r2, [r2, #0]
 800f624:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f628:	f043 0301 	orr.w	r3, r3, #1
 800f62c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800f634:	4618      	mov	r0, r3
 800f636:	f7fe fa00 	bl	800da3a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	7adb      	ldrb	r3, [r3, #11]
 800f63e:	2b00      	cmp	r3, #0
 800f640:	d005      	beq.n	800f64e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f642:	4b05      	ldr	r3, [pc, #20]	@ (800f658 <HAL_PCDEx_LPM_Callback+0x98>)
 800f644:	691b      	ldr	r3, [r3, #16]
 800f646:	4a04      	ldr	r2, [pc, #16]	@ (800f658 <HAL_PCDEx_LPM_Callback+0x98>)
 800f648:	f043 0306 	orr.w	r3, r3, #6
 800f64c:	6113      	str	r3, [r2, #16]
    break;
 800f64e:	bf00      	nop
}
 800f650:	bf00      	nop
 800f652:	3708      	adds	r7, #8
 800f654:	46bd      	mov	sp, r7
 800f656:	bd80      	pop	{r7, pc}
 800f658:	e000ed00 	.word	0xe000ed00

0800f65c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800f65c:	b580      	push	{r7, lr}
 800f65e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800f660:	f7f2 f936 	bl	80018d0 <SystemClock_Config>
}
 800f664:	bf00      	nop
 800f666:	bd80      	pop	{r7, pc}

0800f668 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f668:	b480      	push	{r7}
 800f66a:	b085      	sub	sp, #20
 800f66c:	af00      	add	r7, sp, #0
 800f66e:	4603      	mov	r3, r0
 800f670:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f672:	2300      	movs	r3, #0
 800f674:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f676:	79fb      	ldrb	r3, [r7, #7]
 800f678:	2b03      	cmp	r3, #3
 800f67a:	d817      	bhi.n	800f6ac <USBD_Get_USB_Status+0x44>
 800f67c:	a201      	add	r2, pc, #4	@ (adr r2, 800f684 <USBD_Get_USB_Status+0x1c>)
 800f67e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f682:	bf00      	nop
 800f684:	0800f695 	.word	0x0800f695
 800f688:	0800f69b 	.word	0x0800f69b
 800f68c:	0800f6a1 	.word	0x0800f6a1
 800f690:	0800f6a7 	.word	0x0800f6a7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f694:	2300      	movs	r3, #0
 800f696:	73fb      	strb	r3, [r7, #15]
    break;
 800f698:	e00b      	b.n	800f6b2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f69a:	2303      	movs	r3, #3
 800f69c:	73fb      	strb	r3, [r7, #15]
    break;
 800f69e:	e008      	b.n	800f6b2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	73fb      	strb	r3, [r7, #15]
    break;
 800f6a4:	e005      	b.n	800f6b2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f6a6:	2303      	movs	r3, #3
 800f6a8:	73fb      	strb	r3, [r7, #15]
    break;
 800f6aa:	e002      	b.n	800f6b2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f6ac:	2303      	movs	r3, #3
 800f6ae:	73fb      	strb	r3, [r7, #15]
    break;
 800f6b0:	bf00      	nop
  }
  return usb_status;
 800f6b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	3714      	adds	r7, #20
 800f6b8:	46bd      	mov	sp, r7
 800f6ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6be:	4770      	bx	lr

0800f6c0 <malloc>:
 800f6c0:	4b02      	ldr	r3, [pc, #8]	@ (800f6cc <malloc+0xc>)
 800f6c2:	4601      	mov	r1, r0
 800f6c4:	6818      	ldr	r0, [r3, #0]
 800f6c6:	f000 b82d 	b.w	800f724 <_malloc_r>
 800f6ca:	bf00      	nop
 800f6cc:	20000118 	.word	0x20000118

0800f6d0 <free>:
 800f6d0:	4b02      	ldr	r3, [pc, #8]	@ (800f6dc <free+0xc>)
 800f6d2:	4601      	mov	r1, r0
 800f6d4:	6818      	ldr	r0, [r3, #0]
 800f6d6:	f001 bd2b 	b.w	8011130 <_free_r>
 800f6da:	bf00      	nop
 800f6dc:	20000118 	.word	0x20000118

0800f6e0 <sbrk_aligned>:
 800f6e0:	b570      	push	{r4, r5, r6, lr}
 800f6e2:	4e0f      	ldr	r6, [pc, #60]	@ (800f720 <sbrk_aligned+0x40>)
 800f6e4:	460c      	mov	r4, r1
 800f6e6:	6831      	ldr	r1, [r6, #0]
 800f6e8:	4605      	mov	r5, r0
 800f6ea:	b911      	cbnz	r1, 800f6f2 <sbrk_aligned+0x12>
 800f6ec:	f000 fe78 	bl	80103e0 <_sbrk_r>
 800f6f0:	6030      	str	r0, [r6, #0]
 800f6f2:	4621      	mov	r1, r4
 800f6f4:	4628      	mov	r0, r5
 800f6f6:	f000 fe73 	bl	80103e0 <_sbrk_r>
 800f6fa:	1c43      	adds	r3, r0, #1
 800f6fc:	d103      	bne.n	800f706 <sbrk_aligned+0x26>
 800f6fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800f702:	4620      	mov	r0, r4
 800f704:	bd70      	pop	{r4, r5, r6, pc}
 800f706:	1cc4      	adds	r4, r0, #3
 800f708:	f024 0403 	bic.w	r4, r4, #3
 800f70c:	42a0      	cmp	r0, r4
 800f70e:	d0f8      	beq.n	800f702 <sbrk_aligned+0x22>
 800f710:	1a21      	subs	r1, r4, r0
 800f712:	4628      	mov	r0, r5
 800f714:	f000 fe64 	bl	80103e0 <_sbrk_r>
 800f718:	3001      	adds	r0, #1
 800f71a:	d1f2      	bne.n	800f702 <sbrk_aligned+0x22>
 800f71c:	e7ef      	b.n	800f6fe <sbrk_aligned+0x1e>
 800f71e:	bf00      	nop
 800f720:	20002584 	.word	0x20002584

0800f724 <_malloc_r>:
 800f724:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f728:	1ccd      	adds	r5, r1, #3
 800f72a:	f025 0503 	bic.w	r5, r5, #3
 800f72e:	3508      	adds	r5, #8
 800f730:	2d0c      	cmp	r5, #12
 800f732:	bf38      	it	cc
 800f734:	250c      	movcc	r5, #12
 800f736:	2d00      	cmp	r5, #0
 800f738:	4606      	mov	r6, r0
 800f73a:	db01      	blt.n	800f740 <_malloc_r+0x1c>
 800f73c:	42a9      	cmp	r1, r5
 800f73e:	d904      	bls.n	800f74a <_malloc_r+0x26>
 800f740:	230c      	movs	r3, #12
 800f742:	6033      	str	r3, [r6, #0]
 800f744:	2000      	movs	r0, #0
 800f746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f74a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f820 <_malloc_r+0xfc>
 800f74e:	f000 f869 	bl	800f824 <__malloc_lock>
 800f752:	f8d8 3000 	ldr.w	r3, [r8]
 800f756:	461c      	mov	r4, r3
 800f758:	bb44      	cbnz	r4, 800f7ac <_malloc_r+0x88>
 800f75a:	4629      	mov	r1, r5
 800f75c:	4630      	mov	r0, r6
 800f75e:	f7ff ffbf 	bl	800f6e0 <sbrk_aligned>
 800f762:	1c43      	adds	r3, r0, #1
 800f764:	4604      	mov	r4, r0
 800f766:	d158      	bne.n	800f81a <_malloc_r+0xf6>
 800f768:	f8d8 4000 	ldr.w	r4, [r8]
 800f76c:	4627      	mov	r7, r4
 800f76e:	2f00      	cmp	r7, #0
 800f770:	d143      	bne.n	800f7fa <_malloc_r+0xd6>
 800f772:	2c00      	cmp	r4, #0
 800f774:	d04b      	beq.n	800f80e <_malloc_r+0xea>
 800f776:	6823      	ldr	r3, [r4, #0]
 800f778:	4639      	mov	r1, r7
 800f77a:	4630      	mov	r0, r6
 800f77c:	eb04 0903 	add.w	r9, r4, r3
 800f780:	f000 fe2e 	bl	80103e0 <_sbrk_r>
 800f784:	4581      	cmp	r9, r0
 800f786:	d142      	bne.n	800f80e <_malloc_r+0xea>
 800f788:	6821      	ldr	r1, [r4, #0]
 800f78a:	1a6d      	subs	r5, r5, r1
 800f78c:	4629      	mov	r1, r5
 800f78e:	4630      	mov	r0, r6
 800f790:	f7ff ffa6 	bl	800f6e0 <sbrk_aligned>
 800f794:	3001      	adds	r0, #1
 800f796:	d03a      	beq.n	800f80e <_malloc_r+0xea>
 800f798:	6823      	ldr	r3, [r4, #0]
 800f79a:	442b      	add	r3, r5
 800f79c:	6023      	str	r3, [r4, #0]
 800f79e:	f8d8 3000 	ldr.w	r3, [r8]
 800f7a2:	685a      	ldr	r2, [r3, #4]
 800f7a4:	bb62      	cbnz	r2, 800f800 <_malloc_r+0xdc>
 800f7a6:	f8c8 7000 	str.w	r7, [r8]
 800f7aa:	e00f      	b.n	800f7cc <_malloc_r+0xa8>
 800f7ac:	6822      	ldr	r2, [r4, #0]
 800f7ae:	1b52      	subs	r2, r2, r5
 800f7b0:	d420      	bmi.n	800f7f4 <_malloc_r+0xd0>
 800f7b2:	2a0b      	cmp	r2, #11
 800f7b4:	d917      	bls.n	800f7e6 <_malloc_r+0xc2>
 800f7b6:	1961      	adds	r1, r4, r5
 800f7b8:	42a3      	cmp	r3, r4
 800f7ba:	6025      	str	r5, [r4, #0]
 800f7bc:	bf18      	it	ne
 800f7be:	6059      	strne	r1, [r3, #4]
 800f7c0:	6863      	ldr	r3, [r4, #4]
 800f7c2:	bf08      	it	eq
 800f7c4:	f8c8 1000 	streq.w	r1, [r8]
 800f7c8:	5162      	str	r2, [r4, r5]
 800f7ca:	604b      	str	r3, [r1, #4]
 800f7cc:	4630      	mov	r0, r6
 800f7ce:	f000 f82f 	bl	800f830 <__malloc_unlock>
 800f7d2:	f104 000b 	add.w	r0, r4, #11
 800f7d6:	1d23      	adds	r3, r4, #4
 800f7d8:	f020 0007 	bic.w	r0, r0, #7
 800f7dc:	1ac2      	subs	r2, r0, r3
 800f7de:	bf1c      	itt	ne
 800f7e0:	1a1b      	subne	r3, r3, r0
 800f7e2:	50a3      	strne	r3, [r4, r2]
 800f7e4:	e7af      	b.n	800f746 <_malloc_r+0x22>
 800f7e6:	6862      	ldr	r2, [r4, #4]
 800f7e8:	42a3      	cmp	r3, r4
 800f7ea:	bf0c      	ite	eq
 800f7ec:	f8c8 2000 	streq.w	r2, [r8]
 800f7f0:	605a      	strne	r2, [r3, #4]
 800f7f2:	e7eb      	b.n	800f7cc <_malloc_r+0xa8>
 800f7f4:	4623      	mov	r3, r4
 800f7f6:	6864      	ldr	r4, [r4, #4]
 800f7f8:	e7ae      	b.n	800f758 <_malloc_r+0x34>
 800f7fa:	463c      	mov	r4, r7
 800f7fc:	687f      	ldr	r7, [r7, #4]
 800f7fe:	e7b6      	b.n	800f76e <_malloc_r+0x4a>
 800f800:	461a      	mov	r2, r3
 800f802:	685b      	ldr	r3, [r3, #4]
 800f804:	42a3      	cmp	r3, r4
 800f806:	d1fb      	bne.n	800f800 <_malloc_r+0xdc>
 800f808:	2300      	movs	r3, #0
 800f80a:	6053      	str	r3, [r2, #4]
 800f80c:	e7de      	b.n	800f7cc <_malloc_r+0xa8>
 800f80e:	230c      	movs	r3, #12
 800f810:	6033      	str	r3, [r6, #0]
 800f812:	4630      	mov	r0, r6
 800f814:	f000 f80c 	bl	800f830 <__malloc_unlock>
 800f818:	e794      	b.n	800f744 <_malloc_r+0x20>
 800f81a:	6005      	str	r5, [r0, #0]
 800f81c:	e7d6      	b.n	800f7cc <_malloc_r+0xa8>
 800f81e:	bf00      	nop
 800f820:	20002588 	.word	0x20002588

0800f824 <__malloc_lock>:
 800f824:	4801      	ldr	r0, [pc, #4]	@ (800f82c <__malloc_lock+0x8>)
 800f826:	f000 be28 	b.w	801047a <__retarget_lock_acquire_recursive>
 800f82a:	bf00      	nop
 800f82c:	200026cc 	.word	0x200026cc

0800f830 <__malloc_unlock>:
 800f830:	4801      	ldr	r0, [pc, #4]	@ (800f838 <__malloc_unlock+0x8>)
 800f832:	f000 be23 	b.w	801047c <__retarget_lock_release_recursive>
 800f836:	bf00      	nop
 800f838:	200026cc 	.word	0x200026cc

0800f83c <__cvt>:
 800f83c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f840:	ec57 6b10 	vmov	r6, r7, d0
 800f844:	2f00      	cmp	r7, #0
 800f846:	460c      	mov	r4, r1
 800f848:	4619      	mov	r1, r3
 800f84a:	463b      	mov	r3, r7
 800f84c:	bfbb      	ittet	lt
 800f84e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800f852:	461f      	movlt	r7, r3
 800f854:	2300      	movge	r3, #0
 800f856:	232d      	movlt	r3, #45	@ 0x2d
 800f858:	700b      	strb	r3, [r1, #0]
 800f85a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f85c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800f860:	4691      	mov	r9, r2
 800f862:	f023 0820 	bic.w	r8, r3, #32
 800f866:	bfbc      	itt	lt
 800f868:	4632      	movlt	r2, r6
 800f86a:	4616      	movlt	r6, r2
 800f86c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f870:	d005      	beq.n	800f87e <__cvt+0x42>
 800f872:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800f876:	d100      	bne.n	800f87a <__cvt+0x3e>
 800f878:	3401      	adds	r4, #1
 800f87a:	2102      	movs	r1, #2
 800f87c:	e000      	b.n	800f880 <__cvt+0x44>
 800f87e:	2103      	movs	r1, #3
 800f880:	ab03      	add	r3, sp, #12
 800f882:	9301      	str	r3, [sp, #4]
 800f884:	ab02      	add	r3, sp, #8
 800f886:	9300      	str	r3, [sp, #0]
 800f888:	ec47 6b10 	vmov	d0, r6, r7
 800f88c:	4653      	mov	r3, sl
 800f88e:	4622      	mov	r2, r4
 800f890:	f000 fe7e 	bl	8010590 <_dtoa_r>
 800f894:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800f898:	4605      	mov	r5, r0
 800f89a:	d119      	bne.n	800f8d0 <__cvt+0x94>
 800f89c:	f019 0f01 	tst.w	r9, #1
 800f8a0:	d00e      	beq.n	800f8c0 <__cvt+0x84>
 800f8a2:	eb00 0904 	add.w	r9, r0, r4
 800f8a6:	2200      	movs	r2, #0
 800f8a8:	2300      	movs	r3, #0
 800f8aa:	4630      	mov	r0, r6
 800f8ac:	4639      	mov	r1, r7
 800f8ae:	f7f1 f933 	bl	8000b18 <__aeabi_dcmpeq>
 800f8b2:	b108      	cbz	r0, 800f8b8 <__cvt+0x7c>
 800f8b4:	f8cd 900c 	str.w	r9, [sp, #12]
 800f8b8:	2230      	movs	r2, #48	@ 0x30
 800f8ba:	9b03      	ldr	r3, [sp, #12]
 800f8bc:	454b      	cmp	r3, r9
 800f8be:	d31e      	bcc.n	800f8fe <__cvt+0xc2>
 800f8c0:	9b03      	ldr	r3, [sp, #12]
 800f8c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f8c4:	1b5b      	subs	r3, r3, r5
 800f8c6:	4628      	mov	r0, r5
 800f8c8:	6013      	str	r3, [r2, #0]
 800f8ca:	b004      	add	sp, #16
 800f8cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8d0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800f8d4:	eb00 0904 	add.w	r9, r0, r4
 800f8d8:	d1e5      	bne.n	800f8a6 <__cvt+0x6a>
 800f8da:	7803      	ldrb	r3, [r0, #0]
 800f8dc:	2b30      	cmp	r3, #48	@ 0x30
 800f8de:	d10a      	bne.n	800f8f6 <__cvt+0xba>
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	2300      	movs	r3, #0
 800f8e4:	4630      	mov	r0, r6
 800f8e6:	4639      	mov	r1, r7
 800f8e8:	f7f1 f916 	bl	8000b18 <__aeabi_dcmpeq>
 800f8ec:	b918      	cbnz	r0, 800f8f6 <__cvt+0xba>
 800f8ee:	f1c4 0401 	rsb	r4, r4, #1
 800f8f2:	f8ca 4000 	str.w	r4, [sl]
 800f8f6:	f8da 3000 	ldr.w	r3, [sl]
 800f8fa:	4499      	add	r9, r3
 800f8fc:	e7d3      	b.n	800f8a6 <__cvt+0x6a>
 800f8fe:	1c59      	adds	r1, r3, #1
 800f900:	9103      	str	r1, [sp, #12]
 800f902:	701a      	strb	r2, [r3, #0]
 800f904:	e7d9      	b.n	800f8ba <__cvt+0x7e>

0800f906 <__exponent>:
 800f906:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f908:	2900      	cmp	r1, #0
 800f90a:	bfba      	itte	lt
 800f90c:	4249      	neglt	r1, r1
 800f90e:	232d      	movlt	r3, #45	@ 0x2d
 800f910:	232b      	movge	r3, #43	@ 0x2b
 800f912:	2909      	cmp	r1, #9
 800f914:	7002      	strb	r2, [r0, #0]
 800f916:	7043      	strb	r3, [r0, #1]
 800f918:	dd29      	ble.n	800f96e <__exponent+0x68>
 800f91a:	f10d 0307 	add.w	r3, sp, #7
 800f91e:	461d      	mov	r5, r3
 800f920:	270a      	movs	r7, #10
 800f922:	461a      	mov	r2, r3
 800f924:	fbb1 f6f7 	udiv	r6, r1, r7
 800f928:	fb07 1416 	mls	r4, r7, r6, r1
 800f92c:	3430      	adds	r4, #48	@ 0x30
 800f92e:	f802 4c01 	strb.w	r4, [r2, #-1]
 800f932:	460c      	mov	r4, r1
 800f934:	2c63      	cmp	r4, #99	@ 0x63
 800f936:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800f93a:	4631      	mov	r1, r6
 800f93c:	dcf1      	bgt.n	800f922 <__exponent+0x1c>
 800f93e:	3130      	adds	r1, #48	@ 0x30
 800f940:	1e94      	subs	r4, r2, #2
 800f942:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f946:	1c41      	adds	r1, r0, #1
 800f948:	4623      	mov	r3, r4
 800f94a:	42ab      	cmp	r3, r5
 800f94c:	d30a      	bcc.n	800f964 <__exponent+0x5e>
 800f94e:	f10d 0309 	add.w	r3, sp, #9
 800f952:	1a9b      	subs	r3, r3, r2
 800f954:	42ac      	cmp	r4, r5
 800f956:	bf88      	it	hi
 800f958:	2300      	movhi	r3, #0
 800f95a:	3302      	adds	r3, #2
 800f95c:	4403      	add	r3, r0
 800f95e:	1a18      	subs	r0, r3, r0
 800f960:	b003      	add	sp, #12
 800f962:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f964:	f813 6b01 	ldrb.w	r6, [r3], #1
 800f968:	f801 6f01 	strb.w	r6, [r1, #1]!
 800f96c:	e7ed      	b.n	800f94a <__exponent+0x44>
 800f96e:	2330      	movs	r3, #48	@ 0x30
 800f970:	3130      	adds	r1, #48	@ 0x30
 800f972:	7083      	strb	r3, [r0, #2]
 800f974:	70c1      	strb	r1, [r0, #3]
 800f976:	1d03      	adds	r3, r0, #4
 800f978:	e7f1      	b.n	800f95e <__exponent+0x58>
	...

0800f97c <_printf_float>:
 800f97c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f980:	b08d      	sub	sp, #52	@ 0x34
 800f982:	460c      	mov	r4, r1
 800f984:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800f988:	4616      	mov	r6, r2
 800f98a:	461f      	mov	r7, r3
 800f98c:	4605      	mov	r5, r0
 800f98e:	f000 fcef 	bl	8010370 <_localeconv_r>
 800f992:	6803      	ldr	r3, [r0, #0]
 800f994:	9304      	str	r3, [sp, #16]
 800f996:	4618      	mov	r0, r3
 800f998:	f7f0 fc92 	bl	80002c0 <strlen>
 800f99c:	2300      	movs	r3, #0
 800f99e:	930a      	str	r3, [sp, #40]	@ 0x28
 800f9a0:	f8d8 3000 	ldr.w	r3, [r8]
 800f9a4:	9005      	str	r0, [sp, #20]
 800f9a6:	3307      	adds	r3, #7
 800f9a8:	f023 0307 	bic.w	r3, r3, #7
 800f9ac:	f103 0208 	add.w	r2, r3, #8
 800f9b0:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f9b4:	f8d4 b000 	ldr.w	fp, [r4]
 800f9b8:	f8c8 2000 	str.w	r2, [r8]
 800f9bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f9c0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800f9c4:	9307      	str	r3, [sp, #28]
 800f9c6:	f8cd 8018 	str.w	r8, [sp, #24]
 800f9ca:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800f9ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f9d2:	4b9c      	ldr	r3, [pc, #624]	@ (800fc44 <_printf_float+0x2c8>)
 800f9d4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f9d8:	f7f1 f8d0 	bl	8000b7c <__aeabi_dcmpun>
 800f9dc:	bb70      	cbnz	r0, 800fa3c <_printf_float+0xc0>
 800f9de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f9e2:	4b98      	ldr	r3, [pc, #608]	@ (800fc44 <_printf_float+0x2c8>)
 800f9e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f9e8:	f7f1 f8aa 	bl	8000b40 <__aeabi_dcmple>
 800f9ec:	bb30      	cbnz	r0, 800fa3c <_printf_float+0xc0>
 800f9ee:	2200      	movs	r2, #0
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	4640      	mov	r0, r8
 800f9f4:	4649      	mov	r1, r9
 800f9f6:	f7f1 f899 	bl	8000b2c <__aeabi_dcmplt>
 800f9fa:	b110      	cbz	r0, 800fa02 <_printf_float+0x86>
 800f9fc:	232d      	movs	r3, #45	@ 0x2d
 800f9fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fa02:	4a91      	ldr	r2, [pc, #580]	@ (800fc48 <_printf_float+0x2cc>)
 800fa04:	4b91      	ldr	r3, [pc, #580]	@ (800fc4c <_printf_float+0x2d0>)
 800fa06:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fa0a:	bf8c      	ite	hi
 800fa0c:	4690      	movhi	r8, r2
 800fa0e:	4698      	movls	r8, r3
 800fa10:	2303      	movs	r3, #3
 800fa12:	6123      	str	r3, [r4, #16]
 800fa14:	f02b 0304 	bic.w	r3, fp, #4
 800fa18:	6023      	str	r3, [r4, #0]
 800fa1a:	f04f 0900 	mov.w	r9, #0
 800fa1e:	9700      	str	r7, [sp, #0]
 800fa20:	4633      	mov	r3, r6
 800fa22:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fa24:	4621      	mov	r1, r4
 800fa26:	4628      	mov	r0, r5
 800fa28:	f000 f9d2 	bl	800fdd0 <_printf_common>
 800fa2c:	3001      	adds	r0, #1
 800fa2e:	f040 808d 	bne.w	800fb4c <_printf_float+0x1d0>
 800fa32:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fa36:	b00d      	add	sp, #52	@ 0x34
 800fa38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa3c:	4642      	mov	r2, r8
 800fa3e:	464b      	mov	r3, r9
 800fa40:	4640      	mov	r0, r8
 800fa42:	4649      	mov	r1, r9
 800fa44:	f7f1 f89a 	bl	8000b7c <__aeabi_dcmpun>
 800fa48:	b140      	cbz	r0, 800fa5c <_printf_float+0xe0>
 800fa4a:	464b      	mov	r3, r9
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	bfbc      	itt	lt
 800fa50:	232d      	movlt	r3, #45	@ 0x2d
 800fa52:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fa56:	4a7e      	ldr	r2, [pc, #504]	@ (800fc50 <_printf_float+0x2d4>)
 800fa58:	4b7e      	ldr	r3, [pc, #504]	@ (800fc54 <_printf_float+0x2d8>)
 800fa5a:	e7d4      	b.n	800fa06 <_printf_float+0x8a>
 800fa5c:	6863      	ldr	r3, [r4, #4]
 800fa5e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fa62:	9206      	str	r2, [sp, #24]
 800fa64:	1c5a      	adds	r2, r3, #1
 800fa66:	d13b      	bne.n	800fae0 <_printf_float+0x164>
 800fa68:	2306      	movs	r3, #6
 800fa6a:	6063      	str	r3, [r4, #4]
 800fa6c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fa70:	2300      	movs	r3, #0
 800fa72:	6022      	str	r2, [r4, #0]
 800fa74:	9303      	str	r3, [sp, #12]
 800fa76:	ab0a      	add	r3, sp, #40	@ 0x28
 800fa78:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fa7c:	ab09      	add	r3, sp, #36	@ 0x24
 800fa7e:	9300      	str	r3, [sp, #0]
 800fa80:	6861      	ldr	r1, [r4, #4]
 800fa82:	ec49 8b10 	vmov	d0, r8, r9
 800fa86:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fa8a:	4628      	mov	r0, r5
 800fa8c:	f7ff fed6 	bl	800f83c <__cvt>
 800fa90:	9b06      	ldr	r3, [sp, #24]
 800fa92:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fa94:	2b47      	cmp	r3, #71	@ 0x47
 800fa96:	4680      	mov	r8, r0
 800fa98:	d129      	bne.n	800faee <_printf_float+0x172>
 800fa9a:	1cc8      	adds	r0, r1, #3
 800fa9c:	db02      	blt.n	800faa4 <_printf_float+0x128>
 800fa9e:	6863      	ldr	r3, [r4, #4]
 800faa0:	4299      	cmp	r1, r3
 800faa2:	dd41      	ble.n	800fb28 <_printf_float+0x1ac>
 800faa4:	f1aa 0a02 	sub.w	sl, sl, #2
 800faa8:	fa5f fa8a 	uxtb.w	sl, sl
 800faac:	3901      	subs	r1, #1
 800faae:	4652      	mov	r2, sl
 800fab0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fab4:	9109      	str	r1, [sp, #36]	@ 0x24
 800fab6:	f7ff ff26 	bl	800f906 <__exponent>
 800faba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fabc:	1813      	adds	r3, r2, r0
 800fabe:	2a01      	cmp	r2, #1
 800fac0:	4681      	mov	r9, r0
 800fac2:	6123      	str	r3, [r4, #16]
 800fac4:	dc02      	bgt.n	800facc <_printf_float+0x150>
 800fac6:	6822      	ldr	r2, [r4, #0]
 800fac8:	07d2      	lsls	r2, r2, #31
 800faca:	d501      	bpl.n	800fad0 <_printf_float+0x154>
 800facc:	3301      	adds	r3, #1
 800face:	6123      	str	r3, [r4, #16]
 800fad0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fad4:	2b00      	cmp	r3, #0
 800fad6:	d0a2      	beq.n	800fa1e <_printf_float+0xa2>
 800fad8:	232d      	movs	r3, #45	@ 0x2d
 800fada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fade:	e79e      	b.n	800fa1e <_printf_float+0xa2>
 800fae0:	9a06      	ldr	r2, [sp, #24]
 800fae2:	2a47      	cmp	r2, #71	@ 0x47
 800fae4:	d1c2      	bne.n	800fa6c <_printf_float+0xf0>
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d1c0      	bne.n	800fa6c <_printf_float+0xf0>
 800faea:	2301      	movs	r3, #1
 800faec:	e7bd      	b.n	800fa6a <_printf_float+0xee>
 800faee:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800faf2:	d9db      	bls.n	800faac <_printf_float+0x130>
 800faf4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800faf8:	d118      	bne.n	800fb2c <_printf_float+0x1b0>
 800fafa:	2900      	cmp	r1, #0
 800fafc:	6863      	ldr	r3, [r4, #4]
 800fafe:	dd0b      	ble.n	800fb18 <_printf_float+0x19c>
 800fb00:	6121      	str	r1, [r4, #16]
 800fb02:	b913      	cbnz	r3, 800fb0a <_printf_float+0x18e>
 800fb04:	6822      	ldr	r2, [r4, #0]
 800fb06:	07d0      	lsls	r0, r2, #31
 800fb08:	d502      	bpl.n	800fb10 <_printf_float+0x194>
 800fb0a:	3301      	adds	r3, #1
 800fb0c:	440b      	add	r3, r1
 800fb0e:	6123      	str	r3, [r4, #16]
 800fb10:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fb12:	f04f 0900 	mov.w	r9, #0
 800fb16:	e7db      	b.n	800fad0 <_printf_float+0x154>
 800fb18:	b913      	cbnz	r3, 800fb20 <_printf_float+0x1a4>
 800fb1a:	6822      	ldr	r2, [r4, #0]
 800fb1c:	07d2      	lsls	r2, r2, #31
 800fb1e:	d501      	bpl.n	800fb24 <_printf_float+0x1a8>
 800fb20:	3302      	adds	r3, #2
 800fb22:	e7f4      	b.n	800fb0e <_printf_float+0x192>
 800fb24:	2301      	movs	r3, #1
 800fb26:	e7f2      	b.n	800fb0e <_printf_float+0x192>
 800fb28:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fb2c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fb2e:	4299      	cmp	r1, r3
 800fb30:	db05      	blt.n	800fb3e <_printf_float+0x1c2>
 800fb32:	6823      	ldr	r3, [r4, #0]
 800fb34:	6121      	str	r1, [r4, #16]
 800fb36:	07d8      	lsls	r0, r3, #31
 800fb38:	d5ea      	bpl.n	800fb10 <_printf_float+0x194>
 800fb3a:	1c4b      	adds	r3, r1, #1
 800fb3c:	e7e7      	b.n	800fb0e <_printf_float+0x192>
 800fb3e:	2900      	cmp	r1, #0
 800fb40:	bfd4      	ite	le
 800fb42:	f1c1 0202 	rsble	r2, r1, #2
 800fb46:	2201      	movgt	r2, #1
 800fb48:	4413      	add	r3, r2
 800fb4a:	e7e0      	b.n	800fb0e <_printf_float+0x192>
 800fb4c:	6823      	ldr	r3, [r4, #0]
 800fb4e:	055a      	lsls	r2, r3, #21
 800fb50:	d407      	bmi.n	800fb62 <_printf_float+0x1e6>
 800fb52:	6923      	ldr	r3, [r4, #16]
 800fb54:	4642      	mov	r2, r8
 800fb56:	4631      	mov	r1, r6
 800fb58:	4628      	mov	r0, r5
 800fb5a:	47b8      	blx	r7
 800fb5c:	3001      	adds	r0, #1
 800fb5e:	d12b      	bne.n	800fbb8 <_printf_float+0x23c>
 800fb60:	e767      	b.n	800fa32 <_printf_float+0xb6>
 800fb62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fb66:	f240 80dd 	bls.w	800fd24 <_printf_float+0x3a8>
 800fb6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fb6e:	2200      	movs	r2, #0
 800fb70:	2300      	movs	r3, #0
 800fb72:	f7f0 ffd1 	bl	8000b18 <__aeabi_dcmpeq>
 800fb76:	2800      	cmp	r0, #0
 800fb78:	d033      	beq.n	800fbe2 <_printf_float+0x266>
 800fb7a:	4a37      	ldr	r2, [pc, #220]	@ (800fc58 <_printf_float+0x2dc>)
 800fb7c:	2301      	movs	r3, #1
 800fb7e:	4631      	mov	r1, r6
 800fb80:	4628      	mov	r0, r5
 800fb82:	47b8      	blx	r7
 800fb84:	3001      	adds	r0, #1
 800fb86:	f43f af54 	beq.w	800fa32 <_printf_float+0xb6>
 800fb8a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800fb8e:	4543      	cmp	r3, r8
 800fb90:	db02      	blt.n	800fb98 <_printf_float+0x21c>
 800fb92:	6823      	ldr	r3, [r4, #0]
 800fb94:	07d8      	lsls	r0, r3, #31
 800fb96:	d50f      	bpl.n	800fbb8 <_printf_float+0x23c>
 800fb98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fb9c:	4631      	mov	r1, r6
 800fb9e:	4628      	mov	r0, r5
 800fba0:	47b8      	blx	r7
 800fba2:	3001      	adds	r0, #1
 800fba4:	f43f af45 	beq.w	800fa32 <_printf_float+0xb6>
 800fba8:	f04f 0900 	mov.w	r9, #0
 800fbac:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800fbb0:	f104 0a1a 	add.w	sl, r4, #26
 800fbb4:	45c8      	cmp	r8, r9
 800fbb6:	dc09      	bgt.n	800fbcc <_printf_float+0x250>
 800fbb8:	6823      	ldr	r3, [r4, #0]
 800fbba:	079b      	lsls	r3, r3, #30
 800fbbc:	f100 8103 	bmi.w	800fdc6 <_printf_float+0x44a>
 800fbc0:	68e0      	ldr	r0, [r4, #12]
 800fbc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800fbc4:	4298      	cmp	r0, r3
 800fbc6:	bfb8      	it	lt
 800fbc8:	4618      	movlt	r0, r3
 800fbca:	e734      	b.n	800fa36 <_printf_float+0xba>
 800fbcc:	2301      	movs	r3, #1
 800fbce:	4652      	mov	r2, sl
 800fbd0:	4631      	mov	r1, r6
 800fbd2:	4628      	mov	r0, r5
 800fbd4:	47b8      	blx	r7
 800fbd6:	3001      	adds	r0, #1
 800fbd8:	f43f af2b 	beq.w	800fa32 <_printf_float+0xb6>
 800fbdc:	f109 0901 	add.w	r9, r9, #1
 800fbe0:	e7e8      	b.n	800fbb4 <_printf_float+0x238>
 800fbe2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fbe4:	2b00      	cmp	r3, #0
 800fbe6:	dc39      	bgt.n	800fc5c <_printf_float+0x2e0>
 800fbe8:	4a1b      	ldr	r2, [pc, #108]	@ (800fc58 <_printf_float+0x2dc>)
 800fbea:	2301      	movs	r3, #1
 800fbec:	4631      	mov	r1, r6
 800fbee:	4628      	mov	r0, r5
 800fbf0:	47b8      	blx	r7
 800fbf2:	3001      	adds	r0, #1
 800fbf4:	f43f af1d 	beq.w	800fa32 <_printf_float+0xb6>
 800fbf8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800fbfc:	ea59 0303 	orrs.w	r3, r9, r3
 800fc00:	d102      	bne.n	800fc08 <_printf_float+0x28c>
 800fc02:	6823      	ldr	r3, [r4, #0]
 800fc04:	07d9      	lsls	r1, r3, #31
 800fc06:	d5d7      	bpl.n	800fbb8 <_printf_float+0x23c>
 800fc08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fc0c:	4631      	mov	r1, r6
 800fc0e:	4628      	mov	r0, r5
 800fc10:	47b8      	blx	r7
 800fc12:	3001      	adds	r0, #1
 800fc14:	f43f af0d 	beq.w	800fa32 <_printf_float+0xb6>
 800fc18:	f04f 0a00 	mov.w	sl, #0
 800fc1c:	f104 0b1a 	add.w	fp, r4, #26
 800fc20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc22:	425b      	negs	r3, r3
 800fc24:	4553      	cmp	r3, sl
 800fc26:	dc01      	bgt.n	800fc2c <_printf_float+0x2b0>
 800fc28:	464b      	mov	r3, r9
 800fc2a:	e793      	b.n	800fb54 <_printf_float+0x1d8>
 800fc2c:	2301      	movs	r3, #1
 800fc2e:	465a      	mov	r2, fp
 800fc30:	4631      	mov	r1, r6
 800fc32:	4628      	mov	r0, r5
 800fc34:	47b8      	blx	r7
 800fc36:	3001      	adds	r0, #1
 800fc38:	f43f aefb 	beq.w	800fa32 <_printf_float+0xb6>
 800fc3c:	f10a 0a01 	add.w	sl, sl, #1
 800fc40:	e7ee      	b.n	800fc20 <_printf_float+0x2a4>
 800fc42:	bf00      	nop
 800fc44:	7fefffff 	.word	0x7fefffff
 800fc48:	08012454 	.word	0x08012454
 800fc4c:	08012450 	.word	0x08012450
 800fc50:	0801245c 	.word	0x0801245c
 800fc54:	08012458 	.word	0x08012458
 800fc58:	08012460 	.word	0x08012460
 800fc5c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fc5e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fc62:	4553      	cmp	r3, sl
 800fc64:	bfa8      	it	ge
 800fc66:	4653      	movge	r3, sl
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	4699      	mov	r9, r3
 800fc6c:	dc36      	bgt.n	800fcdc <_printf_float+0x360>
 800fc6e:	f04f 0b00 	mov.w	fp, #0
 800fc72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fc76:	f104 021a 	add.w	r2, r4, #26
 800fc7a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fc7c:	9306      	str	r3, [sp, #24]
 800fc7e:	eba3 0309 	sub.w	r3, r3, r9
 800fc82:	455b      	cmp	r3, fp
 800fc84:	dc31      	bgt.n	800fcea <_printf_float+0x36e>
 800fc86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc88:	459a      	cmp	sl, r3
 800fc8a:	dc3a      	bgt.n	800fd02 <_printf_float+0x386>
 800fc8c:	6823      	ldr	r3, [r4, #0]
 800fc8e:	07da      	lsls	r2, r3, #31
 800fc90:	d437      	bmi.n	800fd02 <_printf_float+0x386>
 800fc92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fc94:	ebaa 0903 	sub.w	r9, sl, r3
 800fc98:	9b06      	ldr	r3, [sp, #24]
 800fc9a:	ebaa 0303 	sub.w	r3, sl, r3
 800fc9e:	4599      	cmp	r9, r3
 800fca0:	bfa8      	it	ge
 800fca2:	4699      	movge	r9, r3
 800fca4:	f1b9 0f00 	cmp.w	r9, #0
 800fca8:	dc33      	bgt.n	800fd12 <_printf_float+0x396>
 800fcaa:	f04f 0800 	mov.w	r8, #0
 800fcae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fcb2:	f104 0b1a 	add.w	fp, r4, #26
 800fcb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fcb8:	ebaa 0303 	sub.w	r3, sl, r3
 800fcbc:	eba3 0309 	sub.w	r3, r3, r9
 800fcc0:	4543      	cmp	r3, r8
 800fcc2:	f77f af79 	ble.w	800fbb8 <_printf_float+0x23c>
 800fcc6:	2301      	movs	r3, #1
 800fcc8:	465a      	mov	r2, fp
 800fcca:	4631      	mov	r1, r6
 800fccc:	4628      	mov	r0, r5
 800fcce:	47b8      	blx	r7
 800fcd0:	3001      	adds	r0, #1
 800fcd2:	f43f aeae 	beq.w	800fa32 <_printf_float+0xb6>
 800fcd6:	f108 0801 	add.w	r8, r8, #1
 800fcda:	e7ec      	b.n	800fcb6 <_printf_float+0x33a>
 800fcdc:	4642      	mov	r2, r8
 800fcde:	4631      	mov	r1, r6
 800fce0:	4628      	mov	r0, r5
 800fce2:	47b8      	blx	r7
 800fce4:	3001      	adds	r0, #1
 800fce6:	d1c2      	bne.n	800fc6e <_printf_float+0x2f2>
 800fce8:	e6a3      	b.n	800fa32 <_printf_float+0xb6>
 800fcea:	2301      	movs	r3, #1
 800fcec:	4631      	mov	r1, r6
 800fcee:	4628      	mov	r0, r5
 800fcf0:	9206      	str	r2, [sp, #24]
 800fcf2:	47b8      	blx	r7
 800fcf4:	3001      	adds	r0, #1
 800fcf6:	f43f ae9c 	beq.w	800fa32 <_printf_float+0xb6>
 800fcfa:	9a06      	ldr	r2, [sp, #24]
 800fcfc:	f10b 0b01 	add.w	fp, fp, #1
 800fd00:	e7bb      	b.n	800fc7a <_printf_float+0x2fe>
 800fd02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd06:	4631      	mov	r1, r6
 800fd08:	4628      	mov	r0, r5
 800fd0a:	47b8      	blx	r7
 800fd0c:	3001      	adds	r0, #1
 800fd0e:	d1c0      	bne.n	800fc92 <_printf_float+0x316>
 800fd10:	e68f      	b.n	800fa32 <_printf_float+0xb6>
 800fd12:	9a06      	ldr	r2, [sp, #24]
 800fd14:	464b      	mov	r3, r9
 800fd16:	4442      	add	r2, r8
 800fd18:	4631      	mov	r1, r6
 800fd1a:	4628      	mov	r0, r5
 800fd1c:	47b8      	blx	r7
 800fd1e:	3001      	adds	r0, #1
 800fd20:	d1c3      	bne.n	800fcaa <_printf_float+0x32e>
 800fd22:	e686      	b.n	800fa32 <_printf_float+0xb6>
 800fd24:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fd28:	f1ba 0f01 	cmp.w	sl, #1
 800fd2c:	dc01      	bgt.n	800fd32 <_printf_float+0x3b6>
 800fd2e:	07db      	lsls	r3, r3, #31
 800fd30:	d536      	bpl.n	800fda0 <_printf_float+0x424>
 800fd32:	2301      	movs	r3, #1
 800fd34:	4642      	mov	r2, r8
 800fd36:	4631      	mov	r1, r6
 800fd38:	4628      	mov	r0, r5
 800fd3a:	47b8      	blx	r7
 800fd3c:	3001      	adds	r0, #1
 800fd3e:	f43f ae78 	beq.w	800fa32 <_printf_float+0xb6>
 800fd42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fd46:	4631      	mov	r1, r6
 800fd48:	4628      	mov	r0, r5
 800fd4a:	47b8      	blx	r7
 800fd4c:	3001      	adds	r0, #1
 800fd4e:	f43f ae70 	beq.w	800fa32 <_printf_float+0xb6>
 800fd52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800fd56:	2200      	movs	r2, #0
 800fd58:	2300      	movs	r3, #0
 800fd5a:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800fd5e:	f7f0 fedb 	bl	8000b18 <__aeabi_dcmpeq>
 800fd62:	b9c0      	cbnz	r0, 800fd96 <_printf_float+0x41a>
 800fd64:	4653      	mov	r3, sl
 800fd66:	f108 0201 	add.w	r2, r8, #1
 800fd6a:	4631      	mov	r1, r6
 800fd6c:	4628      	mov	r0, r5
 800fd6e:	47b8      	blx	r7
 800fd70:	3001      	adds	r0, #1
 800fd72:	d10c      	bne.n	800fd8e <_printf_float+0x412>
 800fd74:	e65d      	b.n	800fa32 <_printf_float+0xb6>
 800fd76:	2301      	movs	r3, #1
 800fd78:	465a      	mov	r2, fp
 800fd7a:	4631      	mov	r1, r6
 800fd7c:	4628      	mov	r0, r5
 800fd7e:	47b8      	blx	r7
 800fd80:	3001      	adds	r0, #1
 800fd82:	f43f ae56 	beq.w	800fa32 <_printf_float+0xb6>
 800fd86:	f108 0801 	add.w	r8, r8, #1
 800fd8a:	45d0      	cmp	r8, sl
 800fd8c:	dbf3      	blt.n	800fd76 <_printf_float+0x3fa>
 800fd8e:	464b      	mov	r3, r9
 800fd90:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800fd94:	e6df      	b.n	800fb56 <_printf_float+0x1da>
 800fd96:	f04f 0800 	mov.w	r8, #0
 800fd9a:	f104 0b1a 	add.w	fp, r4, #26
 800fd9e:	e7f4      	b.n	800fd8a <_printf_float+0x40e>
 800fda0:	2301      	movs	r3, #1
 800fda2:	4642      	mov	r2, r8
 800fda4:	e7e1      	b.n	800fd6a <_printf_float+0x3ee>
 800fda6:	2301      	movs	r3, #1
 800fda8:	464a      	mov	r2, r9
 800fdaa:	4631      	mov	r1, r6
 800fdac:	4628      	mov	r0, r5
 800fdae:	47b8      	blx	r7
 800fdb0:	3001      	adds	r0, #1
 800fdb2:	f43f ae3e 	beq.w	800fa32 <_printf_float+0xb6>
 800fdb6:	f108 0801 	add.w	r8, r8, #1
 800fdba:	68e3      	ldr	r3, [r4, #12]
 800fdbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800fdbe:	1a5b      	subs	r3, r3, r1
 800fdc0:	4543      	cmp	r3, r8
 800fdc2:	dcf0      	bgt.n	800fda6 <_printf_float+0x42a>
 800fdc4:	e6fc      	b.n	800fbc0 <_printf_float+0x244>
 800fdc6:	f04f 0800 	mov.w	r8, #0
 800fdca:	f104 0919 	add.w	r9, r4, #25
 800fdce:	e7f4      	b.n	800fdba <_printf_float+0x43e>

0800fdd0 <_printf_common>:
 800fdd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fdd4:	4616      	mov	r6, r2
 800fdd6:	4698      	mov	r8, r3
 800fdd8:	688a      	ldr	r2, [r1, #8]
 800fdda:	690b      	ldr	r3, [r1, #16]
 800fddc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800fde0:	4293      	cmp	r3, r2
 800fde2:	bfb8      	it	lt
 800fde4:	4613      	movlt	r3, r2
 800fde6:	6033      	str	r3, [r6, #0]
 800fde8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800fdec:	4607      	mov	r7, r0
 800fdee:	460c      	mov	r4, r1
 800fdf0:	b10a      	cbz	r2, 800fdf6 <_printf_common+0x26>
 800fdf2:	3301      	adds	r3, #1
 800fdf4:	6033      	str	r3, [r6, #0]
 800fdf6:	6823      	ldr	r3, [r4, #0]
 800fdf8:	0699      	lsls	r1, r3, #26
 800fdfa:	bf42      	ittt	mi
 800fdfc:	6833      	ldrmi	r3, [r6, #0]
 800fdfe:	3302      	addmi	r3, #2
 800fe00:	6033      	strmi	r3, [r6, #0]
 800fe02:	6825      	ldr	r5, [r4, #0]
 800fe04:	f015 0506 	ands.w	r5, r5, #6
 800fe08:	d106      	bne.n	800fe18 <_printf_common+0x48>
 800fe0a:	f104 0a19 	add.w	sl, r4, #25
 800fe0e:	68e3      	ldr	r3, [r4, #12]
 800fe10:	6832      	ldr	r2, [r6, #0]
 800fe12:	1a9b      	subs	r3, r3, r2
 800fe14:	42ab      	cmp	r3, r5
 800fe16:	dc26      	bgt.n	800fe66 <_printf_common+0x96>
 800fe18:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800fe1c:	6822      	ldr	r2, [r4, #0]
 800fe1e:	3b00      	subs	r3, #0
 800fe20:	bf18      	it	ne
 800fe22:	2301      	movne	r3, #1
 800fe24:	0692      	lsls	r2, r2, #26
 800fe26:	d42b      	bmi.n	800fe80 <_printf_common+0xb0>
 800fe28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800fe2c:	4641      	mov	r1, r8
 800fe2e:	4638      	mov	r0, r7
 800fe30:	47c8      	blx	r9
 800fe32:	3001      	adds	r0, #1
 800fe34:	d01e      	beq.n	800fe74 <_printf_common+0xa4>
 800fe36:	6823      	ldr	r3, [r4, #0]
 800fe38:	6922      	ldr	r2, [r4, #16]
 800fe3a:	f003 0306 	and.w	r3, r3, #6
 800fe3e:	2b04      	cmp	r3, #4
 800fe40:	bf02      	ittt	eq
 800fe42:	68e5      	ldreq	r5, [r4, #12]
 800fe44:	6833      	ldreq	r3, [r6, #0]
 800fe46:	1aed      	subeq	r5, r5, r3
 800fe48:	68a3      	ldr	r3, [r4, #8]
 800fe4a:	bf0c      	ite	eq
 800fe4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fe50:	2500      	movne	r5, #0
 800fe52:	4293      	cmp	r3, r2
 800fe54:	bfc4      	itt	gt
 800fe56:	1a9b      	subgt	r3, r3, r2
 800fe58:	18ed      	addgt	r5, r5, r3
 800fe5a:	2600      	movs	r6, #0
 800fe5c:	341a      	adds	r4, #26
 800fe5e:	42b5      	cmp	r5, r6
 800fe60:	d11a      	bne.n	800fe98 <_printf_common+0xc8>
 800fe62:	2000      	movs	r0, #0
 800fe64:	e008      	b.n	800fe78 <_printf_common+0xa8>
 800fe66:	2301      	movs	r3, #1
 800fe68:	4652      	mov	r2, sl
 800fe6a:	4641      	mov	r1, r8
 800fe6c:	4638      	mov	r0, r7
 800fe6e:	47c8      	blx	r9
 800fe70:	3001      	adds	r0, #1
 800fe72:	d103      	bne.n	800fe7c <_printf_common+0xac>
 800fe74:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800fe78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe7c:	3501      	adds	r5, #1
 800fe7e:	e7c6      	b.n	800fe0e <_printf_common+0x3e>
 800fe80:	18e1      	adds	r1, r4, r3
 800fe82:	1c5a      	adds	r2, r3, #1
 800fe84:	2030      	movs	r0, #48	@ 0x30
 800fe86:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800fe8a:	4422      	add	r2, r4
 800fe8c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800fe90:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800fe94:	3302      	adds	r3, #2
 800fe96:	e7c7      	b.n	800fe28 <_printf_common+0x58>
 800fe98:	2301      	movs	r3, #1
 800fe9a:	4622      	mov	r2, r4
 800fe9c:	4641      	mov	r1, r8
 800fe9e:	4638      	mov	r0, r7
 800fea0:	47c8      	blx	r9
 800fea2:	3001      	adds	r0, #1
 800fea4:	d0e6      	beq.n	800fe74 <_printf_common+0xa4>
 800fea6:	3601      	adds	r6, #1
 800fea8:	e7d9      	b.n	800fe5e <_printf_common+0x8e>
	...

0800feac <_printf_i>:
 800feac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800feb0:	7e0f      	ldrb	r7, [r1, #24]
 800feb2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800feb4:	2f78      	cmp	r7, #120	@ 0x78
 800feb6:	4691      	mov	r9, r2
 800feb8:	4680      	mov	r8, r0
 800feba:	460c      	mov	r4, r1
 800febc:	469a      	mov	sl, r3
 800febe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800fec2:	d807      	bhi.n	800fed4 <_printf_i+0x28>
 800fec4:	2f62      	cmp	r7, #98	@ 0x62
 800fec6:	d80a      	bhi.n	800fede <_printf_i+0x32>
 800fec8:	2f00      	cmp	r7, #0
 800feca:	f000 80d1 	beq.w	8010070 <_printf_i+0x1c4>
 800fece:	2f58      	cmp	r7, #88	@ 0x58
 800fed0:	f000 80b8 	beq.w	8010044 <_printf_i+0x198>
 800fed4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800fed8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800fedc:	e03a      	b.n	800ff54 <_printf_i+0xa8>
 800fede:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800fee2:	2b15      	cmp	r3, #21
 800fee4:	d8f6      	bhi.n	800fed4 <_printf_i+0x28>
 800fee6:	a101      	add	r1, pc, #4	@ (adr r1, 800feec <_printf_i+0x40>)
 800fee8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800feec:	0800ff45 	.word	0x0800ff45
 800fef0:	0800ff59 	.word	0x0800ff59
 800fef4:	0800fed5 	.word	0x0800fed5
 800fef8:	0800fed5 	.word	0x0800fed5
 800fefc:	0800fed5 	.word	0x0800fed5
 800ff00:	0800fed5 	.word	0x0800fed5
 800ff04:	0800ff59 	.word	0x0800ff59
 800ff08:	0800fed5 	.word	0x0800fed5
 800ff0c:	0800fed5 	.word	0x0800fed5
 800ff10:	0800fed5 	.word	0x0800fed5
 800ff14:	0800fed5 	.word	0x0800fed5
 800ff18:	08010057 	.word	0x08010057
 800ff1c:	0800ff83 	.word	0x0800ff83
 800ff20:	08010011 	.word	0x08010011
 800ff24:	0800fed5 	.word	0x0800fed5
 800ff28:	0800fed5 	.word	0x0800fed5
 800ff2c:	08010079 	.word	0x08010079
 800ff30:	0800fed5 	.word	0x0800fed5
 800ff34:	0800ff83 	.word	0x0800ff83
 800ff38:	0800fed5 	.word	0x0800fed5
 800ff3c:	0800fed5 	.word	0x0800fed5
 800ff40:	08010019 	.word	0x08010019
 800ff44:	6833      	ldr	r3, [r6, #0]
 800ff46:	1d1a      	adds	r2, r3, #4
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	6032      	str	r2, [r6, #0]
 800ff4c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ff50:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ff54:	2301      	movs	r3, #1
 800ff56:	e09c      	b.n	8010092 <_printf_i+0x1e6>
 800ff58:	6833      	ldr	r3, [r6, #0]
 800ff5a:	6820      	ldr	r0, [r4, #0]
 800ff5c:	1d19      	adds	r1, r3, #4
 800ff5e:	6031      	str	r1, [r6, #0]
 800ff60:	0606      	lsls	r6, r0, #24
 800ff62:	d501      	bpl.n	800ff68 <_printf_i+0xbc>
 800ff64:	681d      	ldr	r5, [r3, #0]
 800ff66:	e003      	b.n	800ff70 <_printf_i+0xc4>
 800ff68:	0645      	lsls	r5, r0, #25
 800ff6a:	d5fb      	bpl.n	800ff64 <_printf_i+0xb8>
 800ff6c:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ff70:	2d00      	cmp	r5, #0
 800ff72:	da03      	bge.n	800ff7c <_printf_i+0xd0>
 800ff74:	232d      	movs	r3, #45	@ 0x2d
 800ff76:	426d      	negs	r5, r5
 800ff78:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ff7c:	4858      	ldr	r0, [pc, #352]	@ (80100e0 <_printf_i+0x234>)
 800ff7e:	230a      	movs	r3, #10
 800ff80:	e011      	b.n	800ffa6 <_printf_i+0xfa>
 800ff82:	6821      	ldr	r1, [r4, #0]
 800ff84:	6833      	ldr	r3, [r6, #0]
 800ff86:	0608      	lsls	r0, r1, #24
 800ff88:	f853 5b04 	ldr.w	r5, [r3], #4
 800ff8c:	d402      	bmi.n	800ff94 <_printf_i+0xe8>
 800ff8e:	0649      	lsls	r1, r1, #25
 800ff90:	bf48      	it	mi
 800ff92:	b2ad      	uxthmi	r5, r5
 800ff94:	2f6f      	cmp	r7, #111	@ 0x6f
 800ff96:	4852      	ldr	r0, [pc, #328]	@ (80100e0 <_printf_i+0x234>)
 800ff98:	6033      	str	r3, [r6, #0]
 800ff9a:	bf14      	ite	ne
 800ff9c:	230a      	movne	r3, #10
 800ff9e:	2308      	moveq	r3, #8
 800ffa0:	2100      	movs	r1, #0
 800ffa2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ffa6:	6866      	ldr	r6, [r4, #4]
 800ffa8:	60a6      	str	r6, [r4, #8]
 800ffaa:	2e00      	cmp	r6, #0
 800ffac:	db05      	blt.n	800ffba <_printf_i+0x10e>
 800ffae:	6821      	ldr	r1, [r4, #0]
 800ffb0:	432e      	orrs	r6, r5
 800ffb2:	f021 0104 	bic.w	r1, r1, #4
 800ffb6:	6021      	str	r1, [r4, #0]
 800ffb8:	d04b      	beq.n	8010052 <_printf_i+0x1a6>
 800ffba:	4616      	mov	r6, r2
 800ffbc:	fbb5 f1f3 	udiv	r1, r5, r3
 800ffc0:	fb03 5711 	mls	r7, r3, r1, r5
 800ffc4:	5dc7      	ldrb	r7, [r0, r7]
 800ffc6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ffca:	462f      	mov	r7, r5
 800ffcc:	42bb      	cmp	r3, r7
 800ffce:	460d      	mov	r5, r1
 800ffd0:	d9f4      	bls.n	800ffbc <_printf_i+0x110>
 800ffd2:	2b08      	cmp	r3, #8
 800ffd4:	d10b      	bne.n	800ffee <_printf_i+0x142>
 800ffd6:	6823      	ldr	r3, [r4, #0]
 800ffd8:	07df      	lsls	r7, r3, #31
 800ffda:	d508      	bpl.n	800ffee <_printf_i+0x142>
 800ffdc:	6923      	ldr	r3, [r4, #16]
 800ffde:	6861      	ldr	r1, [r4, #4]
 800ffe0:	4299      	cmp	r1, r3
 800ffe2:	bfde      	ittt	le
 800ffe4:	2330      	movle	r3, #48	@ 0x30
 800ffe6:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ffea:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ffee:	1b92      	subs	r2, r2, r6
 800fff0:	6122      	str	r2, [r4, #16]
 800fff2:	f8cd a000 	str.w	sl, [sp]
 800fff6:	464b      	mov	r3, r9
 800fff8:	aa03      	add	r2, sp, #12
 800fffa:	4621      	mov	r1, r4
 800fffc:	4640      	mov	r0, r8
 800fffe:	f7ff fee7 	bl	800fdd0 <_printf_common>
 8010002:	3001      	adds	r0, #1
 8010004:	d14a      	bne.n	801009c <_printf_i+0x1f0>
 8010006:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801000a:	b004      	add	sp, #16
 801000c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010010:	6823      	ldr	r3, [r4, #0]
 8010012:	f043 0320 	orr.w	r3, r3, #32
 8010016:	6023      	str	r3, [r4, #0]
 8010018:	4832      	ldr	r0, [pc, #200]	@ (80100e4 <_printf_i+0x238>)
 801001a:	2778      	movs	r7, #120	@ 0x78
 801001c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010020:	6823      	ldr	r3, [r4, #0]
 8010022:	6831      	ldr	r1, [r6, #0]
 8010024:	061f      	lsls	r7, r3, #24
 8010026:	f851 5b04 	ldr.w	r5, [r1], #4
 801002a:	d402      	bmi.n	8010032 <_printf_i+0x186>
 801002c:	065f      	lsls	r7, r3, #25
 801002e:	bf48      	it	mi
 8010030:	b2ad      	uxthmi	r5, r5
 8010032:	6031      	str	r1, [r6, #0]
 8010034:	07d9      	lsls	r1, r3, #31
 8010036:	bf44      	itt	mi
 8010038:	f043 0320 	orrmi.w	r3, r3, #32
 801003c:	6023      	strmi	r3, [r4, #0]
 801003e:	b11d      	cbz	r5, 8010048 <_printf_i+0x19c>
 8010040:	2310      	movs	r3, #16
 8010042:	e7ad      	b.n	800ffa0 <_printf_i+0xf4>
 8010044:	4826      	ldr	r0, [pc, #152]	@ (80100e0 <_printf_i+0x234>)
 8010046:	e7e9      	b.n	801001c <_printf_i+0x170>
 8010048:	6823      	ldr	r3, [r4, #0]
 801004a:	f023 0320 	bic.w	r3, r3, #32
 801004e:	6023      	str	r3, [r4, #0]
 8010050:	e7f6      	b.n	8010040 <_printf_i+0x194>
 8010052:	4616      	mov	r6, r2
 8010054:	e7bd      	b.n	800ffd2 <_printf_i+0x126>
 8010056:	6833      	ldr	r3, [r6, #0]
 8010058:	6825      	ldr	r5, [r4, #0]
 801005a:	6961      	ldr	r1, [r4, #20]
 801005c:	1d18      	adds	r0, r3, #4
 801005e:	6030      	str	r0, [r6, #0]
 8010060:	062e      	lsls	r6, r5, #24
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	d501      	bpl.n	801006a <_printf_i+0x1be>
 8010066:	6019      	str	r1, [r3, #0]
 8010068:	e002      	b.n	8010070 <_printf_i+0x1c4>
 801006a:	0668      	lsls	r0, r5, #25
 801006c:	d5fb      	bpl.n	8010066 <_printf_i+0x1ba>
 801006e:	8019      	strh	r1, [r3, #0]
 8010070:	2300      	movs	r3, #0
 8010072:	6123      	str	r3, [r4, #16]
 8010074:	4616      	mov	r6, r2
 8010076:	e7bc      	b.n	800fff2 <_printf_i+0x146>
 8010078:	6833      	ldr	r3, [r6, #0]
 801007a:	1d1a      	adds	r2, r3, #4
 801007c:	6032      	str	r2, [r6, #0]
 801007e:	681e      	ldr	r6, [r3, #0]
 8010080:	6862      	ldr	r2, [r4, #4]
 8010082:	2100      	movs	r1, #0
 8010084:	4630      	mov	r0, r6
 8010086:	f7f0 f8cb 	bl	8000220 <memchr>
 801008a:	b108      	cbz	r0, 8010090 <_printf_i+0x1e4>
 801008c:	1b80      	subs	r0, r0, r6
 801008e:	6060      	str	r0, [r4, #4]
 8010090:	6863      	ldr	r3, [r4, #4]
 8010092:	6123      	str	r3, [r4, #16]
 8010094:	2300      	movs	r3, #0
 8010096:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801009a:	e7aa      	b.n	800fff2 <_printf_i+0x146>
 801009c:	6923      	ldr	r3, [r4, #16]
 801009e:	4632      	mov	r2, r6
 80100a0:	4649      	mov	r1, r9
 80100a2:	4640      	mov	r0, r8
 80100a4:	47d0      	blx	sl
 80100a6:	3001      	adds	r0, #1
 80100a8:	d0ad      	beq.n	8010006 <_printf_i+0x15a>
 80100aa:	6823      	ldr	r3, [r4, #0]
 80100ac:	079b      	lsls	r3, r3, #30
 80100ae:	d413      	bmi.n	80100d8 <_printf_i+0x22c>
 80100b0:	68e0      	ldr	r0, [r4, #12]
 80100b2:	9b03      	ldr	r3, [sp, #12]
 80100b4:	4298      	cmp	r0, r3
 80100b6:	bfb8      	it	lt
 80100b8:	4618      	movlt	r0, r3
 80100ba:	e7a6      	b.n	801000a <_printf_i+0x15e>
 80100bc:	2301      	movs	r3, #1
 80100be:	4632      	mov	r2, r6
 80100c0:	4649      	mov	r1, r9
 80100c2:	4640      	mov	r0, r8
 80100c4:	47d0      	blx	sl
 80100c6:	3001      	adds	r0, #1
 80100c8:	d09d      	beq.n	8010006 <_printf_i+0x15a>
 80100ca:	3501      	adds	r5, #1
 80100cc:	68e3      	ldr	r3, [r4, #12]
 80100ce:	9903      	ldr	r1, [sp, #12]
 80100d0:	1a5b      	subs	r3, r3, r1
 80100d2:	42ab      	cmp	r3, r5
 80100d4:	dcf2      	bgt.n	80100bc <_printf_i+0x210>
 80100d6:	e7eb      	b.n	80100b0 <_printf_i+0x204>
 80100d8:	2500      	movs	r5, #0
 80100da:	f104 0619 	add.w	r6, r4, #25
 80100de:	e7f5      	b.n	80100cc <_printf_i+0x220>
 80100e0:	08012462 	.word	0x08012462
 80100e4:	08012473 	.word	0x08012473

080100e8 <std>:
 80100e8:	2300      	movs	r3, #0
 80100ea:	b510      	push	{r4, lr}
 80100ec:	4604      	mov	r4, r0
 80100ee:	e9c0 3300 	strd	r3, r3, [r0]
 80100f2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80100f6:	6083      	str	r3, [r0, #8]
 80100f8:	8181      	strh	r1, [r0, #12]
 80100fa:	6643      	str	r3, [r0, #100]	@ 0x64
 80100fc:	81c2      	strh	r2, [r0, #14]
 80100fe:	6183      	str	r3, [r0, #24]
 8010100:	4619      	mov	r1, r3
 8010102:	2208      	movs	r2, #8
 8010104:	305c      	adds	r0, #92	@ 0x5c
 8010106:	f000 f92a 	bl	801035e <memset>
 801010a:	4b0d      	ldr	r3, [pc, #52]	@ (8010140 <std+0x58>)
 801010c:	6263      	str	r3, [r4, #36]	@ 0x24
 801010e:	4b0d      	ldr	r3, [pc, #52]	@ (8010144 <std+0x5c>)
 8010110:	62a3      	str	r3, [r4, #40]	@ 0x28
 8010112:	4b0d      	ldr	r3, [pc, #52]	@ (8010148 <std+0x60>)
 8010114:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8010116:	4b0d      	ldr	r3, [pc, #52]	@ (801014c <std+0x64>)
 8010118:	6323      	str	r3, [r4, #48]	@ 0x30
 801011a:	4b0d      	ldr	r3, [pc, #52]	@ (8010150 <std+0x68>)
 801011c:	6224      	str	r4, [r4, #32]
 801011e:	429c      	cmp	r4, r3
 8010120:	d006      	beq.n	8010130 <std+0x48>
 8010122:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8010126:	4294      	cmp	r4, r2
 8010128:	d002      	beq.n	8010130 <std+0x48>
 801012a:	33d0      	adds	r3, #208	@ 0xd0
 801012c:	429c      	cmp	r4, r3
 801012e:	d105      	bne.n	801013c <std+0x54>
 8010130:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8010134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010138:	f000 b99e 	b.w	8010478 <__retarget_lock_init_recursive>
 801013c:	bd10      	pop	{r4, pc}
 801013e:	bf00      	nop
 8010140:	080102d9 	.word	0x080102d9
 8010144:	080102fb 	.word	0x080102fb
 8010148:	08010333 	.word	0x08010333
 801014c:	08010357 	.word	0x08010357
 8010150:	2000258c 	.word	0x2000258c

08010154 <stdio_exit_handler>:
 8010154:	4a02      	ldr	r2, [pc, #8]	@ (8010160 <stdio_exit_handler+0xc>)
 8010156:	4903      	ldr	r1, [pc, #12]	@ (8010164 <stdio_exit_handler+0x10>)
 8010158:	4803      	ldr	r0, [pc, #12]	@ (8010168 <stdio_exit_handler+0x14>)
 801015a:	f000 b869 	b.w	8010230 <_fwalk_sglue>
 801015e:	bf00      	nop
 8010160:	2000010c 	.word	0x2000010c
 8010164:	08011c71 	.word	0x08011c71
 8010168:	2000011c 	.word	0x2000011c

0801016c <cleanup_stdio>:
 801016c:	6841      	ldr	r1, [r0, #4]
 801016e:	4b0c      	ldr	r3, [pc, #48]	@ (80101a0 <cleanup_stdio+0x34>)
 8010170:	4299      	cmp	r1, r3
 8010172:	b510      	push	{r4, lr}
 8010174:	4604      	mov	r4, r0
 8010176:	d001      	beq.n	801017c <cleanup_stdio+0x10>
 8010178:	f001 fd7a 	bl	8011c70 <_fflush_r>
 801017c:	68a1      	ldr	r1, [r4, #8]
 801017e:	4b09      	ldr	r3, [pc, #36]	@ (80101a4 <cleanup_stdio+0x38>)
 8010180:	4299      	cmp	r1, r3
 8010182:	d002      	beq.n	801018a <cleanup_stdio+0x1e>
 8010184:	4620      	mov	r0, r4
 8010186:	f001 fd73 	bl	8011c70 <_fflush_r>
 801018a:	68e1      	ldr	r1, [r4, #12]
 801018c:	4b06      	ldr	r3, [pc, #24]	@ (80101a8 <cleanup_stdio+0x3c>)
 801018e:	4299      	cmp	r1, r3
 8010190:	d004      	beq.n	801019c <cleanup_stdio+0x30>
 8010192:	4620      	mov	r0, r4
 8010194:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010198:	f001 bd6a 	b.w	8011c70 <_fflush_r>
 801019c:	bd10      	pop	{r4, pc}
 801019e:	bf00      	nop
 80101a0:	2000258c 	.word	0x2000258c
 80101a4:	200025f4 	.word	0x200025f4
 80101a8:	2000265c 	.word	0x2000265c

080101ac <global_stdio_init.part.0>:
 80101ac:	b510      	push	{r4, lr}
 80101ae:	4b0b      	ldr	r3, [pc, #44]	@ (80101dc <global_stdio_init.part.0+0x30>)
 80101b0:	4c0b      	ldr	r4, [pc, #44]	@ (80101e0 <global_stdio_init.part.0+0x34>)
 80101b2:	4a0c      	ldr	r2, [pc, #48]	@ (80101e4 <global_stdio_init.part.0+0x38>)
 80101b4:	601a      	str	r2, [r3, #0]
 80101b6:	4620      	mov	r0, r4
 80101b8:	2200      	movs	r2, #0
 80101ba:	2104      	movs	r1, #4
 80101bc:	f7ff ff94 	bl	80100e8 <std>
 80101c0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80101c4:	2201      	movs	r2, #1
 80101c6:	2109      	movs	r1, #9
 80101c8:	f7ff ff8e 	bl	80100e8 <std>
 80101cc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80101d0:	2202      	movs	r2, #2
 80101d2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80101d6:	2112      	movs	r1, #18
 80101d8:	f7ff bf86 	b.w	80100e8 <std>
 80101dc:	200026c4 	.word	0x200026c4
 80101e0:	2000258c 	.word	0x2000258c
 80101e4:	08010155 	.word	0x08010155

080101e8 <__sfp_lock_acquire>:
 80101e8:	4801      	ldr	r0, [pc, #4]	@ (80101f0 <__sfp_lock_acquire+0x8>)
 80101ea:	f000 b946 	b.w	801047a <__retarget_lock_acquire_recursive>
 80101ee:	bf00      	nop
 80101f0:	200026cd 	.word	0x200026cd

080101f4 <__sfp_lock_release>:
 80101f4:	4801      	ldr	r0, [pc, #4]	@ (80101fc <__sfp_lock_release+0x8>)
 80101f6:	f000 b941 	b.w	801047c <__retarget_lock_release_recursive>
 80101fa:	bf00      	nop
 80101fc:	200026cd 	.word	0x200026cd

08010200 <__sinit>:
 8010200:	b510      	push	{r4, lr}
 8010202:	4604      	mov	r4, r0
 8010204:	f7ff fff0 	bl	80101e8 <__sfp_lock_acquire>
 8010208:	6a23      	ldr	r3, [r4, #32]
 801020a:	b11b      	cbz	r3, 8010214 <__sinit+0x14>
 801020c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8010210:	f7ff bff0 	b.w	80101f4 <__sfp_lock_release>
 8010214:	4b04      	ldr	r3, [pc, #16]	@ (8010228 <__sinit+0x28>)
 8010216:	6223      	str	r3, [r4, #32]
 8010218:	4b04      	ldr	r3, [pc, #16]	@ (801022c <__sinit+0x2c>)
 801021a:	681b      	ldr	r3, [r3, #0]
 801021c:	2b00      	cmp	r3, #0
 801021e:	d1f5      	bne.n	801020c <__sinit+0xc>
 8010220:	f7ff ffc4 	bl	80101ac <global_stdio_init.part.0>
 8010224:	e7f2      	b.n	801020c <__sinit+0xc>
 8010226:	bf00      	nop
 8010228:	0801016d 	.word	0x0801016d
 801022c:	200026c4 	.word	0x200026c4

08010230 <_fwalk_sglue>:
 8010230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010234:	4607      	mov	r7, r0
 8010236:	4688      	mov	r8, r1
 8010238:	4614      	mov	r4, r2
 801023a:	2600      	movs	r6, #0
 801023c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8010240:	f1b9 0901 	subs.w	r9, r9, #1
 8010244:	d505      	bpl.n	8010252 <_fwalk_sglue+0x22>
 8010246:	6824      	ldr	r4, [r4, #0]
 8010248:	2c00      	cmp	r4, #0
 801024a:	d1f7      	bne.n	801023c <_fwalk_sglue+0xc>
 801024c:	4630      	mov	r0, r6
 801024e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010252:	89ab      	ldrh	r3, [r5, #12]
 8010254:	2b01      	cmp	r3, #1
 8010256:	d907      	bls.n	8010268 <_fwalk_sglue+0x38>
 8010258:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801025c:	3301      	adds	r3, #1
 801025e:	d003      	beq.n	8010268 <_fwalk_sglue+0x38>
 8010260:	4629      	mov	r1, r5
 8010262:	4638      	mov	r0, r7
 8010264:	47c0      	blx	r8
 8010266:	4306      	orrs	r6, r0
 8010268:	3568      	adds	r5, #104	@ 0x68
 801026a:	e7e9      	b.n	8010240 <_fwalk_sglue+0x10>

0801026c <sniprintf>:
 801026c:	b40c      	push	{r2, r3}
 801026e:	b530      	push	{r4, r5, lr}
 8010270:	4b18      	ldr	r3, [pc, #96]	@ (80102d4 <sniprintf+0x68>)
 8010272:	1e0c      	subs	r4, r1, #0
 8010274:	681d      	ldr	r5, [r3, #0]
 8010276:	b09d      	sub	sp, #116	@ 0x74
 8010278:	da08      	bge.n	801028c <sniprintf+0x20>
 801027a:	238b      	movs	r3, #139	@ 0x8b
 801027c:	602b      	str	r3, [r5, #0]
 801027e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010282:	b01d      	add	sp, #116	@ 0x74
 8010284:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010288:	b002      	add	sp, #8
 801028a:	4770      	bx	lr
 801028c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8010290:	f8ad 3014 	strh.w	r3, [sp, #20]
 8010294:	f04f 0300 	mov.w	r3, #0
 8010298:	931b      	str	r3, [sp, #108]	@ 0x6c
 801029a:	bf14      	ite	ne
 801029c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80102a0:	4623      	moveq	r3, r4
 80102a2:	9304      	str	r3, [sp, #16]
 80102a4:	9307      	str	r3, [sp, #28]
 80102a6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80102aa:	9002      	str	r0, [sp, #8]
 80102ac:	9006      	str	r0, [sp, #24]
 80102ae:	f8ad 3016 	strh.w	r3, [sp, #22]
 80102b2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80102b4:	ab21      	add	r3, sp, #132	@ 0x84
 80102b6:	a902      	add	r1, sp, #8
 80102b8:	4628      	mov	r0, r5
 80102ba:	9301      	str	r3, [sp, #4]
 80102bc:	f001 fb58 	bl	8011970 <_svfiprintf_r>
 80102c0:	1c43      	adds	r3, r0, #1
 80102c2:	bfbc      	itt	lt
 80102c4:	238b      	movlt	r3, #139	@ 0x8b
 80102c6:	602b      	strlt	r3, [r5, #0]
 80102c8:	2c00      	cmp	r4, #0
 80102ca:	d0da      	beq.n	8010282 <sniprintf+0x16>
 80102cc:	9b02      	ldr	r3, [sp, #8]
 80102ce:	2200      	movs	r2, #0
 80102d0:	701a      	strb	r2, [r3, #0]
 80102d2:	e7d6      	b.n	8010282 <sniprintf+0x16>
 80102d4:	20000118 	.word	0x20000118

080102d8 <__sread>:
 80102d8:	b510      	push	{r4, lr}
 80102da:	460c      	mov	r4, r1
 80102dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80102e0:	f000 f86c 	bl	80103bc <_read_r>
 80102e4:	2800      	cmp	r0, #0
 80102e6:	bfab      	itete	ge
 80102e8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80102ea:	89a3      	ldrhlt	r3, [r4, #12]
 80102ec:	181b      	addge	r3, r3, r0
 80102ee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80102f2:	bfac      	ite	ge
 80102f4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80102f6:	81a3      	strhlt	r3, [r4, #12]
 80102f8:	bd10      	pop	{r4, pc}

080102fa <__swrite>:
 80102fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102fe:	461f      	mov	r7, r3
 8010300:	898b      	ldrh	r3, [r1, #12]
 8010302:	05db      	lsls	r3, r3, #23
 8010304:	4605      	mov	r5, r0
 8010306:	460c      	mov	r4, r1
 8010308:	4616      	mov	r6, r2
 801030a:	d505      	bpl.n	8010318 <__swrite+0x1e>
 801030c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010310:	2302      	movs	r3, #2
 8010312:	2200      	movs	r2, #0
 8010314:	f000 f840 	bl	8010398 <_lseek_r>
 8010318:	89a3      	ldrh	r3, [r4, #12]
 801031a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801031e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8010322:	81a3      	strh	r3, [r4, #12]
 8010324:	4632      	mov	r2, r6
 8010326:	463b      	mov	r3, r7
 8010328:	4628      	mov	r0, r5
 801032a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801032e:	f000 b867 	b.w	8010400 <_write_r>

08010332 <__sseek>:
 8010332:	b510      	push	{r4, lr}
 8010334:	460c      	mov	r4, r1
 8010336:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801033a:	f000 f82d 	bl	8010398 <_lseek_r>
 801033e:	1c43      	adds	r3, r0, #1
 8010340:	89a3      	ldrh	r3, [r4, #12]
 8010342:	bf15      	itete	ne
 8010344:	6560      	strne	r0, [r4, #84]	@ 0x54
 8010346:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801034a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801034e:	81a3      	strheq	r3, [r4, #12]
 8010350:	bf18      	it	ne
 8010352:	81a3      	strhne	r3, [r4, #12]
 8010354:	bd10      	pop	{r4, pc}

08010356 <__sclose>:
 8010356:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801035a:	f000 b80d 	b.w	8010378 <_close_r>

0801035e <memset>:
 801035e:	4402      	add	r2, r0
 8010360:	4603      	mov	r3, r0
 8010362:	4293      	cmp	r3, r2
 8010364:	d100      	bne.n	8010368 <memset+0xa>
 8010366:	4770      	bx	lr
 8010368:	f803 1b01 	strb.w	r1, [r3], #1
 801036c:	e7f9      	b.n	8010362 <memset+0x4>
	...

08010370 <_localeconv_r>:
 8010370:	4800      	ldr	r0, [pc, #0]	@ (8010374 <_localeconv_r+0x4>)
 8010372:	4770      	bx	lr
 8010374:	20000258 	.word	0x20000258

08010378 <_close_r>:
 8010378:	b538      	push	{r3, r4, r5, lr}
 801037a:	4d06      	ldr	r5, [pc, #24]	@ (8010394 <_close_r+0x1c>)
 801037c:	2300      	movs	r3, #0
 801037e:	4604      	mov	r4, r0
 8010380:	4608      	mov	r0, r1
 8010382:	602b      	str	r3, [r5, #0]
 8010384:	f7f2 fe0a 	bl	8002f9c <_close>
 8010388:	1c43      	adds	r3, r0, #1
 801038a:	d102      	bne.n	8010392 <_close_r+0x1a>
 801038c:	682b      	ldr	r3, [r5, #0]
 801038e:	b103      	cbz	r3, 8010392 <_close_r+0x1a>
 8010390:	6023      	str	r3, [r4, #0]
 8010392:	bd38      	pop	{r3, r4, r5, pc}
 8010394:	200026c8 	.word	0x200026c8

08010398 <_lseek_r>:
 8010398:	b538      	push	{r3, r4, r5, lr}
 801039a:	4d07      	ldr	r5, [pc, #28]	@ (80103b8 <_lseek_r+0x20>)
 801039c:	4604      	mov	r4, r0
 801039e:	4608      	mov	r0, r1
 80103a0:	4611      	mov	r1, r2
 80103a2:	2200      	movs	r2, #0
 80103a4:	602a      	str	r2, [r5, #0]
 80103a6:	461a      	mov	r2, r3
 80103a8:	f7f2 fe1f 	bl	8002fea <_lseek>
 80103ac:	1c43      	adds	r3, r0, #1
 80103ae:	d102      	bne.n	80103b6 <_lseek_r+0x1e>
 80103b0:	682b      	ldr	r3, [r5, #0]
 80103b2:	b103      	cbz	r3, 80103b6 <_lseek_r+0x1e>
 80103b4:	6023      	str	r3, [r4, #0]
 80103b6:	bd38      	pop	{r3, r4, r5, pc}
 80103b8:	200026c8 	.word	0x200026c8

080103bc <_read_r>:
 80103bc:	b538      	push	{r3, r4, r5, lr}
 80103be:	4d07      	ldr	r5, [pc, #28]	@ (80103dc <_read_r+0x20>)
 80103c0:	4604      	mov	r4, r0
 80103c2:	4608      	mov	r0, r1
 80103c4:	4611      	mov	r1, r2
 80103c6:	2200      	movs	r2, #0
 80103c8:	602a      	str	r2, [r5, #0]
 80103ca:	461a      	mov	r2, r3
 80103cc:	f7f2 fdad 	bl	8002f2a <_read>
 80103d0:	1c43      	adds	r3, r0, #1
 80103d2:	d102      	bne.n	80103da <_read_r+0x1e>
 80103d4:	682b      	ldr	r3, [r5, #0]
 80103d6:	b103      	cbz	r3, 80103da <_read_r+0x1e>
 80103d8:	6023      	str	r3, [r4, #0]
 80103da:	bd38      	pop	{r3, r4, r5, pc}
 80103dc:	200026c8 	.word	0x200026c8

080103e0 <_sbrk_r>:
 80103e0:	b538      	push	{r3, r4, r5, lr}
 80103e2:	4d06      	ldr	r5, [pc, #24]	@ (80103fc <_sbrk_r+0x1c>)
 80103e4:	2300      	movs	r3, #0
 80103e6:	4604      	mov	r4, r0
 80103e8:	4608      	mov	r0, r1
 80103ea:	602b      	str	r3, [r5, #0]
 80103ec:	f7f2 fe0a 	bl	8003004 <_sbrk>
 80103f0:	1c43      	adds	r3, r0, #1
 80103f2:	d102      	bne.n	80103fa <_sbrk_r+0x1a>
 80103f4:	682b      	ldr	r3, [r5, #0]
 80103f6:	b103      	cbz	r3, 80103fa <_sbrk_r+0x1a>
 80103f8:	6023      	str	r3, [r4, #0]
 80103fa:	bd38      	pop	{r3, r4, r5, pc}
 80103fc:	200026c8 	.word	0x200026c8

08010400 <_write_r>:
 8010400:	b538      	push	{r3, r4, r5, lr}
 8010402:	4d07      	ldr	r5, [pc, #28]	@ (8010420 <_write_r+0x20>)
 8010404:	4604      	mov	r4, r0
 8010406:	4608      	mov	r0, r1
 8010408:	4611      	mov	r1, r2
 801040a:	2200      	movs	r2, #0
 801040c:	602a      	str	r2, [r5, #0]
 801040e:	461a      	mov	r2, r3
 8010410:	f7f2 fda8 	bl	8002f64 <_write>
 8010414:	1c43      	adds	r3, r0, #1
 8010416:	d102      	bne.n	801041e <_write_r+0x1e>
 8010418:	682b      	ldr	r3, [r5, #0]
 801041a:	b103      	cbz	r3, 801041e <_write_r+0x1e>
 801041c:	6023      	str	r3, [r4, #0]
 801041e:	bd38      	pop	{r3, r4, r5, pc}
 8010420:	200026c8 	.word	0x200026c8

08010424 <__errno>:
 8010424:	4b01      	ldr	r3, [pc, #4]	@ (801042c <__errno+0x8>)
 8010426:	6818      	ldr	r0, [r3, #0]
 8010428:	4770      	bx	lr
 801042a:	bf00      	nop
 801042c:	20000118 	.word	0x20000118

08010430 <__libc_init_array>:
 8010430:	b570      	push	{r4, r5, r6, lr}
 8010432:	4d0d      	ldr	r5, [pc, #52]	@ (8010468 <__libc_init_array+0x38>)
 8010434:	4c0d      	ldr	r4, [pc, #52]	@ (801046c <__libc_init_array+0x3c>)
 8010436:	1b64      	subs	r4, r4, r5
 8010438:	10a4      	asrs	r4, r4, #2
 801043a:	2600      	movs	r6, #0
 801043c:	42a6      	cmp	r6, r4
 801043e:	d109      	bne.n	8010454 <__libc_init_array+0x24>
 8010440:	4d0b      	ldr	r5, [pc, #44]	@ (8010470 <__libc_init_array+0x40>)
 8010442:	4c0c      	ldr	r4, [pc, #48]	@ (8010474 <__libc_init_array+0x44>)
 8010444:	f001 ffa2 	bl	801238c <_init>
 8010448:	1b64      	subs	r4, r4, r5
 801044a:	10a4      	asrs	r4, r4, #2
 801044c:	2600      	movs	r6, #0
 801044e:	42a6      	cmp	r6, r4
 8010450:	d105      	bne.n	801045e <__libc_init_array+0x2e>
 8010452:	bd70      	pop	{r4, r5, r6, pc}
 8010454:	f855 3b04 	ldr.w	r3, [r5], #4
 8010458:	4798      	blx	r3
 801045a:	3601      	adds	r6, #1
 801045c:	e7ee      	b.n	801043c <__libc_init_array+0xc>
 801045e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010462:	4798      	blx	r3
 8010464:	3601      	adds	r6, #1
 8010466:	e7f2      	b.n	801044e <__libc_init_array+0x1e>
 8010468:	080127cc 	.word	0x080127cc
 801046c:	080127cc 	.word	0x080127cc
 8010470:	080127cc 	.word	0x080127cc
 8010474:	080127d0 	.word	0x080127d0

08010478 <__retarget_lock_init_recursive>:
 8010478:	4770      	bx	lr

0801047a <__retarget_lock_acquire_recursive>:
 801047a:	4770      	bx	lr

0801047c <__retarget_lock_release_recursive>:
 801047c:	4770      	bx	lr

0801047e <quorem>:
 801047e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010482:	6903      	ldr	r3, [r0, #16]
 8010484:	690c      	ldr	r4, [r1, #16]
 8010486:	42a3      	cmp	r3, r4
 8010488:	4607      	mov	r7, r0
 801048a:	db7e      	blt.n	801058a <quorem+0x10c>
 801048c:	3c01      	subs	r4, #1
 801048e:	f101 0814 	add.w	r8, r1, #20
 8010492:	00a3      	lsls	r3, r4, #2
 8010494:	f100 0514 	add.w	r5, r0, #20
 8010498:	9300      	str	r3, [sp, #0]
 801049a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801049e:	9301      	str	r3, [sp, #4]
 80104a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80104a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80104a8:	3301      	adds	r3, #1
 80104aa:	429a      	cmp	r2, r3
 80104ac:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80104b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80104b4:	d32e      	bcc.n	8010514 <quorem+0x96>
 80104b6:	f04f 0a00 	mov.w	sl, #0
 80104ba:	46c4      	mov	ip, r8
 80104bc:	46ae      	mov	lr, r5
 80104be:	46d3      	mov	fp, sl
 80104c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80104c4:	b298      	uxth	r0, r3
 80104c6:	fb06 a000 	mla	r0, r6, r0, sl
 80104ca:	0c02      	lsrs	r2, r0, #16
 80104cc:	0c1b      	lsrs	r3, r3, #16
 80104ce:	fb06 2303 	mla	r3, r6, r3, r2
 80104d2:	f8de 2000 	ldr.w	r2, [lr]
 80104d6:	b280      	uxth	r0, r0
 80104d8:	b292      	uxth	r2, r2
 80104da:	1a12      	subs	r2, r2, r0
 80104dc:	445a      	add	r2, fp
 80104de:	f8de 0000 	ldr.w	r0, [lr]
 80104e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80104e6:	b29b      	uxth	r3, r3
 80104e8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80104ec:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80104f0:	b292      	uxth	r2, r2
 80104f2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80104f6:	45e1      	cmp	r9, ip
 80104f8:	f84e 2b04 	str.w	r2, [lr], #4
 80104fc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010500:	d2de      	bcs.n	80104c0 <quorem+0x42>
 8010502:	9b00      	ldr	r3, [sp, #0]
 8010504:	58eb      	ldr	r3, [r5, r3]
 8010506:	b92b      	cbnz	r3, 8010514 <quorem+0x96>
 8010508:	9b01      	ldr	r3, [sp, #4]
 801050a:	3b04      	subs	r3, #4
 801050c:	429d      	cmp	r5, r3
 801050e:	461a      	mov	r2, r3
 8010510:	d32f      	bcc.n	8010572 <quorem+0xf4>
 8010512:	613c      	str	r4, [r7, #16]
 8010514:	4638      	mov	r0, r7
 8010516:	f001 f8c7 	bl	80116a8 <__mcmp>
 801051a:	2800      	cmp	r0, #0
 801051c:	db25      	blt.n	801056a <quorem+0xec>
 801051e:	4629      	mov	r1, r5
 8010520:	2000      	movs	r0, #0
 8010522:	f858 2b04 	ldr.w	r2, [r8], #4
 8010526:	f8d1 c000 	ldr.w	ip, [r1]
 801052a:	fa1f fe82 	uxth.w	lr, r2
 801052e:	fa1f f38c 	uxth.w	r3, ip
 8010532:	eba3 030e 	sub.w	r3, r3, lr
 8010536:	4403      	add	r3, r0
 8010538:	0c12      	lsrs	r2, r2, #16
 801053a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801053e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010542:	b29b      	uxth	r3, r3
 8010544:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010548:	45c1      	cmp	r9, r8
 801054a:	f841 3b04 	str.w	r3, [r1], #4
 801054e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010552:	d2e6      	bcs.n	8010522 <quorem+0xa4>
 8010554:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8010558:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801055c:	b922      	cbnz	r2, 8010568 <quorem+0xea>
 801055e:	3b04      	subs	r3, #4
 8010560:	429d      	cmp	r5, r3
 8010562:	461a      	mov	r2, r3
 8010564:	d30b      	bcc.n	801057e <quorem+0x100>
 8010566:	613c      	str	r4, [r7, #16]
 8010568:	3601      	adds	r6, #1
 801056a:	4630      	mov	r0, r6
 801056c:	b003      	add	sp, #12
 801056e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010572:	6812      	ldr	r2, [r2, #0]
 8010574:	3b04      	subs	r3, #4
 8010576:	2a00      	cmp	r2, #0
 8010578:	d1cb      	bne.n	8010512 <quorem+0x94>
 801057a:	3c01      	subs	r4, #1
 801057c:	e7c6      	b.n	801050c <quorem+0x8e>
 801057e:	6812      	ldr	r2, [r2, #0]
 8010580:	3b04      	subs	r3, #4
 8010582:	2a00      	cmp	r2, #0
 8010584:	d1ef      	bne.n	8010566 <quorem+0xe8>
 8010586:	3c01      	subs	r4, #1
 8010588:	e7ea      	b.n	8010560 <quorem+0xe2>
 801058a:	2000      	movs	r0, #0
 801058c:	e7ee      	b.n	801056c <quorem+0xee>
	...

08010590 <_dtoa_r>:
 8010590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010594:	69c7      	ldr	r7, [r0, #28]
 8010596:	b097      	sub	sp, #92	@ 0x5c
 8010598:	ed8d 0b04 	vstr	d0, [sp, #16]
 801059c:	ec55 4b10 	vmov	r4, r5, d0
 80105a0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80105a2:	9107      	str	r1, [sp, #28]
 80105a4:	4681      	mov	r9, r0
 80105a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80105a8:	9311      	str	r3, [sp, #68]	@ 0x44
 80105aa:	b97f      	cbnz	r7, 80105cc <_dtoa_r+0x3c>
 80105ac:	2010      	movs	r0, #16
 80105ae:	f7ff f887 	bl	800f6c0 <malloc>
 80105b2:	4602      	mov	r2, r0
 80105b4:	f8c9 001c 	str.w	r0, [r9, #28]
 80105b8:	b920      	cbnz	r0, 80105c4 <_dtoa_r+0x34>
 80105ba:	4ba9      	ldr	r3, [pc, #676]	@ (8010860 <_dtoa_r+0x2d0>)
 80105bc:	21ef      	movs	r1, #239	@ 0xef
 80105be:	48a9      	ldr	r0, [pc, #676]	@ (8010864 <_dtoa_r+0x2d4>)
 80105c0:	f001 fba6 	bl	8011d10 <__assert_func>
 80105c4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80105c8:	6007      	str	r7, [r0, #0]
 80105ca:	60c7      	str	r7, [r0, #12]
 80105cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80105d0:	6819      	ldr	r1, [r3, #0]
 80105d2:	b159      	cbz	r1, 80105ec <_dtoa_r+0x5c>
 80105d4:	685a      	ldr	r2, [r3, #4]
 80105d6:	604a      	str	r2, [r1, #4]
 80105d8:	2301      	movs	r3, #1
 80105da:	4093      	lsls	r3, r2
 80105dc:	608b      	str	r3, [r1, #8]
 80105de:	4648      	mov	r0, r9
 80105e0:	f000 fe30 	bl	8011244 <_Bfree>
 80105e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80105e8:	2200      	movs	r2, #0
 80105ea:	601a      	str	r2, [r3, #0]
 80105ec:	1e2b      	subs	r3, r5, #0
 80105ee:	bfb9      	ittee	lt
 80105f0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80105f4:	9305      	strlt	r3, [sp, #20]
 80105f6:	2300      	movge	r3, #0
 80105f8:	6033      	strge	r3, [r6, #0]
 80105fa:	9f05      	ldr	r7, [sp, #20]
 80105fc:	4b9a      	ldr	r3, [pc, #616]	@ (8010868 <_dtoa_r+0x2d8>)
 80105fe:	bfbc      	itt	lt
 8010600:	2201      	movlt	r2, #1
 8010602:	6032      	strlt	r2, [r6, #0]
 8010604:	43bb      	bics	r3, r7
 8010606:	d112      	bne.n	801062e <_dtoa_r+0x9e>
 8010608:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801060a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801060e:	6013      	str	r3, [r2, #0]
 8010610:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010614:	4323      	orrs	r3, r4
 8010616:	f000 855a 	beq.w	80110ce <_dtoa_r+0xb3e>
 801061a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801061c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801087c <_dtoa_r+0x2ec>
 8010620:	2b00      	cmp	r3, #0
 8010622:	f000 855c 	beq.w	80110de <_dtoa_r+0xb4e>
 8010626:	f10a 0303 	add.w	r3, sl, #3
 801062a:	f000 bd56 	b.w	80110da <_dtoa_r+0xb4a>
 801062e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8010632:	2200      	movs	r2, #0
 8010634:	ec51 0b17 	vmov	r0, r1, d7
 8010638:	2300      	movs	r3, #0
 801063a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801063e:	f7f0 fa6b 	bl	8000b18 <__aeabi_dcmpeq>
 8010642:	4680      	mov	r8, r0
 8010644:	b158      	cbz	r0, 801065e <_dtoa_r+0xce>
 8010646:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010648:	2301      	movs	r3, #1
 801064a:	6013      	str	r3, [r2, #0]
 801064c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801064e:	b113      	cbz	r3, 8010656 <_dtoa_r+0xc6>
 8010650:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8010652:	4b86      	ldr	r3, [pc, #536]	@ (801086c <_dtoa_r+0x2dc>)
 8010654:	6013      	str	r3, [r2, #0]
 8010656:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010880 <_dtoa_r+0x2f0>
 801065a:	f000 bd40 	b.w	80110de <_dtoa_r+0xb4e>
 801065e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8010662:	aa14      	add	r2, sp, #80	@ 0x50
 8010664:	a915      	add	r1, sp, #84	@ 0x54
 8010666:	4648      	mov	r0, r9
 8010668:	f001 f8ce 	bl	8011808 <__d2b>
 801066c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010670:	9002      	str	r0, [sp, #8]
 8010672:	2e00      	cmp	r6, #0
 8010674:	d078      	beq.n	8010768 <_dtoa_r+0x1d8>
 8010676:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010678:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801067c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010680:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010684:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8010688:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801068c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8010690:	4619      	mov	r1, r3
 8010692:	2200      	movs	r2, #0
 8010694:	4b76      	ldr	r3, [pc, #472]	@ (8010870 <_dtoa_r+0x2e0>)
 8010696:	f7ef fe1f 	bl	80002d8 <__aeabi_dsub>
 801069a:	a36b      	add	r3, pc, #428	@ (adr r3, 8010848 <_dtoa_r+0x2b8>)
 801069c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106a0:	f7ef ffd2 	bl	8000648 <__aeabi_dmul>
 80106a4:	a36a      	add	r3, pc, #424	@ (adr r3, 8010850 <_dtoa_r+0x2c0>)
 80106a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106aa:	f7ef fe17 	bl	80002dc <__adddf3>
 80106ae:	4604      	mov	r4, r0
 80106b0:	4630      	mov	r0, r6
 80106b2:	460d      	mov	r5, r1
 80106b4:	f7ef ff5e 	bl	8000574 <__aeabi_i2d>
 80106b8:	a367      	add	r3, pc, #412	@ (adr r3, 8010858 <_dtoa_r+0x2c8>)
 80106ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106be:	f7ef ffc3 	bl	8000648 <__aeabi_dmul>
 80106c2:	4602      	mov	r2, r0
 80106c4:	460b      	mov	r3, r1
 80106c6:	4620      	mov	r0, r4
 80106c8:	4629      	mov	r1, r5
 80106ca:	f7ef fe07 	bl	80002dc <__adddf3>
 80106ce:	4604      	mov	r4, r0
 80106d0:	460d      	mov	r5, r1
 80106d2:	f7f0 fa69 	bl	8000ba8 <__aeabi_d2iz>
 80106d6:	2200      	movs	r2, #0
 80106d8:	4607      	mov	r7, r0
 80106da:	2300      	movs	r3, #0
 80106dc:	4620      	mov	r0, r4
 80106de:	4629      	mov	r1, r5
 80106e0:	f7f0 fa24 	bl	8000b2c <__aeabi_dcmplt>
 80106e4:	b140      	cbz	r0, 80106f8 <_dtoa_r+0x168>
 80106e6:	4638      	mov	r0, r7
 80106e8:	f7ef ff44 	bl	8000574 <__aeabi_i2d>
 80106ec:	4622      	mov	r2, r4
 80106ee:	462b      	mov	r3, r5
 80106f0:	f7f0 fa12 	bl	8000b18 <__aeabi_dcmpeq>
 80106f4:	b900      	cbnz	r0, 80106f8 <_dtoa_r+0x168>
 80106f6:	3f01      	subs	r7, #1
 80106f8:	2f16      	cmp	r7, #22
 80106fa:	d852      	bhi.n	80107a2 <_dtoa_r+0x212>
 80106fc:	4b5d      	ldr	r3, [pc, #372]	@ (8010874 <_dtoa_r+0x2e4>)
 80106fe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010706:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801070a:	f7f0 fa0f 	bl	8000b2c <__aeabi_dcmplt>
 801070e:	2800      	cmp	r0, #0
 8010710:	d049      	beq.n	80107a6 <_dtoa_r+0x216>
 8010712:	3f01      	subs	r7, #1
 8010714:	2300      	movs	r3, #0
 8010716:	9310      	str	r3, [sp, #64]	@ 0x40
 8010718:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801071a:	1b9b      	subs	r3, r3, r6
 801071c:	1e5a      	subs	r2, r3, #1
 801071e:	bf45      	ittet	mi
 8010720:	f1c3 0301 	rsbmi	r3, r3, #1
 8010724:	9300      	strmi	r3, [sp, #0]
 8010726:	2300      	movpl	r3, #0
 8010728:	2300      	movmi	r3, #0
 801072a:	9206      	str	r2, [sp, #24]
 801072c:	bf54      	ite	pl
 801072e:	9300      	strpl	r3, [sp, #0]
 8010730:	9306      	strmi	r3, [sp, #24]
 8010732:	2f00      	cmp	r7, #0
 8010734:	db39      	blt.n	80107aa <_dtoa_r+0x21a>
 8010736:	9b06      	ldr	r3, [sp, #24]
 8010738:	970d      	str	r7, [sp, #52]	@ 0x34
 801073a:	443b      	add	r3, r7
 801073c:	9306      	str	r3, [sp, #24]
 801073e:	2300      	movs	r3, #0
 8010740:	9308      	str	r3, [sp, #32]
 8010742:	9b07      	ldr	r3, [sp, #28]
 8010744:	2b09      	cmp	r3, #9
 8010746:	d863      	bhi.n	8010810 <_dtoa_r+0x280>
 8010748:	2b05      	cmp	r3, #5
 801074a:	bfc4      	itt	gt
 801074c:	3b04      	subgt	r3, #4
 801074e:	9307      	strgt	r3, [sp, #28]
 8010750:	9b07      	ldr	r3, [sp, #28]
 8010752:	f1a3 0302 	sub.w	r3, r3, #2
 8010756:	bfcc      	ite	gt
 8010758:	2400      	movgt	r4, #0
 801075a:	2401      	movle	r4, #1
 801075c:	2b03      	cmp	r3, #3
 801075e:	d863      	bhi.n	8010828 <_dtoa_r+0x298>
 8010760:	e8df f003 	tbb	[pc, r3]
 8010764:	2b375452 	.word	0x2b375452
 8010768:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801076c:	441e      	add	r6, r3
 801076e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010772:	2b20      	cmp	r3, #32
 8010774:	bfc1      	itttt	gt
 8010776:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801077a:	409f      	lslgt	r7, r3
 801077c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010780:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010784:	bfd6      	itet	le
 8010786:	f1c3 0320 	rsble	r3, r3, #32
 801078a:	ea47 0003 	orrgt.w	r0, r7, r3
 801078e:	fa04 f003 	lslle.w	r0, r4, r3
 8010792:	f7ef fedf 	bl	8000554 <__aeabi_ui2d>
 8010796:	2201      	movs	r2, #1
 8010798:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801079c:	3e01      	subs	r6, #1
 801079e:	9212      	str	r2, [sp, #72]	@ 0x48
 80107a0:	e776      	b.n	8010690 <_dtoa_r+0x100>
 80107a2:	2301      	movs	r3, #1
 80107a4:	e7b7      	b.n	8010716 <_dtoa_r+0x186>
 80107a6:	9010      	str	r0, [sp, #64]	@ 0x40
 80107a8:	e7b6      	b.n	8010718 <_dtoa_r+0x188>
 80107aa:	9b00      	ldr	r3, [sp, #0]
 80107ac:	1bdb      	subs	r3, r3, r7
 80107ae:	9300      	str	r3, [sp, #0]
 80107b0:	427b      	negs	r3, r7
 80107b2:	9308      	str	r3, [sp, #32]
 80107b4:	2300      	movs	r3, #0
 80107b6:	930d      	str	r3, [sp, #52]	@ 0x34
 80107b8:	e7c3      	b.n	8010742 <_dtoa_r+0x1b2>
 80107ba:	2301      	movs	r3, #1
 80107bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80107be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80107c0:	eb07 0b03 	add.w	fp, r7, r3
 80107c4:	f10b 0301 	add.w	r3, fp, #1
 80107c8:	2b01      	cmp	r3, #1
 80107ca:	9303      	str	r3, [sp, #12]
 80107cc:	bfb8      	it	lt
 80107ce:	2301      	movlt	r3, #1
 80107d0:	e006      	b.n	80107e0 <_dtoa_r+0x250>
 80107d2:	2301      	movs	r3, #1
 80107d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80107d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80107d8:	2b00      	cmp	r3, #0
 80107da:	dd28      	ble.n	801082e <_dtoa_r+0x29e>
 80107dc:	469b      	mov	fp, r3
 80107de:	9303      	str	r3, [sp, #12]
 80107e0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80107e4:	2100      	movs	r1, #0
 80107e6:	2204      	movs	r2, #4
 80107e8:	f102 0514 	add.w	r5, r2, #20
 80107ec:	429d      	cmp	r5, r3
 80107ee:	d926      	bls.n	801083e <_dtoa_r+0x2ae>
 80107f0:	6041      	str	r1, [r0, #4]
 80107f2:	4648      	mov	r0, r9
 80107f4:	f000 fce6 	bl	80111c4 <_Balloc>
 80107f8:	4682      	mov	sl, r0
 80107fa:	2800      	cmp	r0, #0
 80107fc:	d142      	bne.n	8010884 <_dtoa_r+0x2f4>
 80107fe:	4b1e      	ldr	r3, [pc, #120]	@ (8010878 <_dtoa_r+0x2e8>)
 8010800:	4602      	mov	r2, r0
 8010802:	f240 11af 	movw	r1, #431	@ 0x1af
 8010806:	e6da      	b.n	80105be <_dtoa_r+0x2e>
 8010808:	2300      	movs	r3, #0
 801080a:	e7e3      	b.n	80107d4 <_dtoa_r+0x244>
 801080c:	2300      	movs	r3, #0
 801080e:	e7d5      	b.n	80107bc <_dtoa_r+0x22c>
 8010810:	2401      	movs	r4, #1
 8010812:	2300      	movs	r3, #0
 8010814:	9307      	str	r3, [sp, #28]
 8010816:	9409      	str	r4, [sp, #36]	@ 0x24
 8010818:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801081c:	2200      	movs	r2, #0
 801081e:	f8cd b00c 	str.w	fp, [sp, #12]
 8010822:	2312      	movs	r3, #18
 8010824:	920c      	str	r2, [sp, #48]	@ 0x30
 8010826:	e7db      	b.n	80107e0 <_dtoa_r+0x250>
 8010828:	2301      	movs	r3, #1
 801082a:	9309      	str	r3, [sp, #36]	@ 0x24
 801082c:	e7f4      	b.n	8010818 <_dtoa_r+0x288>
 801082e:	f04f 0b01 	mov.w	fp, #1
 8010832:	f8cd b00c 	str.w	fp, [sp, #12]
 8010836:	465b      	mov	r3, fp
 8010838:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801083c:	e7d0      	b.n	80107e0 <_dtoa_r+0x250>
 801083e:	3101      	adds	r1, #1
 8010840:	0052      	lsls	r2, r2, #1
 8010842:	e7d1      	b.n	80107e8 <_dtoa_r+0x258>
 8010844:	f3af 8000 	nop.w
 8010848:	636f4361 	.word	0x636f4361
 801084c:	3fd287a7 	.word	0x3fd287a7
 8010850:	8b60c8b3 	.word	0x8b60c8b3
 8010854:	3fc68a28 	.word	0x3fc68a28
 8010858:	509f79fb 	.word	0x509f79fb
 801085c:	3fd34413 	.word	0x3fd34413
 8010860:	08012491 	.word	0x08012491
 8010864:	080124a8 	.word	0x080124a8
 8010868:	7ff00000 	.word	0x7ff00000
 801086c:	08012461 	.word	0x08012461
 8010870:	3ff80000 	.word	0x3ff80000
 8010874:	080125f8 	.word	0x080125f8
 8010878:	08012500 	.word	0x08012500
 801087c:	0801248d 	.word	0x0801248d
 8010880:	08012460 	.word	0x08012460
 8010884:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010888:	6018      	str	r0, [r3, #0]
 801088a:	9b03      	ldr	r3, [sp, #12]
 801088c:	2b0e      	cmp	r3, #14
 801088e:	f200 80a1 	bhi.w	80109d4 <_dtoa_r+0x444>
 8010892:	2c00      	cmp	r4, #0
 8010894:	f000 809e 	beq.w	80109d4 <_dtoa_r+0x444>
 8010898:	2f00      	cmp	r7, #0
 801089a:	dd33      	ble.n	8010904 <_dtoa_r+0x374>
 801089c:	4b9c      	ldr	r3, [pc, #624]	@ (8010b10 <_dtoa_r+0x580>)
 801089e:	f007 020f 	and.w	r2, r7, #15
 80108a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80108a6:	ed93 7b00 	vldr	d7, [r3]
 80108aa:	05f8      	lsls	r0, r7, #23
 80108ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80108b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80108b4:	d516      	bpl.n	80108e4 <_dtoa_r+0x354>
 80108b6:	4b97      	ldr	r3, [pc, #604]	@ (8010b14 <_dtoa_r+0x584>)
 80108b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80108bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80108c0:	f7ef ffec 	bl	800089c <__aeabi_ddiv>
 80108c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80108c8:	f004 040f 	and.w	r4, r4, #15
 80108cc:	2603      	movs	r6, #3
 80108ce:	4d91      	ldr	r5, [pc, #580]	@ (8010b14 <_dtoa_r+0x584>)
 80108d0:	b954      	cbnz	r4, 80108e8 <_dtoa_r+0x358>
 80108d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80108d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80108da:	f7ef ffdf 	bl	800089c <__aeabi_ddiv>
 80108de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80108e2:	e028      	b.n	8010936 <_dtoa_r+0x3a6>
 80108e4:	2602      	movs	r6, #2
 80108e6:	e7f2      	b.n	80108ce <_dtoa_r+0x33e>
 80108e8:	07e1      	lsls	r1, r4, #31
 80108ea:	d508      	bpl.n	80108fe <_dtoa_r+0x36e>
 80108ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80108f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80108f4:	f7ef fea8 	bl	8000648 <__aeabi_dmul>
 80108f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80108fc:	3601      	adds	r6, #1
 80108fe:	1064      	asrs	r4, r4, #1
 8010900:	3508      	adds	r5, #8
 8010902:	e7e5      	b.n	80108d0 <_dtoa_r+0x340>
 8010904:	f000 80af 	beq.w	8010a66 <_dtoa_r+0x4d6>
 8010908:	427c      	negs	r4, r7
 801090a:	4b81      	ldr	r3, [pc, #516]	@ (8010b10 <_dtoa_r+0x580>)
 801090c:	4d81      	ldr	r5, [pc, #516]	@ (8010b14 <_dtoa_r+0x584>)
 801090e:	f004 020f 	and.w	r2, r4, #15
 8010912:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010916:	e9d3 2300 	ldrd	r2, r3, [r3]
 801091a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801091e:	f7ef fe93 	bl	8000648 <__aeabi_dmul>
 8010922:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010926:	1124      	asrs	r4, r4, #4
 8010928:	2300      	movs	r3, #0
 801092a:	2602      	movs	r6, #2
 801092c:	2c00      	cmp	r4, #0
 801092e:	f040 808f 	bne.w	8010a50 <_dtoa_r+0x4c0>
 8010932:	2b00      	cmp	r3, #0
 8010934:	d1d3      	bne.n	80108de <_dtoa_r+0x34e>
 8010936:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010938:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801093c:	2b00      	cmp	r3, #0
 801093e:	f000 8094 	beq.w	8010a6a <_dtoa_r+0x4da>
 8010942:	4b75      	ldr	r3, [pc, #468]	@ (8010b18 <_dtoa_r+0x588>)
 8010944:	2200      	movs	r2, #0
 8010946:	4620      	mov	r0, r4
 8010948:	4629      	mov	r1, r5
 801094a:	f7f0 f8ef 	bl	8000b2c <__aeabi_dcmplt>
 801094e:	2800      	cmp	r0, #0
 8010950:	f000 808b 	beq.w	8010a6a <_dtoa_r+0x4da>
 8010954:	9b03      	ldr	r3, [sp, #12]
 8010956:	2b00      	cmp	r3, #0
 8010958:	f000 8087 	beq.w	8010a6a <_dtoa_r+0x4da>
 801095c:	f1bb 0f00 	cmp.w	fp, #0
 8010960:	dd34      	ble.n	80109cc <_dtoa_r+0x43c>
 8010962:	4620      	mov	r0, r4
 8010964:	4b6d      	ldr	r3, [pc, #436]	@ (8010b1c <_dtoa_r+0x58c>)
 8010966:	2200      	movs	r2, #0
 8010968:	4629      	mov	r1, r5
 801096a:	f7ef fe6d 	bl	8000648 <__aeabi_dmul>
 801096e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010972:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8010976:	3601      	adds	r6, #1
 8010978:	465c      	mov	r4, fp
 801097a:	4630      	mov	r0, r6
 801097c:	f7ef fdfa 	bl	8000574 <__aeabi_i2d>
 8010980:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010984:	f7ef fe60 	bl	8000648 <__aeabi_dmul>
 8010988:	4b65      	ldr	r3, [pc, #404]	@ (8010b20 <_dtoa_r+0x590>)
 801098a:	2200      	movs	r2, #0
 801098c:	f7ef fca6 	bl	80002dc <__adddf3>
 8010990:	4605      	mov	r5, r0
 8010992:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010996:	2c00      	cmp	r4, #0
 8010998:	d16a      	bne.n	8010a70 <_dtoa_r+0x4e0>
 801099a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801099e:	4b61      	ldr	r3, [pc, #388]	@ (8010b24 <_dtoa_r+0x594>)
 80109a0:	2200      	movs	r2, #0
 80109a2:	f7ef fc99 	bl	80002d8 <__aeabi_dsub>
 80109a6:	4602      	mov	r2, r0
 80109a8:	460b      	mov	r3, r1
 80109aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80109ae:	462a      	mov	r2, r5
 80109b0:	4633      	mov	r3, r6
 80109b2:	f7f0 f8d9 	bl	8000b68 <__aeabi_dcmpgt>
 80109b6:	2800      	cmp	r0, #0
 80109b8:	f040 8298 	bne.w	8010eec <_dtoa_r+0x95c>
 80109bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109c0:	462a      	mov	r2, r5
 80109c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80109c6:	f7f0 f8b1 	bl	8000b2c <__aeabi_dcmplt>
 80109ca:	bb38      	cbnz	r0, 8010a1c <_dtoa_r+0x48c>
 80109cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80109d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80109d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80109d6:	2b00      	cmp	r3, #0
 80109d8:	f2c0 8157 	blt.w	8010c8a <_dtoa_r+0x6fa>
 80109dc:	2f0e      	cmp	r7, #14
 80109de:	f300 8154 	bgt.w	8010c8a <_dtoa_r+0x6fa>
 80109e2:	4b4b      	ldr	r3, [pc, #300]	@ (8010b10 <_dtoa_r+0x580>)
 80109e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80109e8:	ed93 7b00 	vldr	d7, [r3]
 80109ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	ed8d 7b00 	vstr	d7, [sp]
 80109f4:	f280 80e5 	bge.w	8010bc2 <_dtoa_r+0x632>
 80109f8:	9b03      	ldr	r3, [sp, #12]
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	f300 80e1 	bgt.w	8010bc2 <_dtoa_r+0x632>
 8010a00:	d10c      	bne.n	8010a1c <_dtoa_r+0x48c>
 8010a02:	4b48      	ldr	r3, [pc, #288]	@ (8010b24 <_dtoa_r+0x594>)
 8010a04:	2200      	movs	r2, #0
 8010a06:	ec51 0b17 	vmov	r0, r1, d7
 8010a0a:	f7ef fe1d 	bl	8000648 <__aeabi_dmul>
 8010a0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a12:	f7f0 f89f 	bl	8000b54 <__aeabi_dcmpge>
 8010a16:	2800      	cmp	r0, #0
 8010a18:	f000 8266 	beq.w	8010ee8 <_dtoa_r+0x958>
 8010a1c:	2400      	movs	r4, #0
 8010a1e:	4625      	mov	r5, r4
 8010a20:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010a22:	4656      	mov	r6, sl
 8010a24:	ea6f 0803 	mvn.w	r8, r3
 8010a28:	2700      	movs	r7, #0
 8010a2a:	4621      	mov	r1, r4
 8010a2c:	4648      	mov	r0, r9
 8010a2e:	f000 fc09 	bl	8011244 <_Bfree>
 8010a32:	2d00      	cmp	r5, #0
 8010a34:	f000 80bd 	beq.w	8010bb2 <_dtoa_r+0x622>
 8010a38:	b12f      	cbz	r7, 8010a46 <_dtoa_r+0x4b6>
 8010a3a:	42af      	cmp	r7, r5
 8010a3c:	d003      	beq.n	8010a46 <_dtoa_r+0x4b6>
 8010a3e:	4639      	mov	r1, r7
 8010a40:	4648      	mov	r0, r9
 8010a42:	f000 fbff 	bl	8011244 <_Bfree>
 8010a46:	4629      	mov	r1, r5
 8010a48:	4648      	mov	r0, r9
 8010a4a:	f000 fbfb 	bl	8011244 <_Bfree>
 8010a4e:	e0b0      	b.n	8010bb2 <_dtoa_r+0x622>
 8010a50:	07e2      	lsls	r2, r4, #31
 8010a52:	d505      	bpl.n	8010a60 <_dtoa_r+0x4d0>
 8010a54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010a58:	f7ef fdf6 	bl	8000648 <__aeabi_dmul>
 8010a5c:	3601      	adds	r6, #1
 8010a5e:	2301      	movs	r3, #1
 8010a60:	1064      	asrs	r4, r4, #1
 8010a62:	3508      	adds	r5, #8
 8010a64:	e762      	b.n	801092c <_dtoa_r+0x39c>
 8010a66:	2602      	movs	r6, #2
 8010a68:	e765      	b.n	8010936 <_dtoa_r+0x3a6>
 8010a6a:	9c03      	ldr	r4, [sp, #12]
 8010a6c:	46b8      	mov	r8, r7
 8010a6e:	e784      	b.n	801097a <_dtoa_r+0x3ea>
 8010a70:	4b27      	ldr	r3, [pc, #156]	@ (8010b10 <_dtoa_r+0x580>)
 8010a72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010a74:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010a78:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010a7c:	4454      	add	r4, sl
 8010a7e:	2900      	cmp	r1, #0
 8010a80:	d054      	beq.n	8010b2c <_dtoa_r+0x59c>
 8010a82:	4929      	ldr	r1, [pc, #164]	@ (8010b28 <_dtoa_r+0x598>)
 8010a84:	2000      	movs	r0, #0
 8010a86:	f7ef ff09 	bl	800089c <__aeabi_ddiv>
 8010a8a:	4633      	mov	r3, r6
 8010a8c:	462a      	mov	r2, r5
 8010a8e:	f7ef fc23 	bl	80002d8 <__aeabi_dsub>
 8010a92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010a96:	4656      	mov	r6, sl
 8010a98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010a9c:	f7f0 f884 	bl	8000ba8 <__aeabi_d2iz>
 8010aa0:	4605      	mov	r5, r0
 8010aa2:	f7ef fd67 	bl	8000574 <__aeabi_i2d>
 8010aa6:	4602      	mov	r2, r0
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010aae:	f7ef fc13 	bl	80002d8 <__aeabi_dsub>
 8010ab2:	3530      	adds	r5, #48	@ 0x30
 8010ab4:	4602      	mov	r2, r0
 8010ab6:	460b      	mov	r3, r1
 8010ab8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010abc:	f806 5b01 	strb.w	r5, [r6], #1
 8010ac0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010ac4:	f7f0 f832 	bl	8000b2c <__aeabi_dcmplt>
 8010ac8:	2800      	cmp	r0, #0
 8010aca:	d172      	bne.n	8010bb2 <_dtoa_r+0x622>
 8010acc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010ad0:	4911      	ldr	r1, [pc, #68]	@ (8010b18 <_dtoa_r+0x588>)
 8010ad2:	2000      	movs	r0, #0
 8010ad4:	f7ef fc00 	bl	80002d8 <__aeabi_dsub>
 8010ad8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010adc:	f7f0 f826 	bl	8000b2c <__aeabi_dcmplt>
 8010ae0:	2800      	cmp	r0, #0
 8010ae2:	f040 80b4 	bne.w	8010c4e <_dtoa_r+0x6be>
 8010ae6:	42a6      	cmp	r6, r4
 8010ae8:	f43f af70 	beq.w	80109cc <_dtoa_r+0x43c>
 8010aec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010af0:	4b0a      	ldr	r3, [pc, #40]	@ (8010b1c <_dtoa_r+0x58c>)
 8010af2:	2200      	movs	r2, #0
 8010af4:	f7ef fda8 	bl	8000648 <__aeabi_dmul>
 8010af8:	4b08      	ldr	r3, [pc, #32]	@ (8010b1c <_dtoa_r+0x58c>)
 8010afa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010afe:	2200      	movs	r2, #0
 8010b00:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b04:	f7ef fda0 	bl	8000648 <__aeabi_dmul>
 8010b08:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010b0c:	e7c4      	b.n	8010a98 <_dtoa_r+0x508>
 8010b0e:	bf00      	nop
 8010b10:	080125f8 	.word	0x080125f8
 8010b14:	080125d0 	.word	0x080125d0
 8010b18:	3ff00000 	.word	0x3ff00000
 8010b1c:	40240000 	.word	0x40240000
 8010b20:	401c0000 	.word	0x401c0000
 8010b24:	40140000 	.word	0x40140000
 8010b28:	3fe00000 	.word	0x3fe00000
 8010b2c:	4631      	mov	r1, r6
 8010b2e:	4628      	mov	r0, r5
 8010b30:	f7ef fd8a 	bl	8000648 <__aeabi_dmul>
 8010b34:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010b38:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010b3a:	4656      	mov	r6, sl
 8010b3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b40:	f7f0 f832 	bl	8000ba8 <__aeabi_d2iz>
 8010b44:	4605      	mov	r5, r0
 8010b46:	f7ef fd15 	bl	8000574 <__aeabi_i2d>
 8010b4a:	4602      	mov	r2, r0
 8010b4c:	460b      	mov	r3, r1
 8010b4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b52:	f7ef fbc1 	bl	80002d8 <__aeabi_dsub>
 8010b56:	3530      	adds	r5, #48	@ 0x30
 8010b58:	f806 5b01 	strb.w	r5, [r6], #1
 8010b5c:	4602      	mov	r2, r0
 8010b5e:	460b      	mov	r3, r1
 8010b60:	42a6      	cmp	r6, r4
 8010b62:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b66:	f04f 0200 	mov.w	r2, #0
 8010b6a:	d124      	bne.n	8010bb6 <_dtoa_r+0x626>
 8010b6c:	4baf      	ldr	r3, [pc, #700]	@ (8010e2c <_dtoa_r+0x89c>)
 8010b6e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010b72:	f7ef fbb3 	bl	80002dc <__adddf3>
 8010b76:	4602      	mov	r2, r0
 8010b78:	460b      	mov	r3, r1
 8010b7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b7e:	f7ef fff3 	bl	8000b68 <__aeabi_dcmpgt>
 8010b82:	2800      	cmp	r0, #0
 8010b84:	d163      	bne.n	8010c4e <_dtoa_r+0x6be>
 8010b86:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010b8a:	49a8      	ldr	r1, [pc, #672]	@ (8010e2c <_dtoa_r+0x89c>)
 8010b8c:	2000      	movs	r0, #0
 8010b8e:	f7ef fba3 	bl	80002d8 <__aeabi_dsub>
 8010b92:	4602      	mov	r2, r0
 8010b94:	460b      	mov	r3, r1
 8010b96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010b9a:	f7ef ffc7 	bl	8000b2c <__aeabi_dcmplt>
 8010b9e:	2800      	cmp	r0, #0
 8010ba0:	f43f af14 	beq.w	80109cc <_dtoa_r+0x43c>
 8010ba4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010ba6:	1e73      	subs	r3, r6, #1
 8010ba8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010baa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010bae:	2b30      	cmp	r3, #48	@ 0x30
 8010bb0:	d0f8      	beq.n	8010ba4 <_dtoa_r+0x614>
 8010bb2:	4647      	mov	r7, r8
 8010bb4:	e03b      	b.n	8010c2e <_dtoa_r+0x69e>
 8010bb6:	4b9e      	ldr	r3, [pc, #632]	@ (8010e30 <_dtoa_r+0x8a0>)
 8010bb8:	f7ef fd46 	bl	8000648 <__aeabi_dmul>
 8010bbc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010bc0:	e7bc      	b.n	8010b3c <_dtoa_r+0x5ac>
 8010bc2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010bc6:	4656      	mov	r6, sl
 8010bc8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010bcc:	4620      	mov	r0, r4
 8010bce:	4629      	mov	r1, r5
 8010bd0:	f7ef fe64 	bl	800089c <__aeabi_ddiv>
 8010bd4:	f7ef ffe8 	bl	8000ba8 <__aeabi_d2iz>
 8010bd8:	4680      	mov	r8, r0
 8010bda:	f7ef fccb 	bl	8000574 <__aeabi_i2d>
 8010bde:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010be2:	f7ef fd31 	bl	8000648 <__aeabi_dmul>
 8010be6:	4602      	mov	r2, r0
 8010be8:	460b      	mov	r3, r1
 8010bea:	4620      	mov	r0, r4
 8010bec:	4629      	mov	r1, r5
 8010bee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010bf2:	f7ef fb71 	bl	80002d8 <__aeabi_dsub>
 8010bf6:	f806 4b01 	strb.w	r4, [r6], #1
 8010bfa:	9d03      	ldr	r5, [sp, #12]
 8010bfc:	eba6 040a 	sub.w	r4, r6, sl
 8010c00:	42a5      	cmp	r5, r4
 8010c02:	4602      	mov	r2, r0
 8010c04:	460b      	mov	r3, r1
 8010c06:	d133      	bne.n	8010c70 <_dtoa_r+0x6e0>
 8010c08:	f7ef fb68 	bl	80002dc <__adddf3>
 8010c0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c10:	4604      	mov	r4, r0
 8010c12:	460d      	mov	r5, r1
 8010c14:	f7ef ffa8 	bl	8000b68 <__aeabi_dcmpgt>
 8010c18:	b9c0      	cbnz	r0, 8010c4c <_dtoa_r+0x6bc>
 8010c1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010c1e:	4620      	mov	r0, r4
 8010c20:	4629      	mov	r1, r5
 8010c22:	f7ef ff79 	bl	8000b18 <__aeabi_dcmpeq>
 8010c26:	b110      	cbz	r0, 8010c2e <_dtoa_r+0x69e>
 8010c28:	f018 0f01 	tst.w	r8, #1
 8010c2c:	d10e      	bne.n	8010c4c <_dtoa_r+0x6bc>
 8010c2e:	9902      	ldr	r1, [sp, #8]
 8010c30:	4648      	mov	r0, r9
 8010c32:	f000 fb07 	bl	8011244 <_Bfree>
 8010c36:	2300      	movs	r3, #0
 8010c38:	7033      	strb	r3, [r6, #0]
 8010c3a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010c3c:	3701      	adds	r7, #1
 8010c3e:	601f      	str	r7, [r3, #0]
 8010c40:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	f000 824b 	beq.w	80110de <_dtoa_r+0xb4e>
 8010c48:	601e      	str	r6, [r3, #0]
 8010c4a:	e248      	b.n	80110de <_dtoa_r+0xb4e>
 8010c4c:	46b8      	mov	r8, r7
 8010c4e:	4633      	mov	r3, r6
 8010c50:	461e      	mov	r6, r3
 8010c52:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010c56:	2a39      	cmp	r2, #57	@ 0x39
 8010c58:	d106      	bne.n	8010c68 <_dtoa_r+0x6d8>
 8010c5a:	459a      	cmp	sl, r3
 8010c5c:	d1f8      	bne.n	8010c50 <_dtoa_r+0x6c0>
 8010c5e:	2230      	movs	r2, #48	@ 0x30
 8010c60:	f108 0801 	add.w	r8, r8, #1
 8010c64:	f88a 2000 	strb.w	r2, [sl]
 8010c68:	781a      	ldrb	r2, [r3, #0]
 8010c6a:	3201      	adds	r2, #1
 8010c6c:	701a      	strb	r2, [r3, #0]
 8010c6e:	e7a0      	b.n	8010bb2 <_dtoa_r+0x622>
 8010c70:	4b6f      	ldr	r3, [pc, #444]	@ (8010e30 <_dtoa_r+0x8a0>)
 8010c72:	2200      	movs	r2, #0
 8010c74:	f7ef fce8 	bl	8000648 <__aeabi_dmul>
 8010c78:	2200      	movs	r2, #0
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	4604      	mov	r4, r0
 8010c7e:	460d      	mov	r5, r1
 8010c80:	f7ef ff4a 	bl	8000b18 <__aeabi_dcmpeq>
 8010c84:	2800      	cmp	r0, #0
 8010c86:	d09f      	beq.n	8010bc8 <_dtoa_r+0x638>
 8010c88:	e7d1      	b.n	8010c2e <_dtoa_r+0x69e>
 8010c8a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010c8c:	2a00      	cmp	r2, #0
 8010c8e:	f000 80ea 	beq.w	8010e66 <_dtoa_r+0x8d6>
 8010c92:	9a07      	ldr	r2, [sp, #28]
 8010c94:	2a01      	cmp	r2, #1
 8010c96:	f300 80cd 	bgt.w	8010e34 <_dtoa_r+0x8a4>
 8010c9a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010c9c:	2a00      	cmp	r2, #0
 8010c9e:	f000 80c1 	beq.w	8010e24 <_dtoa_r+0x894>
 8010ca2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010ca6:	9c08      	ldr	r4, [sp, #32]
 8010ca8:	9e00      	ldr	r6, [sp, #0]
 8010caa:	9a00      	ldr	r2, [sp, #0]
 8010cac:	441a      	add	r2, r3
 8010cae:	9200      	str	r2, [sp, #0]
 8010cb0:	9a06      	ldr	r2, [sp, #24]
 8010cb2:	2101      	movs	r1, #1
 8010cb4:	441a      	add	r2, r3
 8010cb6:	4648      	mov	r0, r9
 8010cb8:	9206      	str	r2, [sp, #24]
 8010cba:	f000 fb77 	bl	80113ac <__i2b>
 8010cbe:	4605      	mov	r5, r0
 8010cc0:	b166      	cbz	r6, 8010cdc <_dtoa_r+0x74c>
 8010cc2:	9b06      	ldr	r3, [sp, #24]
 8010cc4:	2b00      	cmp	r3, #0
 8010cc6:	dd09      	ble.n	8010cdc <_dtoa_r+0x74c>
 8010cc8:	42b3      	cmp	r3, r6
 8010cca:	9a00      	ldr	r2, [sp, #0]
 8010ccc:	bfa8      	it	ge
 8010cce:	4633      	movge	r3, r6
 8010cd0:	1ad2      	subs	r2, r2, r3
 8010cd2:	9200      	str	r2, [sp, #0]
 8010cd4:	9a06      	ldr	r2, [sp, #24]
 8010cd6:	1af6      	subs	r6, r6, r3
 8010cd8:	1ad3      	subs	r3, r2, r3
 8010cda:	9306      	str	r3, [sp, #24]
 8010cdc:	9b08      	ldr	r3, [sp, #32]
 8010cde:	b30b      	cbz	r3, 8010d24 <_dtoa_r+0x794>
 8010ce0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ce2:	2b00      	cmp	r3, #0
 8010ce4:	f000 80c6 	beq.w	8010e74 <_dtoa_r+0x8e4>
 8010ce8:	2c00      	cmp	r4, #0
 8010cea:	f000 80c0 	beq.w	8010e6e <_dtoa_r+0x8de>
 8010cee:	4629      	mov	r1, r5
 8010cf0:	4622      	mov	r2, r4
 8010cf2:	4648      	mov	r0, r9
 8010cf4:	f000 fc12 	bl	801151c <__pow5mult>
 8010cf8:	9a02      	ldr	r2, [sp, #8]
 8010cfa:	4601      	mov	r1, r0
 8010cfc:	4605      	mov	r5, r0
 8010cfe:	4648      	mov	r0, r9
 8010d00:	f000 fb6a 	bl	80113d8 <__multiply>
 8010d04:	9902      	ldr	r1, [sp, #8]
 8010d06:	4680      	mov	r8, r0
 8010d08:	4648      	mov	r0, r9
 8010d0a:	f000 fa9b 	bl	8011244 <_Bfree>
 8010d0e:	9b08      	ldr	r3, [sp, #32]
 8010d10:	1b1b      	subs	r3, r3, r4
 8010d12:	9308      	str	r3, [sp, #32]
 8010d14:	f000 80b1 	beq.w	8010e7a <_dtoa_r+0x8ea>
 8010d18:	9a08      	ldr	r2, [sp, #32]
 8010d1a:	4641      	mov	r1, r8
 8010d1c:	4648      	mov	r0, r9
 8010d1e:	f000 fbfd 	bl	801151c <__pow5mult>
 8010d22:	9002      	str	r0, [sp, #8]
 8010d24:	2101      	movs	r1, #1
 8010d26:	4648      	mov	r0, r9
 8010d28:	f000 fb40 	bl	80113ac <__i2b>
 8010d2c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010d2e:	4604      	mov	r4, r0
 8010d30:	2b00      	cmp	r3, #0
 8010d32:	f000 81d8 	beq.w	80110e6 <_dtoa_r+0xb56>
 8010d36:	461a      	mov	r2, r3
 8010d38:	4601      	mov	r1, r0
 8010d3a:	4648      	mov	r0, r9
 8010d3c:	f000 fbee 	bl	801151c <__pow5mult>
 8010d40:	9b07      	ldr	r3, [sp, #28]
 8010d42:	2b01      	cmp	r3, #1
 8010d44:	4604      	mov	r4, r0
 8010d46:	f300 809f 	bgt.w	8010e88 <_dtoa_r+0x8f8>
 8010d4a:	9b04      	ldr	r3, [sp, #16]
 8010d4c:	2b00      	cmp	r3, #0
 8010d4e:	f040 8097 	bne.w	8010e80 <_dtoa_r+0x8f0>
 8010d52:	9b05      	ldr	r3, [sp, #20]
 8010d54:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d58:	2b00      	cmp	r3, #0
 8010d5a:	f040 8093 	bne.w	8010e84 <_dtoa_r+0x8f4>
 8010d5e:	9b05      	ldr	r3, [sp, #20]
 8010d60:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010d64:	0d1b      	lsrs	r3, r3, #20
 8010d66:	051b      	lsls	r3, r3, #20
 8010d68:	b133      	cbz	r3, 8010d78 <_dtoa_r+0x7e8>
 8010d6a:	9b00      	ldr	r3, [sp, #0]
 8010d6c:	3301      	adds	r3, #1
 8010d6e:	9300      	str	r3, [sp, #0]
 8010d70:	9b06      	ldr	r3, [sp, #24]
 8010d72:	3301      	adds	r3, #1
 8010d74:	9306      	str	r3, [sp, #24]
 8010d76:	2301      	movs	r3, #1
 8010d78:	9308      	str	r3, [sp, #32]
 8010d7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	f000 81b8 	beq.w	80110f2 <_dtoa_r+0xb62>
 8010d82:	6923      	ldr	r3, [r4, #16]
 8010d84:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010d88:	6918      	ldr	r0, [r3, #16]
 8010d8a:	f000 fac3 	bl	8011314 <__hi0bits>
 8010d8e:	f1c0 0020 	rsb	r0, r0, #32
 8010d92:	9b06      	ldr	r3, [sp, #24]
 8010d94:	4418      	add	r0, r3
 8010d96:	f010 001f 	ands.w	r0, r0, #31
 8010d9a:	f000 8082 	beq.w	8010ea2 <_dtoa_r+0x912>
 8010d9e:	f1c0 0320 	rsb	r3, r0, #32
 8010da2:	2b04      	cmp	r3, #4
 8010da4:	dd73      	ble.n	8010e8e <_dtoa_r+0x8fe>
 8010da6:	9b00      	ldr	r3, [sp, #0]
 8010da8:	f1c0 001c 	rsb	r0, r0, #28
 8010dac:	4403      	add	r3, r0
 8010dae:	9300      	str	r3, [sp, #0]
 8010db0:	9b06      	ldr	r3, [sp, #24]
 8010db2:	4403      	add	r3, r0
 8010db4:	4406      	add	r6, r0
 8010db6:	9306      	str	r3, [sp, #24]
 8010db8:	9b00      	ldr	r3, [sp, #0]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	dd05      	ble.n	8010dca <_dtoa_r+0x83a>
 8010dbe:	9902      	ldr	r1, [sp, #8]
 8010dc0:	461a      	mov	r2, r3
 8010dc2:	4648      	mov	r0, r9
 8010dc4:	f000 fc04 	bl	80115d0 <__lshift>
 8010dc8:	9002      	str	r0, [sp, #8]
 8010dca:	9b06      	ldr	r3, [sp, #24]
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	dd05      	ble.n	8010ddc <_dtoa_r+0x84c>
 8010dd0:	4621      	mov	r1, r4
 8010dd2:	461a      	mov	r2, r3
 8010dd4:	4648      	mov	r0, r9
 8010dd6:	f000 fbfb 	bl	80115d0 <__lshift>
 8010dda:	4604      	mov	r4, r0
 8010ddc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	d061      	beq.n	8010ea6 <_dtoa_r+0x916>
 8010de2:	9802      	ldr	r0, [sp, #8]
 8010de4:	4621      	mov	r1, r4
 8010de6:	f000 fc5f 	bl	80116a8 <__mcmp>
 8010dea:	2800      	cmp	r0, #0
 8010dec:	da5b      	bge.n	8010ea6 <_dtoa_r+0x916>
 8010dee:	2300      	movs	r3, #0
 8010df0:	9902      	ldr	r1, [sp, #8]
 8010df2:	220a      	movs	r2, #10
 8010df4:	4648      	mov	r0, r9
 8010df6:	f000 fa47 	bl	8011288 <__multadd>
 8010dfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010dfc:	9002      	str	r0, [sp, #8]
 8010dfe:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	f000 8177 	beq.w	80110f6 <_dtoa_r+0xb66>
 8010e08:	4629      	mov	r1, r5
 8010e0a:	2300      	movs	r3, #0
 8010e0c:	220a      	movs	r2, #10
 8010e0e:	4648      	mov	r0, r9
 8010e10:	f000 fa3a 	bl	8011288 <__multadd>
 8010e14:	f1bb 0f00 	cmp.w	fp, #0
 8010e18:	4605      	mov	r5, r0
 8010e1a:	dc6f      	bgt.n	8010efc <_dtoa_r+0x96c>
 8010e1c:	9b07      	ldr	r3, [sp, #28]
 8010e1e:	2b02      	cmp	r3, #2
 8010e20:	dc49      	bgt.n	8010eb6 <_dtoa_r+0x926>
 8010e22:	e06b      	b.n	8010efc <_dtoa_r+0x96c>
 8010e24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010e26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8010e2a:	e73c      	b.n	8010ca6 <_dtoa_r+0x716>
 8010e2c:	3fe00000 	.word	0x3fe00000
 8010e30:	40240000 	.word	0x40240000
 8010e34:	9b03      	ldr	r3, [sp, #12]
 8010e36:	1e5c      	subs	r4, r3, #1
 8010e38:	9b08      	ldr	r3, [sp, #32]
 8010e3a:	42a3      	cmp	r3, r4
 8010e3c:	db09      	blt.n	8010e52 <_dtoa_r+0x8c2>
 8010e3e:	1b1c      	subs	r4, r3, r4
 8010e40:	9b03      	ldr	r3, [sp, #12]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	f6bf af30 	bge.w	8010ca8 <_dtoa_r+0x718>
 8010e48:	9b00      	ldr	r3, [sp, #0]
 8010e4a:	9a03      	ldr	r2, [sp, #12]
 8010e4c:	1a9e      	subs	r6, r3, r2
 8010e4e:	2300      	movs	r3, #0
 8010e50:	e72b      	b.n	8010caa <_dtoa_r+0x71a>
 8010e52:	9b08      	ldr	r3, [sp, #32]
 8010e54:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010e56:	9408      	str	r4, [sp, #32]
 8010e58:	1ae3      	subs	r3, r4, r3
 8010e5a:	441a      	add	r2, r3
 8010e5c:	9e00      	ldr	r6, [sp, #0]
 8010e5e:	9b03      	ldr	r3, [sp, #12]
 8010e60:	920d      	str	r2, [sp, #52]	@ 0x34
 8010e62:	2400      	movs	r4, #0
 8010e64:	e721      	b.n	8010caa <_dtoa_r+0x71a>
 8010e66:	9c08      	ldr	r4, [sp, #32]
 8010e68:	9e00      	ldr	r6, [sp, #0]
 8010e6a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8010e6c:	e728      	b.n	8010cc0 <_dtoa_r+0x730>
 8010e6e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8010e72:	e751      	b.n	8010d18 <_dtoa_r+0x788>
 8010e74:	9a08      	ldr	r2, [sp, #32]
 8010e76:	9902      	ldr	r1, [sp, #8]
 8010e78:	e750      	b.n	8010d1c <_dtoa_r+0x78c>
 8010e7a:	f8cd 8008 	str.w	r8, [sp, #8]
 8010e7e:	e751      	b.n	8010d24 <_dtoa_r+0x794>
 8010e80:	2300      	movs	r3, #0
 8010e82:	e779      	b.n	8010d78 <_dtoa_r+0x7e8>
 8010e84:	9b04      	ldr	r3, [sp, #16]
 8010e86:	e777      	b.n	8010d78 <_dtoa_r+0x7e8>
 8010e88:	2300      	movs	r3, #0
 8010e8a:	9308      	str	r3, [sp, #32]
 8010e8c:	e779      	b.n	8010d82 <_dtoa_r+0x7f2>
 8010e8e:	d093      	beq.n	8010db8 <_dtoa_r+0x828>
 8010e90:	9a00      	ldr	r2, [sp, #0]
 8010e92:	331c      	adds	r3, #28
 8010e94:	441a      	add	r2, r3
 8010e96:	9200      	str	r2, [sp, #0]
 8010e98:	9a06      	ldr	r2, [sp, #24]
 8010e9a:	441a      	add	r2, r3
 8010e9c:	441e      	add	r6, r3
 8010e9e:	9206      	str	r2, [sp, #24]
 8010ea0:	e78a      	b.n	8010db8 <_dtoa_r+0x828>
 8010ea2:	4603      	mov	r3, r0
 8010ea4:	e7f4      	b.n	8010e90 <_dtoa_r+0x900>
 8010ea6:	9b03      	ldr	r3, [sp, #12]
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	46b8      	mov	r8, r7
 8010eac:	dc20      	bgt.n	8010ef0 <_dtoa_r+0x960>
 8010eae:	469b      	mov	fp, r3
 8010eb0:	9b07      	ldr	r3, [sp, #28]
 8010eb2:	2b02      	cmp	r3, #2
 8010eb4:	dd1e      	ble.n	8010ef4 <_dtoa_r+0x964>
 8010eb6:	f1bb 0f00 	cmp.w	fp, #0
 8010eba:	f47f adb1 	bne.w	8010a20 <_dtoa_r+0x490>
 8010ebe:	4621      	mov	r1, r4
 8010ec0:	465b      	mov	r3, fp
 8010ec2:	2205      	movs	r2, #5
 8010ec4:	4648      	mov	r0, r9
 8010ec6:	f000 f9df 	bl	8011288 <__multadd>
 8010eca:	4601      	mov	r1, r0
 8010ecc:	4604      	mov	r4, r0
 8010ece:	9802      	ldr	r0, [sp, #8]
 8010ed0:	f000 fbea 	bl	80116a8 <__mcmp>
 8010ed4:	2800      	cmp	r0, #0
 8010ed6:	f77f ada3 	ble.w	8010a20 <_dtoa_r+0x490>
 8010eda:	4656      	mov	r6, sl
 8010edc:	2331      	movs	r3, #49	@ 0x31
 8010ede:	f806 3b01 	strb.w	r3, [r6], #1
 8010ee2:	f108 0801 	add.w	r8, r8, #1
 8010ee6:	e59f      	b.n	8010a28 <_dtoa_r+0x498>
 8010ee8:	9c03      	ldr	r4, [sp, #12]
 8010eea:	46b8      	mov	r8, r7
 8010eec:	4625      	mov	r5, r4
 8010eee:	e7f4      	b.n	8010eda <_dtoa_r+0x94a>
 8010ef0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8010ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ef6:	2b00      	cmp	r3, #0
 8010ef8:	f000 8101 	beq.w	80110fe <_dtoa_r+0xb6e>
 8010efc:	2e00      	cmp	r6, #0
 8010efe:	dd05      	ble.n	8010f0c <_dtoa_r+0x97c>
 8010f00:	4629      	mov	r1, r5
 8010f02:	4632      	mov	r2, r6
 8010f04:	4648      	mov	r0, r9
 8010f06:	f000 fb63 	bl	80115d0 <__lshift>
 8010f0a:	4605      	mov	r5, r0
 8010f0c:	9b08      	ldr	r3, [sp, #32]
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d05c      	beq.n	8010fcc <_dtoa_r+0xa3c>
 8010f12:	6869      	ldr	r1, [r5, #4]
 8010f14:	4648      	mov	r0, r9
 8010f16:	f000 f955 	bl	80111c4 <_Balloc>
 8010f1a:	4606      	mov	r6, r0
 8010f1c:	b928      	cbnz	r0, 8010f2a <_dtoa_r+0x99a>
 8010f1e:	4b82      	ldr	r3, [pc, #520]	@ (8011128 <_dtoa_r+0xb98>)
 8010f20:	4602      	mov	r2, r0
 8010f22:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8010f26:	f7ff bb4a 	b.w	80105be <_dtoa_r+0x2e>
 8010f2a:	692a      	ldr	r2, [r5, #16]
 8010f2c:	3202      	adds	r2, #2
 8010f2e:	0092      	lsls	r2, r2, #2
 8010f30:	f105 010c 	add.w	r1, r5, #12
 8010f34:	300c      	adds	r0, #12
 8010f36:	f000 fedd 	bl	8011cf4 <memcpy>
 8010f3a:	2201      	movs	r2, #1
 8010f3c:	4631      	mov	r1, r6
 8010f3e:	4648      	mov	r0, r9
 8010f40:	f000 fb46 	bl	80115d0 <__lshift>
 8010f44:	f10a 0301 	add.w	r3, sl, #1
 8010f48:	9300      	str	r3, [sp, #0]
 8010f4a:	eb0a 030b 	add.w	r3, sl, fp
 8010f4e:	9308      	str	r3, [sp, #32]
 8010f50:	9b04      	ldr	r3, [sp, #16]
 8010f52:	f003 0301 	and.w	r3, r3, #1
 8010f56:	462f      	mov	r7, r5
 8010f58:	9306      	str	r3, [sp, #24]
 8010f5a:	4605      	mov	r5, r0
 8010f5c:	9b00      	ldr	r3, [sp, #0]
 8010f5e:	9802      	ldr	r0, [sp, #8]
 8010f60:	4621      	mov	r1, r4
 8010f62:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8010f66:	f7ff fa8a 	bl	801047e <quorem>
 8010f6a:	4603      	mov	r3, r0
 8010f6c:	3330      	adds	r3, #48	@ 0x30
 8010f6e:	9003      	str	r0, [sp, #12]
 8010f70:	4639      	mov	r1, r7
 8010f72:	9802      	ldr	r0, [sp, #8]
 8010f74:	9309      	str	r3, [sp, #36]	@ 0x24
 8010f76:	f000 fb97 	bl	80116a8 <__mcmp>
 8010f7a:	462a      	mov	r2, r5
 8010f7c:	9004      	str	r0, [sp, #16]
 8010f7e:	4621      	mov	r1, r4
 8010f80:	4648      	mov	r0, r9
 8010f82:	f000 fbad 	bl	80116e0 <__mdiff>
 8010f86:	68c2      	ldr	r2, [r0, #12]
 8010f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f8a:	4606      	mov	r6, r0
 8010f8c:	bb02      	cbnz	r2, 8010fd0 <_dtoa_r+0xa40>
 8010f8e:	4601      	mov	r1, r0
 8010f90:	9802      	ldr	r0, [sp, #8]
 8010f92:	f000 fb89 	bl	80116a8 <__mcmp>
 8010f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f98:	4602      	mov	r2, r0
 8010f9a:	4631      	mov	r1, r6
 8010f9c:	4648      	mov	r0, r9
 8010f9e:	920c      	str	r2, [sp, #48]	@ 0x30
 8010fa0:	9309      	str	r3, [sp, #36]	@ 0x24
 8010fa2:	f000 f94f 	bl	8011244 <_Bfree>
 8010fa6:	9b07      	ldr	r3, [sp, #28]
 8010fa8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010faa:	9e00      	ldr	r6, [sp, #0]
 8010fac:	ea42 0103 	orr.w	r1, r2, r3
 8010fb0:	9b06      	ldr	r3, [sp, #24]
 8010fb2:	4319      	orrs	r1, r3
 8010fb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fb6:	d10d      	bne.n	8010fd4 <_dtoa_r+0xa44>
 8010fb8:	2b39      	cmp	r3, #57	@ 0x39
 8010fba:	d027      	beq.n	801100c <_dtoa_r+0xa7c>
 8010fbc:	9a04      	ldr	r2, [sp, #16]
 8010fbe:	2a00      	cmp	r2, #0
 8010fc0:	dd01      	ble.n	8010fc6 <_dtoa_r+0xa36>
 8010fc2:	9b03      	ldr	r3, [sp, #12]
 8010fc4:	3331      	adds	r3, #49	@ 0x31
 8010fc6:	f88b 3000 	strb.w	r3, [fp]
 8010fca:	e52e      	b.n	8010a2a <_dtoa_r+0x49a>
 8010fcc:	4628      	mov	r0, r5
 8010fce:	e7b9      	b.n	8010f44 <_dtoa_r+0x9b4>
 8010fd0:	2201      	movs	r2, #1
 8010fd2:	e7e2      	b.n	8010f9a <_dtoa_r+0xa0a>
 8010fd4:	9904      	ldr	r1, [sp, #16]
 8010fd6:	2900      	cmp	r1, #0
 8010fd8:	db04      	blt.n	8010fe4 <_dtoa_r+0xa54>
 8010fda:	9807      	ldr	r0, [sp, #28]
 8010fdc:	4301      	orrs	r1, r0
 8010fde:	9806      	ldr	r0, [sp, #24]
 8010fe0:	4301      	orrs	r1, r0
 8010fe2:	d120      	bne.n	8011026 <_dtoa_r+0xa96>
 8010fe4:	2a00      	cmp	r2, #0
 8010fe6:	ddee      	ble.n	8010fc6 <_dtoa_r+0xa36>
 8010fe8:	9902      	ldr	r1, [sp, #8]
 8010fea:	9300      	str	r3, [sp, #0]
 8010fec:	2201      	movs	r2, #1
 8010fee:	4648      	mov	r0, r9
 8010ff0:	f000 faee 	bl	80115d0 <__lshift>
 8010ff4:	4621      	mov	r1, r4
 8010ff6:	9002      	str	r0, [sp, #8]
 8010ff8:	f000 fb56 	bl	80116a8 <__mcmp>
 8010ffc:	2800      	cmp	r0, #0
 8010ffe:	9b00      	ldr	r3, [sp, #0]
 8011000:	dc02      	bgt.n	8011008 <_dtoa_r+0xa78>
 8011002:	d1e0      	bne.n	8010fc6 <_dtoa_r+0xa36>
 8011004:	07da      	lsls	r2, r3, #31
 8011006:	d5de      	bpl.n	8010fc6 <_dtoa_r+0xa36>
 8011008:	2b39      	cmp	r3, #57	@ 0x39
 801100a:	d1da      	bne.n	8010fc2 <_dtoa_r+0xa32>
 801100c:	2339      	movs	r3, #57	@ 0x39
 801100e:	f88b 3000 	strb.w	r3, [fp]
 8011012:	4633      	mov	r3, r6
 8011014:	461e      	mov	r6, r3
 8011016:	3b01      	subs	r3, #1
 8011018:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801101c:	2a39      	cmp	r2, #57	@ 0x39
 801101e:	d04e      	beq.n	80110be <_dtoa_r+0xb2e>
 8011020:	3201      	adds	r2, #1
 8011022:	701a      	strb	r2, [r3, #0]
 8011024:	e501      	b.n	8010a2a <_dtoa_r+0x49a>
 8011026:	2a00      	cmp	r2, #0
 8011028:	dd03      	ble.n	8011032 <_dtoa_r+0xaa2>
 801102a:	2b39      	cmp	r3, #57	@ 0x39
 801102c:	d0ee      	beq.n	801100c <_dtoa_r+0xa7c>
 801102e:	3301      	adds	r3, #1
 8011030:	e7c9      	b.n	8010fc6 <_dtoa_r+0xa36>
 8011032:	9a00      	ldr	r2, [sp, #0]
 8011034:	9908      	ldr	r1, [sp, #32]
 8011036:	f802 3c01 	strb.w	r3, [r2, #-1]
 801103a:	428a      	cmp	r2, r1
 801103c:	d028      	beq.n	8011090 <_dtoa_r+0xb00>
 801103e:	9902      	ldr	r1, [sp, #8]
 8011040:	2300      	movs	r3, #0
 8011042:	220a      	movs	r2, #10
 8011044:	4648      	mov	r0, r9
 8011046:	f000 f91f 	bl	8011288 <__multadd>
 801104a:	42af      	cmp	r7, r5
 801104c:	9002      	str	r0, [sp, #8]
 801104e:	f04f 0300 	mov.w	r3, #0
 8011052:	f04f 020a 	mov.w	r2, #10
 8011056:	4639      	mov	r1, r7
 8011058:	4648      	mov	r0, r9
 801105a:	d107      	bne.n	801106c <_dtoa_r+0xadc>
 801105c:	f000 f914 	bl	8011288 <__multadd>
 8011060:	4607      	mov	r7, r0
 8011062:	4605      	mov	r5, r0
 8011064:	9b00      	ldr	r3, [sp, #0]
 8011066:	3301      	adds	r3, #1
 8011068:	9300      	str	r3, [sp, #0]
 801106a:	e777      	b.n	8010f5c <_dtoa_r+0x9cc>
 801106c:	f000 f90c 	bl	8011288 <__multadd>
 8011070:	4629      	mov	r1, r5
 8011072:	4607      	mov	r7, r0
 8011074:	2300      	movs	r3, #0
 8011076:	220a      	movs	r2, #10
 8011078:	4648      	mov	r0, r9
 801107a:	f000 f905 	bl	8011288 <__multadd>
 801107e:	4605      	mov	r5, r0
 8011080:	e7f0      	b.n	8011064 <_dtoa_r+0xad4>
 8011082:	f1bb 0f00 	cmp.w	fp, #0
 8011086:	bfcc      	ite	gt
 8011088:	465e      	movgt	r6, fp
 801108a:	2601      	movle	r6, #1
 801108c:	4456      	add	r6, sl
 801108e:	2700      	movs	r7, #0
 8011090:	9902      	ldr	r1, [sp, #8]
 8011092:	9300      	str	r3, [sp, #0]
 8011094:	2201      	movs	r2, #1
 8011096:	4648      	mov	r0, r9
 8011098:	f000 fa9a 	bl	80115d0 <__lshift>
 801109c:	4621      	mov	r1, r4
 801109e:	9002      	str	r0, [sp, #8]
 80110a0:	f000 fb02 	bl	80116a8 <__mcmp>
 80110a4:	2800      	cmp	r0, #0
 80110a6:	dcb4      	bgt.n	8011012 <_dtoa_r+0xa82>
 80110a8:	d102      	bne.n	80110b0 <_dtoa_r+0xb20>
 80110aa:	9b00      	ldr	r3, [sp, #0]
 80110ac:	07db      	lsls	r3, r3, #31
 80110ae:	d4b0      	bmi.n	8011012 <_dtoa_r+0xa82>
 80110b0:	4633      	mov	r3, r6
 80110b2:	461e      	mov	r6, r3
 80110b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80110b8:	2a30      	cmp	r2, #48	@ 0x30
 80110ba:	d0fa      	beq.n	80110b2 <_dtoa_r+0xb22>
 80110bc:	e4b5      	b.n	8010a2a <_dtoa_r+0x49a>
 80110be:	459a      	cmp	sl, r3
 80110c0:	d1a8      	bne.n	8011014 <_dtoa_r+0xa84>
 80110c2:	2331      	movs	r3, #49	@ 0x31
 80110c4:	f108 0801 	add.w	r8, r8, #1
 80110c8:	f88a 3000 	strb.w	r3, [sl]
 80110cc:	e4ad      	b.n	8010a2a <_dtoa_r+0x49a>
 80110ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80110d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801112c <_dtoa_r+0xb9c>
 80110d4:	b11b      	cbz	r3, 80110de <_dtoa_r+0xb4e>
 80110d6:	f10a 0308 	add.w	r3, sl, #8
 80110da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80110dc:	6013      	str	r3, [r2, #0]
 80110de:	4650      	mov	r0, sl
 80110e0:	b017      	add	sp, #92	@ 0x5c
 80110e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110e6:	9b07      	ldr	r3, [sp, #28]
 80110e8:	2b01      	cmp	r3, #1
 80110ea:	f77f ae2e 	ble.w	8010d4a <_dtoa_r+0x7ba>
 80110ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80110f0:	9308      	str	r3, [sp, #32]
 80110f2:	2001      	movs	r0, #1
 80110f4:	e64d      	b.n	8010d92 <_dtoa_r+0x802>
 80110f6:	f1bb 0f00 	cmp.w	fp, #0
 80110fa:	f77f aed9 	ble.w	8010eb0 <_dtoa_r+0x920>
 80110fe:	4656      	mov	r6, sl
 8011100:	9802      	ldr	r0, [sp, #8]
 8011102:	4621      	mov	r1, r4
 8011104:	f7ff f9bb 	bl	801047e <quorem>
 8011108:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801110c:	f806 3b01 	strb.w	r3, [r6], #1
 8011110:	eba6 020a 	sub.w	r2, r6, sl
 8011114:	4593      	cmp	fp, r2
 8011116:	ddb4      	ble.n	8011082 <_dtoa_r+0xaf2>
 8011118:	9902      	ldr	r1, [sp, #8]
 801111a:	2300      	movs	r3, #0
 801111c:	220a      	movs	r2, #10
 801111e:	4648      	mov	r0, r9
 8011120:	f000 f8b2 	bl	8011288 <__multadd>
 8011124:	9002      	str	r0, [sp, #8]
 8011126:	e7eb      	b.n	8011100 <_dtoa_r+0xb70>
 8011128:	08012500 	.word	0x08012500
 801112c:	08012484 	.word	0x08012484

08011130 <_free_r>:
 8011130:	b538      	push	{r3, r4, r5, lr}
 8011132:	4605      	mov	r5, r0
 8011134:	2900      	cmp	r1, #0
 8011136:	d041      	beq.n	80111bc <_free_r+0x8c>
 8011138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801113c:	1f0c      	subs	r4, r1, #4
 801113e:	2b00      	cmp	r3, #0
 8011140:	bfb8      	it	lt
 8011142:	18e4      	addlt	r4, r4, r3
 8011144:	f7fe fb6e 	bl	800f824 <__malloc_lock>
 8011148:	4a1d      	ldr	r2, [pc, #116]	@ (80111c0 <_free_r+0x90>)
 801114a:	6813      	ldr	r3, [r2, #0]
 801114c:	b933      	cbnz	r3, 801115c <_free_r+0x2c>
 801114e:	6063      	str	r3, [r4, #4]
 8011150:	6014      	str	r4, [r2, #0]
 8011152:	4628      	mov	r0, r5
 8011154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011158:	f7fe bb6a 	b.w	800f830 <__malloc_unlock>
 801115c:	42a3      	cmp	r3, r4
 801115e:	d908      	bls.n	8011172 <_free_r+0x42>
 8011160:	6820      	ldr	r0, [r4, #0]
 8011162:	1821      	adds	r1, r4, r0
 8011164:	428b      	cmp	r3, r1
 8011166:	bf01      	itttt	eq
 8011168:	6819      	ldreq	r1, [r3, #0]
 801116a:	685b      	ldreq	r3, [r3, #4]
 801116c:	1809      	addeq	r1, r1, r0
 801116e:	6021      	streq	r1, [r4, #0]
 8011170:	e7ed      	b.n	801114e <_free_r+0x1e>
 8011172:	461a      	mov	r2, r3
 8011174:	685b      	ldr	r3, [r3, #4]
 8011176:	b10b      	cbz	r3, 801117c <_free_r+0x4c>
 8011178:	42a3      	cmp	r3, r4
 801117a:	d9fa      	bls.n	8011172 <_free_r+0x42>
 801117c:	6811      	ldr	r1, [r2, #0]
 801117e:	1850      	adds	r0, r2, r1
 8011180:	42a0      	cmp	r0, r4
 8011182:	d10b      	bne.n	801119c <_free_r+0x6c>
 8011184:	6820      	ldr	r0, [r4, #0]
 8011186:	4401      	add	r1, r0
 8011188:	1850      	adds	r0, r2, r1
 801118a:	4283      	cmp	r3, r0
 801118c:	6011      	str	r1, [r2, #0]
 801118e:	d1e0      	bne.n	8011152 <_free_r+0x22>
 8011190:	6818      	ldr	r0, [r3, #0]
 8011192:	685b      	ldr	r3, [r3, #4]
 8011194:	6053      	str	r3, [r2, #4]
 8011196:	4408      	add	r0, r1
 8011198:	6010      	str	r0, [r2, #0]
 801119a:	e7da      	b.n	8011152 <_free_r+0x22>
 801119c:	d902      	bls.n	80111a4 <_free_r+0x74>
 801119e:	230c      	movs	r3, #12
 80111a0:	602b      	str	r3, [r5, #0]
 80111a2:	e7d6      	b.n	8011152 <_free_r+0x22>
 80111a4:	6820      	ldr	r0, [r4, #0]
 80111a6:	1821      	adds	r1, r4, r0
 80111a8:	428b      	cmp	r3, r1
 80111aa:	bf04      	itt	eq
 80111ac:	6819      	ldreq	r1, [r3, #0]
 80111ae:	685b      	ldreq	r3, [r3, #4]
 80111b0:	6063      	str	r3, [r4, #4]
 80111b2:	bf04      	itt	eq
 80111b4:	1809      	addeq	r1, r1, r0
 80111b6:	6021      	streq	r1, [r4, #0]
 80111b8:	6054      	str	r4, [r2, #4]
 80111ba:	e7ca      	b.n	8011152 <_free_r+0x22>
 80111bc:	bd38      	pop	{r3, r4, r5, pc}
 80111be:	bf00      	nop
 80111c0:	20002588 	.word	0x20002588

080111c4 <_Balloc>:
 80111c4:	b570      	push	{r4, r5, r6, lr}
 80111c6:	69c6      	ldr	r6, [r0, #28]
 80111c8:	4604      	mov	r4, r0
 80111ca:	460d      	mov	r5, r1
 80111cc:	b976      	cbnz	r6, 80111ec <_Balloc+0x28>
 80111ce:	2010      	movs	r0, #16
 80111d0:	f7fe fa76 	bl	800f6c0 <malloc>
 80111d4:	4602      	mov	r2, r0
 80111d6:	61e0      	str	r0, [r4, #28]
 80111d8:	b920      	cbnz	r0, 80111e4 <_Balloc+0x20>
 80111da:	4b18      	ldr	r3, [pc, #96]	@ (801123c <_Balloc+0x78>)
 80111dc:	4818      	ldr	r0, [pc, #96]	@ (8011240 <_Balloc+0x7c>)
 80111de:	216b      	movs	r1, #107	@ 0x6b
 80111e0:	f000 fd96 	bl	8011d10 <__assert_func>
 80111e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80111e8:	6006      	str	r6, [r0, #0]
 80111ea:	60c6      	str	r6, [r0, #12]
 80111ec:	69e6      	ldr	r6, [r4, #28]
 80111ee:	68f3      	ldr	r3, [r6, #12]
 80111f0:	b183      	cbz	r3, 8011214 <_Balloc+0x50>
 80111f2:	69e3      	ldr	r3, [r4, #28]
 80111f4:	68db      	ldr	r3, [r3, #12]
 80111f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80111fa:	b9b8      	cbnz	r0, 801122c <_Balloc+0x68>
 80111fc:	2101      	movs	r1, #1
 80111fe:	fa01 f605 	lsl.w	r6, r1, r5
 8011202:	1d72      	adds	r2, r6, #5
 8011204:	0092      	lsls	r2, r2, #2
 8011206:	4620      	mov	r0, r4
 8011208:	f000 fda0 	bl	8011d4c <_calloc_r>
 801120c:	b160      	cbz	r0, 8011228 <_Balloc+0x64>
 801120e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8011212:	e00e      	b.n	8011232 <_Balloc+0x6e>
 8011214:	2221      	movs	r2, #33	@ 0x21
 8011216:	2104      	movs	r1, #4
 8011218:	4620      	mov	r0, r4
 801121a:	f000 fd97 	bl	8011d4c <_calloc_r>
 801121e:	69e3      	ldr	r3, [r4, #28]
 8011220:	60f0      	str	r0, [r6, #12]
 8011222:	68db      	ldr	r3, [r3, #12]
 8011224:	2b00      	cmp	r3, #0
 8011226:	d1e4      	bne.n	80111f2 <_Balloc+0x2e>
 8011228:	2000      	movs	r0, #0
 801122a:	bd70      	pop	{r4, r5, r6, pc}
 801122c:	6802      	ldr	r2, [r0, #0]
 801122e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011232:	2300      	movs	r3, #0
 8011234:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011238:	e7f7      	b.n	801122a <_Balloc+0x66>
 801123a:	bf00      	nop
 801123c:	08012491 	.word	0x08012491
 8011240:	08012511 	.word	0x08012511

08011244 <_Bfree>:
 8011244:	b570      	push	{r4, r5, r6, lr}
 8011246:	69c6      	ldr	r6, [r0, #28]
 8011248:	4605      	mov	r5, r0
 801124a:	460c      	mov	r4, r1
 801124c:	b976      	cbnz	r6, 801126c <_Bfree+0x28>
 801124e:	2010      	movs	r0, #16
 8011250:	f7fe fa36 	bl	800f6c0 <malloc>
 8011254:	4602      	mov	r2, r0
 8011256:	61e8      	str	r0, [r5, #28]
 8011258:	b920      	cbnz	r0, 8011264 <_Bfree+0x20>
 801125a:	4b09      	ldr	r3, [pc, #36]	@ (8011280 <_Bfree+0x3c>)
 801125c:	4809      	ldr	r0, [pc, #36]	@ (8011284 <_Bfree+0x40>)
 801125e:	218f      	movs	r1, #143	@ 0x8f
 8011260:	f000 fd56 	bl	8011d10 <__assert_func>
 8011264:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011268:	6006      	str	r6, [r0, #0]
 801126a:	60c6      	str	r6, [r0, #12]
 801126c:	b13c      	cbz	r4, 801127e <_Bfree+0x3a>
 801126e:	69eb      	ldr	r3, [r5, #28]
 8011270:	6862      	ldr	r2, [r4, #4]
 8011272:	68db      	ldr	r3, [r3, #12]
 8011274:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011278:	6021      	str	r1, [r4, #0]
 801127a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801127e:	bd70      	pop	{r4, r5, r6, pc}
 8011280:	08012491 	.word	0x08012491
 8011284:	08012511 	.word	0x08012511

08011288 <__multadd>:
 8011288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801128c:	690d      	ldr	r5, [r1, #16]
 801128e:	4607      	mov	r7, r0
 8011290:	460c      	mov	r4, r1
 8011292:	461e      	mov	r6, r3
 8011294:	f101 0c14 	add.w	ip, r1, #20
 8011298:	2000      	movs	r0, #0
 801129a:	f8dc 3000 	ldr.w	r3, [ip]
 801129e:	b299      	uxth	r1, r3
 80112a0:	fb02 6101 	mla	r1, r2, r1, r6
 80112a4:	0c1e      	lsrs	r6, r3, #16
 80112a6:	0c0b      	lsrs	r3, r1, #16
 80112a8:	fb02 3306 	mla	r3, r2, r6, r3
 80112ac:	b289      	uxth	r1, r1
 80112ae:	3001      	adds	r0, #1
 80112b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80112b4:	4285      	cmp	r5, r0
 80112b6:	f84c 1b04 	str.w	r1, [ip], #4
 80112ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80112be:	dcec      	bgt.n	801129a <__multadd+0x12>
 80112c0:	b30e      	cbz	r6, 8011306 <__multadd+0x7e>
 80112c2:	68a3      	ldr	r3, [r4, #8]
 80112c4:	42ab      	cmp	r3, r5
 80112c6:	dc19      	bgt.n	80112fc <__multadd+0x74>
 80112c8:	6861      	ldr	r1, [r4, #4]
 80112ca:	4638      	mov	r0, r7
 80112cc:	3101      	adds	r1, #1
 80112ce:	f7ff ff79 	bl	80111c4 <_Balloc>
 80112d2:	4680      	mov	r8, r0
 80112d4:	b928      	cbnz	r0, 80112e2 <__multadd+0x5a>
 80112d6:	4602      	mov	r2, r0
 80112d8:	4b0c      	ldr	r3, [pc, #48]	@ (801130c <__multadd+0x84>)
 80112da:	480d      	ldr	r0, [pc, #52]	@ (8011310 <__multadd+0x88>)
 80112dc:	21ba      	movs	r1, #186	@ 0xba
 80112de:	f000 fd17 	bl	8011d10 <__assert_func>
 80112e2:	6922      	ldr	r2, [r4, #16]
 80112e4:	3202      	adds	r2, #2
 80112e6:	f104 010c 	add.w	r1, r4, #12
 80112ea:	0092      	lsls	r2, r2, #2
 80112ec:	300c      	adds	r0, #12
 80112ee:	f000 fd01 	bl	8011cf4 <memcpy>
 80112f2:	4621      	mov	r1, r4
 80112f4:	4638      	mov	r0, r7
 80112f6:	f7ff ffa5 	bl	8011244 <_Bfree>
 80112fa:	4644      	mov	r4, r8
 80112fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011300:	3501      	adds	r5, #1
 8011302:	615e      	str	r6, [r3, #20]
 8011304:	6125      	str	r5, [r4, #16]
 8011306:	4620      	mov	r0, r4
 8011308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801130c:	08012500 	.word	0x08012500
 8011310:	08012511 	.word	0x08012511

08011314 <__hi0bits>:
 8011314:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011318:	4603      	mov	r3, r0
 801131a:	bf36      	itet	cc
 801131c:	0403      	lslcc	r3, r0, #16
 801131e:	2000      	movcs	r0, #0
 8011320:	2010      	movcc	r0, #16
 8011322:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011326:	bf3c      	itt	cc
 8011328:	021b      	lslcc	r3, r3, #8
 801132a:	3008      	addcc	r0, #8
 801132c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011330:	bf3c      	itt	cc
 8011332:	011b      	lslcc	r3, r3, #4
 8011334:	3004      	addcc	r0, #4
 8011336:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801133a:	bf3c      	itt	cc
 801133c:	009b      	lslcc	r3, r3, #2
 801133e:	3002      	addcc	r0, #2
 8011340:	2b00      	cmp	r3, #0
 8011342:	db05      	blt.n	8011350 <__hi0bits+0x3c>
 8011344:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8011348:	f100 0001 	add.w	r0, r0, #1
 801134c:	bf08      	it	eq
 801134e:	2020      	moveq	r0, #32
 8011350:	4770      	bx	lr

08011352 <__lo0bits>:
 8011352:	6803      	ldr	r3, [r0, #0]
 8011354:	4602      	mov	r2, r0
 8011356:	f013 0007 	ands.w	r0, r3, #7
 801135a:	d00b      	beq.n	8011374 <__lo0bits+0x22>
 801135c:	07d9      	lsls	r1, r3, #31
 801135e:	d421      	bmi.n	80113a4 <__lo0bits+0x52>
 8011360:	0798      	lsls	r0, r3, #30
 8011362:	bf49      	itett	mi
 8011364:	085b      	lsrmi	r3, r3, #1
 8011366:	089b      	lsrpl	r3, r3, #2
 8011368:	2001      	movmi	r0, #1
 801136a:	6013      	strmi	r3, [r2, #0]
 801136c:	bf5c      	itt	pl
 801136e:	6013      	strpl	r3, [r2, #0]
 8011370:	2002      	movpl	r0, #2
 8011372:	4770      	bx	lr
 8011374:	b299      	uxth	r1, r3
 8011376:	b909      	cbnz	r1, 801137c <__lo0bits+0x2a>
 8011378:	0c1b      	lsrs	r3, r3, #16
 801137a:	2010      	movs	r0, #16
 801137c:	b2d9      	uxtb	r1, r3
 801137e:	b909      	cbnz	r1, 8011384 <__lo0bits+0x32>
 8011380:	3008      	adds	r0, #8
 8011382:	0a1b      	lsrs	r3, r3, #8
 8011384:	0719      	lsls	r1, r3, #28
 8011386:	bf04      	itt	eq
 8011388:	091b      	lsreq	r3, r3, #4
 801138a:	3004      	addeq	r0, #4
 801138c:	0799      	lsls	r1, r3, #30
 801138e:	bf04      	itt	eq
 8011390:	089b      	lsreq	r3, r3, #2
 8011392:	3002      	addeq	r0, #2
 8011394:	07d9      	lsls	r1, r3, #31
 8011396:	d403      	bmi.n	80113a0 <__lo0bits+0x4e>
 8011398:	085b      	lsrs	r3, r3, #1
 801139a:	f100 0001 	add.w	r0, r0, #1
 801139e:	d003      	beq.n	80113a8 <__lo0bits+0x56>
 80113a0:	6013      	str	r3, [r2, #0]
 80113a2:	4770      	bx	lr
 80113a4:	2000      	movs	r0, #0
 80113a6:	4770      	bx	lr
 80113a8:	2020      	movs	r0, #32
 80113aa:	4770      	bx	lr

080113ac <__i2b>:
 80113ac:	b510      	push	{r4, lr}
 80113ae:	460c      	mov	r4, r1
 80113b0:	2101      	movs	r1, #1
 80113b2:	f7ff ff07 	bl	80111c4 <_Balloc>
 80113b6:	4602      	mov	r2, r0
 80113b8:	b928      	cbnz	r0, 80113c6 <__i2b+0x1a>
 80113ba:	4b05      	ldr	r3, [pc, #20]	@ (80113d0 <__i2b+0x24>)
 80113bc:	4805      	ldr	r0, [pc, #20]	@ (80113d4 <__i2b+0x28>)
 80113be:	f240 1145 	movw	r1, #325	@ 0x145
 80113c2:	f000 fca5 	bl	8011d10 <__assert_func>
 80113c6:	2301      	movs	r3, #1
 80113c8:	6144      	str	r4, [r0, #20]
 80113ca:	6103      	str	r3, [r0, #16]
 80113cc:	bd10      	pop	{r4, pc}
 80113ce:	bf00      	nop
 80113d0:	08012500 	.word	0x08012500
 80113d4:	08012511 	.word	0x08012511

080113d8 <__multiply>:
 80113d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80113dc:	4617      	mov	r7, r2
 80113de:	690a      	ldr	r2, [r1, #16]
 80113e0:	693b      	ldr	r3, [r7, #16]
 80113e2:	429a      	cmp	r2, r3
 80113e4:	bfa8      	it	ge
 80113e6:	463b      	movge	r3, r7
 80113e8:	4689      	mov	r9, r1
 80113ea:	bfa4      	itt	ge
 80113ec:	460f      	movge	r7, r1
 80113ee:	4699      	movge	r9, r3
 80113f0:	693d      	ldr	r5, [r7, #16]
 80113f2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80113f6:	68bb      	ldr	r3, [r7, #8]
 80113f8:	6879      	ldr	r1, [r7, #4]
 80113fa:	eb05 060a 	add.w	r6, r5, sl
 80113fe:	42b3      	cmp	r3, r6
 8011400:	b085      	sub	sp, #20
 8011402:	bfb8      	it	lt
 8011404:	3101      	addlt	r1, #1
 8011406:	f7ff fedd 	bl	80111c4 <_Balloc>
 801140a:	b930      	cbnz	r0, 801141a <__multiply+0x42>
 801140c:	4602      	mov	r2, r0
 801140e:	4b41      	ldr	r3, [pc, #260]	@ (8011514 <__multiply+0x13c>)
 8011410:	4841      	ldr	r0, [pc, #260]	@ (8011518 <__multiply+0x140>)
 8011412:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011416:	f000 fc7b 	bl	8011d10 <__assert_func>
 801141a:	f100 0414 	add.w	r4, r0, #20
 801141e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011422:	4623      	mov	r3, r4
 8011424:	2200      	movs	r2, #0
 8011426:	4573      	cmp	r3, lr
 8011428:	d320      	bcc.n	801146c <__multiply+0x94>
 801142a:	f107 0814 	add.w	r8, r7, #20
 801142e:	f109 0114 	add.w	r1, r9, #20
 8011432:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011436:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801143a:	9302      	str	r3, [sp, #8]
 801143c:	1beb      	subs	r3, r5, r7
 801143e:	3b15      	subs	r3, #21
 8011440:	f023 0303 	bic.w	r3, r3, #3
 8011444:	3304      	adds	r3, #4
 8011446:	3715      	adds	r7, #21
 8011448:	42bd      	cmp	r5, r7
 801144a:	bf38      	it	cc
 801144c:	2304      	movcc	r3, #4
 801144e:	9301      	str	r3, [sp, #4]
 8011450:	9b02      	ldr	r3, [sp, #8]
 8011452:	9103      	str	r1, [sp, #12]
 8011454:	428b      	cmp	r3, r1
 8011456:	d80c      	bhi.n	8011472 <__multiply+0x9a>
 8011458:	2e00      	cmp	r6, #0
 801145a:	dd03      	ble.n	8011464 <__multiply+0x8c>
 801145c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011460:	2b00      	cmp	r3, #0
 8011462:	d055      	beq.n	8011510 <__multiply+0x138>
 8011464:	6106      	str	r6, [r0, #16]
 8011466:	b005      	add	sp, #20
 8011468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801146c:	f843 2b04 	str.w	r2, [r3], #4
 8011470:	e7d9      	b.n	8011426 <__multiply+0x4e>
 8011472:	f8b1 a000 	ldrh.w	sl, [r1]
 8011476:	f1ba 0f00 	cmp.w	sl, #0
 801147a:	d01f      	beq.n	80114bc <__multiply+0xe4>
 801147c:	46c4      	mov	ip, r8
 801147e:	46a1      	mov	r9, r4
 8011480:	2700      	movs	r7, #0
 8011482:	f85c 2b04 	ldr.w	r2, [ip], #4
 8011486:	f8d9 3000 	ldr.w	r3, [r9]
 801148a:	fa1f fb82 	uxth.w	fp, r2
 801148e:	b29b      	uxth	r3, r3
 8011490:	fb0a 330b 	mla	r3, sl, fp, r3
 8011494:	443b      	add	r3, r7
 8011496:	f8d9 7000 	ldr.w	r7, [r9]
 801149a:	0c12      	lsrs	r2, r2, #16
 801149c:	0c3f      	lsrs	r7, r7, #16
 801149e:	fb0a 7202 	mla	r2, sl, r2, r7
 80114a2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80114a6:	b29b      	uxth	r3, r3
 80114a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80114ac:	4565      	cmp	r5, ip
 80114ae:	f849 3b04 	str.w	r3, [r9], #4
 80114b2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80114b6:	d8e4      	bhi.n	8011482 <__multiply+0xaa>
 80114b8:	9b01      	ldr	r3, [sp, #4]
 80114ba:	50e7      	str	r7, [r4, r3]
 80114bc:	9b03      	ldr	r3, [sp, #12]
 80114be:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80114c2:	3104      	adds	r1, #4
 80114c4:	f1b9 0f00 	cmp.w	r9, #0
 80114c8:	d020      	beq.n	801150c <__multiply+0x134>
 80114ca:	6823      	ldr	r3, [r4, #0]
 80114cc:	4647      	mov	r7, r8
 80114ce:	46a4      	mov	ip, r4
 80114d0:	f04f 0a00 	mov.w	sl, #0
 80114d4:	f8b7 b000 	ldrh.w	fp, [r7]
 80114d8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80114dc:	fb09 220b 	mla	r2, r9, fp, r2
 80114e0:	4452      	add	r2, sl
 80114e2:	b29b      	uxth	r3, r3
 80114e4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80114e8:	f84c 3b04 	str.w	r3, [ip], #4
 80114ec:	f857 3b04 	ldr.w	r3, [r7], #4
 80114f0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80114f4:	f8bc 3000 	ldrh.w	r3, [ip]
 80114f8:	fb09 330a 	mla	r3, r9, sl, r3
 80114fc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011500:	42bd      	cmp	r5, r7
 8011502:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011506:	d8e5      	bhi.n	80114d4 <__multiply+0xfc>
 8011508:	9a01      	ldr	r2, [sp, #4]
 801150a:	50a3      	str	r3, [r4, r2]
 801150c:	3404      	adds	r4, #4
 801150e:	e79f      	b.n	8011450 <__multiply+0x78>
 8011510:	3e01      	subs	r6, #1
 8011512:	e7a1      	b.n	8011458 <__multiply+0x80>
 8011514:	08012500 	.word	0x08012500
 8011518:	08012511 	.word	0x08012511

0801151c <__pow5mult>:
 801151c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011520:	4615      	mov	r5, r2
 8011522:	f012 0203 	ands.w	r2, r2, #3
 8011526:	4607      	mov	r7, r0
 8011528:	460e      	mov	r6, r1
 801152a:	d007      	beq.n	801153c <__pow5mult+0x20>
 801152c:	4c25      	ldr	r4, [pc, #148]	@ (80115c4 <__pow5mult+0xa8>)
 801152e:	3a01      	subs	r2, #1
 8011530:	2300      	movs	r3, #0
 8011532:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011536:	f7ff fea7 	bl	8011288 <__multadd>
 801153a:	4606      	mov	r6, r0
 801153c:	10ad      	asrs	r5, r5, #2
 801153e:	d03d      	beq.n	80115bc <__pow5mult+0xa0>
 8011540:	69fc      	ldr	r4, [r7, #28]
 8011542:	b97c      	cbnz	r4, 8011564 <__pow5mult+0x48>
 8011544:	2010      	movs	r0, #16
 8011546:	f7fe f8bb 	bl	800f6c0 <malloc>
 801154a:	4602      	mov	r2, r0
 801154c:	61f8      	str	r0, [r7, #28]
 801154e:	b928      	cbnz	r0, 801155c <__pow5mult+0x40>
 8011550:	4b1d      	ldr	r3, [pc, #116]	@ (80115c8 <__pow5mult+0xac>)
 8011552:	481e      	ldr	r0, [pc, #120]	@ (80115cc <__pow5mult+0xb0>)
 8011554:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8011558:	f000 fbda 	bl	8011d10 <__assert_func>
 801155c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011560:	6004      	str	r4, [r0, #0]
 8011562:	60c4      	str	r4, [r0, #12]
 8011564:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8011568:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801156c:	b94c      	cbnz	r4, 8011582 <__pow5mult+0x66>
 801156e:	f240 2171 	movw	r1, #625	@ 0x271
 8011572:	4638      	mov	r0, r7
 8011574:	f7ff ff1a 	bl	80113ac <__i2b>
 8011578:	2300      	movs	r3, #0
 801157a:	f8c8 0008 	str.w	r0, [r8, #8]
 801157e:	4604      	mov	r4, r0
 8011580:	6003      	str	r3, [r0, #0]
 8011582:	f04f 0900 	mov.w	r9, #0
 8011586:	07eb      	lsls	r3, r5, #31
 8011588:	d50a      	bpl.n	80115a0 <__pow5mult+0x84>
 801158a:	4631      	mov	r1, r6
 801158c:	4622      	mov	r2, r4
 801158e:	4638      	mov	r0, r7
 8011590:	f7ff ff22 	bl	80113d8 <__multiply>
 8011594:	4631      	mov	r1, r6
 8011596:	4680      	mov	r8, r0
 8011598:	4638      	mov	r0, r7
 801159a:	f7ff fe53 	bl	8011244 <_Bfree>
 801159e:	4646      	mov	r6, r8
 80115a0:	106d      	asrs	r5, r5, #1
 80115a2:	d00b      	beq.n	80115bc <__pow5mult+0xa0>
 80115a4:	6820      	ldr	r0, [r4, #0]
 80115a6:	b938      	cbnz	r0, 80115b8 <__pow5mult+0x9c>
 80115a8:	4622      	mov	r2, r4
 80115aa:	4621      	mov	r1, r4
 80115ac:	4638      	mov	r0, r7
 80115ae:	f7ff ff13 	bl	80113d8 <__multiply>
 80115b2:	6020      	str	r0, [r4, #0]
 80115b4:	f8c0 9000 	str.w	r9, [r0]
 80115b8:	4604      	mov	r4, r0
 80115ba:	e7e4      	b.n	8011586 <__pow5mult+0x6a>
 80115bc:	4630      	mov	r0, r6
 80115be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80115c2:	bf00      	nop
 80115c4:	080125c4 	.word	0x080125c4
 80115c8:	08012491 	.word	0x08012491
 80115cc:	08012511 	.word	0x08012511

080115d0 <__lshift>:
 80115d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115d4:	460c      	mov	r4, r1
 80115d6:	6849      	ldr	r1, [r1, #4]
 80115d8:	6923      	ldr	r3, [r4, #16]
 80115da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80115de:	68a3      	ldr	r3, [r4, #8]
 80115e0:	4607      	mov	r7, r0
 80115e2:	4691      	mov	r9, r2
 80115e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80115e8:	f108 0601 	add.w	r6, r8, #1
 80115ec:	42b3      	cmp	r3, r6
 80115ee:	db0b      	blt.n	8011608 <__lshift+0x38>
 80115f0:	4638      	mov	r0, r7
 80115f2:	f7ff fde7 	bl	80111c4 <_Balloc>
 80115f6:	4605      	mov	r5, r0
 80115f8:	b948      	cbnz	r0, 801160e <__lshift+0x3e>
 80115fa:	4602      	mov	r2, r0
 80115fc:	4b28      	ldr	r3, [pc, #160]	@ (80116a0 <__lshift+0xd0>)
 80115fe:	4829      	ldr	r0, [pc, #164]	@ (80116a4 <__lshift+0xd4>)
 8011600:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011604:	f000 fb84 	bl	8011d10 <__assert_func>
 8011608:	3101      	adds	r1, #1
 801160a:	005b      	lsls	r3, r3, #1
 801160c:	e7ee      	b.n	80115ec <__lshift+0x1c>
 801160e:	2300      	movs	r3, #0
 8011610:	f100 0114 	add.w	r1, r0, #20
 8011614:	f100 0210 	add.w	r2, r0, #16
 8011618:	4618      	mov	r0, r3
 801161a:	4553      	cmp	r3, sl
 801161c:	db33      	blt.n	8011686 <__lshift+0xb6>
 801161e:	6920      	ldr	r0, [r4, #16]
 8011620:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011624:	f104 0314 	add.w	r3, r4, #20
 8011628:	f019 091f 	ands.w	r9, r9, #31
 801162c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011630:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011634:	d02b      	beq.n	801168e <__lshift+0xbe>
 8011636:	f1c9 0e20 	rsb	lr, r9, #32
 801163a:	468a      	mov	sl, r1
 801163c:	2200      	movs	r2, #0
 801163e:	6818      	ldr	r0, [r3, #0]
 8011640:	fa00 f009 	lsl.w	r0, r0, r9
 8011644:	4310      	orrs	r0, r2
 8011646:	f84a 0b04 	str.w	r0, [sl], #4
 801164a:	f853 2b04 	ldr.w	r2, [r3], #4
 801164e:	459c      	cmp	ip, r3
 8011650:	fa22 f20e 	lsr.w	r2, r2, lr
 8011654:	d8f3      	bhi.n	801163e <__lshift+0x6e>
 8011656:	ebac 0304 	sub.w	r3, ip, r4
 801165a:	3b15      	subs	r3, #21
 801165c:	f023 0303 	bic.w	r3, r3, #3
 8011660:	3304      	adds	r3, #4
 8011662:	f104 0015 	add.w	r0, r4, #21
 8011666:	4560      	cmp	r0, ip
 8011668:	bf88      	it	hi
 801166a:	2304      	movhi	r3, #4
 801166c:	50ca      	str	r2, [r1, r3]
 801166e:	b10a      	cbz	r2, 8011674 <__lshift+0xa4>
 8011670:	f108 0602 	add.w	r6, r8, #2
 8011674:	3e01      	subs	r6, #1
 8011676:	4638      	mov	r0, r7
 8011678:	612e      	str	r6, [r5, #16]
 801167a:	4621      	mov	r1, r4
 801167c:	f7ff fde2 	bl	8011244 <_Bfree>
 8011680:	4628      	mov	r0, r5
 8011682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011686:	f842 0f04 	str.w	r0, [r2, #4]!
 801168a:	3301      	adds	r3, #1
 801168c:	e7c5      	b.n	801161a <__lshift+0x4a>
 801168e:	3904      	subs	r1, #4
 8011690:	f853 2b04 	ldr.w	r2, [r3], #4
 8011694:	f841 2f04 	str.w	r2, [r1, #4]!
 8011698:	459c      	cmp	ip, r3
 801169a:	d8f9      	bhi.n	8011690 <__lshift+0xc0>
 801169c:	e7ea      	b.n	8011674 <__lshift+0xa4>
 801169e:	bf00      	nop
 80116a0:	08012500 	.word	0x08012500
 80116a4:	08012511 	.word	0x08012511

080116a8 <__mcmp>:
 80116a8:	690a      	ldr	r2, [r1, #16]
 80116aa:	4603      	mov	r3, r0
 80116ac:	6900      	ldr	r0, [r0, #16]
 80116ae:	1a80      	subs	r0, r0, r2
 80116b0:	b530      	push	{r4, r5, lr}
 80116b2:	d10e      	bne.n	80116d2 <__mcmp+0x2a>
 80116b4:	3314      	adds	r3, #20
 80116b6:	3114      	adds	r1, #20
 80116b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80116bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80116c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80116c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80116c8:	4295      	cmp	r5, r2
 80116ca:	d003      	beq.n	80116d4 <__mcmp+0x2c>
 80116cc:	d205      	bcs.n	80116da <__mcmp+0x32>
 80116ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80116d2:	bd30      	pop	{r4, r5, pc}
 80116d4:	42a3      	cmp	r3, r4
 80116d6:	d3f3      	bcc.n	80116c0 <__mcmp+0x18>
 80116d8:	e7fb      	b.n	80116d2 <__mcmp+0x2a>
 80116da:	2001      	movs	r0, #1
 80116dc:	e7f9      	b.n	80116d2 <__mcmp+0x2a>
	...

080116e0 <__mdiff>:
 80116e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116e4:	4689      	mov	r9, r1
 80116e6:	4606      	mov	r6, r0
 80116e8:	4611      	mov	r1, r2
 80116ea:	4648      	mov	r0, r9
 80116ec:	4614      	mov	r4, r2
 80116ee:	f7ff ffdb 	bl	80116a8 <__mcmp>
 80116f2:	1e05      	subs	r5, r0, #0
 80116f4:	d112      	bne.n	801171c <__mdiff+0x3c>
 80116f6:	4629      	mov	r1, r5
 80116f8:	4630      	mov	r0, r6
 80116fa:	f7ff fd63 	bl	80111c4 <_Balloc>
 80116fe:	4602      	mov	r2, r0
 8011700:	b928      	cbnz	r0, 801170e <__mdiff+0x2e>
 8011702:	4b3f      	ldr	r3, [pc, #252]	@ (8011800 <__mdiff+0x120>)
 8011704:	f240 2137 	movw	r1, #567	@ 0x237
 8011708:	483e      	ldr	r0, [pc, #248]	@ (8011804 <__mdiff+0x124>)
 801170a:	f000 fb01 	bl	8011d10 <__assert_func>
 801170e:	2301      	movs	r3, #1
 8011710:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011714:	4610      	mov	r0, r2
 8011716:	b003      	add	sp, #12
 8011718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801171c:	bfbc      	itt	lt
 801171e:	464b      	movlt	r3, r9
 8011720:	46a1      	movlt	r9, r4
 8011722:	4630      	mov	r0, r6
 8011724:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011728:	bfba      	itte	lt
 801172a:	461c      	movlt	r4, r3
 801172c:	2501      	movlt	r5, #1
 801172e:	2500      	movge	r5, #0
 8011730:	f7ff fd48 	bl	80111c4 <_Balloc>
 8011734:	4602      	mov	r2, r0
 8011736:	b918      	cbnz	r0, 8011740 <__mdiff+0x60>
 8011738:	4b31      	ldr	r3, [pc, #196]	@ (8011800 <__mdiff+0x120>)
 801173a:	f240 2145 	movw	r1, #581	@ 0x245
 801173e:	e7e3      	b.n	8011708 <__mdiff+0x28>
 8011740:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011744:	6926      	ldr	r6, [r4, #16]
 8011746:	60c5      	str	r5, [r0, #12]
 8011748:	f109 0310 	add.w	r3, r9, #16
 801174c:	f109 0514 	add.w	r5, r9, #20
 8011750:	f104 0e14 	add.w	lr, r4, #20
 8011754:	f100 0b14 	add.w	fp, r0, #20
 8011758:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801175c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011760:	9301      	str	r3, [sp, #4]
 8011762:	46d9      	mov	r9, fp
 8011764:	f04f 0c00 	mov.w	ip, #0
 8011768:	9b01      	ldr	r3, [sp, #4]
 801176a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801176e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011772:	9301      	str	r3, [sp, #4]
 8011774:	fa1f f38a 	uxth.w	r3, sl
 8011778:	4619      	mov	r1, r3
 801177a:	b283      	uxth	r3, r0
 801177c:	1acb      	subs	r3, r1, r3
 801177e:	0c00      	lsrs	r0, r0, #16
 8011780:	4463      	add	r3, ip
 8011782:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011786:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801178a:	b29b      	uxth	r3, r3
 801178c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011790:	4576      	cmp	r6, lr
 8011792:	f849 3b04 	str.w	r3, [r9], #4
 8011796:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801179a:	d8e5      	bhi.n	8011768 <__mdiff+0x88>
 801179c:	1b33      	subs	r3, r6, r4
 801179e:	3b15      	subs	r3, #21
 80117a0:	f023 0303 	bic.w	r3, r3, #3
 80117a4:	3415      	adds	r4, #21
 80117a6:	3304      	adds	r3, #4
 80117a8:	42a6      	cmp	r6, r4
 80117aa:	bf38      	it	cc
 80117ac:	2304      	movcc	r3, #4
 80117ae:	441d      	add	r5, r3
 80117b0:	445b      	add	r3, fp
 80117b2:	461e      	mov	r6, r3
 80117b4:	462c      	mov	r4, r5
 80117b6:	4544      	cmp	r4, r8
 80117b8:	d30e      	bcc.n	80117d8 <__mdiff+0xf8>
 80117ba:	f108 0103 	add.w	r1, r8, #3
 80117be:	1b49      	subs	r1, r1, r5
 80117c0:	f021 0103 	bic.w	r1, r1, #3
 80117c4:	3d03      	subs	r5, #3
 80117c6:	45a8      	cmp	r8, r5
 80117c8:	bf38      	it	cc
 80117ca:	2100      	movcc	r1, #0
 80117cc:	440b      	add	r3, r1
 80117ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80117d2:	b191      	cbz	r1, 80117fa <__mdiff+0x11a>
 80117d4:	6117      	str	r7, [r2, #16]
 80117d6:	e79d      	b.n	8011714 <__mdiff+0x34>
 80117d8:	f854 1b04 	ldr.w	r1, [r4], #4
 80117dc:	46e6      	mov	lr, ip
 80117de:	0c08      	lsrs	r0, r1, #16
 80117e0:	fa1c fc81 	uxtah	ip, ip, r1
 80117e4:	4471      	add	r1, lr
 80117e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80117ea:	b289      	uxth	r1, r1
 80117ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80117f0:	f846 1b04 	str.w	r1, [r6], #4
 80117f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80117f8:	e7dd      	b.n	80117b6 <__mdiff+0xd6>
 80117fa:	3f01      	subs	r7, #1
 80117fc:	e7e7      	b.n	80117ce <__mdiff+0xee>
 80117fe:	bf00      	nop
 8011800:	08012500 	.word	0x08012500
 8011804:	08012511 	.word	0x08012511

08011808 <__d2b>:
 8011808:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801180c:	460f      	mov	r7, r1
 801180e:	2101      	movs	r1, #1
 8011810:	ec59 8b10 	vmov	r8, r9, d0
 8011814:	4616      	mov	r6, r2
 8011816:	f7ff fcd5 	bl	80111c4 <_Balloc>
 801181a:	4604      	mov	r4, r0
 801181c:	b930      	cbnz	r0, 801182c <__d2b+0x24>
 801181e:	4602      	mov	r2, r0
 8011820:	4b23      	ldr	r3, [pc, #140]	@ (80118b0 <__d2b+0xa8>)
 8011822:	4824      	ldr	r0, [pc, #144]	@ (80118b4 <__d2b+0xac>)
 8011824:	f240 310f 	movw	r1, #783	@ 0x30f
 8011828:	f000 fa72 	bl	8011d10 <__assert_func>
 801182c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011830:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011834:	b10d      	cbz	r5, 801183a <__d2b+0x32>
 8011836:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801183a:	9301      	str	r3, [sp, #4]
 801183c:	f1b8 0300 	subs.w	r3, r8, #0
 8011840:	d023      	beq.n	801188a <__d2b+0x82>
 8011842:	4668      	mov	r0, sp
 8011844:	9300      	str	r3, [sp, #0]
 8011846:	f7ff fd84 	bl	8011352 <__lo0bits>
 801184a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801184e:	b1d0      	cbz	r0, 8011886 <__d2b+0x7e>
 8011850:	f1c0 0320 	rsb	r3, r0, #32
 8011854:	fa02 f303 	lsl.w	r3, r2, r3
 8011858:	430b      	orrs	r3, r1
 801185a:	40c2      	lsrs	r2, r0
 801185c:	6163      	str	r3, [r4, #20]
 801185e:	9201      	str	r2, [sp, #4]
 8011860:	9b01      	ldr	r3, [sp, #4]
 8011862:	61a3      	str	r3, [r4, #24]
 8011864:	2b00      	cmp	r3, #0
 8011866:	bf0c      	ite	eq
 8011868:	2201      	moveq	r2, #1
 801186a:	2202      	movne	r2, #2
 801186c:	6122      	str	r2, [r4, #16]
 801186e:	b1a5      	cbz	r5, 801189a <__d2b+0x92>
 8011870:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011874:	4405      	add	r5, r0
 8011876:	603d      	str	r5, [r7, #0]
 8011878:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801187c:	6030      	str	r0, [r6, #0]
 801187e:	4620      	mov	r0, r4
 8011880:	b003      	add	sp, #12
 8011882:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011886:	6161      	str	r1, [r4, #20]
 8011888:	e7ea      	b.n	8011860 <__d2b+0x58>
 801188a:	a801      	add	r0, sp, #4
 801188c:	f7ff fd61 	bl	8011352 <__lo0bits>
 8011890:	9b01      	ldr	r3, [sp, #4]
 8011892:	6163      	str	r3, [r4, #20]
 8011894:	3020      	adds	r0, #32
 8011896:	2201      	movs	r2, #1
 8011898:	e7e8      	b.n	801186c <__d2b+0x64>
 801189a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801189e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80118a2:	6038      	str	r0, [r7, #0]
 80118a4:	6918      	ldr	r0, [r3, #16]
 80118a6:	f7ff fd35 	bl	8011314 <__hi0bits>
 80118aa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80118ae:	e7e5      	b.n	801187c <__d2b+0x74>
 80118b0:	08012500 	.word	0x08012500
 80118b4:	08012511 	.word	0x08012511

080118b8 <__ssputs_r>:
 80118b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118bc:	688e      	ldr	r6, [r1, #8]
 80118be:	461f      	mov	r7, r3
 80118c0:	42be      	cmp	r6, r7
 80118c2:	680b      	ldr	r3, [r1, #0]
 80118c4:	4682      	mov	sl, r0
 80118c6:	460c      	mov	r4, r1
 80118c8:	4690      	mov	r8, r2
 80118ca:	d82d      	bhi.n	8011928 <__ssputs_r+0x70>
 80118cc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80118d0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80118d4:	d026      	beq.n	8011924 <__ssputs_r+0x6c>
 80118d6:	6965      	ldr	r5, [r4, #20]
 80118d8:	6909      	ldr	r1, [r1, #16]
 80118da:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80118de:	eba3 0901 	sub.w	r9, r3, r1
 80118e2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80118e6:	1c7b      	adds	r3, r7, #1
 80118e8:	444b      	add	r3, r9
 80118ea:	106d      	asrs	r5, r5, #1
 80118ec:	429d      	cmp	r5, r3
 80118ee:	bf38      	it	cc
 80118f0:	461d      	movcc	r5, r3
 80118f2:	0553      	lsls	r3, r2, #21
 80118f4:	d527      	bpl.n	8011946 <__ssputs_r+0x8e>
 80118f6:	4629      	mov	r1, r5
 80118f8:	f7fd ff14 	bl	800f724 <_malloc_r>
 80118fc:	4606      	mov	r6, r0
 80118fe:	b360      	cbz	r0, 801195a <__ssputs_r+0xa2>
 8011900:	6921      	ldr	r1, [r4, #16]
 8011902:	464a      	mov	r2, r9
 8011904:	f000 f9f6 	bl	8011cf4 <memcpy>
 8011908:	89a3      	ldrh	r3, [r4, #12]
 801190a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801190e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011912:	81a3      	strh	r3, [r4, #12]
 8011914:	6126      	str	r6, [r4, #16]
 8011916:	6165      	str	r5, [r4, #20]
 8011918:	444e      	add	r6, r9
 801191a:	eba5 0509 	sub.w	r5, r5, r9
 801191e:	6026      	str	r6, [r4, #0]
 8011920:	60a5      	str	r5, [r4, #8]
 8011922:	463e      	mov	r6, r7
 8011924:	42be      	cmp	r6, r7
 8011926:	d900      	bls.n	801192a <__ssputs_r+0x72>
 8011928:	463e      	mov	r6, r7
 801192a:	6820      	ldr	r0, [r4, #0]
 801192c:	4632      	mov	r2, r6
 801192e:	4641      	mov	r1, r8
 8011930:	f000 f9c6 	bl	8011cc0 <memmove>
 8011934:	68a3      	ldr	r3, [r4, #8]
 8011936:	1b9b      	subs	r3, r3, r6
 8011938:	60a3      	str	r3, [r4, #8]
 801193a:	6823      	ldr	r3, [r4, #0]
 801193c:	4433      	add	r3, r6
 801193e:	6023      	str	r3, [r4, #0]
 8011940:	2000      	movs	r0, #0
 8011942:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011946:	462a      	mov	r2, r5
 8011948:	f000 fa26 	bl	8011d98 <_realloc_r>
 801194c:	4606      	mov	r6, r0
 801194e:	2800      	cmp	r0, #0
 8011950:	d1e0      	bne.n	8011914 <__ssputs_r+0x5c>
 8011952:	6921      	ldr	r1, [r4, #16]
 8011954:	4650      	mov	r0, sl
 8011956:	f7ff fbeb 	bl	8011130 <_free_r>
 801195a:	230c      	movs	r3, #12
 801195c:	f8ca 3000 	str.w	r3, [sl]
 8011960:	89a3      	ldrh	r3, [r4, #12]
 8011962:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011966:	81a3      	strh	r3, [r4, #12]
 8011968:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801196c:	e7e9      	b.n	8011942 <__ssputs_r+0x8a>
	...

08011970 <_svfiprintf_r>:
 8011970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011974:	4698      	mov	r8, r3
 8011976:	898b      	ldrh	r3, [r1, #12]
 8011978:	061b      	lsls	r3, r3, #24
 801197a:	b09d      	sub	sp, #116	@ 0x74
 801197c:	4607      	mov	r7, r0
 801197e:	460d      	mov	r5, r1
 8011980:	4614      	mov	r4, r2
 8011982:	d510      	bpl.n	80119a6 <_svfiprintf_r+0x36>
 8011984:	690b      	ldr	r3, [r1, #16]
 8011986:	b973      	cbnz	r3, 80119a6 <_svfiprintf_r+0x36>
 8011988:	2140      	movs	r1, #64	@ 0x40
 801198a:	f7fd fecb 	bl	800f724 <_malloc_r>
 801198e:	6028      	str	r0, [r5, #0]
 8011990:	6128      	str	r0, [r5, #16]
 8011992:	b930      	cbnz	r0, 80119a2 <_svfiprintf_r+0x32>
 8011994:	230c      	movs	r3, #12
 8011996:	603b      	str	r3, [r7, #0]
 8011998:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801199c:	b01d      	add	sp, #116	@ 0x74
 801199e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119a2:	2340      	movs	r3, #64	@ 0x40
 80119a4:	616b      	str	r3, [r5, #20]
 80119a6:	2300      	movs	r3, #0
 80119a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80119aa:	2320      	movs	r3, #32
 80119ac:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80119b0:	f8cd 800c 	str.w	r8, [sp, #12]
 80119b4:	2330      	movs	r3, #48	@ 0x30
 80119b6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011b54 <_svfiprintf_r+0x1e4>
 80119ba:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80119be:	f04f 0901 	mov.w	r9, #1
 80119c2:	4623      	mov	r3, r4
 80119c4:	469a      	mov	sl, r3
 80119c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80119ca:	b10a      	cbz	r2, 80119d0 <_svfiprintf_r+0x60>
 80119cc:	2a25      	cmp	r2, #37	@ 0x25
 80119ce:	d1f9      	bne.n	80119c4 <_svfiprintf_r+0x54>
 80119d0:	ebba 0b04 	subs.w	fp, sl, r4
 80119d4:	d00b      	beq.n	80119ee <_svfiprintf_r+0x7e>
 80119d6:	465b      	mov	r3, fp
 80119d8:	4622      	mov	r2, r4
 80119da:	4629      	mov	r1, r5
 80119dc:	4638      	mov	r0, r7
 80119de:	f7ff ff6b 	bl	80118b8 <__ssputs_r>
 80119e2:	3001      	adds	r0, #1
 80119e4:	f000 80a7 	beq.w	8011b36 <_svfiprintf_r+0x1c6>
 80119e8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80119ea:	445a      	add	r2, fp
 80119ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80119ee:	f89a 3000 	ldrb.w	r3, [sl]
 80119f2:	2b00      	cmp	r3, #0
 80119f4:	f000 809f 	beq.w	8011b36 <_svfiprintf_r+0x1c6>
 80119f8:	2300      	movs	r3, #0
 80119fa:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80119fe:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a02:	f10a 0a01 	add.w	sl, sl, #1
 8011a06:	9304      	str	r3, [sp, #16]
 8011a08:	9307      	str	r3, [sp, #28]
 8011a0a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011a0e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011a10:	4654      	mov	r4, sl
 8011a12:	2205      	movs	r2, #5
 8011a14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011a18:	484e      	ldr	r0, [pc, #312]	@ (8011b54 <_svfiprintf_r+0x1e4>)
 8011a1a:	f7ee fc01 	bl	8000220 <memchr>
 8011a1e:	9a04      	ldr	r2, [sp, #16]
 8011a20:	b9d8      	cbnz	r0, 8011a5a <_svfiprintf_r+0xea>
 8011a22:	06d0      	lsls	r0, r2, #27
 8011a24:	bf44      	itt	mi
 8011a26:	2320      	movmi	r3, #32
 8011a28:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a2c:	0711      	lsls	r1, r2, #28
 8011a2e:	bf44      	itt	mi
 8011a30:	232b      	movmi	r3, #43	@ 0x2b
 8011a32:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011a36:	f89a 3000 	ldrb.w	r3, [sl]
 8011a3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a3c:	d015      	beq.n	8011a6a <_svfiprintf_r+0xfa>
 8011a3e:	9a07      	ldr	r2, [sp, #28]
 8011a40:	4654      	mov	r4, sl
 8011a42:	2000      	movs	r0, #0
 8011a44:	f04f 0c0a 	mov.w	ip, #10
 8011a48:	4621      	mov	r1, r4
 8011a4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a4e:	3b30      	subs	r3, #48	@ 0x30
 8011a50:	2b09      	cmp	r3, #9
 8011a52:	d94b      	bls.n	8011aec <_svfiprintf_r+0x17c>
 8011a54:	b1b0      	cbz	r0, 8011a84 <_svfiprintf_r+0x114>
 8011a56:	9207      	str	r2, [sp, #28]
 8011a58:	e014      	b.n	8011a84 <_svfiprintf_r+0x114>
 8011a5a:	eba0 0308 	sub.w	r3, r0, r8
 8011a5e:	fa09 f303 	lsl.w	r3, r9, r3
 8011a62:	4313      	orrs	r3, r2
 8011a64:	9304      	str	r3, [sp, #16]
 8011a66:	46a2      	mov	sl, r4
 8011a68:	e7d2      	b.n	8011a10 <_svfiprintf_r+0xa0>
 8011a6a:	9b03      	ldr	r3, [sp, #12]
 8011a6c:	1d19      	adds	r1, r3, #4
 8011a6e:	681b      	ldr	r3, [r3, #0]
 8011a70:	9103      	str	r1, [sp, #12]
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	bfbb      	ittet	lt
 8011a76:	425b      	neglt	r3, r3
 8011a78:	f042 0202 	orrlt.w	r2, r2, #2
 8011a7c:	9307      	strge	r3, [sp, #28]
 8011a7e:	9307      	strlt	r3, [sp, #28]
 8011a80:	bfb8      	it	lt
 8011a82:	9204      	strlt	r2, [sp, #16]
 8011a84:	7823      	ldrb	r3, [r4, #0]
 8011a86:	2b2e      	cmp	r3, #46	@ 0x2e
 8011a88:	d10a      	bne.n	8011aa0 <_svfiprintf_r+0x130>
 8011a8a:	7863      	ldrb	r3, [r4, #1]
 8011a8c:	2b2a      	cmp	r3, #42	@ 0x2a
 8011a8e:	d132      	bne.n	8011af6 <_svfiprintf_r+0x186>
 8011a90:	9b03      	ldr	r3, [sp, #12]
 8011a92:	1d1a      	adds	r2, r3, #4
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	9203      	str	r2, [sp, #12]
 8011a98:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011a9c:	3402      	adds	r4, #2
 8011a9e:	9305      	str	r3, [sp, #20]
 8011aa0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011b64 <_svfiprintf_r+0x1f4>
 8011aa4:	7821      	ldrb	r1, [r4, #0]
 8011aa6:	2203      	movs	r2, #3
 8011aa8:	4650      	mov	r0, sl
 8011aaa:	f7ee fbb9 	bl	8000220 <memchr>
 8011aae:	b138      	cbz	r0, 8011ac0 <_svfiprintf_r+0x150>
 8011ab0:	9b04      	ldr	r3, [sp, #16]
 8011ab2:	eba0 000a 	sub.w	r0, r0, sl
 8011ab6:	2240      	movs	r2, #64	@ 0x40
 8011ab8:	4082      	lsls	r2, r0
 8011aba:	4313      	orrs	r3, r2
 8011abc:	3401      	adds	r4, #1
 8011abe:	9304      	str	r3, [sp, #16]
 8011ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ac4:	4824      	ldr	r0, [pc, #144]	@ (8011b58 <_svfiprintf_r+0x1e8>)
 8011ac6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011aca:	2206      	movs	r2, #6
 8011acc:	f7ee fba8 	bl	8000220 <memchr>
 8011ad0:	2800      	cmp	r0, #0
 8011ad2:	d036      	beq.n	8011b42 <_svfiprintf_r+0x1d2>
 8011ad4:	4b21      	ldr	r3, [pc, #132]	@ (8011b5c <_svfiprintf_r+0x1ec>)
 8011ad6:	bb1b      	cbnz	r3, 8011b20 <_svfiprintf_r+0x1b0>
 8011ad8:	9b03      	ldr	r3, [sp, #12]
 8011ada:	3307      	adds	r3, #7
 8011adc:	f023 0307 	bic.w	r3, r3, #7
 8011ae0:	3308      	adds	r3, #8
 8011ae2:	9303      	str	r3, [sp, #12]
 8011ae4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ae6:	4433      	add	r3, r6
 8011ae8:	9309      	str	r3, [sp, #36]	@ 0x24
 8011aea:	e76a      	b.n	80119c2 <_svfiprintf_r+0x52>
 8011aec:	fb0c 3202 	mla	r2, ip, r2, r3
 8011af0:	460c      	mov	r4, r1
 8011af2:	2001      	movs	r0, #1
 8011af4:	e7a8      	b.n	8011a48 <_svfiprintf_r+0xd8>
 8011af6:	2300      	movs	r3, #0
 8011af8:	3401      	adds	r4, #1
 8011afa:	9305      	str	r3, [sp, #20]
 8011afc:	4619      	mov	r1, r3
 8011afe:	f04f 0c0a 	mov.w	ip, #10
 8011b02:	4620      	mov	r0, r4
 8011b04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b08:	3a30      	subs	r2, #48	@ 0x30
 8011b0a:	2a09      	cmp	r2, #9
 8011b0c:	d903      	bls.n	8011b16 <_svfiprintf_r+0x1a6>
 8011b0e:	2b00      	cmp	r3, #0
 8011b10:	d0c6      	beq.n	8011aa0 <_svfiprintf_r+0x130>
 8011b12:	9105      	str	r1, [sp, #20]
 8011b14:	e7c4      	b.n	8011aa0 <_svfiprintf_r+0x130>
 8011b16:	fb0c 2101 	mla	r1, ip, r1, r2
 8011b1a:	4604      	mov	r4, r0
 8011b1c:	2301      	movs	r3, #1
 8011b1e:	e7f0      	b.n	8011b02 <_svfiprintf_r+0x192>
 8011b20:	ab03      	add	r3, sp, #12
 8011b22:	9300      	str	r3, [sp, #0]
 8011b24:	462a      	mov	r2, r5
 8011b26:	4b0e      	ldr	r3, [pc, #56]	@ (8011b60 <_svfiprintf_r+0x1f0>)
 8011b28:	a904      	add	r1, sp, #16
 8011b2a:	4638      	mov	r0, r7
 8011b2c:	f7fd ff26 	bl	800f97c <_printf_float>
 8011b30:	1c42      	adds	r2, r0, #1
 8011b32:	4606      	mov	r6, r0
 8011b34:	d1d6      	bne.n	8011ae4 <_svfiprintf_r+0x174>
 8011b36:	89ab      	ldrh	r3, [r5, #12]
 8011b38:	065b      	lsls	r3, r3, #25
 8011b3a:	f53f af2d 	bmi.w	8011998 <_svfiprintf_r+0x28>
 8011b3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011b40:	e72c      	b.n	801199c <_svfiprintf_r+0x2c>
 8011b42:	ab03      	add	r3, sp, #12
 8011b44:	9300      	str	r3, [sp, #0]
 8011b46:	462a      	mov	r2, r5
 8011b48:	4b05      	ldr	r3, [pc, #20]	@ (8011b60 <_svfiprintf_r+0x1f0>)
 8011b4a:	a904      	add	r1, sp, #16
 8011b4c:	4638      	mov	r0, r7
 8011b4e:	f7fe f9ad 	bl	800feac <_printf_i>
 8011b52:	e7ed      	b.n	8011b30 <_svfiprintf_r+0x1c0>
 8011b54:	0801256a 	.word	0x0801256a
 8011b58:	08012574 	.word	0x08012574
 8011b5c:	0800f97d 	.word	0x0800f97d
 8011b60:	080118b9 	.word	0x080118b9
 8011b64:	08012570 	.word	0x08012570

08011b68 <__sflush_r>:
 8011b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011b70:	0716      	lsls	r6, r2, #28
 8011b72:	4605      	mov	r5, r0
 8011b74:	460c      	mov	r4, r1
 8011b76:	d454      	bmi.n	8011c22 <__sflush_r+0xba>
 8011b78:	684b      	ldr	r3, [r1, #4]
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	dc02      	bgt.n	8011b84 <__sflush_r+0x1c>
 8011b7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011b80:	2b00      	cmp	r3, #0
 8011b82:	dd48      	ble.n	8011c16 <__sflush_r+0xae>
 8011b84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011b86:	2e00      	cmp	r6, #0
 8011b88:	d045      	beq.n	8011c16 <__sflush_r+0xae>
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011b90:	682f      	ldr	r7, [r5, #0]
 8011b92:	6a21      	ldr	r1, [r4, #32]
 8011b94:	602b      	str	r3, [r5, #0]
 8011b96:	d030      	beq.n	8011bfa <__sflush_r+0x92>
 8011b98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011b9a:	89a3      	ldrh	r3, [r4, #12]
 8011b9c:	0759      	lsls	r1, r3, #29
 8011b9e:	d505      	bpl.n	8011bac <__sflush_r+0x44>
 8011ba0:	6863      	ldr	r3, [r4, #4]
 8011ba2:	1ad2      	subs	r2, r2, r3
 8011ba4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011ba6:	b10b      	cbz	r3, 8011bac <__sflush_r+0x44>
 8011ba8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011baa:	1ad2      	subs	r2, r2, r3
 8011bac:	2300      	movs	r3, #0
 8011bae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011bb0:	6a21      	ldr	r1, [r4, #32]
 8011bb2:	4628      	mov	r0, r5
 8011bb4:	47b0      	blx	r6
 8011bb6:	1c43      	adds	r3, r0, #1
 8011bb8:	89a3      	ldrh	r3, [r4, #12]
 8011bba:	d106      	bne.n	8011bca <__sflush_r+0x62>
 8011bbc:	6829      	ldr	r1, [r5, #0]
 8011bbe:	291d      	cmp	r1, #29
 8011bc0:	d82b      	bhi.n	8011c1a <__sflush_r+0xb2>
 8011bc2:	4a2a      	ldr	r2, [pc, #168]	@ (8011c6c <__sflush_r+0x104>)
 8011bc4:	40ca      	lsrs	r2, r1
 8011bc6:	07d6      	lsls	r6, r2, #31
 8011bc8:	d527      	bpl.n	8011c1a <__sflush_r+0xb2>
 8011bca:	2200      	movs	r2, #0
 8011bcc:	6062      	str	r2, [r4, #4]
 8011bce:	04d9      	lsls	r1, r3, #19
 8011bd0:	6922      	ldr	r2, [r4, #16]
 8011bd2:	6022      	str	r2, [r4, #0]
 8011bd4:	d504      	bpl.n	8011be0 <__sflush_r+0x78>
 8011bd6:	1c42      	adds	r2, r0, #1
 8011bd8:	d101      	bne.n	8011bde <__sflush_r+0x76>
 8011bda:	682b      	ldr	r3, [r5, #0]
 8011bdc:	b903      	cbnz	r3, 8011be0 <__sflush_r+0x78>
 8011bde:	6560      	str	r0, [r4, #84]	@ 0x54
 8011be0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011be2:	602f      	str	r7, [r5, #0]
 8011be4:	b1b9      	cbz	r1, 8011c16 <__sflush_r+0xae>
 8011be6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011bea:	4299      	cmp	r1, r3
 8011bec:	d002      	beq.n	8011bf4 <__sflush_r+0x8c>
 8011bee:	4628      	mov	r0, r5
 8011bf0:	f7ff fa9e 	bl	8011130 <_free_r>
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	6363      	str	r3, [r4, #52]	@ 0x34
 8011bf8:	e00d      	b.n	8011c16 <__sflush_r+0xae>
 8011bfa:	2301      	movs	r3, #1
 8011bfc:	4628      	mov	r0, r5
 8011bfe:	47b0      	blx	r6
 8011c00:	4602      	mov	r2, r0
 8011c02:	1c50      	adds	r0, r2, #1
 8011c04:	d1c9      	bne.n	8011b9a <__sflush_r+0x32>
 8011c06:	682b      	ldr	r3, [r5, #0]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	d0c6      	beq.n	8011b9a <__sflush_r+0x32>
 8011c0c:	2b1d      	cmp	r3, #29
 8011c0e:	d001      	beq.n	8011c14 <__sflush_r+0xac>
 8011c10:	2b16      	cmp	r3, #22
 8011c12:	d11e      	bne.n	8011c52 <__sflush_r+0xea>
 8011c14:	602f      	str	r7, [r5, #0]
 8011c16:	2000      	movs	r0, #0
 8011c18:	e022      	b.n	8011c60 <__sflush_r+0xf8>
 8011c1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c1e:	b21b      	sxth	r3, r3
 8011c20:	e01b      	b.n	8011c5a <__sflush_r+0xf2>
 8011c22:	690f      	ldr	r7, [r1, #16]
 8011c24:	2f00      	cmp	r7, #0
 8011c26:	d0f6      	beq.n	8011c16 <__sflush_r+0xae>
 8011c28:	0793      	lsls	r3, r2, #30
 8011c2a:	680e      	ldr	r6, [r1, #0]
 8011c2c:	bf08      	it	eq
 8011c2e:	694b      	ldreq	r3, [r1, #20]
 8011c30:	600f      	str	r7, [r1, #0]
 8011c32:	bf18      	it	ne
 8011c34:	2300      	movne	r3, #0
 8011c36:	eba6 0807 	sub.w	r8, r6, r7
 8011c3a:	608b      	str	r3, [r1, #8]
 8011c3c:	f1b8 0f00 	cmp.w	r8, #0
 8011c40:	dde9      	ble.n	8011c16 <__sflush_r+0xae>
 8011c42:	6a21      	ldr	r1, [r4, #32]
 8011c44:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011c46:	4643      	mov	r3, r8
 8011c48:	463a      	mov	r2, r7
 8011c4a:	4628      	mov	r0, r5
 8011c4c:	47b0      	blx	r6
 8011c4e:	2800      	cmp	r0, #0
 8011c50:	dc08      	bgt.n	8011c64 <__sflush_r+0xfc>
 8011c52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011c5a:	81a3      	strh	r3, [r4, #12]
 8011c5c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011c60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011c64:	4407      	add	r7, r0
 8011c66:	eba8 0800 	sub.w	r8, r8, r0
 8011c6a:	e7e7      	b.n	8011c3c <__sflush_r+0xd4>
 8011c6c:	20400001 	.word	0x20400001

08011c70 <_fflush_r>:
 8011c70:	b538      	push	{r3, r4, r5, lr}
 8011c72:	690b      	ldr	r3, [r1, #16]
 8011c74:	4605      	mov	r5, r0
 8011c76:	460c      	mov	r4, r1
 8011c78:	b913      	cbnz	r3, 8011c80 <_fflush_r+0x10>
 8011c7a:	2500      	movs	r5, #0
 8011c7c:	4628      	mov	r0, r5
 8011c7e:	bd38      	pop	{r3, r4, r5, pc}
 8011c80:	b118      	cbz	r0, 8011c8a <_fflush_r+0x1a>
 8011c82:	6a03      	ldr	r3, [r0, #32]
 8011c84:	b90b      	cbnz	r3, 8011c8a <_fflush_r+0x1a>
 8011c86:	f7fe fabb 	bl	8010200 <__sinit>
 8011c8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011c8e:	2b00      	cmp	r3, #0
 8011c90:	d0f3      	beq.n	8011c7a <_fflush_r+0xa>
 8011c92:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011c94:	07d0      	lsls	r0, r2, #31
 8011c96:	d404      	bmi.n	8011ca2 <_fflush_r+0x32>
 8011c98:	0599      	lsls	r1, r3, #22
 8011c9a:	d402      	bmi.n	8011ca2 <_fflush_r+0x32>
 8011c9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011c9e:	f7fe fbec 	bl	801047a <__retarget_lock_acquire_recursive>
 8011ca2:	4628      	mov	r0, r5
 8011ca4:	4621      	mov	r1, r4
 8011ca6:	f7ff ff5f 	bl	8011b68 <__sflush_r>
 8011caa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011cac:	07da      	lsls	r2, r3, #31
 8011cae:	4605      	mov	r5, r0
 8011cb0:	d4e4      	bmi.n	8011c7c <_fflush_r+0xc>
 8011cb2:	89a3      	ldrh	r3, [r4, #12]
 8011cb4:	059b      	lsls	r3, r3, #22
 8011cb6:	d4e1      	bmi.n	8011c7c <_fflush_r+0xc>
 8011cb8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011cba:	f7fe fbdf 	bl	801047c <__retarget_lock_release_recursive>
 8011cbe:	e7dd      	b.n	8011c7c <_fflush_r+0xc>

08011cc0 <memmove>:
 8011cc0:	4288      	cmp	r0, r1
 8011cc2:	b510      	push	{r4, lr}
 8011cc4:	eb01 0402 	add.w	r4, r1, r2
 8011cc8:	d902      	bls.n	8011cd0 <memmove+0x10>
 8011cca:	4284      	cmp	r4, r0
 8011ccc:	4623      	mov	r3, r4
 8011cce:	d807      	bhi.n	8011ce0 <memmove+0x20>
 8011cd0:	1e43      	subs	r3, r0, #1
 8011cd2:	42a1      	cmp	r1, r4
 8011cd4:	d008      	beq.n	8011ce8 <memmove+0x28>
 8011cd6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011cda:	f803 2f01 	strb.w	r2, [r3, #1]!
 8011cde:	e7f8      	b.n	8011cd2 <memmove+0x12>
 8011ce0:	4402      	add	r2, r0
 8011ce2:	4601      	mov	r1, r0
 8011ce4:	428a      	cmp	r2, r1
 8011ce6:	d100      	bne.n	8011cea <memmove+0x2a>
 8011ce8:	bd10      	pop	{r4, pc}
 8011cea:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011cee:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011cf2:	e7f7      	b.n	8011ce4 <memmove+0x24>

08011cf4 <memcpy>:
 8011cf4:	440a      	add	r2, r1
 8011cf6:	4291      	cmp	r1, r2
 8011cf8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8011cfc:	d100      	bne.n	8011d00 <memcpy+0xc>
 8011cfe:	4770      	bx	lr
 8011d00:	b510      	push	{r4, lr}
 8011d02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d06:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011d0a:	4291      	cmp	r1, r2
 8011d0c:	d1f9      	bne.n	8011d02 <memcpy+0xe>
 8011d0e:	bd10      	pop	{r4, pc}

08011d10 <__assert_func>:
 8011d10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011d12:	4614      	mov	r4, r2
 8011d14:	461a      	mov	r2, r3
 8011d16:	4b09      	ldr	r3, [pc, #36]	@ (8011d3c <__assert_func+0x2c>)
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	4605      	mov	r5, r0
 8011d1c:	68d8      	ldr	r0, [r3, #12]
 8011d1e:	b14c      	cbz	r4, 8011d34 <__assert_func+0x24>
 8011d20:	4b07      	ldr	r3, [pc, #28]	@ (8011d40 <__assert_func+0x30>)
 8011d22:	9100      	str	r1, [sp, #0]
 8011d24:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011d28:	4906      	ldr	r1, [pc, #24]	@ (8011d44 <__assert_func+0x34>)
 8011d2a:	462b      	mov	r3, r5
 8011d2c:	f000 f870 	bl	8011e10 <fiprintf>
 8011d30:	f000 f880 	bl	8011e34 <abort>
 8011d34:	4b04      	ldr	r3, [pc, #16]	@ (8011d48 <__assert_func+0x38>)
 8011d36:	461c      	mov	r4, r3
 8011d38:	e7f3      	b.n	8011d22 <__assert_func+0x12>
 8011d3a:	bf00      	nop
 8011d3c:	20000118 	.word	0x20000118
 8011d40:	08012585 	.word	0x08012585
 8011d44:	08012592 	.word	0x08012592
 8011d48:	080125c0 	.word	0x080125c0

08011d4c <_calloc_r>:
 8011d4c:	b570      	push	{r4, r5, r6, lr}
 8011d4e:	fba1 5402 	umull	r5, r4, r1, r2
 8011d52:	b934      	cbnz	r4, 8011d62 <_calloc_r+0x16>
 8011d54:	4629      	mov	r1, r5
 8011d56:	f7fd fce5 	bl	800f724 <_malloc_r>
 8011d5a:	4606      	mov	r6, r0
 8011d5c:	b928      	cbnz	r0, 8011d6a <_calloc_r+0x1e>
 8011d5e:	4630      	mov	r0, r6
 8011d60:	bd70      	pop	{r4, r5, r6, pc}
 8011d62:	220c      	movs	r2, #12
 8011d64:	6002      	str	r2, [r0, #0]
 8011d66:	2600      	movs	r6, #0
 8011d68:	e7f9      	b.n	8011d5e <_calloc_r+0x12>
 8011d6a:	462a      	mov	r2, r5
 8011d6c:	4621      	mov	r1, r4
 8011d6e:	f7fe faf6 	bl	801035e <memset>
 8011d72:	e7f4      	b.n	8011d5e <_calloc_r+0x12>

08011d74 <__ascii_mbtowc>:
 8011d74:	b082      	sub	sp, #8
 8011d76:	b901      	cbnz	r1, 8011d7a <__ascii_mbtowc+0x6>
 8011d78:	a901      	add	r1, sp, #4
 8011d7a:	b142      	cbz	r2, 8011d8e <__ascii_mbtowc+0x1a>
 8011d7c:	b14b      	cbz	r3, 8011d92 <__ascii_mbtowc+0x1e>
 8011d7e:	7813      	ldrb	r3, [r2, #0]
 8011d80:	600b      	str	r3, [r1, #0]
 8011d82:	7812      	ldrb	r2, [r2, #0]
 8011d84:	1e10      	subs	r0, r2, #0
 8011d86:	bf18      	it	ne
 8011d88:	2001      	movne	r0, #1
 8011d8a:	b002      	add	sp, #8
 8011d8c:	4770      	bx	lr
 8011d8e:	4610      	mov	r0, r2
 8011d90:	e7fb      	b.n	8011d8a <__ascii_mbtowc+0x16>
 8011d92:	f06f 0001 	mvn.w	r0, #1
 8011d96:	e7f8      	b.n	8011d8a <__ascii_mbtowc+0x16>

08011d98 <_realloc_r>:
 8011d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d9c:	4607      	mov	r7, r0
 8011d9e:	4614      	mov	r4, r2
 8011da0:	460d      	mov	r5, r1
 8011da2:	b921      	cbnz	r1, 8011dae <_realloc_r+0x16>
 8011da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011da8:	4611      	mov	r1, r2
 8011daa:	f7fd bcbb 	b.w	800f724 <_malloc_r>
 8011dae:	b92a      	cbnz	r2, 8011dbc <_realloc_r+0x24>
 8011db0:	f7ff f9be 	bl	8011130 <_free_r>
 8011db4:	4625      	mov	r5, r4
 8011db6:	4628      	mov	r0, r5
 8011db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011dbc:	f000 f841 	bl	8011e42 <_malloc_usable_size_r>
 8011dc0:	4284      	cmp	r4, r0
 8011dc2:	4606      	mov	r6, r0
 8011dc4:	d802      	bhi.n	8011dcc <_realloc_r+0x34>
 8011dc6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011dca:	d8f4      	bhi.n	8011db6 <_realloc_r+0x1e>
 8011dcc:	4621      	mov	r1, r4
 8011dce:	4638      	mov	r0, r7
 8011dd0:	f7fd fca8 	bl	800f724 <_malloc_r>
 8011dd4:	4680      	mov	r8, r0
 8011dd6:	b908      	cbnz	r0, 8011ddc <_realloc_r+0x44>
 8011dd8:	4645      	mov	r5, r8
 8011dda:	e7ec      	b.n	8011db6 <_realloc_r+0x1e>
 8011ddc:	42b4      	cmp	r4, r6
 8011dde:	4622      	mov	r2, r4
 8011de0:	4629      	mov	r1, r5
 8011de2:	bf28      	it	cs
 8011de4:	4632      	movcs	r2, r6
 8011de6:	f7ff ff85 	bl	8011cf4 <memcpy>
 8011dea:	4629      	mov	r1, r5
 8011dec:	4638      	mov	r0, r7
 8011dee:	f7ff f99f 	bl	8011130 <_free_r>
 8011df2:	e7f1      	b.n	8011dd8 <_realloc_r+0x40>

08011df4 <__ascii_wctomb>:
 8011df4:	4603      	mov	r3, r0
 8011df6:	4608      	mov	r0, r1
 8011df8:	b141      	cbz	r1, 8011e0c <__ascii_wctomb+0x18>
 8011dfa:	2aff      	cmp	r2, #255	@ 0xff
 8011dfc:	d904      	bls.n	8011e08 <__ascii_wctomb+0x14>
 8011dfe:	228a      	movs	r2, #138	@ 0x8a
 8011e00:	601a      	str	r2, [r3, #0]
 8011e02:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011e06:	4770      	bx	lr
 8011e08:	700a      	strb	r2, [r1, #0]
 8011e0a:	2001      	movs	r0, #1
 8011e0c:	4770      	bx	lr
	...

08011e10 <fiprintf>:
 8011e10:	b40e      	push	{r1, r2, r3}
 8011e12:	b503      	push	{r0, r1, lr}
 8011e14:	4601      	mov	r1, r0
 8011e16:	ab03      	add	r3, sp, #12
 8011e18:	4805      	ldr	r0, [pc, #20]	@ (8011e30 <fiprintf+0x20>)
 8011e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e1e:	6800      	ldr	r0, [r0, #0]
 8011e20:	9301      	str	r3, [sp, #4]
 8011e22:	f000 f83f 	bl	8011ea4 <_vfiprintf_r>
 8011e26:	b002      	add	sp, #8
 8011e28:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e2c:	b003      	add	sp, #12
 8011e2e:	4770      	bx	lr
 8011e30:	20000118 	.word	0x20000118

08011e34 <abort>:
 8011e34:	b508      	push	{r3, lr}
 8011e36:	2006      	movs	r0, #6
 8011e38:	f000 fa08 	bl	801224c <raise>
 8011e3c:	2001      	movs	r0, #1
 8011e3e:	f7f1 f869 	bl	8002f14 <_exit>

08011e42 <_malloc_usable_size_r>:
 8011e42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011e46:	1f18      	subs	r0, r3, #4
 8011e48:	2b00      	cmp	r3, #0
 8011e4a:	bfbc      	itt	lt
 8011e4c:	580b      	ldrlt	r3, [r1, r0]
 8011e4e:	18c0      	addlt	r0, r0, r3
 8011e50:	4770      	bx	lr

08011e52 <__sfputc_r>:
 8011e52:	6893      	ldr	r3, [r2, #8]
 8011e54:	3b01      	subs	r3, #1
 8011e56:	2b00      	cmp	r3, #0
 8011e58:	b410      	push	{r4}
 8011e5a:	6093      	str	r3, [r2, #8]
 8011e5c:	da08      	bge.n	8011e70 <__sfputc_r+0x1e>
 8011e5e:	6994      	ldr	r4, [r2, #24]
 8011e60:	42a3      	cmp	r3, r4
 8011e62:	db01      	blt.n	8011e68 <__sfputc_r+0x16>
 8011e64:	290a      	cmp	r1, #10
 8011e66:	d103      	bne.n	8011e70 <__sfputc_r+0x1e>
 8011e68:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e6c:	f000 b932 	b.w	80120d4 <__swbuf_r>
 8011e70:	6813      	ldr	r3, [r2, #0]
 8011e72:	1c58      	adds	r0, r3, #1
 8011e74:	6010      	str	r0, [r2, #0]
 8011e76:	7019      	strb	r1, [r3, #0]
 8011e78:	4608      	mov	r0, r1
 8011e7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011e7e:	4770      	bx	lr

08011e80 <__sfputs_r>:
 8011e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e82:	4606      	mov	r6, r0
 8011e84:	460f      	mov	r7, r1
 8011e86:	4614      	mov	r4, r2
 8011e88:	18d5      	adds	r5, r2, r3
 8011e8a:	42ac      	cmp	r4, r5
 8011e8c:	d101      	bne.n	8011e92 <__sfputs_r+0x12>
 8011e8e:	2000      	movs	r0, #0
 8011e90:	e007      	b.n	8011ea2 <__sfputs_r+0x22>
 8011e92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e96:	463a      	mov	r2, r7
 8011e98:	4630      	mov	r0, r6
 8011e9a:	f7ff ffda 	bl	8011e52 <__sfputc_r>
 8011e9e:	1c43      	adds	r3, r0, #1
 8011ea0:	d1f3      	bne.n	8011e8a <__sfputs_r+0xa>
 8011ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011ea4 <_vfiprintf_r>:
 8011ea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ea8:	460d      	mov	r5, r1
 8011eaa:	b09d      	sub	sp, #116	@ 0x74
 8011eac:	4614      	mov	r4, r2
 8011eae:	4698      	mov	r8, r3
 8011eb0:	4606      	mov	r6, r0
 8011eb2:	b118      	cbz	r0, 8011ebc <_vfiprintf_r+0x18>
 8011eb4:	6a03      	ldr	r3, [r0, #32]
 8011eb6:	b90b      	cbnz	r3, 8011ebc <_vfiprintf_r+0x18>
 8011eb8:	f7fe f9a2 	bl	8010200 <__sinit>
 8011ebc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ebe:	07d9      	lsls	r1, r3, #31
 8011ec0:	d405      	bmi.n	8011ece <_vfiprintf_r+0x2a>
 8011ec2:	89ab      	ldrh	r3, [r5, #12]
 8011ec4:	059a      	lsls	r2, r3, #22
 8011ec6:	d402      	bmi.n	8011ece <_vfiprintf_r+0x2a>
 8011ec8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011eca:	f7fe fad6 	bl	801047a <__retarget_lock_acquire_recursive>
 8011ece:	89ab      	ldrh	r3, [r5, #12]
 8011ed0:	071b      	lsls	r3, r3, #28
 8011ed2:	d501      	bpl.n	8011ed8 <_vfiprintf_r+0x34>
 8011ed4:	692b      	ldr	r3, [r5, #16]
 8011ed6:	b99b      	cbnz	r3, 8011f00 <_vfiprintf_r+0x5c>
 8011ed8:	4629      	mov	r1, r5
 8011eda:	4630      	mov	r0, r6
 8011edc:	f000 f938 	bl	8012150 <__swsetup_r>
 8011ee0:	b170      	cbz	r0, 8011f00 <_vfiprintf_r+0x5c>
 8011ee2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8011ee4:	07dc      	lsls	r4, r3, #31
 8011ee6:	d504      	bpl.n	8011ef2 <_vfiprintf_r+0x4e>
 8011ee8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011eec:	b01d      	add	sp, #116	@ 0x74
 8011eee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ef2:	89ab      	ldrh	r3, [r5, #12]
 8011ef4:	0598      	lsls	r0, r3, #22
 8011ef6:	d4f7      	bmi.n	8011ee8 <_vfiprintf_r+0x44>
 8011ef8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8011efa:	f7fe fabf 	bl	801047c <__retarget_lock_release_recursive>
 8011efe:	e7f3      	b.n	8011ee8 <_vfiprintf_r+0x44>
 8011f00:	2300      	movs	r3, #0
 8011f02:	9309      	str	r3, [sp, #36]	@ 0x24
 8011f04:	2320      	movs	r3, #32
 8011f06:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011f0a:	f8cd 800c 	str.w	r8, [sp, #12]
 8011f0e:	2330      	movs	r3, #48	@ 0x30
 8011f10:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80120c0 <_vfiprintf_r+0x21c>
 8011f14:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011f18:	f04f 0901 	mov.w	r9, #1
 8011f1c:	4623      	mov	r3, r4
 8011f1e:	469a      	mov	sl, r3
 8011f20:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011f24:	b10a      	cbz	r2, 8011f2a <_vfiprintf_r+0x86>
 8011f26:	2a25      	cmp	r2, #37	@ 0x25
 8011f28:	d1f9      	bne.n	8011f1e <_vfiprintf_r+0x7a>
 8011f2a:	ebba 0b04 	subs.w	fp, sl, r4
 8011f2e:	d00b      	beq.n	8011f48 <_vfiprintf_r+0xa4>
 8011f30:	465b      	mov	r3, fp
 8011f32:	4622      	mov	r2, r4
 8011f34:	4629      	mov	r1, r5
 8011f36:	4630      	mov	r0, r6
 8011f38:	f7ff ffa2 	bl	8011e80 <__sfputs_r>
 8011f3c:	3001      	adds	r0, #1
 8011f3e:	f000 80a7 	beq.w	8012090 <_vfiprintf_r+0x1ec>
 8011f42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011f44:	445a      	add	r2, fp
 8011f46:	9209      	str	r2, [sp, #36]	@ 0x24
 8011f48:	f89a 3000 	ldrb.w	r3, [sl]
 8011f4c:	2b00      	cmp	r3, #0
 8011f4e:	f000 809f 	beq.w	8012090 <_vfiprintf_r+0x1ec>
 8011f52:	2300      	movs	r3, #0
 8011f54:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011f58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011f5c:	f10a 0a01 	add.w	sl, sl, #1
 8011f60:	9304      	str	r3, [sp, #16]
 8011f62:	9307      	str	r3, [sp, #28]
 8011f64:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011f68:	931a      	str	r3, [sp, #104]	@ 0x68
 8011f6a:	4654      	mov	r4, sl
 8011f6c:	2205      	movs	r2, #5
 8011f6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f72:	4853      	ldr	r0, [pc, #332]	@ (80120c0 <_vfiprintf_r+0x21c>)
 8011f74:	f7ee f954 	bl	8000220 <memchr>
 8011f78:	9a04      	ldr	r2, [sp, #16]
 8011f7a:	b9d8      	cbnz	r0, 8011fb4 <_vfiprintf_r+0x110>
 8011f7c:	06d1      	lsls	r1, r2, #27
 8011f7e:	bf44      	itt	mi
 8011f80:	2320      	movmi	r3, #32
 8011f82:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f86:	0713      	lsls	r3, r2, #28
 8011f88:	bf44      	itt	mi
 8011f8a:	232b      	movmi	r3, #43	@ 0x2b
 8011f8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011f90:	f89a 3000 	ldrb.w	r3, [sl]
 8011f94:	2b2a      	cmp	r3, #42	@ 0x2a
 8011f96:	d015      	beq.n	8011fc4 <_vfiprintf_r+0x120>
 8011f98:	9a07      	ldr	r2, [sp, #28]
 8011f9a:	4654      	mov	r4, sl
 8011f9c:	2000      	movs	r0, #0
 8011f9e:	f04f 0c0a 	mov.w	ip, #10
 8011fa2:	4621      	mov	r1, r4
 8011fa4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011fa8:	3b30      	subs	r3, #48	@ 0x30
 8011faa:	2b09      	cmp	r3, #9
 8011fac:	d94b      	bls.n	8012046 <_vfiprintf_r+0x1a2>
 8011fae:	b1b0      	cbz	r0, 8011fde <_vfiprintf_r+0x13a>
 8011fb0:	9207      	str	r2, [sp, #28]
 8011fb2:	e014      	b.n	8011fde <_vfiprintf_r+0x13a>
 8011fb4:	eba0 0308 	sub.w	r3, r0, r8
 8011fb8:	fa09 f303 	lsl.w	r3, r9, r3
 8011fbc:	4313      	orrs	r3, r2
 8011fbe:	9304      	str	r3, [sp, #16]
 8011fc0:	46a2      	mov	sl, r4
 8011fc2:	e7d2      	b.n	8011f6a <_vfiprintf_r+0xc6>
 8011fc4:	9b03      	ldr	r3, [sp, #12]
 8011fc6:	1d19      	adds	r1, r3, #4
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	9103      	str	r1, [sp, #12]
 8011fcc:	2b00      	cmp	r3, #0
 8011fce:	bfbb      	ittet	lt
 8011fd0:	425b      	neglt	r3, r3
 8011fd2:	f042 0202 	orrlt.w	r2, r2, #2
 8011fd6:	9307      	strge	r3, [sp, #28]
 8011fd8:	9307      	strlt	r3, [sp, #28]
 8011fda:	bfb8      	it	lt
 8011fdc:	9204      	strlt	r2, [sp, #16]
 8011fde:	7823      	ldrb	r3, [r4, #0]
 8011fe0:	2b2e      	cmp	r3, #46	@ 0x2e
 8011fe2:	d10a      	bne.n	8011ffa <_vfiprintf_r+0x156>
 8011fe4:	7863      	ldrb	r3, [r4, #1]
 8011fe6:	2b2a      	cmp	r3, #42	@ 0x2a
 8011fe8:	d132      	bne.n	8012050 <_vfiprintf_r+0x1ac>
 8011fea:	9b03      	ldr	r3, [sp, #12]
 8011fec:	1d1a      	adds	r2, r3, #4
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	9203      	str	r2, [sp, #12]
 8011ff2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011ff6:	3402      	adds	r4, #2
 8011ff8:	9305      	str	r3, [sp, #20]
 8011ffa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80120d0 <_vfiprintf_r+0x22c>
 8011ffe:	7821      	ldrb	r1, [r4, #0]
 8012000:	2203      	movs	r2, #3
 8012002:	4650      	mov	r0, sl
 8012004:	f7ee f90c 	bl	8000220 <memchr>
 8012008:	b138      	cbz	r0, 801201a <_vfiprintf_r+0x176>
 801200a:	9b04      	ldr	r3, [sp, #16]
 801200c:	eba0 000a 	sub.w	r0, r0, sl
 8012010:	2240      	movs	r2, #64	@ 0x40
 8012012:	4082      	lsls	r2, r0
 8012014:	4313      	orrs	r3, r2
 8012016:	3401      	adds	r4, #1
 8012018:	9304      	str	r3, [sp, #16]
 801201a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801201e:	4829      	ldr	r0, [pc, #164]	@ (80120c4 <_vfiprintf_r+0x220>)
 8012020:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012024:	2206      	movs	r2, #6
 8012026:	f7ee f8fb 	bl	8000220 <memchr>
 801202a:	2800      	cmp	r0, #0
 801202c:	d03f      	beq.n	80120ae <_vfiprintf_r+0x20a>
 801202e:	4b26      	ldr	r3, [pc, #152]	@ (80120c8 <_vfiprintf_r+0x224>)
 8012030:	bb1b      	cbnz	r3, 801207a <_vfiprintf_r+0x1d6>
 8012032:	9b03      	ldr	r3, [sp, #12]
 8012034:	3307      	adds	r3, #7
 8012036:	f023 0307 	bic.w	r3, r3, #7
 801203a:	3308      	adds	r3, #8
 801203c:	9303      	str	r3, [sp, #12]
 801203e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012040:	443b      	add	r3, r7
 8012042:	9309      	str	r3, [sp, #36]	@ 0x24
 8012044:	e76a      	b.n	8011f1c <_vfiprintf_r+0x78>
 8012046:	fb0c 3202 	mla	r2, ip, r2, r3
 801204a:	460c      	mov	r4, r1
 801204c:	2001      	movs	r0, #1
 801204e:	e7a8      	b.n	8011fa2 <_vfiprintf_r+0xfe>
 8012050:	2300      	movs	r3, #0
 8012052:	3401      	adds	r4, #1
 8012054:	9305      	str	r3, [sp, #20]
 8012056:	4619      	mov	r1, r3
 8012058:	f04f 0c0a 	mov.w	ip, #10
 801205c:	4620      	mov	r0, r4
 801205e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012062:	3a30      	subs	r2, #48	@ 0x30
 8012064:	2a09      	cmp	r2, #9
 8012066:	d903      	bls.n	8012070 <_vfiprintf_r+0x1cc>
 8012068:	2b00      	cmp	r3, #0
 801206a:	d0c6      	beq.n	8011ffa <_vfiprintf_r+0x156>
 801206c:	9105      	str	r1, [sp, #20]
 801206e:	e7c4      	b.n	8011ffa <_vfiprintf_r+0x156>
 8012070:	fb0c 2101 	mla	r1, ip, r1, r2
 8012074:	4604      	mov	r4, r0
 8012076:	2301      	movs	r3, #1
 8012078:	e7f0      	b.n	801205c <_vfiprintf_r+0x1b8>
 801207a:	ab03      	add	r3, sp, #12
 801207c:	9300      	str	r3, [sp, #0]
 801207e:	462a      	mov	r2, r5
 8012080:	4b12      	ldr	r3, [pc, #72]	@ (80120cc <_vfiprintf_r+0x228>)
 8012082:	a904      	add	r1, sp, #16
 8012084:	4630      	mov	r0, r6
 8012086:	f7fd fc79 	bl	800f97c <_printf_float>
 801208a:	4607      	mov	r7, r0
 801208c:	1c78      	adds	r0, r7, #1
 801208e:	d1d6      	bne.n	801203e <_vfiprintf_r+0x19a>
 8012090:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012092:	07d9      	lsls	r1, r3, #31
 8012094:	d405      	bmi.n	80120a2 <_vfiprintf_r+0x1fe>
 8012096:	89ab      	ldrh	r3, [r5, #12]
 8012098:	059a      	lsls	r2, r3, #22
 801209a:	d402      	bmi.n	80120a2 <_vfiprintf_r+0x1fe>
 801209c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801209e:	f7fe f9ed 	bl	801047c <__retarget_lock_release_recursive>
 80120a2:	89ab      	ldrh	r3, [r5, #12]
 80120a4:	065b      	lsls	r3, r3, #25
 80120a6:	f53f af1f 	bmi.w	8011ee8 <_vfiprintf_r+0x44>
 80120aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80120ac:	e71e      	b.n	8011eec <_vfiprintf_r+0x48>
 80120ae:	ab03      	add	r3, sp, #12
 80120b0:	9300      	str	r3, [sp, #0]
 80120b2:	462a      	mov	r2, r5
 80120b4:	4b05      	ldr	r3, [pc, #20]	@ (80120cc <_vfiprintf_r+0x228>)
 80120b6:	a904      	add	r1, sp, #16
 80120b8:	4630      	mov	r0, r6
 80120ba:	f7fd fef7 	bl	800feac <_printf_i>
 80120be:	e7e4      	b.n	801208a <_vfiprintf_r+0x1e6>
 80120c0:	0801256a 	.word	0x0801256a
 80120c4:	08012574 	.word	0x08012574
 80120c8:	0800f97d 	.word	0x0800f97d
 80120cc:	08011e81 	.word	0x08011e81
 80120d0:	08012570 	.word	0x08012570

080120d4 <__swbuf_r>:
 80120d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120d6:	460e      	mov	r6, r1
 80120d8:	4614      	mov	r4, r2
 80120da:	4605      	mov	r5, r0
 80120dc:	b118      	cbz	r0, 80120e6 <__swbuf_r+0x12>
 80120de:	6a03      	ldr	r3, [r0, #32]
 80120e0:	b90b      	cbnz	r3, 80120e6 <__swbuf_r+0x12>
 80120e2:	f7fe f88d 	bl	8010200 <__sinit>
 80120e6:	69a3      	ldr	r3, [r4, #24]
 80120e8:	60a3      	str	r3, [r4, #8]
 80120ea:	89a3      	ldrh	r3, [r4, #12]
 80120ec:	071a      	lsls	r2, r3, #28
 80120ee:	d501      	bpl.n	80120f4 <__swbuf_r+0x20>
 80120f0:	6923      	ldr	r3, [r4, #16]
 80120f2:	b943      	cbnz	r3, 8012106 <__swbuf_r+0x32>
 80120f4:	4621      	mov	r1, r4
 80120f6:	4628      	mov	r0, r5
 80120f8:	f000 f82a 	bl	8012150 <__swsetup_r>
 80120fc:	b118      	cbz	r0, 8012106 <__swbuf_r+0x32>
 80120fe:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8012102:	4638      	mov	r0, r7
 8012104:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012106:	6823      	ldr	r3, [r4, #0]
 8012108:	6922      	ldr	r2, [r4, #16]
 801210a:	1a98      	subs	r0, r3, r2
 801210c:	6963      	ldr	r3, [r4, #20]
 801210e:	b2f6      	uxtb	r6, r6
 8012110:	4283      	cmp	r3, r0
 8012112:	4637      	mov	r7, r6
 8012114:	dc05      	bgt.n	8012122 <__swbuf_r+0x4e>
 8012116:	4621      	mov	r1, r4
 8012118:	4628      	mov	r0, r5
 801211a:	f7ff fda9 	bl	8011c70 <_fflush_r>
 801211e:	2800      	cmp	r0, #0
 8012120:	d1ed      	bne.n	80120fe <__swbuf_r+0x2a>
 8012122:	68a3      	ldr	r3, [r4, #8]
 8012124:	3b01      	subs	r3, #1
 8012126:	60a3      	str	r3, [r4, #8]
 8012128:	6823      	ldr	r3, [r4, #0]
 801212a:	1c5a      	adds	r2, r3, #1
 801212c:	6022      	str	r2, [r4, #0]
 801212e:	701e      	strb	r6, [r3, #0]
 8012130:	6962      	ldr	r2, [r4, #20]
 8012132:	1c43      	adds	r3, r0, #1
 8012134:	429a      	cmp	r2, r3
 8012136:	d004      	beq.n	8012142 <__swbuf_r+0x6e>
 8012138:	89a3      	ldrh	r3, [r4, #12]
 801213a:	07db      	lsls	r3, r3, #31
 801213c:	d5e1      	bpl.n	8012102 <__swbuf_r+0x2e>
 801213e:	2e0a      	cmp	r6, #10
 8012140:	d1df      	bne.n	8012102 <__swbuf_r+0x2e>
 8012142:	4621      	mov	r1, r4
 8012144:	4628      	mov	r0, r5
 8012146:	f7ff fd93 	bl	8011c70 <_fflush_r>
 801214a:	2800      	cmp	r0, #0
 801214c:	d0d9      	beq.n	8012102 <__swbuf_r+0x2e>
 801214e:	e7d6      	b.n	80120fe <__swbuf_r+0x2a>

08012150 <__swsetup_r>:
 8012150:	b538      	push	{r3, r4, r5, lr}
 8012152:	4b29      	ldr	r3, [pc, #164]	@ (80121f8 <__swsetup_r+0xa8>)
 8012154:	4605      	mov	r5, r0
 8012156:	6818      	ldr	r0, [r3, #0]
 8012158:	460c      	mov	r4, r1
 801215a:	b118      	cbz	r0, 8012164 <__swsetup_r+0x14>
 801215c:	6a03      	ldr	r3, [r0, #32]
 801215e:	b90b      	cbnz	r3, 8012164 <__swsetup_r+0x14>
 8012160:	f7fe f84e 	bl	8010200 <__sinit>
 8012164:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012168:	0719      	lsls	r1, r3, #28
 801216a:	d422      	bmi.n	80121b2 <__swsetup_r+0x62>
 801216c:	06da      	lsls	r2, r3, #27
 801216e:	d407      	bmi.n	8012180 <__swsetup_r+0x30>
 8012170:	2209      	movs	r2, #9
 8012172:	602a      	str	r2, [r5, #0]
 8012174:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012178:	81a3      	strh	r3, [r4, #12]
 801217a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801217e:	e033      	b.n	80121e8 <__swsetup_r+0x98>
 8012180:	0758      	lsls	r0, r3, #29
 8012182:	d512      	bpl.n	80121aa <__swsetup_r+0x5a>
 8012184:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012186:	b141      	cbz	r1, 801219a <__swsetup_r+0x4a>
 8012188:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801218c:	4299      	cmp	r1, r3
 801218e:	d002      	beq.n	8012196 <__swsetup_r+0x46>
 8012190:	4628      	mov	r0, r5
 8012192:	f7fe ffcd 	bl	8011130 <_free_r>
 8012196:	2300      	movs	r3, #0
 8012198:	6363      	str	r3, [r4, #52]	@ 0x34
 801219a:	89a3      	ldrh	r3, [r4, #12]
 801219c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80121a0:	81a3      	strh	r3, [r4, #12]
 80121a2:	2300      	movs	r3, #0
 80121a4:	6063      	str	r3, [r4, #4]
 80121a6:	6923      	ldr	r3, [r4, #16]
 80121a8:	6023      	str	r3, [r4, #0]
 80121aa:	89a3      	ldrh	r3, [r4, #12]
 80121ac:	f043 0308 	orr.w	r3, r3, #8
 80121b0:	81a3      	strh	r3, [r4, #12]
 80121b2:	6923      	ldr	r3, [r4, #16]
 80121b4:	b94b      	cbnz	r3, 80121ca <__swsetup_r+0x7a>
 80121b6:	89a3      	ldrh	r3, [r4, #12]
 80121b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80121bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80121c0:	d003      	beq.n	80121ca <__swsetup_r+0x7a>
 80121c2:	4621      	mov	r1, r4
 80121c4:	4628      	mov	r0, r5
 80121c6:	f000 f883 	bl	80122d0 <__smakebuf_r>
 80121ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80121ce:	f013 0201 	ands.w	r2, r3, #1
 80121d2:	d00a      	beq.n	80121ea <__swsetup_r+0x9a>
 80121d4:	2200      	movs	r2, #0
 80121d6:	60a2      	str	r2, [r4, #8]
 80121d8:	6962      	ldr	r2, [r4, #20]
 80121da:	4252      	negs	r2, r2
 80121dc:	61a2      	str	r2, [r4, #24]
 80121de:	6922      	ldr	r2, [r4, #16]
 80121e0:	b942      	cbnz	r2, 80121f4 <__swsetup_r+0xa4>
 80121e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80121e6:	d1c5      	bne.n	8012174 <__swsetup_r+0x24>
 80121e8:	bd38      	pop	{r3, r4, r5, pc}
 80121ea:	0799      	lsls	r1, r3, #30
 80121ec:	bf58      	it	pl
 80121ee:	6962      	ldrpl	r2, [r4, #20]
 80121f0:	60a2      	str	r2, [r4, #8]
 80121f2:	e7f4      	b.n	80121de <__swsetup_r+0x8e>
 80121f4:	2000      	movs	r0, #0
 80121f6:	e7f7      	b.n	80121e8 <__swsetup_r+0x98>
 80121f8:	20000118 	.word	0x20000118

080121fc <_raise_r>:
 80121fc:	291f      	cmp	r1, #31
 80121fe:	b538      	push	{r3, r4, r5, lr}
 8012200:	4605      	mov	r5, r0
 8012202:	460c      	mov	r4, r1
 8012204:	d904      	bls.n	8012210 <_raise_r+0x14>
 8012206:	2316      	movs	r3, #22
 8012208:	6003      	str	r3, [r0, #0]
 801220a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801220e:	bd38      	pop	{r3, r4, r5, pc}
 8012210:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012212:	b112      	cbz	r2, 801221a <_raise_r+0x1e>
 8012214:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012218:	b94b      	cbnz	r3, 801222e <_raise_r+0x32>
 801221a:	4628      	mov	r0, r5
 801221c:	f000 f830 	bl	8012280 <_getpid_r>
 8012220:	4622      	mov	r2, r4
 8012222:	4601      	mov	r1, r0
 8012224:	4628      	mov	r0, r5
 8012226:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801222a:	f000 b817 	b.w	801225c <_kill_r>
 801222e:	2b01      	cmp	r3, #1
 8012230:	d00a      	beq.n	8012248 <_raise_r+0x4c>
 8012232:	1c59      	adds	r1, r3, #1
 8012234:	d103      	bne.n	801223e <_raise_r+0x42>
 8012236:	2316      	movs	r3, #22
 8012238:	6003      	str	r3, [r0, #0]
 801223a:	2001      	movs	r0, #1
 801223c:	e7e7      	b.n	801220e <_raise_r+0x12>
 801223e:	2100      	movs	r1, #0
 8012240:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012244:	4620      	mov	r0, r4
 8012246:	4798      	blx	r3
 8012248:	2000      	movs	r0, #0
 801224a:	e7e0      	b.n	801220e <_raise_r+0x12>

0801224c <raise>:
 801224c:	4b02      	ldr	r3, [pc, #8]	@ (8012258 <raise+0xc>)
 801224e:	4601      	mov	r1, r0
 8012250:	6818      	ldr	r0, [r3, #0]
 8012252:	f7ff bfd3 	b.w	80121fc <_raise_r>
 8012256:	bf00      	nop
 8012258:	20000118 	.word	0x20000118

0801225c <_kill_r>:
 801225c:	b538      	push	{r3, r4, r5, lr}
 801225e:	4d07      	ldr	r5, [pc, #28]	@ (801227c <_kill_r+0x20>)
 8012260:	2300      	movs	r3, #0
 8012262:	4604      	mov	r4, r0
 8012264:	4608      	mov	r0, r1
 8012266:	4611      	mov	r1, r2
 8012268:	602b      	str	r3, [r5, #0]
 801226a:	f7f0 fe43 	bl	8002ef4 <_kill>
 801226e:	1c43      	adds	r3, r0, #1
 8012270:	d102      	bne.n	8012278 <_kill_r+0x1c>
 8012272:	682b      	ldr	r3, [r5, #0]
 8012274:	b103      	cbz	r3, 8012278 <_kill_r+0x1c>
 8012276:	6023      	str	r3, [r4, #0]
 8012278:	bd38      	pop	{r3, r4, r5, pc}
 801227a:	bf00      	nop
 801227c:	200026c8 	.word	0x200026c8

08012280 <_getpid_r>:
 8012280:	f7f0 be30 	b.w	8002ee4 <_getpid>

08012284 <__swhatbuf_r>:
 8012284:	b570      	push	{r4, r5, r6, lr}
 8012286:	460c      	mov	r4, r1
 8012288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801228c:	2900      	cmp	r1, #0
 801228e:	b096      	sub	sp, #88	@ 0x58
 8012290:	4615      	mov	r5, r2
 8012292:	461e      	mov	r6, r3
 8012294:	da0d      	bge.n	80122b2 <__swhatbuf_r+0x2e>
 8012296:	89a3      	ldrh	r3, [r4, #12]
 8012298:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801229c:	f04f 0100 	mov.w	r1, #0
 80122a0:	bf14      	ite	ne
 80122a2:	2340      	movne	r3, #64	@ 0x40
 80122a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80122a8:	2000      	movs	r0, #0
 80122aa:	6031      	str	r1, [r6, #0]
 80122ac:	602b      	str	r3, [r5, #0]
 80122ae:	b016      	add	sp, #88	@ 0x58
 80122b0:	bd70      	pop	{r4, r5, r6, pc}
 80122b2:	466a      	mov	r2, sp
 80122b4:	f000 f848 	bl	8012348 <_fstat_r>
 80122b8:	2800      	cmp	r0, #0
 80122ba:	dbec      	blt.n	8012296 <__swhatbuf_r+0x12>
 80122bc:	9901      	ldr	r1, [sp, #4]
 80122be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80122c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80122c6:	4259      	negs	r1, r3
 80122c8:	4159      	adcs	r1, r3
 80122ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80122ce:	e7eb      	b.n	80122a8 <__swhatbuf_r+0x24>

080122d0 <__smakebuf_r>:
 80122d0:	898b      	ldrh	r3, [r1, #12]
 80122d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80122d4:	079d      	lsls	r5, r3, #30
 80122d6:	4606      	mov	r6, r0
 80122d8:	460c      	mov	r4, r1
 80122da:	d507      	bpl.n	80122ec <__smakebuf_r+0x1c>
 80122dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80122e0:	6023      	str	r3, [r4, #0]
 80122e2:	6123      	str	r3, [r4, #16]
 80122e4:	2301      	movs	r3, #1
 80122e6:	6163      	str	r3, [r4, #20]
 80122e8:	b003      	add	sp, #12
 80122ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122ec:	ab01      	add	r3, sp, #4
 80122ee:	466a      	mov	r2, sp
 80122f0:	f7ff ffc8 	bl	8012284 <__swhatbuf_r>
 80122f4:	9f00      	ldr	r7, [sp, #0]
 80122f6:	4605      	mov	r5, r0
 80122f8:	4639      	mov	r1, r7
 80122fa:	4630      	mov	r0, r6
 80122fc:	f7fd fa12 	bl	800f724 <_malloc_r>
 8012300:	b948      	cbnz	r0, 8012316 <__smakebuf_r+0x46>
 8012302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012306:	059a      	lsls	r2, r3, #22
 8012308:	d4ee      	bmi.n	80122e8 <__smakebuf_r+0x18>
 801230a:	f023 0303 	bic.w	r3, r3, #3
 801230e:	f043 0302 	orr.w	r3, r3, #2
 8012312:	81a3      	strh	r3, [r4, #12]
 8012314:	e7e2      	b.n	80122dc <__smakebuf_r+0xc>
 8012316:	89a3      	ldrh	r3, [r4, #12]
 8012318:	6020      	str	r0, [r4, #0]
 801231a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801231e:	81a3      	strh	r3, [r4, #12]
 8012320:	9b01      	ldr	r3, [sp, #4]
 8012322:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012326:	b15b      	cbz	r3, 8012340 <__smakebuf_r+0x70>
 8012328:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801232c:	4630      	mov	r0, r6
 801232e:	f000 f81d 	bl	801236c <_isatty_r>
 8012332:	b128      	cbz	r0, 8012340 <__smakebuf_r+0x70>
 8012334:	89a3      	ldrh	r3, [r4, #12]
 8012336:	f023 0303 	bic.w	r3, r3, #3
 801233a:	f043 0301 	orr.w	r3, r3, #1
 801233e:	81a3      	strh	r3, [r4, #12]
 8012340:	89a3      	ldrh	r3, [r4, #12]
 8012342:	431d      	orrs	r5, r3
 8012344:	81a5      	strh	r5, [r4, #12]
 8012346:	e7cf      	b.n	80122e8 <__smakebuf_r+0x18>

08012348 <_fstat_r>:
 8012348:	b538      	push	{r3, r4, r5, lr}
 801234a:	4d07      	ldr	r5, [pc, #28]	@ (8012368 <_fstat_r+0x20>)
 801234c:	2300      	movs	r3, #0
 801234e:	4604      	mov	r4, r0
 8012350:	4608      	mov	r0, r1
 8012352:	4611      	mov	r1, r2
 8012354:	602b      	str	r3, [r5, #0]
 8012356:	f7f0 fe2d 	bl	8002fb4 <_fstat>
 801235a:	1c43      	adds	r3, r0, #1
 801235c:	d102      	bne.n	8012364 <_fstat_r+0x1c>
 801235e:	682b      	ldr	r3, [r5, #0]
 8012360:	b103      	cbz	r3, 8012364 <_fstat_r+0x1c>
 8012362:	6023      	str	r3, [r4, #0]
 8012364:	bd38      	pop	{r3, r4, r5, pc}
 8012366:	bf00      	nop
 8012368:	200026c8 	.word	0x200026c8

0801236c <_isatty_r>:
 801236c:	b538      	push	{r3, r4, r5, lr}
 801236e:	4d06      	ldr	r5, [pc, #24]	@ (8012388 <_isatty_r+0x1c>)
 8012370:	2300      	movs	r3, #0
 8012372:	4604      	mov	r4, r0
 8012374:	4608      	mov	r0, r1
 8012376:	602b      	str	r3, [r5, #0]
 8012378:	f7f0 fe2c 	bl	8002fd4 <_isatty>
 801237c:	1c43      	adds	r3, r0, #1
 801237e:	d102      	bne.n	8012386 <_isatty_r+0x1a>
 8012380:	682b      	ldr	r3, [r5, #0]
 8012382:	b103      	cbz	r3, 8012386 <_isatty_r+0x1a>
 8012384:	6023      	str	r3, [r4, #0]
 8012386:	bd38      	pop	{r3, r4, r5, pc}
 8012388:	200026c8 	.word	0x200026c8

0801238c <_init>:
 801238c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801238e:	bf00      	nop
 8012390:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012392:	bc08      	pop	{r3}
 8012394:	469e      	mov	lr, r3
 8012396:	4770      	bx	lr

08012398 <_fini>:
 8012398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801239a:	bf00      	nop
 801239c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801239e:	bc08      	pop	{r3}
 80123a0:	469e      	mov	lr, r3
 80123a2:	4770      	bx	lr
