# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_main_LUT_time_impl.v" \
"../../../../../8_6.srcs/sim_1/new/tb_main_LUT.v" \

# Do not sort compile order
nosort
