Timing Analyzer report for Serial_system_bus
Tue Dec  2 18:17:29 2025
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 14. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 15. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 25. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 26. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 35. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 36. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Serial_system_bus                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   4.7%      ;
;     Processors 3-8         ;   1.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 201.21 MHz ; 201.21 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; CLOCK_50 ; -3.970 ; -1709.131       ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; CLOCK_50 ; 0.302 ; 0.000           ;
+----------+-------+-----------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -1.800 ; -316.220           ;
+----------+--------+--------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; CLOCK_50 ; 1.933 ; 0.000              ;
+----------+-------+--------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; CLOCK_50 ; -3.000 ; -864.568                      ;
+----------+--------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.970 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 5.012      ;
; -3.892 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.039      ; 4.926      ;
; -3.847 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.048      ; 4.890      ;
; -3.826 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.040      ; 4.861      ;
; -3.781 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.036      ; 4.812      ;
; -3.709 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.051      ; 4.755      ;
; -3.698 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.036      ; 4.729      ;
; -3.641 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 4.209      ;
; -3.575 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 4.143      ;
; -3.559 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 4.601      ;
; -3.506 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.427     ; 4.074      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.391 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.323      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.282 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.202      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.267 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.173      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.251 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.089     ; 4.157      ;
; -3.226 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                                                                                            ; bus_bridge_master:master2_bridge|bb_addr[5]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 4.156      ;
; -3.223 ; master_port:master1_port|counter[1]                                                                                                               ; master_port:master1_port|mwdata                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.062     ; 4.156      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.220 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.152      ;
; -3.194 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.126      ;
; -3.190 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.122      ;
; -3.176 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; bus_bridge_master:master2_bridge|master_port:master|state.ADDR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 4.111      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.172 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 4.092      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.144 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 4.063      ;
; -3.121 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.IDLE                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.053      ;
; -3.099 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.ADDR                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.033      ;
; -3.095 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[8]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.023      ;
; -3.094 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[11]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.022      ;
; -3.093 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[1]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.021      ;
; -3.093 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[3]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.021      ;
; -3.093 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[9]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.021      ;
; -3.089 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.WAIT                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 4.023      ;
; -3.084 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.016      ;
; -3.080 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 4.012      ;
; -3.079 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[8]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.007      ;
; -3.078 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[11]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.006      ;
; -3.077 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[1]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.005      ;
; -3.077 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[3]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.005      ;
; -3.077 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[9]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 4.005      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.065 ; bus_bridge_master:master2_bridge|master_port:master|counter[0]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.997      ;
; -3.062 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwen                                                                                           ; bus_bridge_master:master2_bridge|master_port:master|state.ADDR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.061     ; 3.996      ;
; -3.062 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.994      ;
; -3.062 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.994      ;
; -3.062 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.994      ;
; -3.062 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.994      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.302 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.867      ;
; 0.304 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.873      ;
; 0.307 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.880      ;
; 0.307 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.386      ; 0.880      ;
; 0.310 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.878      ;
; 0.313 ; slave:slave1_inst|slave_port:sp|smemwdata[7]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.878      ;
; 0.313 ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.881      ;
; 0.314 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[2]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.879      ;
; 0.315 ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.880      ;
; 0.315 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.883      ;
; 0.317 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[6]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.885      ;
; 0.318 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.886      ;
; 0.318 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.886      ;
; 0.318 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.882      ;
; 0.318 ; slave:slave2_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.882      ;
; 0.318 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[0]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.883      ;
; 0.318 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.883      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.883      ;
; 0.319 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.883      ;
; 0.320 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.884      ;
; 0.320 ; slave:slave2_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.888      ;
; 0.321 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.889      ;
; 0.322 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[4]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.887      ;
; 0.325 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.893      ;
; 0.326 ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.891      ;
; 0.328 ; slave:slave2_inst|slave_port:sp|smemwdata[4]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.895      ;
; 0.329 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.893      ;
; 0.329 ; slave:slave2_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.893      ;
; 0.329 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[10]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.894      ;
; 0.330 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.894      ;
; 0.331 ; slave:slave2_inst|slave_port:sp|smemwdata[7]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.898      ;
; 0.331 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[5]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.896      ;
; 0.335 ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 0.904      ;
; 0.335 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.899      ;
; 0.336 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.901      ;
; 0.339 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.907      ;
; 0.339 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.907      ;
; 0.339 ; slave:slave2_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.907      ;
; 0.340 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.908      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|srdata                                             ; slave:slave2_inst|slave_port:sp|srdata                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.910      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|mode                                               ; slave:slave2_inst|slave_port:sp|mode                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|state.RVALID                                       ; slave:slave2_inst|slave_port:sp|state.RVALID                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; slave:slave2_inst|slave_port:sp|state.RDATA                                        ; slave:slave2_inst|slave_port:sp|state.RDATA                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; transaction_active                                                                 ; transaction_active                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; slave:slave1_inst|slave_port:sp|srdata                                             ; slave:slave1_inst|slave_port:sp|srdata                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; demo_state.DEMO_IDLE                                                               ; demo_state.DEMO_IDLE                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; slave:slave2_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.908      ;
; 0.344 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.075      ; 0.577      ;
; 0.346 ; slave:slave2_inst|slave_port:sp|smemwdata[5]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.914      ;
; 0.346 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 0.580      ;
; 0.350 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.914      ;
; 0.350 ; slave:slave2_inst|slave_port:sp|smemaddr[11]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.381      ; 0.918      ;
; 0.350 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[8]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.378      ; 0.915      ;
; 0.351 ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.915      ;
; 0.352 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.377      ; 0.916      ;
; 0.353 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.380      ; 0.920      ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                          ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.800 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.719      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.722      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 2.721      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 2.724      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.722      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.722      ;
; -1.799 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.722      ;
; -1.799 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.720      ;
; -1.799 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.720      ;
; -1.797 ; reset_sync[2] ; sw_sync1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.729      ;
; -1.485 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 2.724      ;
; -1.485 ; reset_sync[2] ; display_data[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 2.724      ;
; -1.485 ; reset_sync[2] ; display_data[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 2.724      ;
; -1.485 ; reset_sync[2] ; display_data[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 2.724      ;
; -1.485 ; reset_sync[2] ; display_data[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 2.724      ;
; -1.485 ; reset_sync[2] ; display_data[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 2.724      ;
; -1.483 ; reset_sync[2] ; key1_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 2.723      ;
; -1.483 ; reset_sync[2] ; key1_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 2.723      ;
; -1.483 ; reset_sync[2] ; key1_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 2.723      ;
; -1.483 ; reset_sync[2] ; data_pattern[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.245      ; 2.723      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.478 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.719      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.718      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.718      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.718      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.718      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.247      ; 2.719      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.247      ; 2.719      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.247      ; 2.719      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.247      ; 2.719      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.247      ; 2.719      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.247      ; 2.719      ;
; -1.477 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.246      ; 2.718      ;
; -1.476 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 2.721      ;
; -1.476 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 2.721      ;
; -1.476 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 2.721      ;
; -1.476 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 2.721      ;
; -1.476 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 2.721      ;
; -1.476 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.250      ; 2.721      ;
; -1.466 ; reset_sync[2] ; m1_daddr[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.270      ; 2.731      ;
; -1.464 ; reset_sync[2] ; demo_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 2.727      ;
; -1.464 ; reset_sync[2] ; demo_counter[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.464 ; reset_sync[2] ; demo_counter[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.265      ; 2.724      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.456 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 2.730      ;
; -1.455 ; reset_sync[2] ; data_pattern[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.273      ; 2.723      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                        ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.933 ; reset_sync[2] ; sw_sync2[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 2.570      ;
; 1.933 ; reset_sync[2] ; sw_sync1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 2.570      ;
; 1.933 ; reset_sync[2] ; sw_sync2[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 2.570      ;
; 1.933 ; reset_sync[2] ; sw_sync1[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 2.570      ;
; 1.933 ; reset_sync[2] ; sw_sync2[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.480      ; 2.570      ;
; 1.942 ; reset_sync[2] ; m1_dvalid                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.475      ; 2.574      ;
; 1.950 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.561      ;
; 1.950 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.561      ;
; 1.950 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.561      ;
; 1.950 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.561      ;
; 1.950 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.454      ; 2.561      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.960 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.562      ;
; 1.961 ; reset_sync[2] ; data_pattern[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.563      ;
; 1.961 ; reset_sync[2] ; data_pattern[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.563      ;
; 1.961 ; reset_sync[2] ; data_pattern[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.563      ;
; 1.961 ; reset_sync[2] ; data_pattern[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.563      ;
; 1.961 ; reset_sync[2] ; data_pattern[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.563      ;
; 1.961 ; reset_sync[2] ; key0_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; key0_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; key0_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; demo_state.DEMO_START                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.961 ; reset_sync[2] ; data_pattern[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.563      ;
; 1.961 ; reset_sync[2] ; data_pattern[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.445      ; 2.563      ;
; 1.961 ; reset_sync[2] ; transaction_active                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.446      ; 2.564      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[5]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[7]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_dwdata[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_daddr[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_daddr[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.962 ; reset_sync[2] ; m1_daddr[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.451      ; 2.570      ;
; 1.970 ; reset_sync[2] ; demo_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.970 ; reset_sync[2] ; demo_counter[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.440      ; 2.567      ;
; 1.971 ; reset_sync[2] ; demo_counter[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[16]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[17]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[18]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.971 ; reset_sync[2] ; demo_counter[19]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 2.564      ;
; 1.972 ; reset_sync[2] ; m1_daddr[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.442      ; 2.571      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.979 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.430      ; 2.566      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.985 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.423      ; 2.565      ;
; 1.986 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[19]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.561      ;
; 1.986 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[16]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.561      ;
; 1.986 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[17]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.561      ;
; 1.986 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.561      ;
; 1.986 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.561      ;
; 1.986 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.561      ;
; 1.986 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.418      ; 2.561      ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 224.01 MHz ; 224.01 MHz      ; CLOCK_50   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -3.464 ; -1453.775      ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.295 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -1.499 ; -259.743          ;
+----------+--------+-------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.726 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -864.568                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.464 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.046      ; 4.505      ;
; -3.392 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.038      ; 4.425      ;
; -3.373 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.049      ; 4.417      ;
; -3.349 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.041      ; 4.385      ;
; -3.273 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.036      ; 4.304      ;
; -3.252 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.050      ; 4.297      ;
; -3.217 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.038      ; 4.250      ;
; -3.151 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 3.765      ;
; -3.096 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 4.138      ;
; -3.087 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 3.701      ;
; -3.024 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.381     ; 3.638      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.920 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.860      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.858 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.772      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.855 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.769      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.852 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.778      ;
; -2.798 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; bus_bridge_master:master2_bridge|master_port:master|state.ADDR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.740      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.785 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.725      ;
; -2.779 ; master_port:master1_port|counter[1]                                                                                                               ; master_port:master1_port|mwdata                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.719      ;
; -2.774 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.713      ;
; -2.770 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.709      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.739 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.665      ;
; -2.738 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.ADDR                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.679      ;
; -2.735 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                                                                                            ; bus_bridge_master:master2_bridge|bb_addr[5]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.673      ;
; -2.720 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.IDLE                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.659      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.711 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.636      ;
; -2.703 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwen                                                                                           ; bus_bridge_master:master2_bridge|master_port:master|state.ADDR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 3.645      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.671 ; bus_bridge_master:master2_bridge|master_port:master|counter[7]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 3.611      ;
; -2.664 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.WAIT                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.605      ;
; -2.661 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.600      ;
; -2.657 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.596      ;
; -2.652 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[11]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.587      ;
; -2.651 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[8]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.586      ;
; -2.649 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[9]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.584      ;
; -2.647 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[11]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.582      ;
; -2.646 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[8]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.581      ;
; -2.644 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[9]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.579      ;
; -2.643 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwen                                                                                           ; master_port:master1_port|state.ADDR                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.054     ; 3.584      ;
; -2.641 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; bus_bridge_master:master2_bridge|master_port:master|state.WAIT         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.561      ;
; -2.641 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.IDLE                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.052     ; 3.584      ;
; -2.633 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.571      ;
; -2.632 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[3]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.567      ;
; -2.631 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[1]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 3.566      ;
; -2.629 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.567      ;
; -2.628 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]                                                                       ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 3.566      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.295 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.805      ;
; 0.297 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.804      ;
; 0.298 ; transaction_active                                                                 ; transaction_active                                                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave1_inst|slave_port:sp|srdata                                             ; slave:slave1_inst|slave_port:sp|srdata                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave2_inst|slave_port:sp|srdata                                             ; slave:slave2_inst|slave_port:sp|srdata                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave2_inst|slave_port:sp|mode                                               ; slave:slave2_inst|slave_port:sp|mode                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave2_inst|slave_port:sp|state.RVALID                                       ; slave:slave2_inst|slave_port:sp|state.RVALID                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; slave:slave2_inst|slave_port:sp|state.RDATA                                        ; slave:slave2_inst|slave_port:sp|state.RDATA                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; demo_state.DEMO_IDLE                                                               ; demo_state.DEMO_IDLE                                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.067      ; 0.511      ;
; 0.302 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.816      ;
; 0.303 ; slave:slave1_inst|slave_port:sp|smemwdata[7]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.810      ;
; 0.305 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.345      ; 0.819      ;
; 0.305 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.811      ;
; 0.305 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.811      ;
; 0.306 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.812      ;
; 0.306 ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.338      ; 0.813      ;
; 0.307 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.817      ;
; 0.307 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.816      ;
; 0.307 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]       ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 0.519      ;
; 0.308 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.817      ;
; 0.309 ; slave:slave2_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.818      ;
; 0.310 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.819      ;
; 0.310 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.340      ; 0.819      ;
; 0.310 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[6]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.341      ; 0.820      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|wdata[1]                                           ; slave:slave1_inst|slave_port:sp|wdata[1]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|wdata[3]                                           ; slave:slave1_inst|slave_port:sp|wdata[3]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|addr[3]                                            ; slave:slave1_inst|slave_port:sp|addr[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|addr[5]                                            ; slave:slave1_inst|slave_port:sp|addr[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|addr[7]                                            ; slave:slave1_inst|slave_port:sp|addr[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|wdata[5]                                           ; slave:slave1_inst|slave_port:sp|wdata[5]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|wdata[7]                                           ; slave:slave1_inst|slave_port:sp|wdata[7]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_datain_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.337      ; 0.817      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[0]                                            ; slave:slave2_inst|slave_port:sp|addr[0]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[1]                                            ; slave:slave2_inst|slave_port:sp|addr[1]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[2]                                            ; slave:slave2_inst|slave_port:sp|addr[2]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[3]                                            ; slave:slave2_inst|slave_port:sp|addr[3]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[4]                                            ; slave:slave2_inst|slave_port:sp|addr[4]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[5]                                            ; slave:slave2_inst|slave_port:sp|addr[5]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[6]                                            ; slave:slave2_inst|slave_port:sp|addr[6]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[7]                                            ; slave:slave2_inst|slave_port:sp|addr[7]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[8]                                            ; slave:slave2_inst|slave_port:sp|addr[8]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[9]                                            ; slave:slave2_inst|slave_port:sp|addr[9]                                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[10]                                           ; slave:slave2_inst|slave_port:sp|addr[10]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|addr[11]                                           ; slave:slave2_inst|slave_port:sp|addr[11]                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|svalid                                             ; slave:slave1_inst|slave_port:sp|svalid                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|mode                               ; bus_bridge_slave:slave3_bridge|slave_port:slave|mode                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave2_inst|slave_port:sp|state.ADDR                                         ; slave:slave2_inst|slave_port:sp|state.ADDR                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; slave:slave1_inst|slave_port:sp|mode                                               ; slave:slave1_inst|slave_port:sp|mode                                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                 ; bus_m2_s3:bus_inst|addr_decoder:decoder|state.ADDR                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                   ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                                 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                                 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[3]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                                 ; bus_m2_s3:bus_inst|addr_decoder:decoder|counter[1]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.SPLIT                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.SPLIT                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.RDATA                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.RDATA                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.WAIT                         ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.WAIT                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.056      ; 0.511      ;
+-------+------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.429      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.426      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 2.431      ;
; -1.499 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.426      ;
; -1.499 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.426      ;
; -1.499 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.426      ;
; -1.499 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.426      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.429      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.429      ;
; -1.499 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.429      ;
; -1.499 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.427      ;
; -1.499 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.427      ;
; -1.498 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 2.428      ;
; -1.498 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.425      ;
; -1.498 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.425      ;
; -1.498 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.068     ; 2.425      ;
; -1.497 ; reset_sync[2] ; sw_sync1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.437      ;
; -1.218 ; reset_sync[2] ; key1_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; key1_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; key1_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; data_pattern[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; display_data[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; display_data[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; display_data[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; display_data[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.218 ; reset_sync[2] ; display_data[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.430      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.214 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.216      ; 2.425      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.425      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.425      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.220      ; 2.428      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.220      ; 2.428      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.425      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.425      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.220      ; 2.428      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.425      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.220      ; 2.428      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.220      ; 2.428      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.425      ;
; -1.213 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.220      ; 2.428      ;
; -1.212 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.424      ;
; -1.212 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.424      ;
; -1.212 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.424      ;
; -1.212 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.424      ;
; -1.212 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.217      ; 2.424      ;
; -1.201 ; reset_sync[2] ; m1_daddr[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.242      ; 2.438      ;
; -1.197 ; reset_sync[2] ; demo_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.241      ; 2.433      ;
; -1.197 ; reset_sync[2] ; demo_counter[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.197 ; reset_sync[2] ; demo_counter[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.238      ; 2.430      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.193 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.249      ; 2.437      ;
; -1.191 ; reset_sync[2] ; data_pattern[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.244      ; 2.430      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                         ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.726 ; reset_sync[2] ; sw_sync2[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.299      ;
; 1.726 ; reset_sync[2] ; sw_sync1[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.299      ;
; 1.726 ; reset_sync[2] ; sw_sync2[3]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.299      ;
; 1.726 ; reset_sync[2] ; sw_sync1[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.299      ;
; 1.726 ; reset_sync[2] ; sw_sync2[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.429      ; 2.299      ;
; 1.734 ; reset_sync[2] ; m1_dvalid                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.425      ; 2.303      ;
; 1.743 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.291      ;
; 1.743 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.291      ;
; 1.743 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.291      ;
; 1.743 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.291      ;
; 1.743 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.404      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.291      ;
; 1.751 ; reset_sync[2] ; key0_sync[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; key0_sync[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; key0_sync[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; demo_state.DEMO_START                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.751 ; reset_sync[2] ; transaction_active                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.397      ; 2.292      ;
; 1.752 ; reset_sync[2] ; data_pattern[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.292      ;
; 1.752 ; reset_sync[2] ; data_pattern[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.292      ;
; 1.752 ; reset_sync[2] ; data_pattern[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.292      ;
; 1.752 ; reset_sync[2] ; data_pattern[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.292      ;
; 1.752 ; reset_sync[2] ; data_pattern[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.292      ;
; 1.752 ; reset_sync[2] ; data_pattern[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.292      ;
; 1.752 ; reset_sync[2] ; data_pattern[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.396      ; 2.292      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[6]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[5]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[7]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[0]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_dwdata[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_daddr[12]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_daddr[13]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.754 ; reset_sync[2] ; m1_daddr[4]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.401      ; 2.299      ;
; 1.758 ; reset_sync[2] ; demo_counter[10]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[11]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[12]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[13]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[14]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[15]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[16]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[17]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[18]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.758 ; reset_sync[2] ; demo_counter[19]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.389      ; 2.291      ;
; 1.759 ; reset_sync[2] ; demo_counter[0]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[1]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[2]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[3]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[4]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[5]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[6]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[7]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[8]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.759 ; reset_sync[2] ; demo_counter[9]                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.392      ; 2.295      ;
; 1.762 ; reset_sync[2] ; m1_daddr[11]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.393      ; 2.299      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.768 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.382      ; 2.294      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.773 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.376      ; 2.293      ;
; 1.775 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.291      ;
; 1.775 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.291      ;
; 1.775 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.291      ;
; 1.775 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.291      ;
; 1.775 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.291      ;
; 1.775 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.291      ;
; 1.775 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.372      ; 2.291      ;
+-------+---------------+------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; CLOCK_50 ; -1.632 ; -650.999       ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; CLOCK_50 ; 0.144 ; 0.000          ;
+----------+-------+----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+--------+-------------------+
; Clock    ; Slack  ; End Point TNS     ;
+----------+--------+-------------------+
; CLOCK_50 ; -0.655 ; -104.381          ;
+----------+--------+-------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; CLOCK_50 ; 1.125 ; 0.000             ;
+----------+-------+-------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; CLOCK_50 ; -3.000 ; -878.361                     ;
+----------+--------+------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.632 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 2.386      ;
; -1.606 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 2.610      ;
; -1.591 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[3]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 2.345      ;
; -1.562 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]                                                                     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.233     ; 2.316      ;
; -1.549 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 2.548      ;
; -1.546 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.019      ; 2.552      ;
; -1.536 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.014      ; 2.537      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.504 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 2.442      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.495 ; bus_bridge_master:master2_bridge|master_port:master|counter[1]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.446      ;
; -1.490 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[0]                                                                                            ; bus_bridge_master:master2_bridge|bb_addr[5]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.439      ;
; -1.473 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.021      ; 2.481      ;
; -1.470 ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~portb_address_reg0 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.010      ; 2.467      ;
; -1.453 ; master_port:master1_port|counter[1]                                                                                                               ; master_port:master1_port|mwdata                                        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.403      ;
; -1.434 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.384      ;
; -1.434 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.384      ;
; -1.434 ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~portb_address_reg0                     ; slave:slave1_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.012      ; 2.433      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.430 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 2.362      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.426 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.050     ; 2.363      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[2]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[1]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[0]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[4]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[3]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[7]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[5]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.420 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; bus_bridge_slave:slave3_bridge|slave_port:slave|counter[6]             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 2.351      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[5]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[4]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[3]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[0]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[1]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[2]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[7]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.417 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave1_inst|slave_port:sp|counter[6]                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 2.353      ;
; -1.399 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[8]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.345      ;
; -1.397 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[9]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.343      ;
; -1.397 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[11]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.343      ;
; -1.391 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[3]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.337      ;
; -1.389 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; slave:slave2_inst|slave_port:sp|addr[1]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 2.335      ;
; -1.389 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[8]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.334      ;
; -1.387 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[9]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.332      ;
; -1.387 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[11]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.332      ;
; -1.381 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[3]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.326      ;
; -1.379 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|addr[1]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 2.324      ;
; -1.372 ; bus_bridge_master:master2_bridge|fifo:fifo_queue|rp[1]                                                                                            ; bus_bridge_master:master2_bridge|bb_addr[5]                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.321      ;
; -1.364 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; bus_bridge_master:master2_bridge|master_port:master|state.ADDR         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 2.316      ;
; -1.357 ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~portb_address_reg0                     ; slave:slave2_inst|slave_port:sp|srdata                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.018      ; 2.362      ;
; -1.356 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.305      ;
; -1.356 ; bus_m2_s3:bus_inst|arbiter:bus_arbiter|state.M2                                                                                                   ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 2.305      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[4]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[1]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[6]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[5]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[7]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.350 ; bus_bridge_master:master2_bridge|master_port:master|counter[2]                                                                                    ; bus_bridge_master:master2_bridge|master_port:master|counter[3]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.301      ;
; -1.347 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.IDLE                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 2.297      ;
; -1.347 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave2_inst|slave_port:sp|wdata[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.295      ;
; -1.347 ; bus_m2_s3:bus_inst|addr_decoder:decoder|slave_en                                                                                                  ; slave:slave2_inst|slave_port:sp|wdata[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 2.295      ;
; -1.337 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.WAIT                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.288      ;
; -1.336 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[4]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.266      ;
; -1.335 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[2]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.265      ;
; -1.335 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[6]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.265      ;
; -1.330 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[0]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.260      ;
; -1.327 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[1]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.257      ;
; -1.327 ; bus_bridge_master:master2_bridge|master_port:master|mvalid                                                                                        ; bus_bridge_slave:slave3_bridge|slave_port:slave|wdata[5]               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.057     ; 2.257      ;
; -1.327 ; bus_bridge_slave:slave3_bridge|slave_port:slave|state.IDLE                                                                                        ; master_port:master1_port|state.ADDR                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 2.278      ;
; -1.327 ; reset_sync[2]                                                                                                                                     ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~94              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.268      ;
; -1.327 ; reset_sync[2]                                                                                                                                     ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~92              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.268      ;
; -1.327 ; reset_sync[2]                                                                                                                                     ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~93              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.268      ;
; -1.327 ; reset_sync[2]                                                                                                                                     ; bus_bridge_master:master2_bridge|fifo:fifo_queue|queue~91              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 2.268      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.144 ; slave:slave1_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; slave:slave1_inst|slave_port:sp|smemwdata[2]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; slave:slave1_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.471      ;
; 0.149 ; slave:slave1_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.476      ;
; 0.151 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.478      ;
; 0.152 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; slave:slave2_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.475      ;
; 0.152 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemwdata[6]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_datain_reg0  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; slave:slave1_inst|slave_port:sp|smemwdata[7]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.476      ;
; 0.154 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; slave:slave1_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; slave:slave1_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; slave:slave2_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; slave:slave2_inst|slave_port:sp|smemwdata[1]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; slave:slave1_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; slave:slave2_inst|slave_port:sp|smemaddr[0]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[0]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.157 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[2]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[1]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; slave:slave1_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; slave:slave1_inst|slave_port:sp|smemaddr[10]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[4]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.482      ;
; 0.161 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.486      ;
; 0.161 ; slave:slave2_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; slave:slave1_inst|slave_port:sp|smemaddr[5]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; slave:slave2_inst|slave_port:sp|smemwdata[6]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[10]                       ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.220      ; 0.486      ;
; 0.163 ; slave:slave2_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[5]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.486      ;
; 0.164 ; slave:slave1_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.489      ;
; 0.165 ; slave:slave1_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.492      ;
; 0.165 ; slave:slave2_inst|slave_port:sp|smemwdata[5]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.490      ;
; 0.165 ; slave:slave2_inst|slave_port:sp|smemwdata[0]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.486      ;
; 0.165 ; slave:slave2_inst|slave_port:sp|smemaddr[2]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.488      ;
; 0.166 ; slave:slave2_inst|slave_port:sp|smemaddr[1]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; slave:slave2_inst|slave_port:sp|smemwdata[4]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.490      ;
; 0.169 ; slave:slave2_inst|slave_port:sp|smemwdata[7]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a4~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; slave:slave2_inst|slave_port:sp|smemaddr[6]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; slave:slave1_inst|slave_port:sp|smemaddr[8]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; slave:slave2_inst|slave_port:sp|smemaddr[11]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.497      ;
; 0.171 ; slave:slave1_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.496      ;
; 0.171 ; slave:slave2_inst|slave_port:sp|smemwdata[3]                                       ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_datain_reg0                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.217      ; 0.492      ;
; 0.173 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[8]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; slave:slave2_inst|slave_port:sp|smemaddr[7]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a1~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; bus_bridge_slave:slave3_bridge|slave_port:slave|smemaddr[7]                        ; bus_bridge_slave:slave3_bridge|slave_memory_bram:local_mem|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.218      ; 0.496      ;
; 0.177 ; slave:slave2_inst|slave_port:sp|srdata                                             ; slave:slave2_inst|slave_port:sp|srdata                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; slave:slave2_inst|slave_port:sp|smemaddr[4]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a0~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; slave:slave2_inst|slave_port:sp|mode                                               ; slave:slave2_inst|slave_port:sp|mode                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; slave:slave2_inst|slave_port:sp|state.RVALID                                       ; slave:slave2_inst|slave_port:sp|state.RVALID                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; slave:slave2_inst|slave_port:sp|state.RDATA                                        ; slave:slave2_inst|slave_port:sp|state.RDATA                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; transaction_active                                                                 ; transaction_active                                                                                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; slave:slave2_inst|slave_port:sp|smemaddr[9]                                        ; slave:slave2_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_rlk1:auto_generated|ram_block1a5~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.223      ; 0.505      ;
; 0.178 ; demo_state.DEMO_WAIT                                                               ; demo_state.DEMO_WAIT                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; demo_state.DEMO_IDLE                                                               ; demo_state.DEMO_IDLE                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; data_pattern[0]                                                                    ; data_pattern[0]                                                                                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                             ; bus_bridge_slave:slave3_bridge|slave_port:slave|srdata                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START    ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE     ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                                                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START  ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; slave:slave1_inst|slave_port:sp|srdata                                             ; slave:slave1_inst|slave_port:sp|srdata                                                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[20]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; slave:slave1_inst|slave_port:sp|smemaddr[3]                                        ; slave:slave1_inst|slave_memory_bram:sm|altsyncram:memory_rtl_0|altsyncram_smk1:auto_generated|ram_block1a4~porta_address_reg0                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.221      ; 0.505      ;
; 0.180 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]   ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]    ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
+-------+------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                           ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|tx             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.655 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[18]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.047     ; 1.595      ;
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_START ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|c_bits[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.655 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 1.593      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|tx               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.595      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[7]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[5]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[4]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[1]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[3]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[0]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[2]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[10]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[8]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[9]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[6]          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[11]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[15]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[12]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[13]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|data[14]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.597      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_IDLE    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.595      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_END     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.595      ;
; -0.654 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_tx:transmitter|state.TX_DATA    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.595      ;
; -0.654 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.593      ;
; -0.654 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_bits[2]         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.048     ; 1.593      ;
; -0.653 ; reset_sync[2] ; sw_sync1[2]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 1.603      ;
; -0.486 ; reset_sync[2] ; display_data[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.595      ;
; -0.486 ; reset_sync[2] ; display_data[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.595      ;
; -0.486 ; reset_sync[2] ; display_data[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.595      ;
; -0.486 ; reset_sync[2] ; display_data[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.595      ;
; -0.486 ; reset_sync[2] ; display_data[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.595      ;
; -0.486 ; reset_sync[2] ; display_data[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.595      ;
; -0.485 ; reset_sync[2] ; key1_sync[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.594      ;
; -0.485 ; reset_sync[2] ; key1_sync[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.594      ;
; -0.485 ; reset_sync[2] ; key1_sync[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.594      ;
; -0.485 ; reset_sync[2] ; data_pattern[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.122      ; 1.594      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[1]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.482 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_tx:transmitter|data[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.593      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[12]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.592      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[14]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.592      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[15]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.595      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[11]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.595      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[10]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.592      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[8]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.592      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[9]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.595      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.592      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.595      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.595      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[1]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.592      ;
; -0.481 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[6]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.127      ; 1.595      ;
; -0.480 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[17]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.591      ;
; -0.480 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[19]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.591      ;
; -0.480 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[18]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.591      ;
; -0.480 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[16]     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.591      ;
; -0.480 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|temp_data[4]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.124      ; 1.591      ;
; -0.477 ; reset_sync[2] ; m1_daddr[11]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 1.601      ;
; -0.475 ; reset_sync[2] ; demo_counter[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[8]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.475 ; reset_sync[2] ; demo_counter[9]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 1.598      ;
; -0.474 ; reset_sync[2] ; demo_counter[10]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[11]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[12]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[13]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[14]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[15]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[16]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[17]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[18]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.474 ; reset_sync[2] ; demo_counter[19]                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 1.595      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[6]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[4]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[5]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[7]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[1]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[0]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[3]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_dwdata[2]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_daddr[12]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_daddr[13]                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.472 ; reset_sync[2] ; m1_daddr[4]                                                                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 1.600      ;
; -0.470 ; reset_sync[2] ; data_pattern[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 1.594      ;
+--------+---------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                        ;
+-------+---------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.125 ; reset_sync[2] ; sw_sync2[2]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.467      ;
; 1.125 ; reset_sync[2] ; sw_sync1[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.467      ;
; 1.125 ; reset_sync[2] ; sw_sync2[3]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.467      ;
; 1.125 ; reset_sync[2] ; sw_sync1[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.467      ;
; 1.125 ; reset_sync[2] ; sw_sync2[1]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.258      ; 1.467      ;
; 1.131 ; reset_sync[2] ; m1_dvalid                                                                         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.257      ; 1.472      ;
; 1.136 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|ready          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.461      ;
; 1.136 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_END   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.461      ;
; 1.136 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.461      ;
; 1.136 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_START ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.461      ;
; 1.136 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.241      ; 1.461      ;
; 1.137 ; reset_sync[2] ; key0_sync[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; key0_sync[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; key0_sync[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; demo_state.DEMO_WAIT                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; demo_state.DEMO_COMPLETE                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; demo_state.DEMO_DISPLAY                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; demo_state.DEMO_IDLE                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; demo_state.DEMO_START                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.137 ; reset_sync[2] ; transaction_active                                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.240      ; 1.461      ;
; 1.138 ; reset_sync[2] ; data_pattern[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.461      ;
; 1.138 ; reset_sync[2] ; data_pattern[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.461      ;
; 1.138 ; reset_sync[2] ; data_pattern[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.461      ;
; 1.138 ; reset_sync[2] ; data_pattern[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.461      ;
; 1.138 ; reset_sync[2] ; data_pattern[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.461      ;
; 1.138 ; reset_sync[2] ; data_pattern[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.461      ;
; 1.138 ; reset_sync[2] ; data_pattern[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.239      ; 1.461      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[6]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[4]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[5]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[7]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[3]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_dwdata[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_daddr[12]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_daddr[13]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.140 ; reset_sync[2] ; m1_daddr[4]                                                                       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.243      ; 1.467      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.142 ; reset_sync[2] ; bus_bridge_master:master2_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.236      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[1]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[2]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[3]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[4]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[5]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[6]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[7]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[8]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[9]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.465      ;
; 1.143 ; reset_sync[2] ; demo_counter[10]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[11]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[12]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[13]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[14]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[15]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[16]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[17]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[18]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.143 ; reset_sync[2] ; demo_counter[19]                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.235      ; 1.462      ;
; 1.146 ; reset_sync[2] ; m1_daddr[11]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.238      ; 1.468      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[7]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|ready            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_DATA    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_START   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_END     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_bits[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.149 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|state.RX_IDLE    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.233      ; 1.466      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[6]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[9]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[10]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[12]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[11]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[8]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[7]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[5]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[4]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[1]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[2]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[0]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.152 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|c_clocks[3]      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.229      ; 1.465      ;
; 1.153 ; reset_sync[2] ; key1_sync[0]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.461      ;
; 1.153 ; reset_sync[2] ; key1_sync[1]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.461      ;
; 1.153 ; reset_sync[2] ; key1_sync[2]                                                                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.461      ;
; 1.153 ; reset_sync[2] ; data_pattern[0]                                                                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.224      ; 1.461      ;
; 1.154 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[3]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.466      ;
; 1.154 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[2]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.466      ;
; 1.154 ; reset_sync[2] ; bus_bridge_slave:slave3_bridge|uart:uart_module|uart_rx:receiver|temp_data[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.228      ; 1.466      ;
+-------+---------------+-----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.970    ; 0.144 ; -1.800   ; 1.125   ; -3.000              ;
;  CLOCK_50        ; -3.970    ; 0.144 ; -1.800   ; 1.125   ; -3.000              ;
; Design-wide TNS  ; -1709.131 ; 0.0   ; -316.22  ; 0.0     ; -878.361            ;
;  CLOCK_50        ; -1709.131 ; 0.000 ; -316.220 ; 0.000   ; -878.361            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_BRIDGE_M_RX      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_BRIDGE_S_RX      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LED[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LED[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LED[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LED[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LED[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_BRIDGE_M_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_BRIDGE_S_TX ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 13001    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 13001    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 210      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 210      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 8     ; 8    ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 10    ; 10   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; CLOCK_50 ; CLOCK_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                 ;
+--------------------+--------------------------------------------------------------------------------------+
; Input Port         ; Comment                                                                              ;
+--------------------+--------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_RX ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[1]             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; GPIO_0_BRIDGE_M_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GPIO_0_BRIDGE_S_TX ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[7]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Dec  2 18:17:28 2025
Info: Command: quartus_sta Serial_system_bus -c Serial_system_bus
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Serial_system_bus.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.970           -1709.131 CLOCK_50 
Info (332146): Worst-case hold slack is 0.302
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.302               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.800
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.800            -316.220 CLOCK_50 
Info (332146): Worst-case removal slack is 1.933
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.933               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -864.568 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.464           -1453.775 CLOCK_50 
Info (332146): Worst-case hold slack is 0.295
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.295               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -1.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.499            -259.743 CLOCK_50 
Info (332146): Worst-case removal slack is 1.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.726               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -864.568 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.632            -650.999 CLOCK_50 
Info (332146): Worst-case hold slack is 0.144
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.144               0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is -0.655
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.655            -104.381 CLOCK_50 
Info (332146): Worst-case removal slack is 1.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.125               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -878.361 CLOCK_50 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 538 megabytes
    Info: Processing ended: Tue Dec  2 18:17:29 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


