{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1524951907856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1524951907856 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 28 16:45:07 2018 " "Processing started: Sat Apr 28 16:45:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1524951907856 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1524951907856 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab8 -c lab8 " "Command: quartus_sta lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1524951907856 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1524951907965 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default " "Ignored assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1524951908184 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1524951908184 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1524951908371 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524951908418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1524951908418 ""}
{ "Info" "ISTA_SDC_FOUND" "lab8.sdc " "Reading SDC File: 'lab8.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1524951909059 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 42 altera_reserved_tck port " "Ignored filter at lab8.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock lab8.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at lab8.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 50 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] pin " "Ignored filter at lab8.sdc(50): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\] " {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 51 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] pin " "Ignored filter at lab8.sdc(51): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\]  " "create_generated_clock -name \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\} -source \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 1 -phase -54.000 -master_clock \{main_clk_50\} \[get_pins \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[1\]\}\] " {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock lab8.sdc 51 Argument -source is an empty collection " "Ignored create_generated_clock at lab8.sdc(51): Argument -source is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 70 m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] clock " "Ignored filter at lab8.sdc(70): m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\] could not be matched with a clock" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 70 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(70): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 71 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(71): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 72 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(72): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 73 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(73): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 74 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(74): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 75 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(75): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 76 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(76): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 77 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(77): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 78 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(78): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 79 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(79): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 80 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(80): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 81 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(81): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 82 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(82): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 83 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(83): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 84 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(84): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 85 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(85): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 86 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(86): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 87 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(87): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 88 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(88): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 89 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(89): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 90 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(90): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 91 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(91): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 92 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(92): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 93 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(93): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 94 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(94): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 95 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(95): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 96 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(96): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 96 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 96 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 97 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(97): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 97 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 97 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 98 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(98): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 99 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(99): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 100 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(100): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 100 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 100 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 101 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(101): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 102 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(102): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 103 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(103): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 104 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(104): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 105 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(105): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 106 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(106): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 107 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(107): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 108 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(108): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 109 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(109): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 110 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(110): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 111 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(111): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 112 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(112): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 113 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(113): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 113 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 113 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 114 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(114): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 114 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 114 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 115 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(115): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 115 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 115 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 116 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(116): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 116 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 116 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 117 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(117): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 118 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(118): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 119 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(119): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 120 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(120): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 120 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 120 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 121 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(121): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 121 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 121 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 122 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(122): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 122 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 122 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 123 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(123): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 123 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 123 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 124 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(124): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 124 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 124 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 125 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(125): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 125 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 125 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 126 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(126): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 127 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(127): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 127 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 127 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 128 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(128): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 128 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 128 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 129 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(129): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 129 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 129 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 130 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(130): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 130 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 130 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 131 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(131): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 131 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 131 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 132 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(132): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  3.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 132 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 132 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 133 Argument -clock is an empty collection " "Ignored set_input_delay at lab8.sdc(133): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 133 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 133 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 142 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(142): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 142 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 142 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 143 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(143): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tck\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 143 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 143 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 144 altera_reserved_tdi port " "Ignored filter at lab8.sdc(144): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 144 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 144 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(144): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 144 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 144 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 145 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(145): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdi\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 145 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 145 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 146 altera_reserved_tms port " "Ignored filter at lab8.sdc(146): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 146 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 146 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(146): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 146 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 146 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 147 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(147): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tms\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 147 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 147 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 148 SW\[0\] port " "Ignored filter at lab8.sdc(148): SW\[0\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 148 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 148 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(148): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 148 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 148 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 149 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(149): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 149 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 149 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 150 SW\[1\] port " "Ignored filter at lab8.sdc(150): SW\[1\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 150 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 150 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(150): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 150 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 150 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 151 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(151): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 151 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 151 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 152 SW\[2\] port " "Ignored filter at lab8.sdc(152): SW\[2\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 152 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 152 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(152): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 152 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 152 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 153 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(153): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 153 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 153 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 154 SW\[3\] port " "Ignored filter at lab8.sdc(154): SW\[3\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 154 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 154 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(154): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 154 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 154 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 155 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(155): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 155 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 155 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 156 SW\[4\] port " "Ignored filter at lab8.sdc(156): SW\[4\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 156 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 156 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(156): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[4\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 156 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 156 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 157 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(157): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[4\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 157 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 157 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 158 SW\[5\] port " "Ignored filter at lab8.sdc(158): SW\[5\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 158 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 158 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(158): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[5\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 158 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 158 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 159 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(159): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[5\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 159 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 159 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 160 SW\[6\] port " "Ignored filter at lab8.sdc(160): SW\[6\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 160 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 160 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(160): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[6\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 160 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 160 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[6\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 162 SW\[7\] port " "Ignored filter at lab8.sdc(162): SW\[7\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 162 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{main_clk_50\}\]  3.000 \[get_ports \{SW\[7\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lab8.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at lab8.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{SW\[7\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 173 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(173): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 174 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(174): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 175 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(175): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 176 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(176): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 177 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(177): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[4\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 178 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(178): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[5\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 179 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(179): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[6\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 180 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(180): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[7\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 181 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(181): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[8\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 182 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(182): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[9\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 183 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(183): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[10\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 184 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(184): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[11\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 185 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(185): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_ADDR\[12\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 186 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(186): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 187 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(187): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_BA\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 188 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(188): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CAS_N\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 189 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(189): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CKE\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 190 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(190): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CS_N\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 191 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(191): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 192 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(192): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 193 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(193): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 194 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(194): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQM\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 195 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(195): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 196 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(196): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 197 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(197): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 198 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(198): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 199 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(199): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[4\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909106 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 200 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(200): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[5\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 201 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(201): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[6\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 202 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(202): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[7\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 203 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(203): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[8\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 204 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(204): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[9\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 205 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(205): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[10\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 206 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(206): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[11\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 207 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(207): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[12\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 208 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(208): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[13\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 209 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(209): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[14\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 210 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(210): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[15\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 211 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(211): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[16\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 212 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(212): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[17\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 213 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(213): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[18\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 214 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(214): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[19\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 215 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(215): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[20\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 216 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(216): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[21\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 217 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(217): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[22\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 218 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(218): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[23\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 219 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(219): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[24\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 220 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(220): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[25\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 221 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(221): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[26\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 222 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(222): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[27\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 223 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(223): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[28\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 224 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(224): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[29\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 225 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(225): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[30\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 226 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(226): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_DQ\[31\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 227 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(227): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_RAS_N\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 228 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(228): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_WE_N\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 229 Argument -clock is an empty collection " "Ignored set_output_delay at lab8.sdc(229): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{m_lab7_soc\|sdram_pll\|sd1\|pll7\|clk\[0\]\}\]  2.000 \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 230 LEDG\[0\] port " "Ignored filter at lab8.sdc(230): LEDG\[0\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 230 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 230 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 231 LEDG\[1\] port " "Ignored filter at lab8.sdc(231): LEDG\[1\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 231 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[1\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 232 LEDG\[2\] port " "Ignored filter at lab8.sdc(232): LEDG\[2\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 232 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 232 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[2\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 233 LEDG\[3\] port " "Ignored filter at lab8.sdc(233): LEDG\[3\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 233 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 233 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(233): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[3\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 233 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 233 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 234 LEDG\[4\] port " "Ignored filter at lab8.sdc(234): LEDG\[4\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 234 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 234 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(234): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[4\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 234 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 234 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 235 LEDG\[5\] port " "Ignored filter at lab8.sdc(235): LEDG\[5\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 235 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 235 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(235): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[5\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 235 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 235 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 236 LEDG\[6\] port " "Ignored filter at lab8.sdc(236): LEDG\[6\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 236 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 236 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(236): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[6\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 236 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 236 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 237 LEDG\[7\] port " "Ignored filter at lab8.sdc(237): LEDG\[7\] could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 237 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(237): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{LEDG\[7\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 237 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 237 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 239 altera_reserved_tdo port " "Ignored filter at lab8.sdc(239): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay lab8.sdc 239 Argument <targets> is an empty collection " "Ignored set_output_delay at lab8.sdc(239): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\] " "set_output_delay -add_delay  -clock \[get_clocks \{main_clk_50\}\]  2.000 \[get_ports \{altera_reserved_tdo\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 246 altera_reserved_tck clock " "Ignored filter at lab8.sdc(246): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 246 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 254 *altera_avalon_st_clock_crosser:*\|in_data_buffer* register " "Ignored filter at lab8.sdc(254): *altera_avalon_st_clock_crosser:*\|in_data_buffer* could not be matched with a register" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 254 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 254 *altera_avalon_st_clock_crosser:*\|out_data_buffer* register " "Ignored filter at lab8.sdc(254): *altera_avalon_st_clock_crosser:*\|out_data_buffer* could not be matched with a register" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 254 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 254 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(254): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\] " "set_false_path -from \[get_registers \{*altera_avalon_st_clock_crosser:*\|in_data_buffer*\}\] -to \[get_registers \{*altera_avalon_st_clock_crosser:*\|out_data_buffer*\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 254 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 254 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 254 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(254): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 254 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 255 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at lab8.sdc(255): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 255 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 255 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(255): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 255 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 255 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909122 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 256 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn pin " "Ignored filter at lab8.sdc(256): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn could not be matched with a pin" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 256 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 256 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(256): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\] " "set_false_path -to \[get_pins -nocase -compatibility_mode \{*\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|clrn\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 256 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 256 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg* could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 257 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* keeper " "Ignored filter at lab8.sdc(257): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr* could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 257 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break\|break_readreg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 257 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 257 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(257): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 257 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 258 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] keeper " "Ignored filter at lab8.sdc(258): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\] could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 258 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|*resetlatch\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[33\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 258 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 258 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(258): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 258 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 259 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] keeper " "Ignored filter at lab8.sdc(259): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\] could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 259 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_ready\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[0\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 259 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 259 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(259): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 259 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 260 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error keeper " "Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 260 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] keeper " "Ignored filter at lab8.sdc(260): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\] could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 260 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_error\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr\[34\]\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 260 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 260 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(260): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 260 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 261 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* keeper " "Ignored filter at lab8.sdc(261): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg* could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 261 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem\|*MonDReg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 261 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 261 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(261): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 261 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 262 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* keeper " "Ignored filter at lab8.sdc(262): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo* could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 262 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 262 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(262): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\] " "set_false_path -from \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck\|*sr*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|*jdo*\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 262 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 262 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(262): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 262 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 263 sld_hub:*\|irf_reg* keeper " "Ignored filter at lab8.sdc(263): sld_hub:*\|irf_reg* could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 263 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* keeper " "Ignored filter at lab8.sdc(263): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir* could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 263 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 263 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(263): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper\|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk\|ir*\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 263 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 263 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(263): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 263 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 264 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] keeper " "Ignored filter at lab8.sdc(264): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 264 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lab8.sdc 264 *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go keeper " "Ignored filter at lab8.sdc(264): *lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 264 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 264 Argument <from> is an empty collection " "Ignored set_false_path at lab8.sdc(264): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*lab7_soc_nios2_qsys_0:*\|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci\|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug\|monitor_go\}\]" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 264 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 264 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path lab8.sdc 264 Argument <to> is an empty collection " "Ignored set_false_path at lab8.sdc(264): Argument <to> is an empty collection" {  } { { "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" "" { Text "C:/Users/Taha 1/Desktop/Final Project/ECE385-Final-Project/lab8/lab8.sdc" 264 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1524951909137 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:keyB\|reg_11:reg_A\|Data_Out\[5\] PS2_CLK " "Register keyboard:keyB\|reg_11:reg_A\|Data_Out\[5\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1524951909153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1524951909153 "|lab8|PS2_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909481 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909481 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1524951909481 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1524951909481 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1524951909481 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1524951909543 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1524951909825 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1524951909825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.765 " "Worst-case setup slack is -0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.765             -52.471 main_clk_50  " "   -0.765             -52.471 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951909840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.384 " "Worst-case hold slack is 0.384" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 main_clk_50  " "    0.384               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951909903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.736 " "Worst-case recovery slack is 17.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.736               0.000 main_clk_50  " "   17.736               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951909918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.799 " "Worst-case removal slack is 1.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.799               0.000 main_clk_50  " "    1.799               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951909950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.622 " "Worst-case minimum pulse width slack is 9.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 main_clk_50  " "    9.622               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951909965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951909965 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524951910249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1524951910281 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1524951911328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:keyB\|reg_11:reg_A\|Data_Out\[5\] PS2_CLK " "Register keyboard:keyB\|reg_11:reg_A\|Data_Out\[5\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1524951911609 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1524951911609 "|lab8|PS2_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911609 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911609 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1524951911609 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1524951911609 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.112 " "Worst-case setup slack is 1.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911750 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.112               0.000 main_clk_50  " "    1.112               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911750 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951911750 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 main_clk_50  " "    0.338               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951911812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.962 " "Worst-case recovery slack is 17.962" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.962               0.000 main_clk_50  " "   17.962               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951911828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.651 " "Worst-case removal slack is 1.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.651               0.000 main_clk_50  " "    1.651               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 main_clk_50  " "    9.644               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951911843 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1524951912171 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PS2_CLK " "Node: PS2_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:keyB\|reg_11:reg_A\|Data_Out\[5\] PS2_CLK " "Register keyboard:keyB\|reg_11:reg_A\|Data_Out\[5\] is being clocked by PS2_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1524951912546 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1524951912546 "|lab8|PS2_CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: vga_clk_instance\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912546 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912546 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "main_clk_50 (Rise) main_clk_50 (Rise) setup and hold " "From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1524951912546 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1524951912546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.446 " "Worst-case setup slack is 9.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.446               0.000 main_clk_50  " "    9.446               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951912593 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 main_clk_50  " "    0.173               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951912672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.839 " "Worst-case recovery slack is 18.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.839               0.000 main_clk_50  " "   18.839               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951912687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.860 " "Worst-case removal slack is 0.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 main_clk_50  " "    0.860               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951912703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.369 " "Worst-case minimum pulse width slack is 9.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912718 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.369               0.000 main_clk_50  " "    9.369               0.000 main_clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1524951912718 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1524951912718 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524951913672 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1524951913687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 264 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 264 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1524951914078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 28 16:45:14 2018 " "Processing ended: Sat Apr 28 16:45:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1524951914078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1524951914078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1524951914078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1524951914078 ""}
