Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 12:32:02 2025
| Host         : C27-5CG31326RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_basys3_timing_summary_routed.rpt -pb top_basys3_timing_summary_routed.pb -rpx top_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (3)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clkdiv_inst/f_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.008        0.000                      0                   32        0.260        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.008        0.000                      0                   32        0.260        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.964ns (24.835%)  route 2.918ns (75.165%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.554     5.075    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  clkdiv_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.586     6.080    clkdiv_inst/f_count[28]
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.297     6.377 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.018    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.690     8.833    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.124     8.957 r  clkdiv_inst/f_count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.957    clkdiv_inst/f_count_0[6]
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.448    14.789    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[6]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y49         FDCE (Setup_fdce_C_D)        0.031    14.965    clkdiv_inst/f_count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 0.992ns (25.373%)  route 2.918ns (74.627%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.554     5.075    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  clkdiv_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.586     6.080    clkdiv_inst/f_count[28]
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.297     6.377 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.018    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.690     8.833    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X29Y49         LUT4 (Prop_lut4_I0_O)        0.152     8.985 r  clkdiv_inst/f_count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.985    clkdiv_inst/f_count_0[8]
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.448    14.789    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[8]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y49         FDCE (Setup_fdce_C_D)        0.075    15.009    clkdiv_inst/f_count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.985    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 2.221ns (58.155%)  route 1.598ns (41.845%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567     5.088    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  clkdiv_inst/f_count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.282    clkdiv_inst/f_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.956 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkdiv_inst/f_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.071    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.185    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.299    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  clkdiv_inst/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.527    clkdiv_inst/f_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  clkdiv_inst/f_count0_carry__5/O[0]
                         net (fo=1, routed)           0.860     8.608    clkdiv_inst/data0[25]
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.299     8.907 r  clkdiv_inst/f_count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.907    clkdiv_inst/f_count_0[25]
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y54         FDCE (Setup_fdce_C_D)        0.031    14.953    clkdiv_inst/f_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                  6.046    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 2.348ns (60.957%)  route 1.504ns (39.043%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567     5.088    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  clkdiv_inst/f_count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.282    clkdiv_inst/f_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.956 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkdiv_inst/f_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.071    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.185    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.299    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  clkdiv_inst/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.527    clkdiv_inst/f_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.840 r  clkdiv_inst/f_count0_carry__5/O[3]
                         net (fo=1, routed)           0.765     8.605    clkdiv_inst/data0[28]
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.335     8.940 r  clkdiv_inst/f_count[28]_i_1/O
                         net (fo=1, routed)           0.000     8.940    clkdiv_inst/f_count_0[28]
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y54         FDCE (Setup_fdce_C_D)        0.075    14.997    clkdiv_inst/f_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -8.940    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.799ns  (logic 2.477ns (65.202%)  route 1.322ns (34.798%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567     5.088    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  clkdiv_inst/f_count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.282    clkdiv_inst/f_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.956 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkdiv_inst/f_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.071    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.185    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.299    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  clkdiv_inst/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.527    clkdiv_inst/f_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  clkdiv_inst/f_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.641    clkdiv_inst/f_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.975 r  clkdiv_inst/f_count0_carry__6/O[1]
                         net (fo=1, routed)           0.583     8.558    clkdiv_inst/data0[30]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.329     8.887 r  clkdiv_inst/f_count[30]_i_1/O
                         net (fo=1, routed)           0.000     8.887    clkdiv_inst/f_count_0[30]
    SLICE_X29Y55         FDCE                                         r  clkdiv_inst/f_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y55         FDCE                                         r  clkdiv_inst/f_count_reg[30]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y55         FDCE (Setup_fdce_C_D)        0.075    14.997    clkdiv_inst/f_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 0.964ns (25.570%)  route 2.806ns (74.430%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.554     5.075    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  clkdiv_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.586     6.080    clkdiv_inst/f_count[28]
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.297     6.377 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.018    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.579     8.721    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.845 r  clkdiv_inst/f_count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.845    clkdiv_inst/f_count_0[2]
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.448    14.789    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDCE (Setup_fdce_C_D)        0.031    14.965    clkdiv_inst/f_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.965    
                         arrival time                          -8.845    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 0.964ns (25.584%)  route 2.804ns (74.416%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.554     5.075    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  clkdiv_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.586     6.080    clkdiv_inst/f_count[28]
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.297     6.377 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.018    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.577     8.719    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.124     8.843 r  clkdiv_inst/f_count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.843    clkdiv_inst/f_count_0[1]
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.448    14.789    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[1]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDCE (Setup_fdce_C_D)        0.029    14.963    clkdiv_inst/f_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 0.992ns (26.119%)  route 2.806ns (73.881%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.554     5.075    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  clkdiv_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.586     6.080    clkdiv_inst/f_count[28]
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.297     6.377 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.018    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.579     8.721    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.152     8.873 r  clkdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     8.873    clkdiv_inst/f_count_0[4]
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.448    14.789    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDCE (Setup_fdce_C_D)        0.075    15.009    clkdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.873    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.138ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.796ns  (logic 0.992ns (26.133%)  route 2.804ns (73.867%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.554     5.075    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.419     5.494 r  clkdiv_inst/f_count_reg[28]/Q
                         net (fo=2, routed)           0.586     6.080    clkdiv_inst/f_count[28]
    SLICE_X29Y54         LUT4 (Prop_lut4_I2_O)        0.297     6.377 r  clkdiv_inst/f_count[30]_i_7/O
                         net (fo=1, routed)           0.641     7.018    clkdiv_inst/f_count[30]_i_7_n_0
    SLICE_X29Y53         LUT6 (Prop_lut6_I5_O)        0.124     7.142 r  clkdiv_inst/f_count[30]_i_2/O
                         net (fo=31, routed)          1.577     8.719    clkdiv_inst/f_count[30]_i_2_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I0_O)        0.152     8.871 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.871    clkdiv_inst/f_count_0[3]
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.448    14.789    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism              0.180    14.969    
                         clock uncertainty           -0.035    14.934    
    SLICE_X29Y48         FDCE (Setup_fdce_C_D)        0.075    15.009    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  6.138    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 clkdiv_inst/f_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 2.335ns (62.764%)  route 1.385ns (37.236%))
  Logic Levels:           9  (CARRY4=8 LUT4=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.567     5.088    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.456     5.544 r  clkdiv_inst/f_count_reg[2]/Q
                         net (fo=2, routed)           0.738     6.282    clkdiv_inst/f_count[2]
    SLICE_X28Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.956 r  clkdiv_inst/f_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.956    clkdiv_inst/f_count0_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.070 r  clkdiv_inst/f_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     7.071    clkdiv_inst/f_count0_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  clkdiv_inst/f_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.185    clkdiv_inst/f_count0_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  clkdiv_inst/f_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.299    clkdiv_inst/f_count0_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  clkdiv_inst/f_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.413    clkdiv_inst/f_count0_carry__3_n_0
    SLICE_X28Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  clkdiv_inst/f_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.527    clkdiv_inst/f_count0_carry__4_n_0
    SLICE_X28Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.641 r  clkdiv_inst/f_count0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.641    clkdiv_inst/f_count0_carry__5_n_0
    SLICE_X28Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.863 r  clkdiv_inst/f_count0_carry__6/O[0]
                         net (fo=1, routed)           0.647     8.510    clkdiv_inst/data0[29]
    SLICE_X29Y55         LUT4 (Prop_lut4_I3_O)        0.299     8.809 r  clkdiv_inst/f_count[29]_i_1/O
                         net (fo=1, routed)           0.000     8.809    clkdiv_inst/f_count_0[29]
    SLICE_X29Y55         FDCE                                         r  clkdiv_inst/f_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437    14.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y55         FDCE                                         r  clkdiv_inst/f_count_reg[29]/C
                         clock pessimism              0.180    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X29Y55         FDCE (Setup_fdce_C_D)        0.029    14.951    clkdiv_inst/f_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.275ns (43.306%)  route 0.360ns (56.694%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.128     1.575 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.677    clkdiv_inst/f_count[4]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.098     1.775 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.259     2.033    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.049     2.082 r  clkdiv_inst/f_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.082    clkdiv_inst/f_count_0[16]
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[16]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.107     1.822    clkdiv_inst/f_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.444    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  clkdiv_inst/f_clk_reg/Q
                         net (fo=3, routed)           0.168     1.754    clkdiv_inst/CLK
    SLICE_X29Y54         LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  clkdiv_inst/f_clk_i_1/O
                         net (fo=1, routed)           0.000     1.799    clkdiv_inst/f_clk_i_1_n_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.958    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_clk_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X29Y54         FDCE (Hold_fdce_C_D)         0.091     1.535    clkdiv_inst/f_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.271ns (42.947%)  route 0.360ns (57.053%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.128     1.575 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.677    clkdiv_inst/f_count[4]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.098     1.775 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.259     2.033    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.078 r  clkdiv_inst/f_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.078    clkdiv_inst/f_count_0[14]
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[14]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.092     1.807    clkdiv_inst/f_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.272ns (39.765%)  route 0.412ns (60.235%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.128     1.575 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.677    clkdiv_inst/f_count[4]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.098     1.775 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.311     2.085    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.046     2.131 r  clkdiv_inst/f_count[15]_i_1/O
                         net (fo=1, routed)           0.000     2.131    clkdiv_inst/f_count_0[15]
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[15]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.107     1.822    clkdiv_inst/f_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.268ns (39.103%)  route 0.417ns (60.897%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.128     1.575 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.677    clkdiv_inst/f_count[4]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.098     1.775 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.316     2.090    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X29Y50         LUT4 (Prop_lut4_I1_O)        0.042     2.132 r  clkdiv_inst/f_count[12]_i_1/O
                         net (fo=1, routed)           0.000     2.132    clkdiv_inst/f_count_0[12]
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.107     1.822    clkdiv_inst/f_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.271ns (39.677%)  route 0.412ns (60.323%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.128     1.575 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.677    clkdiv_inst/f_count[4]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.098     1.775 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.311     2.085    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X29Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.130 r  clkdiv_inst/f_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.130    clkdiv_inst/f_count_0[13]
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[13]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.091     1.806    clkdiv_inst/f_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.275ns (38.844%)  route 0.433ns (61.156%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.128     1.573 f  clkdiv_inst/f_count_reg[12]/Q
                         net (fo=2, routed)           0.154     1.727    clkdiv_inst/f_count[12]
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.099     1.826 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.279     2.105    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.048     2.153 r  clkdiv_inst/f_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.153    clkdiv_inst/f_count_0[3]
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[3]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.107     1.824    clkdiv_inst/f_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.271ns (39.368%)  route 0.417ns (60.632%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.564     1.447    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDCE (Prop_fdce_C_Q)         0.128     1.575 f  clkdiv_inst/f_count_reg[4]/Q
                         net (fo=2, routed)           0.101     1.677    clkdiv_inst/f_count[4]
    SLICE_X29Y48         LUT5 (Prop_lut5_I1_O)        0.098     1.775 r  clkdiv_inst/f_count[30]_i_3/O
                         net (fo=31, routed)          0.316     2.090    clkdiv_inst/f_count[30]_i_3_n_0
    SLICE_X29Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.135 r  clkdiv_inst/f_count[10]_i_1/O
                         net (fo=1, routed)           0.000     2.135    clkdiv_inst/f_count_0[10]
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X29Y50         FDCE (Hold_fdce_C_D)         0.091     1.806    clkdiv_inst/f_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.276ns (38.875%)  route 0.434ns (61.125%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.128     1.573 f  clkdiv_inst/f_count_reg[12]/Q
                         net (fo=2, routed)           0.154     1.727    clkdiv_inst/f_count[12]
    SLICE_X29Y50         LUT5 (Prop_lut5_I1_O)        0.099     1.826 r  clkdiv_inst/f_count[30]_i_4/O
                         net (fo=31, routed)          0.280     2.106    clkdiv_inst/f_count[30]_i_4_n_0
    SLICE_X29Y48         LUT4 (Prop_lut4_I2_O)        0.049     2.155 r  clkdiv_inst/f_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.155    clkdiv_inst/f_count_0[4]
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C
                         clock pessimism             -0.244     1.717    
    SLICE_X29Y48         FDCE (Hold_fdce_C_D)         0.107     1.824    clkdiv_inst/f_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clkdiv_inst/f_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdiv_inst/f_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.212%)  route 0.244ns (56.788%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.445    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  clkdiv_inst/f_count_reg[0]/Q
                         net (fo=3, routed)           0.244     1.831    clkdiv_inst/f_count[0]
    SLICE_X29Y51         LUT1 (Prop_lut1_I0_O)        0.045     1.876 r  clkdiv_inst/f_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.876    clkdiv_inst/f_count_0[0]
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y51         FDCE                                         r  clkdiv_inst/f_count_reg[0]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X29Y51         FDCE (Hold_fdce_C_D)         0.092     1.537    clkdiv_inst/f_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y54   clkdiv_inst/f_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   clkdiv_inst/f_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y50   clkdiv_inst/f_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y50   clkdiv_inst/f_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y50   clkdiv_inst/f_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   clkdiv_inst/f_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   clkdiv_inst/f_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   clkdiv_inst/f_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X29Y51   clkdiv_inst/f_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   clkdiv_inst/f_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   clkdiv_inst/f_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   clkdiv_inst/f_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   clkdiv_inst/f_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y54   clkdiv_inst/f_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   clkdiv_inst/f_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y51   clkdiv_inst/f_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X29Y50   clkdiv_inst/f_count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.170ns  (logic 4.324ns (47.152%)  route 4.846ns (52.848%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDPE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[1]/C
    SLICE_X28Y54         FDPE (Prop_fdpe_C_Q)         0.456     0.456 f  Stopper_ligher/f_Q_reg[1]/Q
                         net (fo=5, routed)           0.821     1.277    Stopper_ligher/p_1_in
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.152     1.429 r  Stopper_ligher/JA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.025     5.454    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.716     9.170 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.170    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.315ns (48.099%)  route 4.656ns (51.901%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDPE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[1]/C
    SLICE_X28Y54         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Stopper_ligher/f_Q_reg[1]/Q
                         net (fo=5, routed)           0.818     1.274    Stopper_ligher/p_1_in
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.152     1.426 r  Stopper_ligher/JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.837     5.264    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.707     8.971 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.971    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.624ns  (logic 4.096ns (47.493%)  route 4.528ns (52.507%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDPE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[1]/C
    SLICE_X28Y54         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  Stopper_ligher/f_Q_reg[1]/Q
                         net (fo=5, routed)           0.854     1.310    Stopper_ligher/p_1_in
    SLICE_X28Y56         LUT2 (Prop_lut2_I0_O)        0.124     1.434 r  Stopper_ligher/JA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.675     5.108    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.516     8.624 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.624    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Stopper_ligher/f_Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.416ns  (logic 1.577ns (29.114%)  route 3.839ns (70.886%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           3.190     4.643    Stopper_ligher/sw_IBUF[0]
    SLICE_X28Y56         LUT2 (Prop_lut2_I0_O)        0.124     4.767 r  Stopper_ligher/f_Q[0]_i_1/O
                         net (fo=1, routed)           0.649     5.416    Stopper_ligher/f_Q[0]_i_1_n_0
    SLICE_X28Y54         FDCE                                         r  Stopper_ligher/f_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            Stopper_ligher/f_Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.348ns  (logic 1.577ns (29.486%)  route 3.771ns (70.514%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           3.194     4.647    Stopper_ligher/sw_IBUF[0]
    SLICE_X28Y56         LUT3 (Prop_lut3_I2_O)        0.124     4.771 r  Stopper_ligher/f_Q[1]_i_1/O
                         net (fo=1, routed)           0.577     5.348    Stopper_ligher/f_Q_next[1]
    SLICE_X28Y54         FDPE                                         r  Stopper_ligher/f_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Stopper_ligher/f_Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.539ns  (logic 1.441ns (31.756%)  route 3.097ns (68.244%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.097     4.539    Stopper_ligher/AS[0]
    SLICE_X28Y54         FDCE                                         f  Stopper_ligher/f_Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Stopper_ligher/f_Q_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.539ns  (logic 1.441ns (31.756%)  route 3.097ns (68.244%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           3.097     4.539    Stopper_ligher/AS[0]
    SLICE_X28Y54         FDPE                                         f  Stopper_ligher/f_Q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Stopper_ligher/f_Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.623ns  (logic 0.186ns (29.833%)  route 0.437ns (70.167%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDCE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[0]/C
    SLICE_X28Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Stopper_ligher/f_Q_reg[0]/Q
                         net (fo=4, routed)           0.240     0.381    Stopper_ligher/f_Q_reg_n_0_[0]
    SLICE_X28Y56         LUT3 (Prop_lut3_I1_O)        0.045     0.426 r  Stopper_ligher/f_Q[1]_i_1/O
                         net (fo=1, routed)           0.197     0.623    Stopper_ligher/f_Q_next[1]
    SLICE_X28Y54         FDPE                                         r  Stopper_ligher/f_Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Stopper_ligher/f_Q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.714ns  (logic 0.186ns (26.052%)  route 0.528ns (73.948%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDPE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[1]/C
    SLICE_X28Y54         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  Stopper_ligher/f_Q_reg[1]/Q
                         net (fo=5, routed)           0.299     0.440    Stopper_ligher/p_1_in
    SLICE_X28Y56         LUT2 (Prop_lut2_I1_O)        0.045     0.485 r  Stopper_ligher/f_Q[0]_i_1/O
                         net (fo=1, routed)           0.228     0.714    Stopper_ligher/f_Q[0]_i_1_n_0
    SLICE_X28Y54         FDCE                                         r  Stopper_ligher/f_Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Stopper_ligher/f_Q_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.210ns (13.146%)  route 1.384ns (86.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.384     1.594    Stopper_ligher/AS[0]
    SLICE_X28Y54         FDCE                                         f  Stopper_ligher/f_Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            Stopper_ligher/f_Q_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.594ns  (logic 0.210ns (13.146%)  route 1.384ns (86.854%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=2, routed)           1.384     1.594    Stopper_ligher/AS[0]
    SLICE_X28Y54         FDPE                                         f  Stopper_ligher/f_Q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            JA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.403ns (46.497%)  route 1.614ns (53.503%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDPE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[1]/C
    SLICE_X28Y54         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Stopper_ligher/f_Q_reg[1]/Q
                         net (fo=5, routed)           0.302     0.443    Stopper_ligher/p_1_in
    SLICE_X28Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.488 r  Stopper_ligher/JA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.313     1.800    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.017 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.017    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.451ns (46.978%)  route 1.638ns (53.022%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDCE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[0]/C
    SLICE_X28Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Stopper_ligher/f_Q_reg[0]/Q
                         net (fo=4, routed)           0.251     0.392    Stopper_ligher/f_Q_reg_n_0_[0]
    SLICE_X28Y56         LUT2 (Prop_lut2_I0_O)        0.042     0.434 r  Stopper_ligher/JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.386     1.821    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.268     3.089 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.089    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Stopper_ligher/f_Q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            JA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.158ns  (logic 1.460ns (46.241%)  route 1.698ns (53.759%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDCE                         0.000     0.000 r  Stopper_ligher/f_Q_reg[0]/C
    SLICE_X28Y54         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Stopper_ligher/f_Q_reg[0]/Q
                         net (fo=4, routed)           0.240     0.381    Stopper_ligher/f_Q_reg_n_0_[0]
    SLICE_X28Y56         LUT2 (Prop_lut2_I0_O)        0.043     0.424 r  Stopper_ligher/JA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.457     1.882    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.276     3.158 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.158    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.451ns (28.236%)  route 3.688ns (71.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.688     5.140    clkdiv_inst/AR[0]
    SLICE_X29Y55         FDCE                                         f  clkdiv_inst/f_count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y55         FDCE                                         r  clkdiv_inst/f_count_reg[29]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 1.451ns (28.236%)  route 3.688ns (71.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.688     5.140    clkdiv_inst/AR[0]
    SLICE_X29Y55         FDCE                                         f  clkdiv_inst/f_count_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y55         FDCE                                         r  clkdiv_inst/f_count_reg[30]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.910ns  (logic 1.451ns (29.555%)  route 3.459ns (70.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.459     4.910    clkdiv_inst/AR[0]
    SLICE_X29Y54         FDCE                                         f  clkdiv_inst/f_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_clk_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.910ns  (logic 1.451ns (29.555%)  route 3.459ns (70.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.459     4.910    clkdiv_inst/AR[0]
    SLICE_X29Y54         FDCE                                         f  clkdiv_inst/f_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[25]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.910ns  (logic 1.451ns (29.555%)  route 3.459ns (70.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.459     4.910    clkdiv_inst/AR[0]
    SLICE_X29Y54         FDCE                                         f  clkdiv_inst/f_count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[26]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.910ns  (logic 1.451ns (29.555%)  route 3.459ns (70.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.459     4.910    clkdiv_inst/AR[0]
    SLICE_X29Y54         FDCE                                         f  clkdiv_inst/f_count_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[27]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.910ns  (logic 1.451ns (29.555%)  route 3.459ns (70.445%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.459     4.910    clkdiv_inst/AR[0]
    SLICE_X29Y54         FDCE                                         f  clkdiv_inst/f_count_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y54         FDCE                                         r  clkdiv_inst/f_count_reg[28]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.451ns (31.475%)  route 3.160ns (68.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.160     4.611    clkdiv_inst/AR[0]
    SLICE_X29Y53         FDCE                                         f  clkdiv_inst/f_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y53         FDCE                                         r  clkdiv_inst/f_count_reg[21]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.451ns (31.475%)  route 3.160ns (68.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.160     4.611    clkdiv_inst/AR[0]
    SLICE_X29Y53         FDCE                                         f  clkdiv_inst/f_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y53         FDCE                                         r  clkdiv_inst/f_count_reg[22]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.451ns (31.475%)  route 3.160ns (68.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          3.160     4.611    clkdiv_inst/AR[0]
    SLICE_X29Y53         FDCE                                         f  clkdiv_inst/f_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.437     4.778    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y53         FDCE                                         r  clkdiv_inst/f_count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.219ns (14.758%)  route 1.267ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.267     1.486    clkdiv_inst/AR[0]
    SLICE_X29Y48         FDCE                                         f  clkdiv_inst/f_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[1]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.219ns (14.758%)  route 1.267ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.267     1.486    clkdiv_inst/AR[0]
    SLICE_X29Y48         FDCE                                         f  clkdiv_inst/f_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[2]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.219ns (14.758%)  route 1.267ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.267     1.486    clkdiv_inst/AR[0]
    SLICE_X29Y48         FDCE                                         f  clkdiv_inst/f_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[3]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.219ns (14.758%)  route 1.267ns (85.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.267     1.486    clkdiv_inst/AR[0]
    SLICE_X29Y48         FDCE                                         f  clkdiv_inst/f_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y48         FDCE                                         r  clkdiv_inst/f_count_reg[4]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.219ns (14.232%)  route 1.322ns (85.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.322     1.541    clkdiv_inst/AR[0]
    SLICE_X29Y49         FDCE                                         f  clkdiv_inst/f_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[5]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.219ns (14.232%)  route 1.322ns (85.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.322     1.541    clkdiv_inst/AR[0]
    SLICE_X29Y49         FDCE                                         f  clkdiv_inst/f_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[6]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.219ns (14.232%)  route 1.322ns (85.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.322     1.541    clkdiv_inst/AR[0]
    SLICE_X29Y49         FDCE                                         f  clkdiv_inst/f_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[7]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.219ns (14.232%)  route 1.322ns (85.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.322     1.541    clkdiv_inst/AR[0]
    SLICE_X29Y49         FDCE                                         f  clkdiv_inst/f_count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.834     1.961    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y49         FDCE                                         r  clkdiv_inst/f_count_reg[8]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.219ns (14.145%)  route 1.331ns (85.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.331     1.551    clkdiv_inst/AR[0]
    SLICE_X29Y50         FDCE                                         f  clkdiv_inst/f_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[10]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            clkdiv_inst/f_count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.219ns (14.145%)  route 1.331ns (85.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  btnL_IBUF_inst/O
                         net (fo=32, routed)          1.331     1.551    clkdiv_inst/AR[0]
    SLICE_X29Y50         FDCE                                         f  clkdiv_inst/f_count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.959    clkdiv_inst/f_clk_reg_0
    SLICE_X29Y50         FDCE                                         r  clkdiv_inst/f_count_reg[11]/C





