#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55b36e9b1260 .scope module, "PCIWRITEREADTest" "PCIWRITEREADTest" 2 1;
 .timescale 0 0;
P_0x55b36e9dbc70 .param/l "DEVICE_ADDRESS" 0 2 6, C4<00000000000000000000000000010000>;
P_0x55b36e9dbcb0 .param/l "PCI_read" 0 2 4, C4<0010>;
P_0x55b36e9dbcf0 .param/l "PCI_write" 0 2 5, C4<0011>;
L_0x55b36e9ce980 .functor NOT 1, v0x55b36ea00e60_0, C4<0>, C4<0>, C4<0>;
L_0x55b36e9c0380 .functor AND 1, L_0x55b36e9ce980, v0x55b36ea00f30_0, C4<1>, C4<1>;
L_0x55b36e9c0060 .functor AND 1, L_0x55b36e9c0380, L_0x55b36ea12da0, C4<1>, C4<1>;
L_0x55b36e9c0170 .functor NOT 1, v0x55b36ea00f30_0, C4<0>, C4<0>, C4<0>;
L_0x55b36e9bff10 .functor AND 1, L_0x55b36e9c0170, L_0x55b36ea01f00, C4<1>, C4<1>;
RS_0x7fa765e1e078 .resolv tri, L_0x55b36ea12250, L_0x55b36ea136f0;
v0x55b36ea00990_0 .net8 "AD", 31 0, RS_0x7fa765e1e078;  2 drivers
v0x55b36ea00a70_0 .var "CBE", 3 0;
v0x55b36ea00b40_0 .net "CLK", 0 0, v0x55b36e9ba760_0;  1 drivers
v0x55b36ea00c10_0 .var "DATA", 31 0;
v0x55b36ea00cb0_0 .net "DEBUG", 31 0, L_0x55b36e9b2c70;  1 drivers
v0x55b36ea00dc0_0 .net "DEVSEL", 0 0, L_0x55b36ea12da0;  1 drivers
v0x55b36ea00e60_0 .var "FRAME", 0 0;
v0x55b36ea00f30_0 .var "IRDY", 0 0;
v0x55b36ea01000_0 .net "M1", 31 0, L_0x55b36ea126e0;  1 drivers
v0x55b36ea010d0_0 .net "M2", 31 0, L_0x55b36ea127a0;  1 drivers
v0x55b36ea011a0_0 .net "M3", 31 0, L_0x55b36ea12860;  1 drivers
v0x55b36ea01270_0 .net "M4", 31 0, L_0x55b36ea12950;  1 drivers
v0x55b36ea01340_0 .var "OP", 3 0;
v0x55b36ea013e0_0 .net "SENDING_ADDRESS", 0 0, L_0x55b36e9c0060;  1 drivers
v0x55b36ea01480_0 .net "SENDING_DATA", 0 0, L_0x55b36e9bff10;  1 drivers
v0x55b36ea01520_0 .var "TRANSACTION", 0 0;
v0x55b36ea015e0_0 .net "TRDY", 0 0, L_0x55b36ea12e70;  1 drivers
v0x55b36ea016b0_0 .net "WRITE_OP", 0 0, L_0x55b36ea01f00;  1 drivers
v0x55b36ea01750_0 .net *"_s0", 0 0, L_0x55b36e9ce980;  1 drivers
v0x55b36ea01830_0 .net *"_s10", 0 0, L_0x55b36e9c0170;  1 drivers
L_0x7fa765dd5060 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55b36ea01910_0 .net/2u *"_s14", 31 0, L_0x7fa765dd5060;  1 drivers
o0x7fa765e1ed08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b36ea019f0_0 name=_s16
v0x55b36ea01ad0_0 .net *"_s18", 31 0, L_0x55b36ea12100;  1 drivers
v0x55b36ea01bb0_0 .net *"_s2", 0 0, L_0x55b36e9c0380;  1 drivers
L_0x7fa765dd5018 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55b36ea01c70_0 .net/2u *"_s6", 3 0, L_0x7fa765dd5018;  1 drivers
E_0x55b36e9beb70/0 .event negedge, v0x55b36e9ba760_0;
E_0x55b36e9beb70/1 .event posedge, v0x55b36e9ba760_0;
E_0x55b36e9beb70 .event/or E_0x55b36e9beb70/0, E_0x55b36e9beb70/1;
L_0x55b36ea01f00 .cmp/eq 4, v0x55b36ea01340_0, L_0x7fa765dd5018;
L_0x55b36ea12100 .functor MUXZ 32, o0x7fa765e1ed08, v0x55b36ea00c10_0, L_0x55b36e9bff10, C4<>;
L_0x55b36ea12250 .functor MUXZ 32, L_0x55b36ea12100, L_0x7fa765dd5060, L_0x55b36e9c0060, C4<>;
S_0x55b36e9b6e60 .scope module, "C" "Clock" 2 8, 3 1 0, S_0x55b36e9b1260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clock"
v0x55b36e9ba760_0 .var "clock", 0 0;
S_0x55b36e9b82a0 .scope module, "pci" "PCI" 2 35, 4 1 0, S_0x55b36e9b1260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "FRAME"
    .port_info 2 /INPUT 1 "IRDY"
    .port_info 3 /INPUT 4 "CBE"
    .port_info 4 /INOUT 32 "AD"
    .port_info 5 /OUTPUT 1 "DEVSEL_wire"
    .port_info 6 /OUTPUT 1 "TRDY_wire"
    .port_info 7 /OUTPUT 32 "DEBUG"
    .port_info 8 /OUTPUT 32 "M1"
    .port_info 9 /OUTPUT 32 "M2"
    .port_info 10 /OUTPUT 32 "M3"
    .port_info 11 /OUTPUT 32 "M4"
P_0x55b36e9fe030 .param/l "DEVICE_ADDRESS" 0 4 18, C4<00000000000000000000000000010000>;
P_0x55b36e9fe070 .param/l "PCI_read" 0 4 16, C4<0010>;
P_0x55b36e9fe0b0 .param/l "PCI_write" 0 4 17, C4<0011>;
L_0x55b36e9b2c70 .functor BUFZ 32, v0x55b36e9ff680_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b36e9ff160_0 .array/port v0x55b36e9ff160, 0;
L_0x55b36ea126e0 .functor BUFZ 32, v0x55b36e9ff160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b36e9ff160_1 .array/port v0x55b36e9ff160, 1;
L_0x55b36ea127a0 .functor BUFZ 32, v0x55b36e9ff160_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b36e9ff160_2 .array/port v0x55b36e9ff160, 2;
L_0x55b36ea12860 .functor BUFZ 32, v0x55b36e9ff160_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b36e9ff160_3 .array/port v0x55b36e9ff160, 3;
L_0x55b36ea12950 .functor BUFZ 32, v0x55b36e9ff160_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b36ea12b50 .functor NOT 1, v0x55b36ea00e60_0, C4<0>, C4<0>, C4<0>;
L_0x55b36ea12c00 .functor NOT 1, v0x55b36ea00f30_0, C4<0>, C4<0>, C4<0>;
L_0x55b36ea12c70 .functor AND 1, v0x55b36ea00e60_0, L_0x55b36ea12c00, C4<1>, C4<1>;
L_0x55b36ea12d30 .functor AND 1, v0x55b36ea00e60_0, v0x55b36ea00f30_0, C4<1>, C4<1>;
L_0x55b36ea12da0 .functor OR 1, L_0x55b36ea12d30, v0x55b36e9fe880_0, C4<0>, C4<0>;
L_0x55b36ea12e70 .functor OR 1, L_0x55b36ea12d30, v0x55b36e9ff820_0, C4<0>, C4<0>;
L_0x55b36ea12ee0 .functor NOT 1, v0x55b36ea00f30_0, C4<0>, C4<0>, C4<0>;
L_0x55b36ea12ff0 .functor AND 1, L_0x55b36ea12ee0, v0x55b36e9fe880_0, C4<1>, C4<1>;
L_0x55b36ea13130 .functor NOT 1, v0x55b36ea00f30_0, C4<0>, C4<0>, C4<0>;
L_0x55b36ea12f80 .functor AND 1, L_0x55b36ea12430, L_0x55b36ea13130, C4<1>, C4<1>;
L_0x55b36ea132c0 .functor NOT 1, L_0x55b36ea12ff0, C4<0>, C4<0>, C4<0>;
L_0x55b36ea13410 .functor AND 1, L_0x55b36ea12f80, L_0x55b36ea132c0, C4<1>, C4<1>;
L_0x55b36ea13520 .functor AND 1, L_0x55b36ea12b50, v0x55b36ea00f30_0, C4<1>, C4<1>;
L_0x55b36ea13790 .functor NOT 1, v0x55b36e9fe880_0, C4<0>, C4<0>, C4<0>;
L_0x55b36ea13800 .functor AND 1, L_0x55b36ea13520, L_0x55b36ea13790, C4<1>, C4<1>;
L_0x55b36ea139c0 .functor OR 1, L_0x55b36ea13410, L_0x55b36ea13800, C4<0>, C4<0>;
v0x55b36e9b2350_0 .net8 "AD", 31 0, RS_0x7fa765e1e078;  alias, 2 drivers
v0x55b36e9fe2d0_0 .net "ADDRESS_TURNAROUND", 0 0, L_0x55b36ea12ff0;  1 drivers
v0x55b36e9fe390_0 .net "CBE", 3 0, v0x55b36ea00a70_0;  1 drivers
v0x55b36e9fe450_0 .net "CLK", 0 0, v0x55b36e9ba760_0;  alias, 1 drivers
v0x55b36e9fe4f0_0 .net "CONTROL_ADDRESS_LINE_DURING_READ", 0 0, L_0x55b36ea13410;  1 drivers
v0x55b36e9fe5e0_0 .var "CONTROL_reg", 3 0;
v0x55b36e9fe6c0_0 .var "DATA_reg", 31 0;
v0x55b36e9fe7a0_0 .net "DEBUG", 31 0, L_0x55b36e9b2c70;  alias, 1 drivers
v0x55b36e9fe880_0 .var "DEVSEL", 0 0;
v0x55b36e9fe940_0 .var "DEVSEL_2", 0 0;
v0x55b36e9fea00_0 .net "DEVSEL_wire", 0 0, L_0x55b36ea12da0;  alias, 1 drivers
v0x55b36e9feac0_0 .net "FRAME", 0 0, v0x55b36ea00e60_0;  1 drivers
v0x55b36e9feb80_0 .var "INDEX", 1 0;
v0x55b36e9fec60_0 .net "IRDY", 0 0, v0x55b36ea00f30_0;  1 drivers
v0x55b36e9fed20_0 .net "LAST_DATA_TRANSFER", 0 0, L_0x55b36ea12c70;  1 drivers
v0x55b36e9fede0_0 .net "M1", 31 0, L_0x55b36ea126e0;  alias, 1 drivers
v0x55b36e9feec0_0 .net "M2", 31 0, L_0x55b36ea127a0;  alias, 1 drivers
v0x55b36e9fefa0_0 .net "M3", 31 0, L_0x55b36ea12860;  alias, 1 drivers
v0x55b36e9ff080_0 .net "M4", 31 0, L_0x55b36ea12950;  alias, 1 drivers
v0x55b36e9ff160 .array "MEMORY", 3 0, 31 0;
v0x55b36e9ff2a0_0 .var "NEG_CLOCK_COUNTER", 7 0;
v0x55b36e9ff380_0 .net "READ_OP", 0 0, L_0x55b36ea12430;  1 drivers
v0x55b36e9ff440_0 .net "RST", 0 0, L_0x55b36ea12d30;  1 drivers
v0x55b36e9ff500_0 .net "TARGETED", 0 0, L_0x55b36ea12a60;  1 drivers
v0x55b36e9ff5c0_0 .var "TARGETED_reg", 0 0;
v0x55b36e9ff680_0 .var "TEMP", 31 0;
v0x55b36e9ff760_0 .net "TRANSACTION", 0 0, L_0x55b36ea12b50;  1 drivers
v0x55b36e9ff820_0 .var "TRDY", 0 0;
v0x55b36e9ff8e0_0 .var "TRDY_2", 0 0;
v0x55b36e9ff9a0_0 .net "TRDY_wire", 0 0, L_0x55b36ea12e70;  alias, 1 drivers
v0x55b36e9ffa60_0 .net "WAITING_IRDY", 0 0, L_0x55b36ea13800;  1 drivers
v0x55b36e9ffb20_0 .net "WRITE_OP", 0 0, L_0x55b36ea12520;  1 drivers
L_0x7fa765dd50a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x55b36e9ffbe0_0 .net/2u *"_s0", 3 0, L_0x7fa765dd50a8;  1 drivers
L_0x7fa765dd5138 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x55b36e9ffed0_0 .net/2u *"_s22", 31 0, L_0x7fa765dd5138;  1 drivers
v0x55b36e9fffb0_0 .net *"_s28", 0 0, L_0x55b36ea12c00;  1 drivers
v0x55b36ea00090_0 .net *"_s38", 0 0, L_0x55b36ea12ee0;  1 drivers
L_0x7fa765dd50f0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x55b36ea00170_0 .net/2u *"_s4", 3 0, L_0x7fa765dd50f0;  1 drivers
v0x55b36ea00250_0 .net *"_s42", 0 0, L_0x55b36ea13130;  1 drivers
v0x55b36ea00330_0 .net *"_s44", 0 0, L_0x55b36ea12f80;  1 drivers
v0x55b36ea003f0_0 .net *"_s46", 0 0, L_0x55b36ea132c0;  1 drivers
v0x55b36ea004d0_0 .net *"_s50", 0 0, L_0x55b36ea13520;  1 drivers
v0x55b36ea00590_0 .net *"_s52", 0 0, L_0x55b36ea13790;  1 drivers
v0x55b36ea00670_0 .net *"_s56", 0 0, L_0x55b36ea139c0;  1 drivers
o0x7fa765e1e8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55b36ea00730_0 name=_s58
E_0x55b36e9c6b70 .event posedge, v0x55b36e9ba760_0;
E_0x55b36e9c0c10 .event negedge, v0x55b36e9ba760_0;
L_0x55b36ea12430 .cmp/eq 4, L_0x7fa765dd50a8, v0x55b36e9fe5e0_0;
L_0x55b36ea12520 .cmp/eq 4, L_0x7fa765dd50f0, v0x55b36e9fe5e0_0;
L_0x55b36ea12a60 .cmp/eq 32, L_0x7fa765dd5138, RS_0x7fa765e1e078;
L_0x55b36ea136f0 .functor MUXZ 32, o0x7fa765e1e8e8, v0x55b36e9fe6c0_0, L_0x55b36ea139c0, C4<>;
    .scope S_0x55b36e9b6e60;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36e9ba760_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55b36e9b6e60;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0x55b36e9ba760_0;
    %inv;
    %store/vec4 v0x55b36e9ba760_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b36e9b82a0;
T_2 ;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55b36e9fe5e0_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55b36e9fe6c0_0, 0, 32;
    %pushi/vec4 0, 15, 32;
    %store/vec4 v0x55b36e9ff680_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36e9ff5c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36e9fe880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36e9fe940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36e9ff820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36e9ff8e0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55b36e9ff2a0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55b36e9feb80_0, 0, 2;
    %end;
    .thread T_2;
    .scope S_0x55b36e9b82a0;
T_3 ;
    %wait E_0x55b36e9c0c10;
    %load/vec4 v0x55b36e9fe940_0;
    %assign/vec4 v0x55b36e9fe880_0, 0;
    %load/vec4 v0x55b36e9ff8e0_0;
    %assign/vec4 v0x55b36e9ff820_0, 0;
    %load/vec4 v0x55b36e9ff440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55b36e9ff2a0_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v0x55b36e9fe5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36e9ff5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36e9ff820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36e9ff8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36e9fe880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36e9fe940_0, 0;
T_3.0 ;
    %load/vec4 v0x55b36e9ff2a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55b36e9feb80_0, 0;
T_3.2 ;
    %load/vec4 v0x55b36e9ff380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55b36e9ff760_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55b36e9fed20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.6, 9;
    %load/vec4 v0x55b36e9ff2a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55b36e9ff2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36e9fe940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36e9ff8e0_0, 0;
T_3.6 ;
    %load/vec4 v0x55b36e9fec60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55b36e9feb80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55b36e9ff160, 4;
    %assign/vec4 v0x55b36e9fe6c0_0, 0;
    %load/vec4 v0x55b36e9feb80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55b36e9feb80_0, 0;
T_3.8 ;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55b36e9ffb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x55b36e9fed20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36e9fe940_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36e9ff8e0_0, 0;
T_3.12 ;
    %load/vec4 v0x55b36e9ff760_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55b36e9fed20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.14, 9;
    %load/vec4 v0x55b36e9ff2a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55b36e9ff2a0_0, 0;
T_3.14 ;
    %load/vec4 v0x55b36e9ff5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36e9fe940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36e9ff8e0_0, 0;
T_3.16 ;
T_3.10 ;
T_3.5 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b36e9b82a0;
T_4 ;
    %wait E_0x55b36e9c6b70;
    %load/vec4 v0x55b36e9ff2a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55b36e9ff500_0;
    %assign/vec4 v0x55b36e9ff5c0_0, 0;
    %load/vec4 v0x55b36e9fe390_0;
    %assign/vec4 v0x55b36e9fe5e0_0, 0;
T_4.0 ;
    %load/vec4 v0x55b36e9ff5c0_0;
    %load/vec4 v0x55b36e9ffb20_0;
    %and;
    %load/vec4 v0x55b36e9ff820_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55b36e9fe390_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x55b36e9b2350_0;
    %load/vec4 v0x55b36e9feb80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b36e9ff160, 0, 4;
    %load/vec4 v0x55b36e9b2350_0;
    %assign/vec4 v0x55b36e9ff680_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55b36e9fe390_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55b36e9feb80_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b36e9ff160, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b36e9ff680_0, 0;
T_4.6 ;
T_4.5 ;
    %load/vec4 v0x55b36e9feb80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55b36e9feb80_0, 0;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b36e9b1260;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36ea00e60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b36ea00f30_0, 0, 1;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55b36ea00a70_0, 0, 4;
    %pushi/vec4 0, 4294967295, 32;
    %store/vec4 v0x55b36ea00c10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b36ea01520_0, 0, 1;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55b36ea01340_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x55b36e9b1260;
T_6 ;
    %vpi_call 2 37 "$monitor", "FRAME: ", v0x55b36ea00e60_0, " DEVSEL: ", v0x55b36ea00dc0_0, " IRDY: ", v0x55b36ea00f30_0, " TRDY: ", v0x55b36ea015e0_0, " DEBUG: ", &PV<v0x55b36ea00cb0_0, 0, 17>, " MEMORY: ", &PV<v0x55b36ea01000_0, 0, 16>, &PV<v0x55b36ea010d0_0, 0, 16>, &PV<v0x55b36ea011a0_0, 0, 16>, &PV<v0x55b36ea01270_0, 0, 16>, " ", " CBE: ", v0x55b36ea00a70_0, " ADDRESS: ", &PV<v0x55b36ea00990_0, 0, 17>, " Time: ", $time, " ", v0x55b36ea00b40_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36ea00e60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b36ea01340_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36ea01520_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36ea00f30_0, 0;
    %pushi/vec4 1001, 0, 32;
    %assign/vec4 v0x55b36ea00c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %delay 20, 0;
    %pushi/vec4 1002, 0, 32;
    %assign/vec4 v0x55b36ea00c10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %delay 10, 0;
    %pushi/vec4 1003, 0, 32;
    %assign/vec4 v0x55b36ea00c10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %delay 10, 0;
    %pushi/vec4 1004, 0, 32;
    %assign/vec4 v0x55b36ea00c10_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36ea00e60_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36ea00f30_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36ea01520_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b36ea01340_0, 0;
    %delay 140, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36ea00e60_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36ea00f30_0, 0;
    %delay 40, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36ea00f30_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b36ea00f30_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36ea00e60_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55b36ea00f30_0, 0;
    %pushi/vec4 0, 15, 4;
    %assign/vec4 v0x55b36ea00a70_0, 0;
    %end;
    .thread T_6;
    .scope S_0x55b36e9b1260;
T_7 ;
    %wait E_0x55b36e9beb70;
    %pushi/vec4 500, 0, 64;
    %vpi_func 2 71 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.0, 5;
    %vpi_call 2 72 "$finish" {0 0 0};
T_7.0 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ReadWriteTB.v";
    "Clock.v";
    "PCI.v";
