
*** Running vivado
    with args -log lab7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab7.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source lab7.tcl -notrace
Command: synth_design -top lab7 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 351.055 ; gain = 80.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab7' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:33]
	Parameter S_MAIN_INIT bound to: 3'b000 
	Parameter S_MAIN_IDLE bound to: 3'b001 
	Parameter S_MAIN_WAIT bound to: 3'b010 
	Parameter S_MAIN_READ bound to: 3'b011 
	Parameter S_MAIN_FIND bound to: 3'b100 
	Parameter S_MAIN_END bound to: 3'b101 
	Parameter S_MAIN_INIT_UART bound to: 2'b00 
	Parameter S_MAIN_PROMPT bound to: 2'b01 
	Parameter S_MAIN_WAIT_KEY bound to: 2'b10 
	Parameter S_MAIN_HELLO bound to: 2'b11 
	Parameter S_UART_IDLE bound to: 2'b00 
	Parameter S_UART_WAIT bound to: 2'b01 
	Parameter S_UART_SEND bound to: 2'b10 
	Parameter S_UART_INCR bound to: 2'b11 
	Parameter MEM_SIZE bound to: 148 - type: integer 
	Parameter PROMPT_STR bound to: 0 - type: integer 
	Parameter HELLO_STR bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/clk_divider.v:21]
	Parameter divider bound to: 200 - type: integer 
	Parameter half_divider bound to: 100 - type: integer 
	Parameter divider_minus_one bound to: 199 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (1#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/clk_divider.v:21]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/debounce.v:21]
	Parameter DEBOUNCE_PERIOD bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/debounce.v:21]
INFO: [Synth 8-638] synthesizing module 'LCD_module' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-256] done synthesizing module 'LCD_module' (3#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/LCD_module.v:13]
INFO: [Synth 8-638] synthesizing module 'sd_card' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/sd_card.v:19]
	Parameter RST bound to: 5'b00000 
	Parameter CARD_INIT_START bound to: 5'b00001 
	Parameter SET_CMD0 bound to: 5'b00010 
	Parameter CHECK_CMD0_RESPONSE bound to: 5'b00011 
	Parameter SET_CMD8 bound to: 5'b00100 
	Parameter CHECK_CMD8_RESPONSE bound to: 5'b00101 
	Parameter SET_CMD55 bound to: 5'b00110 
	Parameter SET_ACMD41 bound to: 5'b00111 
	Parameter POLL_ACMD41 bound to: 5'b01000 
	Parameter CARD_READY bound to: 5'b01001 
	Parameter SET_READ_CMD bound to: 5'b01010 
	Parameter WAIT_READ_START bound to: 5'b01011 
	Parameter READ_BLOCK bound to: 5'b01100 
	Parameter READ_CRC bound to: 5'b01101 
	Parameter SEND_COMMAND bound to: 5'b01110 
	Parameter RECEIVE_RESPONSE_WAIT bound to: 5'b01111 
	Parameter RECEIVE_BYTE bound to: 5'b10000 
	Parameter RESPONSE_ERROR bound to: 5'b10001 
INFO: [Synth 8-256] done synthesizing module 'sd_card' (4#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/sd_card.v:19]
INFO: [Synth 8-638] synthesizing module 'sram' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/sram.v:6]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter RAM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sram' (5#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/sram.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:173]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/uart.v:24]
	Parameter CLOCK_DIVIDE bound to: 651 - type: integer 
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_CHECK_START bound to: 1 - type: integer 
	Parameter RX_READ_BITS bound to: 2 - type: integer 
	Parameter RX_CHECK_STOP bound to: 3 - type: integer 
	Parameter RX_DELAY_RESTART bound to: 4 - type: integer 
	Parameter RX_ERROR bound to: 5 - type: integer 
	Parameter RX_RECEIVED bound to: 6 - type: integer 
	Parameter TX_IDLE bound to: 0 - type: integer 
	Parameter TX_SENDING bound to: 1 - type: integer 
	Parameter TX_DELAY_RESTART bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart' (6#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/uart.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:534]
INFO: [Synth 8-638] synthesizing module 'BinToHex' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/BinToHex.v:1]
INFO: [Synth 8-638] synthesizing module 'Bin1ToHex1' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/BinToHex.v:11]
INFO: [Synth 8-256] done synthesizing module 'Bin1ToHex1' (7#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/BinToHex.v:11]
INFO: [Synth 8-256] done synthesizing module 'BinToHex' (8#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/BinToHex.v:1]
INFO: [Synth 8-256] done synthesizing module 'lab7' (9#1) [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:33]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_led[3]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_btn[3]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_btn[2]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_btn[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 415.555 ; gain = 144.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 415.555 ; gain = 144.875
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/constrs_1/new/lab6.xdc]
Finished Parsing XDC File [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/constrs_1/new/lab6.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/constrs_1/new/lab6.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab7_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab7_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 721.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 721.199 ; gain = 450.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 721.199 ; gain = 450.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 721.199 ; gain = 450.520
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/debounce.v:27]
WARNING: [Synth 8-6014] Unused sequential element init_count_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/LCD_module.v:43]
WARNING: [Synth 8-6014] Unused sequential element text_count_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/LCD_module.v:97]
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sclk_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sd_valid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bit_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R7_response" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rd_req_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element blk_addr_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:201]
WARNING: [Synth 8-6014] Unused sequential element sd_counter_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:209]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:247]
WARNING: [Synth 8-6014] Unused sequential element send_counter_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:521]
INFO: [Synth 8-5546] ROM "Q_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_byte" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cal" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "send_counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Q_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Q_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "btn_pressed" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "P_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pre" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tagcounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tagcounter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "U_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'P_next_reg' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:175]
WARNING: [Synth 8-327] inferring latch for variable 'U_next_reg' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:536]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 721.199 ; gain = 450.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 81    
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 89    
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   6 Input    320 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   4 Input    320 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 193   
	   4 Input    127 Bit        Muxes := 2     
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  19 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 80    
	   2 Input      6 Bit        Muxes := 8     
	   3 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   3 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 60    
	  69 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              320 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 82    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input    320 Bit        Muxes := 1     
	   2 Input    320 Bit        Muxes := 1     
	   4 Input    320 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 193   
	   4 Input    127 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 6     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module LCD_module 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 7     
+---Muxes : 
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	  69 Input      1 Bit        Muxes := 2     
Module sd_card 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               56 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	  19 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  19 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module sram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input     11 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
Module Bin1ToHex1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/debounce.v:27]
WARNING: [Synth 8-6014] Unused sequential element init_count_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/LCD_module.v:43]
WARNING: [Synth 8-6014] Unused sequential element text_count_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/imports/LCD_module.v:97]
INFO: [Synth 8-5546] ROM "sclk_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "byte_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "return_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cnt_reg[5:0]' into 'cnt_reg[5:0]' [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:247]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:247]
INFO: [Synth 8-5546] ROM "P_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Q_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:247]
WARNING: [Synth 8-6014] Unused sequential element sd_counter_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:209]
WARNING: [Synth 8-6014] Unused sequential element blk_addr_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:201]
WARNING: [Synth 8-6014] Unused sequential element send_counter_reg was removed.  [C:/Users/shlab_56/Desktop/lab67_printerror/lab6.srcs/sources_1/new/lab7.v:521]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_led[3]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_btn[3]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_btn[2]
WARNING: [Synth 8-3331] design lab7 has unconnected port usr_btn[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (sd_card0/\cmd_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'C_mat_reg[301]' (FDE) to 'C_mat_reg[300]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[300]' (FDE) to 'C_mat_reg[221]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[221]' (FDE) to 'C_mat_reg[220]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[220]' (FDE) to 'C_mat_reg[141]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[141]' (FDE) to 'C_mat_reg[140]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[140]' (FDE) to 'C_mat_reg[61]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[61]' (FDE) to 'C_mat_reg[60]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C_mat_reg[60] )
INFO: [Synth 8-3886] merging instance 'C_mat_reg[281]' (FDE) to 'C_mat_reg[280]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[280]' (FDE) to 'C_mat_reg[201]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[201]' (FDE) to 'C_mat_reg[200]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[200]' (FDE) to 'C_mat_reg[121]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[121]' (FDE) to 'C_mat_reg[120]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[120]' (FDE) to 'C_mat_reg[41]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[41]' (FDE) to 'C_mat_reg[40]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C_mat_reg[40] )
INFO: [Synth 8-3886] merging instance 'C_mat_reg[261]' (FDE) to 'C_mat_reg[260]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[260]' (FDE) to 'C_mat_reg[181]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[181]' (FDE) to 'C_mat_reg[180]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[180]' (FDE) to 'C_mat_reg[101]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[101]' (FDE) to 'C_mat_reg[100]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[100]' (FDE) to 'C_mat_reg[21]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[21]' (FDE) to 'C_mat_reg[20]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C_mat_reg[20] )
INFO: [Synth 8-3886] merging instance 'C_mat_reg[241]' (FDE) to 'C_mat_reg[240]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[240]' (FDE) to 'C_mat_reg[161]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[161]' (FDE) to 'C_mat_reg[160]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[160]' (FDE) to 'C_mat_reg[81]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[81]' (FDE) to 'C_mat_reg[80]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[80]' (FDE) to 'C_mat_reg[1]'
INFO: [Synth 8-3886] merging instance 'C_mat_reg[1]' (FDE) to 'C_mat_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\C_mat_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cntt_reg[4] )
INFO: [Synth 8-3886] merging instance 'row_B_reg[0]' (FDE) to 'row_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[4]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[8]' (FDE) to 'row_B_reg[24]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[12]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[16]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[20]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[24]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[28]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[32]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[36]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[40]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[44]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[48]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[52]' (FDE) to 'row_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[56]' (FDE) to 'row_B_reg[5]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[60]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[64]' (FDE) to 'row_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[68]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[72]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[76]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[80]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[84]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[88]' (FDE) to 'row_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[92]' (FDE) to 'row_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[96]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[100]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[104]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[108]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[112]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[116]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[120]' (FDE) to 'row_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[124]' (FDE) to 'row_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[0]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[4]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[8]' (FDE) to 'row_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[12]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[16]' (FDE) to 'row_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[20]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[24]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[28]' (FDE) to 'row_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[32]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[36]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[40]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[44]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[48]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[52]' (FDE) to 'row_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[56]' (FDE) to 'row_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[60]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[64]' (FDE) to 'row_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[68]' (FDE) to 'row_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[72]' (FDE) to 'row_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[76]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[80]' (FDE) to 'row_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[84]' (FDE) to 'row_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[88]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[92]' (FDE) to 'row_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[96]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[100]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[104]' (FDE) to 'row_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[108]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[112]' (FDE) to 'row_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[116]' (FDE) to 'row_B_reg[6]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[120]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_A_reg[124]' (FDE) to 'row_B_reg[33]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[1]' (FDE) to 'row_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[5]' (FDE) to 'row_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[9]' (FDE) to 'row_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[13]' (FDE) to 'row_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[17]' (FDE) to 'row_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[21]' (FDE) to 'row_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[25]' (FDE) to 'row_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'row_B_reg[29]' (FDE) to 'row_B_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\row_A_reg[126] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\row_A_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[138][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[131][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[124][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[117][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[106][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[99][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[92][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[85][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[74][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[67][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[60][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[53][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[42][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[35][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[28][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[21][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tagcounter_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lcd0/init_rs_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (uart/\tx_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (init_rs_reg) is unused and will be removed from module LCD_module.
WARNING: [Synth 8-3332] Sequential element (recv_data_reg[7]) is unused and will be removed from module sd_card.
WARNING: [Synth 8-3332] Sequential element (cmd_out_reg[0]) is unused and will be removed from module sd_card.
WARNING: [Synth 8-3332] Sequential element (tx_data_reg[7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[10]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[9]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[8]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_clk_divider_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_countdown_reg[5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_countdown_reg[4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_countdown_reg[3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_countdown_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_countdown_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_countdown_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_bits_remaining_reg[3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_bits_remaining_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_bits_remaining_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_bits_remaining_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (recv_state_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (recv_state_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (recv_state_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[7]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[6]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[5]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[4]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[3]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[2]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[1]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (rx_data_reg[0]) is unused and will be removed from module uart.
WARNING: [Synth 8-3332] Sequential element (tagcounter_reg[3]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (cntt_reg[4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (send_counter_reg[8]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (cnt_reg[5]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (C_mat_reg[0]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (C_mat_reg[20]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (C_mat_reg[40]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (C_mat_reg[60]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (row_A_reg[126]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (row_A_reg[127]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[138][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[131][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[124][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[117][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[106][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[99][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[92][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[85][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[74][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[67][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[60][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[53][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[42][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[35][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[28][7]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[21][7]) is unused and will be removed from module lab7.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[138][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[131][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[124][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[117][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[106][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[99][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[92][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[85][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[74][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[67][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[60][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[53][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[42][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[35][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[28][4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_reg[21][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[138][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[131][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[124][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[117][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[106][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[99][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[92][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[85][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[74][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[67][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[60][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[53][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[42][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[35][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[28][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_reg[21][2] )
WARNING: [Synth 8-3332] Sequential element (data_reg[21][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[21][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[28][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[28][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[35][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[35][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[42][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[42][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[53][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[53][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[60][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[60][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[67][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[67][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[74][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[74][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[85][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[85][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[92][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[92][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[99][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[99][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[106][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[106][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[117][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[117][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[124][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[124][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[131][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[131][2]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[138][4]) is unused and will be removed from module lab7.
WARNING: [Synth 8-3332] Sequential element (data_reg[138][2]) is unused and will be removed from module lab7.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1136.684 ; gain = 866.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab7        | ram0/RAM_reg | 512 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1136.684 ; gain = 866.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1136.684 ; gain = 866.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:01:29 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |   916|
|3     |LUT1     |   308|
|4     |LUT2     |  2383|
|5     |LUT3     |   555|
|6     |LUT4     |  1304|
|7     |LUT5     |   591|
|8     |LUT6     |  3455|
|9     |MUXF7    |    38|
|10    |MUXF8    |     9|
|11    |RAMB18E1 |     1|
|12    |FDRE     |  1302|
|13    |FDSE     |    62|
|14    |LD       |     5|
|15    |IBUF     |     4|
|16    |OBUF     |    14|
|17    |OBUFT    |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------+------------+------+
|      |Instance       |Module      |Cells |
+------+---------------+------------+------+
|1     |top            |            | 10950|
|2     |  btn_db0      |debounce    |    60|
|3     |  clk_divider0 |clk_divider |    20|
|4     |  lcd0         |LCD_module  |   225|
|5     |  ram0         |sram        |  7663|
|6     |  sd_card0     |sd_card     |   371|
|7     |  uart         |uart        |   399|
+------+---------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:30 . Memory (MB): peak = 1162.688 ; gain = 892.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:21 . Memory (MB): peak = 1162.688 ; gain = 586.363
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:31 . Memory (MB): peak = 1162.688 ; gain = 892.008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 926 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 5 instances

232 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1162.688 ; gain = 899.770
INFO: [Common 17-1381] The checkpoint 'C:/Users/shlab_56/Desktop/lab67_printerror/lab6.runs/synth_1/lab7.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1162.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 01:45:46 2017...
