

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_1'
================================================================
* Date:           Tue Jan  7 22:12:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  25281|  25281|  25281|  25281|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  25280|  25280|      3160|          -|          -|     8|    no    |
        | + Loop 1.1  |     16|     16|         1|          1|          1|    16|    yes   |
        | + Loop 1.2  |   3139|   3139|         5|          1|          0|  3136|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      2|       0|    463|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    195|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    155|    -|
|Register         |        0|      -|    1106|    160|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|    1106|    973|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |network_mux_1287_16_1_1_U55  |network_mux_1287_16_1_1  |        0|      0|  0|  65|    0|
    |network_mux_164_32_1_1_U56   |network_mux_164_32_1_1   |        0|      0|  0|  65|    0|
    |network_mux_83_16_1_1_U54    |network_mux_83_16_1_1    |        0|      0|  0|  65|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+
    |Total                        |                         |        0|      0|  0| 195|    0|
    +-----------------------------+-------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +------------------------------------------+--------------------------------------+--------------+
    |                 Instance                 |                Module                |  Expression  |
    +------------------------------------------+--------------------------------------+--------------+
    |network_mac_muladd_9ns_5ns_9s_13_1_1_U57  |network_mac_muladd_9ns_5ns_9s_13_1_1  | i0 * i1 + i2 |
    +------------------------------------------+--------------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |mul_ln37_fu_1334_p2        |     *    |      2|  0|  20|          16|          32|
    |add_ln24_fu_578_p2         |     +    |      0|  0|  13|          11|           8|
    |add_ln31_fu_1051_p2        |     +    |      0|  0|  12|          12|           1|
    |add_ln33_fu_1205_p2        |     +    |      0|  0|  15|           9|           1|
    |add_ln37_8_fu_1181_p2      |     +    |      0|  0|  15|           9|           9|
    |add_ln37_fu_1039_p2        |     +    |      0|  0|  15|           9|           9|
    |add_ln43_1_fu_1406_p2      |     +    |      0|  0|  12|          12|          12|
    |add_ln43_fu_1241_p2        |     +    |      0|  0|  15|           9|           9|
    |buffer_fu_1364_p2          |     +    |      0|  0|  31|          24|          24|
    |i_fu_640_p2                |     +    |      0|  0|  15|           5|           1|
    |in_d_fu_1199_p2            |     +    |      0|  0|  15|           1|           5|
    |out_d_fu_590_p2            |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_1057_p2           |     +    |      0|  0|  13|           1|           4|
    |out_w_fu_1149_p2           |     +    |      0|  0|  13|           1|           4|
    |tmp_5_fu_655_p129          |     +    |      0|  0|  15|           7|           7|
    |sub_ln37_4_fu_1101_p2      |     -    |      0|  0|  15|           9|           9|
    |sub_ln37_fu_1029_p2        |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_1135_p2        |    and   |      0|  0|   2|           1|           1|
    |output_r_d0                |    and   |      0|  0|  16|          16|          16|
    |icmp_ln24_fu_584_p2        |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln26_fu_634_p2        |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln31_fu_1045_p2       |   icmp   |      0|  0|  13|          12|          11|
    |icmp_ln33_fu_1063_p2       |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln35_4_fu_1236_p2     |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln35_fu_1129_p2       |   icmp   |      0|  0|  11|           5|           6|
    |or_ln35_fu_1155_p2         |    or    |      0|  0|   2|           1|           1|
    |select_ln31_fu_1141_p3     |  select  |      0|  0|   4|           1|           4|
    |select_ln32_10_fu_1107_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_11_fu_1115_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln32_9_fu_1339_p3   |  select  |      0|  0|  24|           1|          24|
    |select_ln32_fu_1069_p3     |  select  |      0|  0|   4|           1|           1|
    |select_ln33_fu_1211_p3     |  select  |      0|  0|   9|           1|           1|
    |select_ln35_10_fu_1161_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_11_fu_1173_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln35_12_fu_1187_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln35_fu_1345_p3     |  select  |      0|  0|  24|           1|          24|
    |select_ln42_fu_1388_p3     |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1    |    xor   |      0|  0|   2|           2|           1|
    |xor_ln32_fu_1123_p2        |    xor   |      0|  0|   2|           1|           2|
    |xor_ln42_fu_1382_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      2|  0| 463|         222|         300|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  38|          7|    1|          7|
    |ap_enable_reg_pp1_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter4           |   9|          2|    1|          2|
    |ap_phi_mux_in_d_0_phi_fu_567_p4   |   9|          2|    5|         10|
    |ap_phi_mux_out_w_0_phi_fu_546_p4  |   9|          2|    4|          8|
    |buffer_0_reg_553                  |   9|          2|   24|         48|
    |i_0_reg_498                       |   9|          2|    5|         10|
    |in_d_0_reg_563                    |   9|          2|    5|         10|
    |indvar_flatten18_reg_509          |   9|          2|   12|         24|
    |indvar_flatten_reg_531            |   9|          2|    9|         18|
    |out_d_0_reg_476                   |   9|          2|    4|          8|
    |out_h_0_reg_520                   |   9|          2|    4|          8|
    |out_w_0_reg_542                   |   9|          2|    4|          8|
    |phi_mul_reg_487                   |   9|          2|   11|         22|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 155|         33|   90|        185|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln24_reg_1530                  |  11|   0|   11|          0|
    |add_ln43_reg_1637                  |   9|   0|    9|          0|
    |and_ln32_reg_1586                  |   1|   0|    1|          0|
    |ap_CS_fsm                          |   6|   0|    6|          0|
    |ap_enable_reg_pp1_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4            |   1|   0|    1|          0|
    |buffer_0_reg_553                   |  24|   0|   24|          0|
    |i_0_reg_498                        |   5|   0|    5|          0|
    |icmp_ln31_reg_1567                 |   1|   0|    1|          0|
    |icmp_ln33_reg_1576                 |   1|   0|    1|          0|
    |icmp_ln35_4_reg_1633               |   1|   0|    1|          0|
    |in_d_0_reg_563                     |   5|   0|    5|          0|
    |in_d_reg_1617                      |   5|   0|    5|          0|
    |indvar_flatten18_reg_509           |  12|   0|   12|          0|
    |indvar_flatten_reg_531             |   9|   0|    9|          0|
    |input_load_reg_1642                |  16|   0|   16|          0|
    |kernel_buffer_15_016_fu_446        |  32|   0|   32|          0|
    |kernel_buffer_15_45_fu_390         |  32|   0|   32|          0|
    |kernel_buffer_15_46_fu_394         |  32|   0|   32|          0|
    |kernel_buffer_15_47_fu_398         |  32|   0|   32|          0|
    |kernel_buffer_15_48_fu_402         |  32|   0|   32|          0|
    |kernel_buffer_15_49_fu_406         |  32|   0|   32|          0|
    |kernel_buffer_15_50_fu_410         |  32|   0|   32|          0|
    |kernel_buffer_15_51_fu_414         |  32|   0|   32|          0|
    |kernel_buffer_15_52_fu_418         |  32|   0|   32|          0|
    |kernel_buffer_15_53_fu_422         |  32|   0|   32|          0|
    |kernel_buffer_15_54_fu_426         |  32|   0|   32|          0|
    |kernel_buffer_15_55_fu_430         |  32|   0|   32|          0|
    |kernel_buffer_15_56_fu_434         |  32|   0|   32|          0|
    |kernel_buffer_15_57_fu_438         |  32|   0|   32|          0|
    |kernel_buffer_15_58_fu_442         |  32|   0|   32|          0|
    |kernel_buffer_15_fu_386            |  32|   0|   32|          0|
    |mul_ln37_reg_1652                  |  32|   0|   32|          0|
    |out_d_0_reg_476                    |   4|   0|    4|          0|
    |out_d_reg_1539                     |   4|   0|    4|          0|
    |out_h_0_reg_520                    |   4|   0|    4|          0|
    |out_w_0_reg_542                    |   4|   0|    4|          0|
    |phi_mul_reg_487                    |  11|   0|   11|          0|
    |select_ln32_10_reg_1581            |   8|   0|    9|          1|
    |select_ln35_10_reg_1596            |   5|   0|    5|          0|
    |select_ln35_11_reg_1601            |   4|   0|    4|          0|
    |select_ln35_12_reg_1607            |   9|   0|    9|          0|
    |sext_ln34_reg_1544                 |  24|   0|   24|          0|
    |shl_ln_reg_1551                    |   3|   0|    7|          4|
    |tmp_reg_1647                       |  32|   0|   32|          0|
    |trunc_ln37_reg_1612                |   4|   0|    4|          0|
    |trunc_ln37_reg_1612_pp1_iter1_reg  |   4|   0|    4|          0|
    |zext_ln24_reg_1525                 |  11|   0|   12|          1|
    |add_ln43_reg_1637                  |  64|  32|    9|          0|
    |and_ln32_reg_1586                  |  64|  32|    1|          0|
    |icmp_ln31_reg_1567                 |  64|  32|    1|          0|
    |icmp_ln33_reg_1576                 |  64|  32|    1|          0|
    |icmp_ln35_4_reg_1633               |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1106| 160|  805|          6|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.1 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kernel_buffer_15 = alloca i32"   --->   Operation 11 'alloca' 'kernel_buffer_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kernel_buffer_15_45 = alloca i32"   --->   Operation 12 'alloca' 'kernel_buffer_15_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kernel_buffer_15_46 = alloca i32"   --->   Operation 13 'alloca' 'kernel_buffer_15_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kernel_buffer_15_47 = alloca i32"   --->   Operation 14 'alloca' 'kernel_buffer_15_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%kernel_buffer_15_48 = alloca i32"   --->   Operation 15 'alloca' 'kernel_buffer_15_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kernel_buffer_15_49 = alloca i32"   --->   Operation 16 'alloca' 'kernel_buffer_15_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kernel_buffer_15_50 = alloca i32"   --->   Operation 17 'alloca' 'kernel_buffer_15_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%kernel_buffer_15_51 = alloca i32"   --->   Operation 18 'alloca' 'kernel_buffer_15_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%kernel_buffer_15_52 = alloca i32"   --->   Operation 19 'alloca' 'kernel_buffer_15_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%kernel_buffer_15_53 = alloca i32"   --->   Operation 20 'alloca' 'kernel_buffer_15_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_buffer_15_54 = alloca i32"   --->   Operation 21 'alloca' 'kernel_buffer_15_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_buffer_15_55 = alloca i32"   --->   Operation 22 'alloca' 'kernel_buffer_15_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_buffer_15_56 = alloca i32"   --->   Operation 23 'alloca' 'kernel_buffer_15_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%kernel_buffer_15_57 = alloca i32"   --->   Operation 24 'alloca' 'kernel_buffer_15_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_buffer_15_58 = alloca i32"   --->   Operation 25 'alloca' 'kernel_buffer_15_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_buffer_15_016 = alloca i32"   --->   Operation 26 'alloca' 'kernel_buffer_15_016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %.loopexit" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%out_d_0 = phi i4 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]"   --->   Operation 28 'phi' 'out_d_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ 0, %0 ], [ %add_ln24, %.loopexit.loopexit ]" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i11 %phi_mul to i12" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 30 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.63ns)   --->   "%add_ln24 = add i11 %phi_mul, 196" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 31 'add' 'add_ln24' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp eq i4 %out_d_0, -8" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 32 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.73ns)   --->   "%out_d = add i4 %out_d_0, 1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 34 'add' 'out_d' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %3, label %1" [../layers_c/pointwise_conv2d.cpp:24]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i4 %out_d_0 to i3" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 36 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.47ns)   --->   "%tmp_4 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i3(i16 3025, i16 -815, i16 -283, i16 4968, i16 -2303, i16 -139, i16 -52, i16 -5062, i3 %trunc_ln25)" [../layers_c/pointwise_conv2d.cpp:25]   --->   Operation 37 'mux' 'tmp_4' <Predicate = (!icmp_ln24)> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i16 %tmp_4 to i24" [../layers_c/pointwise_conv2d.cpp:34]   --->   Operation 38 'sext' 'sext_ln34' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln25, i4 0)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 39 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 40 'br' <Predicate = (!icmp_ln24)> <Delay = 1.76>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 41 'ret' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.10>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %1 ], [ %i, %hls_label_0_end ]"   --->   Operation 42 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp eq i5 %i_0, -16" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 43 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 44 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln26, label %.preheader.preheader, label %hls_label_0_begin" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str24)" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 47 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:27]   --->   Operation 48 'specpipeline' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %i_0 to i7" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 49 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln28 = add i7 %shl_ln, %zext_ln28" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 50 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (4.23ns)   --->   "%tmp_5 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 7910, i16 1751, i16 571, i16 5292, i16 -3358, i16 801, i16 9039, i16 -2630, i16 -636, i16 -10761, i16 -3164, i16 -2419, i16 -835, i16 -644, i16 -3013, i16 -21, i16 -1290, i16 1382, i16 -5150, i16 5582, i16 -1420, i16 68, i16 -2049, i16 2672, i16 -3861, i16 -3013, i16 3627, i16 -991, i16 -5841, i16 -596, i16 -2515, i16 3634, i16 -8550, i16 681, i16 1505, i16 5709, i16 2994, i16 -1644, i16 6538, i16 2353, i16 -2574, i16 -1170, i16 -4661, i16 -317, i16 -547, i16 2351, i16 177, i16 1211, i16 -1037, i16 1509, i16 -957, i16 1650, i16 -8246, i16 2554, i16 -901, i16 -3174, i16 -2192, i16 -1436, i16 -5520, i16 2562, i16 -571, i16 -3836, i16 -1945, i16 2961, i16 -2590, i16 1631, i16 -675, i16 469, i16 2314, i16 -635, i16 -6157, i16 2675, i16 -3265, i16 -802, i16 -4166, i16 3780, i16 -1042, i16 1736, i16 2322, i16 -2835, i16 -97, i16 2151, i16 1566, i16 -3639, i16 660, i16 6361, i16 642, i16 1831, i16 -3763, i16 -715, i16 -156, i16 -138, i16 -10430, i16 -1388, i16 3878, i16 -1742, i16 -216, i16 2319, i16 753, i16 -2598, i16 -1162, i16 -590, i16 4075, i16 2894, i16 1907, i16 4449, i16 4655, i16 695, i16 2410, i16 3964, i16 -2753, i16 -3566, i16 -514, i16 3595, i16 6711, i16 9215, i16 1002, i16 -438, i16 2231, i16 191, i16 -6242, i16 1743, i16 -3647, i16 4011, i16 1446, i16 3310, i16 -9197, i16 -455, i7 %add_ln28)" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 51 'mux' 'tmp_5' <Predicate = (!icmp_ln26)> <Delay = 4.23> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%kernel_buffer_0 = sext i16 %tmp_5 to i32" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 52 'sext' 'kernel_buffer_0' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i5 %i_0 to i4" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 53 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.42ns)   --->   "switch i4 %trunc_ln28, label %branch15 [
    i4 0, label %hls_label_0_begin.hls_label_0_end_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 54 'switch' <Predicate = (!icmp_ln26)> <Delay = 1.42>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_58" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 55 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 56 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 14)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_57" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 57 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 58 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_56" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 59 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 60 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 12)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_55" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 61 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 62 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 11)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_54" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 63 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 64 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 10)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_53" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 65 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 66 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 9)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_52" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 67 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 68 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 8)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_51" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 69 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 70 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 7)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_50" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 71 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 72 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 6)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_49" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 73 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 74 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 5)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_48" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 75 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 76 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 4)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_47" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 77 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 78 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 3)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_46" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 79 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 80 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 2)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_45" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 81 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 82 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 83 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 84 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 0)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "store i32 %kernel_buffer_0, i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 85 'store' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [../layers_c/pointwise_conv2d.cpp:28]   --->   Operation 86 'br' <Predicate = (!icmp_ln26 & trunc_ln28 == 15)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str24, i32 %tmp_7)" [../layers_c/pointwise_conv2d.cpp:29]   --->   Operation 87 'specregionend' 'empty_28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "br label %2" [../layers_c/pointwise_conv2d.cpp:26]   --->   Operation 88 'br' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%indvar_flatten18 = phi i12 [ %add_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 90 'phi' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%out_h_0 = phi i4 [ %select_ln31, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 91 'phi' 'out_h_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %select_ln33, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 92 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%out_w_0 = phi i4 [ %select_ln35_11, %ifFalse ], [ 0, %.preheader.preheader ]" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 93 'phi' 'out_w_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%buffer_0 = phi i24 [ %buffer, %ifFalse ], [ %sext_ln34, %.preheader.preheader ]"   --->   Operation 94 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%in_d_0 = phi i5 [ %in_d, %ifFalse ], [ 0, %.preheader.preheader ]"   --->   Operation 95 'phi' 'in_d_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 96 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln3 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h_0, i4 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 97 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln37_7 = zext i8 %shl_ln3 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 98 'zext' 'zext_ln37_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln37_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h_0, i1 false)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 99 'bitconcatenate' 'shl_ln37_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln37_8 = zext i5 %shl_ln37_2 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 100 'zext' 'zext_ln37_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (1.91ns)   --->   "%sub_ln37 = sub i9 %zext_ln37_7, %zext_ln37_8" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 101 'sub' 'sub_ln37' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %out_w_0 to i9" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 102 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (1.82ns)   --->   "%add_ln37 = add i9 %sub_ln37, %zext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 103 'add' 'add_ln37' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (1.99ns)   --->   "%icmp_ln31 = icmp eq i12 %indvar_flatten18, -960" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 104 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (1.54ns)   --->   "%add_ln31 = add i12 %indvar_flatten18, 1" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 105 'add' 'add_ln31' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %.loopexit.loopexit, label %hls_label_2" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.73ns)   --->   "%out_h = add i4 1, %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 107 'add' 'out_h' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.66ns)   --->   "%icmp_ln33 = icmp eq i9 %indvar_flatten, 224" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 108 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.02ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i4 0, i4 %out_w_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 109 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln37_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %out_h, i4 0)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 110 'bitconcatenate' 'shl_ln37_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i8 %shl_ln37_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 111 'zext' 'zext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln37_2_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 112 'bitconcatenate' 'shl_ln37_2_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln37_15 = zext i5 %shl_ln37_2_mid1 to i9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 113 'zext' 'zext_ln37_15' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (1.91ns)   --->   "%sub_ln37_4 = sub i9 %zext_ln37, %zext_ln37_15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 114 'sub' 'sub_ln37_4' <Predicate = (!icmp_ln31)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.96ns)   --->   "%select_ln32_10 = select i1 %icmp_ln33, i9 %sub_ln37_4, i9 %sub_ln37" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 115 'select' 'select_ln32_10' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_12)   --->   "%select_ln32_11 = select i1 %icmp_ln33, i9 %sub_ln37_4, i9 %add_ln37" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 116 'select' 'select_ln32_11' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, true" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 117 'xor' 'xor_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (1.36ns)   --->   "%icmp_ln35 = icmp eq i5 %in_d_0, -16" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 118 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln35, %xor_ln32" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 119 'and' 'and_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.02ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i4 %out_h, i4 %out_h_0" [../layers_c/pointwise_conv2d.cpp:31]   --->   Operation 120 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.73ns)   --->   "%out_w = add i4 1, %select_ln32" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 121 'add' 'out_w' <Predicate = (!icmp_ln31)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_10)   --->   "%or_ln35 = or i1 %and_ln32, %icmp_ln33" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 122 'or' 'or_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_10 = select i1 %or_ln35, i5 0, i5 %in_d_0" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 123 'select' 'select_ln35_10' <Predicate = (!icmp_ln31)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i4 %out_w to i9" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 124 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (1.02ns)   --->   "%select_ln35_11 = select i1 %and_ln32, i4 %out_w, i4 %select_ln32" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 125 'select' 'select_ln35_11' <Predicate = (!icmp_ln31)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (1.82ns)   --->   "%add_ln37_8 = add i9 %zext_ln35_4, %select_ln32_10" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 126 'add' 'add_ln37_8' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln35_12 = select i1 %and_ln32, i9 %add_ln37_8, i9 %select_ln32_11" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 127 'select' 'select_ln35_12' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i5 %select_ln35_10 to i4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 128 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (1.78ns)   --->   "%in_d = add i5 1, %select_ln35_10" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 129 'add' 'in_d' <Predicate = (!icmp_ln31)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (1.82ns)   --->   "%add_ln33 = add i9 %indvar_flatten, 1" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 130 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.96ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i9 1, i9 %add_ln33" [../layers_c/pointwise_conv2d.cpp:33]   --->   Operation 131 'select' 'select_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 132 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 9.63>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i4 %select_ln35_11 to i9" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 133 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i9 %select_ln35_12 to i13" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 134 'sext' 'sext_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln37_9 = zext i5 %select_ln35_10 to i13" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 135 'zext' 'zext_ln37_9' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (3.36ns) (grouped into DSP with root node add_ln37_1)   --->   "%mul_ln37_1 = mul i13 196, %zext_ln37_9" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 136 'mul' 'mul_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 137 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln37_1 = add i13 %mul_ln37_1, %sext_ln35" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 137 'add' 'add_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln37_3 = sext i13 %add_ln37_1 to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 138 'sext' 'sext_ln37_3' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln37_4 = zext i32 %sext_ln37_3 to i64" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 139 'zext' 'zext_ln37_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 140 'getelementptr' 'input_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 141 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_6 : Operation 142 [1/1] (1.36ns)   --->   "%icmp_ln35_4 = icmp eq i5 %in_d, -16" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 142 'icmp' 'icmp_ln35_4' <Predicate = (!icmp_ln31)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35_4, label %ifTrue, label %ifFalse" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 143 'br' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (1.82ns)   --->   "%add_ln43 = add i9 %zext_ln35_5, %select_ln32_10" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 144 'add' 'add_ln43' <Predicate = (icmp_ln35_4)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 145 [1/1] (0.00ns)   --->   "%kernel_buffer_15_lo = load i32* %kernel_buffer_15" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 145 'load' 'kernel_buffer_15_lo' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%kernel_buffer_15_45_1 = load i32* %kernel_buffer_15_45" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 146 'load' 'kernel_buffer_15_45_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%kernel_buffer_15_46_1 = load i32* %kernel_buffer_15_46" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 147 'load' 'kernel_buffer_15_46_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%kernel_buffer_15_47_1 = load i32* %kernel_buffer_15_47" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 148 'load' 'kernel_buffer_15_47_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%kernel_buffer_15_48_1 = load i32* %kernel_buffer_15_48" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 149 'load' 'kernel_buffer_15_48_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (0.00ns)   --->   "%kernel_buffer_15_49_1 = load i32* %kernel_buffer_15_49" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 150 'load' 'kernel_buffer_15_49_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%kernel_buffer_15_50_1 = load i32* %kernel_buffer_15_50" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 151 'load' 'kernel_buffer_15_50_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (0.00ns)   --->   "%kernel_buffer_15_51_1 = load i32* %kernel_buffer_15_51" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 152 'load' 'kernel_buffer_15_51_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%kernel_buffer_15_52_1 = load i32* %kernel_buffer_15_52" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 153 'load' 'kernel_buffer_15_52_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%kernel_buffer_15_53_1 = load i32* %kernel_buffer_15_53" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 154 'load' 'kernel_buffer_15_53_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%kernel_buffer_15_54_1 = load i32* %kernel_buffer_15_54" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 155 'load' 'kernel_buffer_15_54_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%kernel_buffer_15_55_1 = load i32* %kernel_buffer_15_55" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 156 'load' 'kernel_buffer_15_55_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%kernel_buffer_15_56_1 = load i32* %kernel_buffer_15_56" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 157 'load' 'kernel_buffer_15_56_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%kernel_buffer_15_57_1 = load i32* %kernel_buffer_15_57" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 158 'load' 'kernel_buffer_15_57_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%kernel_buffer_15_58_1 = load i32* %kernel_buffer_15_58" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 159 'load' 'kernel_buffer_15_58_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%kernel_buffer_15_01 = load i32* %kernel_buffer_15_016" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 160 'load' 'kernel_buffer_15_01' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 161 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 161 'load' 'input_load' <Predicate = (!icmp_ln31)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_7 : Operation 162 [1/1] (2.06ns)   --->   "%tmp = call i32 @_ssdm_op_Mux.ap_auto.16i32.i4(i32 %kernel_buffer_15_lo, i32 %kernel_buffer_15_45_1, i32 %kernel_buffer_15_46_1, i32 %kernel_buffer_15_47_1, i32 %kernel_buffer_15_48_1, i32 %kernel_buffer_15_49_1, i32 %kernel_buffer_15_50_1, i32 %kernel_buffer_15_51_1, i32 %kernel_buffer_15_52_1, i32 %kernel_buffer_15_53_1, i32 %kernel_buffer_15_54_1, i32 %kernel_buffer_15_55_1, i32 %kernel_buffer_15_56_1, i32 %kernel_buffer_15_57_1, i32 %kernel_buffer_15_58_1, i32 %kernel_buffer_15_01, i4 %trunc_ln37)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 162 'mux' 'tmp' <Predicate = (!icmp_ln31)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i16 %input_load to i32" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 163 'sext' 'sext_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (8.51ns)   --->   "%mul_ln37 = mul nsw i32 %sext_ln37_1, %tmp" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 164 'mul' 'mul_ln37' <Predicate = (!icmp_ln31)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.56>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 165 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)"   --->   Operation 166 'speclooptripcount' 'empty_29' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln32_9 = select i1 %icmp_ln33, i24 %sext_ln34, i24 %buffer_0" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 167 'select' 'select_ln32_9' <Predicate = (!icmp_ln31 & !and_ln32)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:32]   --->   Operation 168 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%select_ln35 = select i1 %and_ln32, i24 %sext_ln34, i24 %select_ln32_9" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 169 'select' 'select_ln35' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [../layers_c/pointwise_conv2d.cpp:35]   --->   Operation 170 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 0, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [../layers_c/pointwise_conv2d.cpp:36]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%trunc_ln37_1 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %mul_ln37, i32 13, i32 31)" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 172 'partselect' 'trunc_ln37_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node buffer)   --->   "%sext_ln37_4 = sext i19 %trunc_ln37_1 to i24" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 173 'sext' 'sext_ln37_4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (2.31ns) (out node of the LUT)   --->   "%buffer = add i24 %select_ln35, %sext_ln37_4" [../layers_c/pointwise_conv2d.cpp:37]   --->   Operation 174 'add' 'buffer' <Predicate = (!icmp_ln31)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_s)" [../layers_c/pointwise_conv2d.cpp:41]   --->   Operation 175 'specregionend' 'empty_30' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %buffer, i32 23)" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 176 'bitselect' 'tmp_6' <Predicate = (icmp_ln35_4)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%trunc_ln42 = trunc i24 %buffer to i16" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 177 'trunc' 'trunc_ln42' <Predicate = (icmp_ln35_4)> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%xor_ln42 = xor i1 %tmp_6, true" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 178 'xor' 'xor_ln42' <Predicate = (icmp_ln35_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln43)   --->   "%select_ln42 = select i1 %xor_ln42, i16 -1, i16 0" [../layers_c/pointwise_conv2d.cpp:42]   --->   Operation 179 'select' 'select_ln42' <Predicate = (icmp_ln35_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln43 = and i16 %select_ln42, %trunc_ln42" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 180 'and' 'and_ln43' <Predicate = (icmp_ln35_4)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln43 = sext i9 %add_ln43 to i12" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 181 'sext' 'sext_ln43' <Predicate = (icmp_ln35_4)> <Delay = 0.00>
ST_9 : Operation 182 [1/1] (1.63ns)   --->   "%add_ln43_1 = add i12 %zext_ln24, %sext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 182 'add' 'add_ln43_1' <Predicate = (icmp_ln35_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln43_2 = sext i12 %add_ln43_1 to i32" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 183 'sext' 'sext_ln43_2' <Predicate = (icmp_ln35_4)> <Delay = 0.00>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i32 %sext_ln43_2 to i64" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 184 'zext' 'zext_ln43' <Predicate = (icmp_ln35_4)> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln43" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 185 'getelementptr' 'output_addr' <Predicate = (icmp_ln35_4)> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (3.25ns)   --->   "store i16 %and_ln43, i16* %output_addr, align 2" [../layers_c/pointwise_conv2d.cpp:43]   --->   Operation 186 'store' <Predicate = (icmp_ln35_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "br label %ifFalse"   --->   Operation 187 'br' <Predicate = (icmp_ln35_4)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_buffer_15      (alloca           ) [ 00111111111]
kernel_buffer_15_45   (alloca           ) [ 00111111111]
kernel_buffer_15_46   (alloca           ) [ 00111111111]
kernel_buffer_15_47   (alloca           ) [ 00111111111]
kernel_buffer_15_48   (alloca           ) [ 00111111111]
kernel_buffer_15_49   (alloca           ) [ 00111111111]
kernel_buffer_15_50   (alloca           ) [ 00111111111]
kernel_buffer_15_51   (alloca           ) [ 00111111111]
kernel_buffer_15_52   (alloca           ) [ 00111111111]
kernel_buffer_15_53   (alloca           ) [ 00111111111]
kernel_buffer_15_54   (alloca           ) [ 00111111111]
kernel_buffer_15_55   (alloca           ) [ 00111111111]
kernel_buffer_15_56   (alloca           ) [ 00111111111]
kernel_buffer_15_57   (alloca           ) [ 00111111111]
kernel_buffer_15_58   (alloca           ) [ 00111111111]
kernel_buffer_15_016  (alloca           ) [ 00111111111]
br_ln24               (br               ) [ 01111111111]
out_d_0               (phi              ) [ 00100000000]
phi_mul               (phi              ) [ 00100000000]
zext_ln24             (zext             ) [ 00011111110]
add_ln24              (add              ) [ 01111111111]
icmp_ln24             (icmp             ) [ 00111111111]
empty                 (speclooptripcount) [ 00000000000]
out_d                 (add              ) [ 01111111111]
br_ln24               (br               ) [ 00000000000]
trunc_ln25            (trunc            ) [ 00000000000]
tmp_4                 (mux              ) [ 00000000000]
sext_ln34             (sext             ) [ 00011111110]
shl_ln                (bitconcatenate   ) [ 00010000000]
br_ln26               (br               ) [ 00111111111]
ret_ln0               (ret              ) [ 00000000000]
i_0                   (phi              ) [ 00010000000]
icmp_ln26             (icmp             ) [ 00111111111]
empty_27              (speclooptripcount) [ 00000000000]
i                     (add              ) [ 00111111111]
br_ln26               (br               ) [ 00000000000]
tmp_7                 (specregionbegin  ) [ 00000000000]
specpipeline_ln27     (specpipeline     ) [ 00000000000]
zext_ln28             (zext             ) [ 00000000000]
add_ln28              (add              ) [ 00000000000]
tmp_5                 (mux              ) [ 00000000000]
kernel_buffer_0       (sext             ) [ 00000000000]
trunc_ln28            (trunc            ) [ 00111111111]
switch_ln28           (switch           ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
store_ln28            (store            ) [ 00000000000]
br_ln28               (br               ) [ 00000000000]
empty_28              (specregionend    ) [ 00000000000]
br_ln26               (br               ) [ 00111111111]
br_ln32               (br               ) [ 00111111111]
indvar_flatten18      (phi              ) [ 00000111110]
out_h_0               (phi              ) [ 00000111110]
indvar_flatten        (phi              ) [ 00000111110]
out_w_0               (phi              ) [ 00000111110]
buffer_0              (phi              ) [ 00000111110]
in_d_0                (phi              ) [ 00000111110]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
shl_ln3               (bitconcatenate   ) [ 00000000000]
zext_ln37_7           (zext             ) [ 00000000000]
shl_ln37_2            (bitconcatenate   ) [ 00000000000]
zext_ln37_8           (zext             ) [ 00000000000]
sub_ln37              (sub              ) [ 00000000000]
zext_ln35             (zext             ) [ 00000000000]
add_ln37              (add              ) [ 00000000000]
icmp_ln31             (icmp             ) [ 00111111111]
add_ln31              (add              ) [ 00111111111]
br_ln31               (br               ) [ 00000000000]
out_h                 (add              ) [ 00000000000]
icmp_ln33             (icmp             ) [ 00000111110]
select_ln32           (select           ) [ 00000000000]
shl_ln37_mid1         (bitconcatenate   ) [ 00000000000]
zext_ln37             (zext             ) [ 00000000000]
shl_ln37_2_mid1       (bitconcatenate   ) [ 00000000000]
zext_ln37_15          (zext             ) [ 00000000000]
sub_ln37_4            (sub              ) [ 00000000000]
select_ln32_10        (select           ) [ 00000110000]
select_ln32_11        (select           ) [ 00000000000]
xor_ln32              (xor              ) [ 00000000000]
icmp_ln35             (icmp             ) [ 00000000000]
and_ln32              (and              ) [ 00000111110]
select_ln31           (select           ) [ 00111111111]
out_w                 (add              ) [ 00000000000]
or_ln35               (or               ) [ 00000000000]
select_ln35_10        (select           ) [ 00000110000]
zext_ln35_4           (zext             ) [ 00000000000]
select_ln35_11        (select           ) [ 00111111111]
add_ln37_8            (add              ) [ 00000000000]
select_ln35_12        (select           ) [ 00000110000]
trunc_ln37            (trunc            ) [ 00000111000]
in_d                  (add              ) [ 00111111111]
add_ln33              (add              ) [ 00000000000]
select_ln33           (select           ) [ 00111111111]
br_ln0                (br               ) [ 00111111111]
zext_ln35_5           (zext             ) [ 00000000000]
sext_ln35             (sext             ) [ 00000000000]
zext_ln37_9           (zext             ) [ 00000000000]
mul_ln37_1            (mul              ) [ 00000000000]
add_ln37_1            (add              ) [ 00000000000]
sext_ln37_3           (sext             ) [ 00000000000]
zext_ln37_4           (zext             ) [ 00000000000]
input_addr            (getelementptr    ) [ 00000101000]
icmp_ln35_4           (icmp             ) [ 00111111111]
br_ln35               (br               ) [ 00000000000]
add_ln43              (add              ) [ 00000101110]
kernel_buffer_15_lo   (load             ) [ 00000000000]
kernel_buffer_15_45_1 (load             ) [ 00000000000]
kernel_buffer_15_46_1 (load             ) [ 00000000000]
kernel_buffer_15_47_1 (load             ) [ 00000000000]
kernel_buffer_15_48_1 (load             ) [ 00000000000]
kernel_buffer_15_49_1 (load             ) [ 00000000000]
kernel_buffer_15_50_1 (load             ) [ 00000000000]
kernel_buffer_15_51_1 (load             ) [ 00000000000]
kernel_buffer_15_52_1 (load             ) [ 00000000000]
kernel_buffer_15_53_1 (load             ) [ 00000000000]
kernel_buffer_15_54_1 (load             ) [ 00000000000]
kernel_buffer_15_55_1 (load             ) [ 00000000000]
kernel_buffer_15_56_1 (load             ) [ 00000000000]
kernel_buffer_15_57_1 (load             ) [ 00000000000]
kernel_buffer_15_58_1 (load             ) [ 00000000000]
kernel_buffer_15_01   (load             ) [ 00000000000]
input_load            (load             ) [ 00000100100]
tmp                   (mux              ) [ 00000100100]
sext_ln37_1           (sext             ) [ 00000000000]
mul_ln37              (mul              ) [ 00000100010]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
empty_29              (speclooptripcount) [ 00000000000]
select_ln32_9         (select           ) [ 00000000000]
specpipeline_ln32     (specpipeline     ) [ 00000000000]
select_ln35           (select           ) [ 00000000000]
tmp_s                 (specregionbegin  ) [ 00000000000]
specpipeline_ln36     (specpipeline     ) [ 00000000000]
trunc_ln37_1          (partselect       ) [ 00000000000]
sext_ln37_4           (sext             ) [ 00000000000]
buffer                (add              ) [ 00111100001]
empty_30              (specregionend    ) [ 00000000000]
tmp_6                 (bitselect        ) [ 00000000000]
trunc_ln42            (trunc            ) [ 00000000000]
xor_ln42              (xor              ) [ 00000000000]
select_ln42           (select           ) [ 00000000000]
and_ln43              (and              ) [ 00000000000]
sext_ln43             (sext             ) [ 00000000000]
add_ln43_1            (add              ) [ 00000000000]
sext_ln43_2           (sext             ) [ 00000000000]
zext_ln43             (zext             ) [ 00000000000]
output_addr           (getelementptr    ) [ 00000000000]
store_ln43            (store            ) [ 00000000000]
br_ln0                (br               ) [ 00000000000]
br_ln0                (br               ) [ 01111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i16.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str24"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.128i16.i7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="290" class="1001" name="const_290">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="292" class="1001" name="const_292">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="294" class="1001" name="const_294">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="296" class="1001" name="const_296">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="298" class="1001" name="const_298">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="300" class="1001" name="const_300">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="302" class="1001" name="const_302">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="304" class="1001" name="const_304">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="306" class="1001" name="const_306">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="308" class="1001" name="const_308">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="310" class="1001" name="const_310">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="312" class="1001" name="const_312">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="314" class="1001" name="const_314">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="316" class="1001" name="const_316">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="318" class="1001" name="const_318">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="320" class="1001" name="const_320">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="322" class="1001" name="const_322">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="324" class="1001" name="const_324">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="326" class="1001" name="const_326">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="328" class="1001" name="const_328">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="330" class="1001" name="const_330">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="332" class="1001" name="const_332">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="334" class="1001" name="const_334">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="336" class="1001" name="const_336">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="338" class="1001" name="const_338">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="340" class="1001" name="const_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="342" class="1001" name="const_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="344" class="1001" name="const_344">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.16i32.i4"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1001" name="const_370">
<pin_list>
<pin id="371" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="372" class="1001" name="const_372">
<pin_list>
<pin id="373" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="374" class="1001" name="const_374">
<pin_list>
<pin id="375" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="376" class="1001" name="const_376">
<pin_list>
<pin id="377" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="378" class="1001" name="const_378">
<pin_list>
<pin id="379" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="380" class="1001" name="const_380">
<pin_list>
<pin id="381" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="382" class="1001" name="const_382">
<pin_list>
<pin id="383" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="384" class="1001" name="const_384">
<pin_list>
<pin id="385" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="386" class="1004" name="kernel_buffer_15_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="kernel_buffer_15_45_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_45/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="kernel_buffer_15_46_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_46/1 "/>
</bind>
</comp>

<comp id="398" class="1004" name="kernel_buffer_15_47_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_47/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="kernel_buffer_15_48_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_48/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="kernel_buffer_15_49_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_49/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="kernel_buffer_15_50_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_50/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="kernel_buffer_15_51_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_51/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="kernel_buffer_15_52_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_52/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="kernel_buffer_15_53_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_53/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="kernel_buffer_15_54_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_54/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="kernel_buffer_15_55_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_55/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="kernel_buffer_15_56_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="0"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_56/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="kernel_buffer_15_57_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_57/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="kernel_buffer_15_58_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_58/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="kernel_buffer_15_016_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_buffer_15_016/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="input_addr_gep_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="0"/>
<pin id="452" dir="0" index="1" bw="1" slack="0"/>
<pin id="453" dir="0" index="2" bw="32" slack="0"/>
<pin id="454" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="457" class="1004" name="grp_access_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="0"/>
<pin id="459" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="461" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="output_addr_gep_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="32" slack="0"/>
<pin id="467" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln43_access_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="14" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="0"/>
<pin id="473" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/9 "/>
</bind>
</comp>

<comp id="476" class="1005" name="out_d_0_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_d_0 (phireg) "/>
</bind>
</comp>

<comp id="480" class="1004" name="out_d_0_phi_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="1" slack="1"/>
<pin id="482" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="2" bw="4" slack="0"/>
<pin id="484" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d_0/2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="phi_mul_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="11" slack="1"/>
<pin id="489" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="491" class="1004" name="phi_mul_phi_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="11" slack="0"/>
<pin id="495" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="i_0_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="1"/>
<pin id="500" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="502" class="1004" name="i_0_phi_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="1"/>
<pin id="504" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="509" class="1005" name="indvar_flatten18_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="1"/>
<pin id="511" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten18 (phireg) "/>
</bind>
</comp>

<comp id="513" class="1004" name="indvar_flatten18_phi_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="12" slack="0"/>
<pin id="515" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="516" dir="0" index="2" bw="1" slack="1"/>
<pin id="517" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="518" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten18/5 "/>
</bind>
</comp>

<comp id="520" class="1005" name="out_h_0_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="1"/>
<pin id="522" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h_0 (phireg) "/>
</bind>
</comp>

<comp id="524" class="1004" name="out_h_0_phi_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="0"/>
<pin id="526" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="2" bw="1" slack="1"/>
<pin id="528" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="529" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h_0/5 "/>
</bind>
</comp>

<comp id="531" class="1005" name="indvar_flatten_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="9" slack="1"/>
<pin id="533" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="535" class="1004" name="indvar_flatten_phi_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="0"/>
<pin id="537" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="538" dir="0" index="2" bw="1" slack="1"/>
<pin id="539" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="540" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="542" class="1005" name="out_w_0_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="4" slack="1"/>
<pin id="544" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w_0 (phireg) "/>
</bind>
</comp>

<comp id="546" class="1004" name="out_w_0_phi_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="0"/>
<pin id="548" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="1" slack="1"/>
<pin id="550" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="551" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w_0/5 "/>
</bind>
</comp>

<comp id="553" class="1005" name="buffer_0_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="24" slack="4"/>
<pin id="555" dir="1" index="1" bw="24" slack="4"/>
</pin_list>
<bind>
<opset="buffer_0 (phireg) "/>
</bind>
</comp>

<comp id="556" class="1004" name="buffer_0_phi_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="24" slack="1"/>
<pin id="558" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="559" dir="0" index="2" bw="16" slack="3"/>
<pin id="560" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="561" dir="1" index="4" bw="24" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buffer_0/5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="in_d_0_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="1"/>
<pin id="565" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="in_d_0 (phireg) "/>
</bind>
</comp>

<comp id="567" class="1004" name="in_d_0_phi_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="1" slack="1"/>
<pin id="571" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="572" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d_0/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln24_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="11" slack="0"/>
<pin id="576" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="add_ln24_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="11" slack="0"/>
<pin id="580" dir="0" index="1" bw="9" slack="0"/>
<pin id="581" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln24_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="4" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="out_d_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="4" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln25_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="4" slack="0"/>
<pin id="598" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_4_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="16" slack="0"/>
<pin id="602" dir="0" index="1" bw="13" slack="0"/>
<pin id="603" dir="0" index="2" bw="11" slack="0"/>
<pin id="604" dir="0" index="3" bw="10" slack="0"/>
<pin id="605" dir="0" index="4" bw="14" slack="0"/>
<pin id="606" dir="0" index="5" bw="13" slack="0"/>
<pin id="607" dir="0" index="6" bw="9" slack="0"/>
<pin id="608" dir="0" index="7" bw="7" slack="0"/>
<pin id="609" dir="0" index="8" bw="14" slack="0"/>
<pin id="610" dir="0" index="9" bw="3" slack="0"/>
<pin id="611" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="sext_ln34_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln34/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="shl_ln_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="0" index="1" bw="3" slack="0"/>
<pin id="629" dir="0" index="2" bw="1" slack="0"/>
<pin id="630" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="icmp_ln26_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="5" slack="0"/>
<pin id="636" dir="0" index="1" bw="5" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="i_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="5" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln28_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln28_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="1"/>
<pin id="652" dir="0" index="1" bw="5" slack="0"/>
<pin id="653" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_5_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="0"/>
<pin id="657" dir="0" index="1" bw="14" slack="0"/>
<pin id="658" dir="0" index="2" bw="12" slack="0"/>
<pin id="659" dir="0" index="3" bw="11" slack="0"/>
<pin id="660" dir="0" index="4" bw="14" slack="0"/>
<pin id="661" dir="0" index="5" bw="13" slack="0"/>
<pin id="662" dir="0" index="6" bw="11" slack="0"/>
<pin id="663" dir="0" index="7" bw="15" slack="0"/>
<pin id="664" dir="0" index="8" bw="13" slack="0"/>
<pin id="665" dir="0" index="9" bw="11" slack="0"/>
<pin id="666" dir="0" index="10" bw="15" slack="0"/>
<pin id="667" dir="0" index="11" bw="13" slack="0"/>
<pin id="668" dir="0" index="12" bw="13" slack="0"/>
<pin id="669" dir="0" index="13" bw="11" slack="0"/>
<pin id="670" dir="0" index="14" bw="11" slack="0"/>
<pin id="671" dir="0" index="15" bw="13" slack="0"/>
<pin id="672" dir="0" index="16" bw="6" slack="0"/>
<pin id="673" dir="0" index="17" bw="12" slack="0"/>
<pin id="674" dir="0" index="18" bw="12" slack="0"/>
<pin id="675" dir="0" index="19" bw="14" slack="0"/>
<pin id="676" dir="0" index="20" bw="14" slack="0"/>
<pin id="677" dir="0" index="21" bw="12" slack="0"/>
<pin id="678" dir="0" index="22" bw="8" slack="0"/>
<pin id="679" dir="0" index="23" bw="13" slack="0"/>
<pin id="680" dir="0" index="24" bw="13" slack="0"/>
<pin id="681" dir="0" index="25" bw="13" slack="0"/>
<pin id="682" dir="0" index="26" bw="13" slack="0"/>
<pin id="683" dir="0" index="27" bw="13" slack="0"/>
<pin id="684" dir="0" index="28" bw="11" slack="0"/>
<pin id="685" dir="0" index="29" bw="14" slack="0"/>
<pin id="686" dir="0" index="30" bw="11" slack="0"/>
<pin id="687" dir="0" index="31" bw="13" slack="0"/>
<pin id="688" dir="0" index="32" bw="13" slack="0"/>
<pin id="689" dir="0" index="33" bw="15" slack="0"/>
<pin id="690" dir="0" index="34" bw="11" slack="0"/>
<pin id="691" dir="0" index="35" bw="12" slack="0"/>
<pin id="692" dir="0" index="36" bw="14" slack="0"/>
<pin id="693" dir="0" index="37" bw="13" slack="0"/>
<pin id="694" dir="0" index="38" bw="12" slack="0"/>
<pin id="695" dir="0" index="39" bw="14" slack="0"/>
<pin id="696" dir="0" index="40" bw="13" slack="0"/>
<pin id="697" dir="0" index="41" bw="13" slack="0"/>
<pin id="698" dir="0" index="42" bw="12" slack="0"/>
<pin id="699" dir="0" index="43" bw="14" slack="0"/>
<pin id="700" dir="0" index="44" bw="10" slack="0"/>
<pin id="701" dir="0" index="45" bw="11" slack="0"/>
<pin id="702" dir="0" index="46" bw="13" slack="0"/>
<pin id="703" dir="0" index="47" bw="9" slack="0"/>
<pin id="704" dir="0" index="48" bw="12" slack="0"/>
<pin id="705" dir="0" index="49" bw="12" slack="0"/>
<pin id="706" dir="0" index="50" bw="12" slack="0"/>
<pin id="707" dir="0" index="51" bw="11" slack="0"/>
<pin id="708" dir="0" index="52" bw="12" slack="0"/>
<pin id="709" dir="0" index="53" bw="15" slack="0"/>
<pin id="710" dir="0" index="54" bw="13" slack="0"/>
<pin id="711" dir="0" index="55" bw="11" slack="0"/>
<pin id="712" dir="0" index="56" bw="13" slack="0"/>
<pin id="713" dir="0" index="57" bw="13" slack="0"/>
<pin id="714" dir="0" index="58" bw="12" slack="0"/>
<pin id="715" dir="0" index="59" bw="14" slack="0"/>
<pin id="716" dir="0" index="60" bw="13" slack="0"/>
<pin id="717" dir="0" index="61" bw="11" slack="0"/>
<pin id="718" dir="0" index="62" bw="13" slack="0"/>
<pin id="719" dir="0" index="63" bw="12" slack="0"/>
<pin id="720" dir="0" index="64" bw="13" slack="0"/>
<pin id="721" dir="0" index="65" bw="13" slack="0"/>
<pin id="722" dir="0" index="66" bw="12" slack="0"/>
<pin id="723" dir="0" index="67" bw="11" slack="0"/>
<pin id="724" dir="0" index="68" bw="10" slack="0"/>
<pin id="725" dir="0" index="69" bw="13" slack="0"/>
<pin id="726" dir="0" index="70" bw="11" slack="0"/>
<pin id="727" dir="0" index="71" bw="14" slack="0"/>
<pin id="728" dir="0" index="72" bw="13" slack="0"/>
<pin id="729" dir="0" index="73" bw="13" slack="0"/>
<pin id="730" dir="0" index="74" bw="11" slack="0"/>
<pin id="731" dir="0" index="75" bw="14" slack="0"/>
<pin id="732" dir="0" index="76" bw="13" slack="0"/>
<pin id="733" dir="0" index="77" bw="12" slack="0"/>
<pin id="734" dir="0" index="78" bw="12" slack="0"/>
<pin id="735" dir="0" index="79" bw="13" slack="0"/>
<pin id="736" dir="0" index="80" bw="13" slack="0"/>
<pin id="737" dir="0" index="81" bw="8" slack="0"/>
<pin id="738" dir="0" index="82" bw="13" slack="0"/>
<pin id="739" dir="0" index="83" bw="12" slack="0"/>
<pin id="740" dir="0" index="84" bw="13" slack="0"/>
<pin id="741" dir="0" index="85" bw="11" slack="0"/>
<pin id="742" dir="0" index="86" bw="14" slack="0"/>
<pin id="743" dir="0" index="87" bw="11" slack="0"/>
<pin id="744" dir="0" index="88" bw="12" slack="0"/>
<pin id="745" dir="0" index="89" bw="13" slack="0"/>
<pin id="746" dir="0" index="90" bw="11" slack="0"/>
<pin id="747" dir="0" index="91" bw="9" slack="0"/>
<pin id="748" dir="0" index="92" bw="9" slack="0"/>
<pin id="749" dir="0" index="93" bw="15" slack="0"/>
<pin id="750" dir="0" index="94" bw="12" slack="0"/>
<pin id="751" dir="0" index="95" bw="13" slack="0"/>
<pin id="752" dir="0" index="96" bw="12" slack="0"/>
<pin id="753" dir="0" index="97" bw="9" slack="0"/>
<pin id="754" dir="0" index="98" bw="13" slack="0"/>
<pin id="755" dir="0" index="99" bw="11" slack="0"/>
<pin id="756" dir="0" index="100" bw="13" slack="0"/>
<pin id="757" dir="0" index="101" bw="12" slack="0"/>
<pin id="758" dir="0" index="102" bw="11" slack="0"/>
<pin id="759" dir="0" index="103" bw="13" slack="0"/>
<pin id="760" dir="0" index="104" bw="13" slack="0"/>
<pin id="761" dir="0" index="105" bw="12" slack="0"/>
<pin id="762" dir="0" index="106" bw="14" slack="0"/>
<pin id="763" dir="0" index="107" bw="14" slack="0"/>
<pin id="764" dir="0" index="108" bw="11" slack="0"/>
<pin id="765" dir="0" index="109" bw="13" slack="0"/>
<pin id="766" dir="0" index="110" bw="13" slack="0"/>
<pin id="767" dir="0" index="111" bw="13" slack="0"/>
<pin id="768" dir="0" index="112" bw="13" slack="0"/>
<pin id="769" dir="0" index="113" bw="11" slack="0"/>
<pin id="770" dir="0" index="114" bw="13" slack="0"/>
<pin id="771" dir="0" index="115" bw="14" slack="0"/>
<pin id="772" dir="0" index="116" bw="15" slack="0"/>
<pin id="773" dir="0" index="117" bw="11" slack="0"/>
<pin id="774" dir="0" index="118" bw="10" slack="0"/>
<pin id="775" dir="0" index="119" bw="13" slack="0"/>
<pin id="776" dir="0" index="120" bw="9" slack="0"/>
<pin id="777" dir="0" index="121" bw="14" slack="0"/>
<pin id="778" dir="0" index="122" bw="12" slack="0"/>
<pin id="779" dir="0" index="123" bw="13" slack="0"/>
<pin id="780" dir="0" index="124" bw="13" slack="0"/>
<pin id="781" dir="0" index="125" bw="12" slack="0"/>
<pin id="782" dir="0" index="126" bw="13" slack="0"/>
<pin id="783" dir="0" index="127" bw="15" slack="0"/>
<pin id="784" dir="0" index="128" bw="10" slack="0"/>
<pin id="785" dir="0" index="129" bw="7" slack="0"/>
<pin id="786" dir="1" index="130" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="917" class="1004" name="kernel_buffer_0_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="0"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="kernel_buffer_0/3 "/>
</bind>
</comp>

<comp id="921" class="1004" name="trunc_ln28_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="0"/>
<pin id="923" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="925" class="1004" name="store_ln28_store_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="16" slack="0"/>
<pin id="927" dir="0" index="1" bw="32" slack="2"/>
<pin id="928" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="930" class="1004" name="store_ln28_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="16" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="2"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="935" class="1004" name="store_ln28_store_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="16" slack="0"/>
<pin id="937" dir="0" index="1" bw="32" slack="2"/>
<pin id="938" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="940" class="1004" name="store_ln28_store_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="16" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="2"/>
<pin id="943" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="945" class="1004" name="store_ln28_store_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="16" slack="0"/>
<pin id="947" dir="0" index="1" bw="32" slack="2"/>
<pin id="948" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="950" class="1004" name="store_ln28_store_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="16" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="2"/>
<pin id="953" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="955" class="1004" name="store_ln28_store_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="16" slack="0"/>
<pin id="957" dir="0" index="1" bw="32" slack="2"/>
<pin id="958" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="960" class="1004" name="store_ln28_store_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="16" slack="0"/>
<pin id="962" dir="0" index="1" bw="32" slack="2"/>
<pin id="963" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="965" class="1004" name="store_ln28_store_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="16" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="2"/>
<pin id="968" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="970" class="1004" name="store_ln28_store_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="16" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="2"/>
<pin id="973" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="975" class="1004" name="store_ln28_store_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="16" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="2"/>
<pin id="978" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="980" class="1004" name="store_ln28_store_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="16" slack="0"/>
<pin id="982" dir="0" index="1" bw="32" slack="2"/>
<pin id="983" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="985" class="1004" name="store_ln28_store_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="2"/>
<pin id="988" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="990" class="1004" name="store_ln28_store_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="16" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="2"/>
<pin id="993" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="995" class="1004" name="store_ln28_store_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="16" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="2"/>
<pin id="998" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="store_ln28_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="16" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="2"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="shl_ln3_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="0"/>
<pin id="1007" dir="0" index="1" bw="4" slack="0"/>
<pin id="1008" dir="0" index="2" bw="1" slack="0"/>
<pin id="1009" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/5 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="zext_ln37_7_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="8" slack="0"/>
<pin id="1015" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_7/5 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="shl_ln37_2_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="5" slack="0"/>
<pin id="1019" dir="0" index="1" bw="4" slack="0"/>
<pin id="1020" dir="0" index="2" bw="1" slack="0"/>
<pin id="1021" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_2/5 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="zext_ln37_8_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="0"/>
<pin id="1027" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_8/5 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sub_ln37_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="8" slack="0"/>
<pin id="1031" dir="0" index="1" bw="5" slack="0"/>
<pin id="1032" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/5 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="zext_ln35_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="4" slack="0"/>
<pin id="1037" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/5 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="add_ln37_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="9" slack="0"/>
<pin id="1041" dir="0" index="1" bw="4" slack="0"/>
<pin id="1042" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="icmp_ln31_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="12" slack="0"/>
<pin id="1047" dir="0" index="1" bw="12" slack="0"/>
<pin id="1048" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/5 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="add_ln31_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="12" slack="0"/>
<pin id="1053" dir="0" index="1" bw="1" slack="0"/>
<pin id="1054" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/5 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="out_h_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="0"/>
<pin id="1059" dir="0" index="1" bw="4" slack="0"/>
<pin id="1060" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h/5 "/>
</bind>
</comp>

<comp id="1063" class="1004" name="icmp_ln33_fu_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="9" slack="0"/>
<pin id="1065" dir="0" index="1" bw="9" slack="0"/>
<pin id="1066" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/5 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="select_ln32_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="4" slack="0"/>
<pin id="1072" dir="0" index="2" bw="4" slack="0"/>
<pin id="1073" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/5 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="shl_ln37_mid1_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="8" slack="0"/>
<pin id="1079" dir="0" index="1" bw="4" slack="0"/>
<pin id="1080" dir="0" index="2" bw="1" slack="0"/>
<pin id="1081" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_mid1/5 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln37_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="8" slack="0"/>
<pin id="1087" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/5 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="shl_ln37_2_mid1_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="5" slack="0"/>
<pin id="1091" dir="0" index="1" bw="4" slack="0"/>
<pin id="1092" dir="0" index="2" bw="1" slack="0"/>
<pin id="1093" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln37_2_mid1/5 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="zext_ln37_15_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="5" slack="0"/>
<pin id="1099" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_15/5 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="sub_ln37_4_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="8" slack="0"/>
<pin id="1103" dir="0" index="1" bw="5" slack="0"/>
<pin id="1104" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37_4/5 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="select_ln32_10_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="9" slack="0"/>
<pin id="1110" dir="0" index="2" bw="9" slack="0"/>
<pin id="1111" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_10/5 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="select_ln32_11_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="9" slack="0"/>
<pin id="1118" dir="0" index="2" bw="9" slack="0"/>
<pin id="1119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_11/5 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="xor_ln32_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="1" slack="0"/>
<pin id="1125" dir="0" index="1" bw="1" slack="0"/>
<pin id="1126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/5 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="icmp_ln35_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="5" slack="0"/>
<pin id="1131" dir="0" index="1" bw="5" slack="0"/>
<pin id="1132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/5 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="and_ln32_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="1" slack="0"/>
<pin id="1137" dir="0" index="1" bw="1" slack="0"/>
<pin id="1138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln32/5 "/>
</bind>
</comp>

<comp id="1141" class="1004" name="select_ln31_fu_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="1" slack="0"/>
<pin id="1143" dir="0" index="1" bw="4" slack="0"/>
<pin id="1144" dir="0" index="2" bw="4" slack="0"/>
<pin id="1145" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/5 "/>
</bind>
</comp>

<comp id="1149" class="1004" name="out_w_fu_1149">
<pin_list>
<pin id="1150" dir="0" index="0" bw="1" slack="0"/>
<pin id="1151" dir="0" index="1" bw="4" slack="0"/>
<pin id="1152" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w/5 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="or_ln35_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="0"/>
<pin id="1157" dir="0" index="1" bw="1" slack="0"/>
<pin id="1158" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/5 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="select_ln35_10_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="0"/>
<pin id="1163" dir="0" index="1" bw="5" slack="0"/>
<pin id="1164" dir="0" index="2" bw="5" slack="0"/>
<pin id="1165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_10/5 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="zext_ln35_4_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="4" slack="0"/>
<pin id="1171" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/5 "/>
</bind>
</comp>

<comp id="1173" class="1004" name="select_ln35_11_fu_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="1" slack="0"/>
<pin id="1175" dir="0" index="1" bw="4" slack="0"/>
<pin id="1176" dir="0" index="2" bw="4" slack="0"/>
<pin id="1177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_11/5 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="add_ln37_8_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="4" slack="0"/>
<pin id="1183" dir="0" index="1" bw="9" slack="0"/>
<pin id="1184" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_8/5 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="select_ln35_12_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="0"/>
<pin id="1189" dir="0" index="1" bw="9" slack="0"/>
<pin id="1190" dir="0" index="2" bw="9" slack="0"/>
<pin id="1191" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_12/5 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="trunc_ln37_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="5" slack="0"/>
<pin id="1197" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/5 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="in_d_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="1" slack="0"/>
<pin id="1201" dir="0" index="1" bw="5" slack="0"/>
<pin id="1202" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d/5 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="add_ln33_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="9" slack="0"/>
<pin id="1207" dir="0" index="1" bw="1" slack="0"/>
<pin id="1208" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/5 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="select_ln33_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="9" slack="0"/>
<pin id="1214" dir="0" index="2" bw="9" slack="0"/>
<pin id="1215" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/5 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="zext_ln35_5_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="4" slack="1"/>
<pin id="1221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/6 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="sext_ln35_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="9" slack="1"/>
<pin id="1224" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/6 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="zext_ln37_9_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="5" slack="1"/>
<pin id="1227" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_9/6 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="sext_ln37_3_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="13" slack="0"/>
<pin id="1230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_3/6 "/>
</bind>
</comp>

<comp id="1231" class="1004" name="zext_ln37_4_fu_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="13" slack="0"/>
<pin id="1233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_4/6 "/>
</bind>
</comp>

<comp id="1236" class="1004" name="icmp_ln35_4_fu_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="5" slack="1"/>
<pin id="1238" dir="0" index="1" bw="5" slack="0"/>
<pin id="1239" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35_4/6 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="add_ln43_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="4" slack="0"/>
<pin id="1243" dir="0" index="1" bw="9" slack="1"/>
<pin id="1244" dir="1" index="2" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/6 "/>
</bind>
</comp>

<comp id="1246" class="1004" name="kernel_buffer_15_lo_load_fu_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="6"/>
<pin id="1248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_lo/7 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="kernel_buffer_15_45_1_load_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="6"/>
<pin id="1251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_45_1/7 "/>
</bind>
</comp>

<comp id="1252" class="1004" name="kernel_buffer_15_46_1_load_fu_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="6"/>
<pin id="1254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_46_1/7 "/>
</bind>
</comp>

<comp id="1255" class="1004" name="kernel_buffer_15_47_1_load_fu_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="6"/>
<pin id="1257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_47_1/7 "/>
</bind>
</comp>

<comp id="1258" class="1004" name="kernel_buffer_15_48_1_load_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="6"/>
<pin id="1260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_48_1/7 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="kernel_buffer_15_49_1_load_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="32" slack="6"/>
<pin id="1263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_49_1/7 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="kernel_buffer_15_50_1_load_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="6"/>
<pin id="1266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_50_1/7 "/>
</bind>
</comp>

<comp id="1267" class="1004" name="kernel_buffer_15_51_1_load_fu_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="32" slack="6"/>
<pin id="1269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_51_1/7 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="kernel_buffer_15_52_1_load_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="6"/>
<pin id="1272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_52_1/7 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="kernel_buffer_15_53_1_load_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="32" slack="6"/>
<pin id="1275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_53_1/7 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="kernel_buffer_15_54_1_load_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="32" slack="6"/>
<pin id="1278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_54_1/7 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="kernel_buffer_15_55_1_load_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="32" slack="6"/>
<pin id="1281" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_55_1/7 "/>
</bind>
</comp>

<comp id="1282" class="1004" name="kernel_buffer_15_56_1_load_fu_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="32" slack="6"/>
<pin id="1284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_56_1/7 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="kernel_buffer_15_57_1_load_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="32" slack="6"/>
<pin id="1287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_57_1/7 "/>
</bind>
</comp>

<comp id="1288" class="1004" name="kernel_buffer_15_58_1_load_fu_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="32" slack="6"/>
<pin id="1290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_58_1/7 "/>
</bind>
</comp>

<comp id="1291" class="1004" name="kernel_buffer_15_01_load_fu_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="6"/>
<pin id="1293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_buffer_15_01/7 "/>
</bind>
</comp>

<comp id="1294" class="1004" name="tmp_fu_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="32" slack="0"/>
<pin id="1296" dir="0" index="1" bw="32" slack="0"/>
<pin id="1297" dir="0" index="2" bw="32" slack="0"/>
<pin id="1298" dir="0" index="3" bw="32" slack="0"/>
<pin id="1299" dir="0" index="4" bw="32" slack="0"/>
<pin id="1300" dir="0" index="5" bw="32" slack="0"/>
<pin id="1301" dir="0" index="6" bw="32" slack="0"/>
<pin id="1302" dir="0" index="7" bw="32" slack="0"/>
<pin id="1303" dir="0" index="8" bw="32" slack="0"/>
<pin id="1304" dir="0" index="9" bw="32" slack="0"/>
<pin id="1305" dir="0" index="10" bw="32" slack="0"/>
<pin id="1306" dir="0" index="11" bw="32" slack="0"/>
<pin id="1307" dir="0" index="12" bw="32" slack="0"/>
<pin id="1308" dir="0" index="13" bw="32" slack="0"/>
<pin id="1309" dir="0" index="14" bw="32" slack="0"/>
<pin id="1310" dir="0" index="15" bw="32" slack="0"/>
<pin id="1311" dir="0" index="16" bw="32" slack="0"/>
<pin id="1312" dir="0" index="17" bw="4" slack="2"/>
<pin id="1313" dir="1" index="18" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1331" class="1004" name="sext_ln37_1_fu_1331">
<pin_list>
<pin id="1332" dir="0" index="0" bw="16" slack="1"/>
<pin id="1333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/8 "/>
</bind>
</comp>

<comp id="1334" class="1004" name="mul_ln37_fu_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="16" slack="0"/>
<pin id="1336" dir="0" index="1" bw="32" slack="1"/>
<pin id="1337" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/8 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="select_ln32_9_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="1" slack="4"/>
<pin id="1341" dir="0" index="1" bw="24" slack="7"/>
<pin id="1342" dir="0" index="2" bw="24" slack="4"/>
<pin id="1343" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_9/9 "/>
</bind>
</comp>

<comp id="1345" class="1004" name="select_ln35_fu_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="1" slack="4"/>
<pin id="1347" dir="0" index="1" bw="24" slack="7"/>
<pin id="1348" dir="0" index="2" bw="24" slack="0"/>
<pin id="1349" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/9 "/>
</bind>
</comp>

<comp id="1351" class="1004" name="trunc_ln37_1_fu_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="19" slack="0"/>
<pin id="1353" dir="0" index="1" bw="32" slack="1"/>
<pin id="1354" dir="0" index="2" bw="5" slack="0"/>
<pin id="1355" dir="0" index="3" bw="6" slack="0"/>
<pin id="1356" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln37_1/9 "/>
</bind>
</comp>

<comp id="1360" class="1004" name="sext_ln37_4_fu_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="19" slack="0"/>
<pin id="1362" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_4/9 "/>
</bind>
</comp>

<comp id="1364" class="1004" name="buffer_fu_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="24" slack="0"/>
<pin id="1366" dir="0" index="1" bw="19" slack="0"/>
<pin id="1367" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="buffer/9 "/>
</bind>
</comp>

<comp id="1370" class="1004" name="tmp_6_fu_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="1" slack="0"/>
<pin id="1372" dir="0" index="1" bw="24" slack="0"/>
<pin id="1373" dir="0" index="2" bw="6" slack="0"/>
<pin id="1374" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="1378" class="1004" name="trunc_ln42_fu_1378">
<pin_list>
<pin id="1379" dir="0" index="0" bw="24" slack="0"/>
<pin id="1380" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/9 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="xor_ln42_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="1" slack="0"/>
<pin id="1384" dir="0" index="1" bw="1" slack="0"/>
<pin id="1385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln42/9 "/>
</bind>
</comp>

<comp id="1388" class="1004" name="select_ln42_fu_1388">
<pin_list>
<pin id="1389" dir="0" index="0" bw="1" slack="0"/>
<pin id="1390" dir="0" index="1" bw="16" slack="0"/>
<pin id="1391" dir="0" index="2" bw="16" slack="0"/>
<pin id="1392" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/9 "/>
</bind>
</comp>

<comp id="1396" class="1004" name="and_ln43_fu_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="16" slack="0"/>
<pin id="1398" dir="0" index="1" bw="16" slack="0"/>
<pin id="1399" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln43/9 "/>
</bind>
</comp>

<comp id="1403" class="1004" name="sext_ln43_fu_1403">
<pin_list>
<pin id="1404" dir="0" index="0" bw="9" slack="3"/>
<pin id="1405" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43/9 "/>
</bind>
</comp>

<comp id="1406" class="1004" name="add_ln43_1_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="11" slack="7"/>
<pin id="1408" dir="0" index="1" bw="9" slack="0"/>
<pin id="1409" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/9 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="sext_ln43_2_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="12" slack="0"/>
<pin id="1413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln43_2/9 "/>
</bind>
</comp>

<comp id="1415" class="1004" name="zext_ln43_fu_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="12" slack="0"/>
<pin id="1417" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/9 "/>
</bind>
</comp>

<comp id="1420" class="1007" name="grp_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="13" slack="0"/>
<pin id="1422" dir="0" index="1" bw="5" slack="0"/>
<pin id="1423" dir="0" index="2" bw="9" slack="0"/>
<pin id="1424" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln37_1/6 add_ln37_1/6 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="kernel_buffer_15_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="2"/>
<pin id="1431" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="kernel_buffer_15_45_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="2"/>
<pin id="1437" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_45 "/>
</bind>
</comp>

<comp id="1441" class="1005" name="kernel_buffer_15_46_reg_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="2"/>
<pin id="1443" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_46 "/>
</bind>
</comp>

<comp id="1447" class="1005" name="kernel_buffer_15_47_reg_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="2"/>
<pin id="1449" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_47 "/>
</bind>
</comp>

<comp id="1453" class="1005" name="kernel_buffer_15_48_reg_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="2"/>
<pin id="1455" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_48 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="kernel_buffer_15_49_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="2"/>
<pin id="1461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_49 "/>
</bind>
</comp>

<comp id="1465" class="1005" name="kernel_buffer_15_50_reg_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="2"/>
<pin id="1467" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_50 "/>
</bind>
</comp>

<comp id="1471" class="1005" name="kernel_buffer_15_51_reg_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="32" slack="2"/>
<pin id="1473" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_51 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="kernel_buffer_15_52_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="32" slack="2"/>
<pin id="1479" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_52 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="kernel_buffer_15_53_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="32" slack="2"/>
<pin id="1485" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_53 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="kernel_buffer_15_54_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="32" slack="2"/>
<pin id="1491" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_54 "/>
</bind>
</comp>

<comp id="1495" class="1005" name="kernel_buffer_15_55_reg_1495">
<pin_list>
<pin id="1496" dir="0" index="0" bw="32" slack="2"/>
<pin id="1497" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_55 "/>
</bind>
</comp>

<comp id="1501" class="1005" name="kernel_buffer_15_56_reg_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="32" slack="2"/>
<pin id="1503" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_56 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="kernel_buffer_15_57_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="32" slack="2"/>
<pin id="1509" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_57 "/>
</bind>
</comp>

<comp id="1513" class="1005" name="kernel_buffer_15_58_reg_1513">
<pin_list>
<pin id="1514" dir="0" index="0" bw="32" slack="2"/>
<pin id="1515" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_58 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="kernel_buffer_15_016_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="32" slack="2"/>
<pin id="1521" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_buffer_15_016 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="zext_ln24_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="12" slack="7"/>
<pin id="1527" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln24 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="add_ln24_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="11" slack="0"/>
<pin id="1532" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="1535" class="1005" name="icmp_ln24_reg_1535">
<pin_list>
<pin id="1536" dir="0" index="0" bw="1" slack="1"/>
<pin id="1537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="1539" class="1005" name="out_d_reg_1539">
<pin_list>
<pin id="1540" dir="0" index="0" bw="4" slack="0"/>
<pin id="1541" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_d "/>
</bind>
</comp>

<comp id="1544" class="1005" name="sext_ln34_reg_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="24" slack="3"/>
<pin id="1546" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln34 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="shl_ln_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="7" slack="1"/>
<pin id="1553" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1559" class="1005" name="i_reg_1559">
<pin_list>
<pin id="1560" dir="0" index="0" bw="5" slack="0"/>
<pin id="1561" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1567" class="1005" name="icmp_ln31_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="1" slack="1"/>
<pin id="1569" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="add_ln31_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="12" slack="0"/>
<pin id="1573" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="icmp_ln33_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="1" slack="4"/>
<pin id="1578" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="select_ln32_10_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="9" slack="1"/>
<pin id="1583" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_10 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="and_ln32_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="1" slack="4"/>
<pin id="1588" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="and_ln32 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="select_ln31_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="4" slack="0"/>
<pin id="1593" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="select_ln35_10_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="5" slack="1"/>
<pin id="1598" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_10 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="select_ln35_11_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="4" slack="0"/>
<pin id="1603" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_11 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="select_ln35_12_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="9" slack="1"/>
<pin id="1609" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_12 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="trunc_ln37_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="4" slack="2"/>
<pin id="1614" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="in_d_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="5" slack="0"/>
<pin id="1619" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="in_d "/>
</bind>
</comp>

<comp id="1623" class="1005" name="select_ln33_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="9" slack="0"/>
<pin id="1625" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="input_addr_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="14" slack="1"/>
<pin id="1630" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1633" class="1005" name="icmp_ln35_4_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="1" slack="3"/>
<pin id="1635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln35_4 "/>
</bind>
</comp>

<comp id="1637" class="1005" name="add_ln43_reg_1637">
<pin_list>
<pin id="1638" dir="0" index="0" bw="9" slack="3"/>
<pin id="1639" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="add_ln43 "/>
</bind>
</comp>

<comp id="1642" class="1005" name="input_load_reg_1642">
<pin_list>
<pin id="1643" dir="0" index="0" bw="16" slack="1"/>
<pin id="1644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="32" slack="1"/>
<pin id="1649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1652" class="1005" name="mul_ln37_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="32" slack="1"/>
<pin id="1654" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln37 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="buffer_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="24" slack="1"/>
<pin id="1659" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="389"><net_src comp="4" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="4" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="4" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="4" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="4" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="4" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="4" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="4" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="4" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="4" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="4" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="4" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="4" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="4" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="4" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="455"><net_src comp="0" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="364" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="462"><net_src comp="450" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="468"><net_src comp="2" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="364" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="475"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="479"><net_src comp="6" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="490"><net_src comp="8" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="497"><net_src comp="487" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="508"><net_src comp="498" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="342" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="519"><net_src comp="509" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="523"><net_src comp="6" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="534"><net_src comp="344" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="1"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="6" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="552"><net_src comp="542" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="562"><net_src comp="556" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="566"><net_src comp="40" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="577"><net_src comp="491" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="491" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="583"><net_src comp="10" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="588"><net_src comp="480" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="12" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="480" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="18" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="480" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="612"><net_src comp="20" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="613"><net_src comp="22" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="614"><net_src comp="24" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="615"><net_src comp="26" pin="0"/><net_sink comp="600" pin=3"/></net>

<net id="616"><net_src comp="28" pin="0"/><net_sink comp="600" pin=4"/></net>

<net id="617"><net_src comp="30" pin="0"/><net_sink comp="600" pin=5"/></net>

<net id="618"><net_src comp="32" pin="0"/><net_sink comp="600" pin=6"/></net>

<net id="619"><net_src comp="34" pin="0"/><net_sink comp="600" pin=7"/></net>

<net id="620"><net_src comp="36" pin="0"/><net_sink comp="600" pin=8"/></net>

<net id="621"><net_src comp="596" pin="1"/><net_sink comp="600" pin=9"/></net>

<net id="625"><net_src comp="600" pin="10"/><net_sink comp="622" pin=0"/></net>

<net id="631"><net_src comp="38" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="596" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="6" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="502" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="42" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="502" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="46" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="649"><net_src comp="502" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="654"><net_src comp="646" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="787"><net_src comp="60" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="788"><net_src comp="62" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="789"><net_src comp="64" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="790"><net_src comp="66" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="791"><net_src comp="68" pin="0"/><net_sink comp="655" pin=4"/></net>

<net id="792"><net_src comp="70" pin="0"/><net_sink comp="655" pin=5"/></net>

<net id="793"><net_src comp="72" pin="0"/><net_sink comp="655" pin=6"/></net>

<net id="794"><net_src comp="74" pin="0"/><net_sink comp="655" pin=7"/></net>

<net id="795"><net_src comp="76" pin="0"/><net_sink comp="655" pin=8"/></net>

<net id="796"><net_src comp="78" pin="0"/><net_sink comp="655" pin=9"/></net>

<net id="797"><net_src comp="80" pin="0"/><net_sink comp="655" pin=10"/></net>

<net id="798"><net_src comp="82" pin="0"/><net_sink comp="655" pin=11"/></net>

<net id="799"><net_src comp="84" pin="0"/><net_sink comp="655" pin=12"/></net>

<net id="800"><net_src comp="86" pin="0"/><net_sink comp="655" pin=13"/></net>

<net id="801"><net_src comp="88" pin="0"/><net_sink comp="655" pin=14"/></net>

<net id="802"><net_src comp="90" pin="0"/><net_sink comp="655" pin=15"/></net>

<net id="803"><net_src comp="92" pin="0"/><net_sink comp="655" pin=16"/></net>

<net id="804"><net_src comp="94" pin="0"/><net_sink comp="655" pin=17"/></net>

<net id="805"><net_src comp="96" pin="0"/><net_sink comp="655" pin=18"/></net>

<net id="806"><net_src comp="98" pin="0"/><net_sink comp="655" pin=19"/></net>

<net id="807"><net_src comp="100" pin="0"/><net_sink comp="655" pin=20"/></net>

<net id="808"><net_src comp="102" pin="0"/><net_sink comp="655" pin=21"/></net>

<net id="809"><net_src comp="104" pin="0"/><net_sink comp="655" pin=22"/></net>

<net id="810"><net_src comp="106" pin="0"/><net_sink comp="655" pin=23"/></net>

<net id="811"><net_src comp="108" pin="0"/><net_sink comp="655" pin=24"/></net>

<net id="812"><net_src comp="110" pin="0"/><net_sink comp="655" pin=25"/></net>

<net id="813"><net_src comp="90" pin="0"/><net_sink comp="655" pin=26"/></net>

<net id="814"><net_src comp="112" pin="0"/><net_sink comp="655" pin=27"/></net>

<net id="815"><net_src comp="114" pin="0"/><net_sink comp="655" pin=28"/></net>

<net id="816"><net_src comp="116" pin="0"/><net_sink comp="655" pin=29"/></net>

<net id="817"><net_src comp="118" pin="0"/><net_sink comp="655" pin=30"/></net>

<net id="818"><net_src comp="120" pin="0"/><net_sink comp="655" pin=31"/></net>

<net id="819"><net_src comp="122" pin="0"/><net_sink comp="655" pin=32"/></net>

<net id="820"><net_src comp="124" pin="0"/><net_sink comp="655" pin=33"/></net>

<net id="821"><net_src comp="126" pin="0"/><net_sink comp="655" pin=34"/></net>

<net id="822"><net_src comp="128" pin="0"/><net_sink comp="655" pin=35"/></net>

<net id="823"><net_src comp="130" pin="0"/><net_sink comp="655" pin=36"/></net>

<net id="824"><net_src comp="132" pin="0"/><net_sink comp="655" pin=37"/></net>

<net id="825"><net_src comp="134" pin="0"/><net_sink comp="655" pin=38"/></net>

<net id="826"><net_src comp="136" pin="0"/><net_sink comp="655" pin=39"/></net>

<net id="827"><net_src comp="138" pin="0"/><net_sink comp="655" pin=40"/></net>

<net id="828"><net_src comp="140" pin="0"/><net_sink comp="655" pin=41"/></net>

<net id="829"><net_src comp="142" pin="0"/><net_sink comp="655" pin=42"/></net>

<net id="830"><net_src comp="144" pin="0"/><net_sink comp="655" pin=43"/></net>

<net id="831"><net_src comp="146" pin="0"/><net_sink comp="655" pin=44"/></net>

<net id="832"><net_src comp="148" pin="0"/><net_sink comp="655" pin=45"/></net>

<net id="833"><net_src comp="150" pin="0"/><net_sink comp="655" pin=46"/></net>

<net id="834"><net_src comp="152" pin="0"/><net_sink comp="655" pin=47"/></net>

<net id="835"><net_src comp="154" pin="0"/><net_sink comp="655" pin=48"/></net>

<net id="836"><net_src comp="156" pin="0"/><net_sink comp="655" pin=49"/></net>

<net id="837"><net_src comp="158" pin="0"/><net_sink comp="655" pin=50"/></net>

<net id="838"><net_src comp="160" pin="0"/><net_sink comp="655" pin=51"/></net>

<net id="839"><net_src comp="162" pin="0"/><net_sink comp="655" pin=52"/></net>

<net id="840"><net_src comp="164" pin="0"/><net_sink comp="655" pin=53"/></net>

<net id="841"><net_src comp="166" pin="0"/><net_sink comp="655" pin=54"/></net>

<net id="842"><net_src comp="168" pin="0"/><net_sink comp="655" pin=55"/></net>

<net id="843"><net_src comp="170" pin="0"/><net_sink comp="655" pin=56"/></net>

<net id="844"><net_src comp="172" pin="0"/><net_sink comp="655" pin=57"/></net>

<net id="845"><net_src comp="174" pin="0"/><net_sink comp="655" pin=58"/></net>

<net id="846"><net_src comp="176" pin="0"/><net_sink comp="655" pin=59"/></net>

<net id="847"><net_src comp="178" pin="0"/><net_sink comp="655" pin=60"/></net>

<net id="848"><net_src comp="180" pin="0"/><net_sink comp="655" pin=61"/></net>

<net id="849"><net_src comp="182" pin="0"/><net_sink comp="655" pin=62"/></net>

<net id="850"><net_src comp="184" pin="0"/><net_sink comp="655" pin=63"/></net>

<net id="851"><net_src comp="186" pin="0"/><net_sink comp="655" pin=64"/></net>

<net id="852"><net_src comp="188" pin="0"/><net_sink comp="655" pin=65"/></net>

<net id="853"><net_src comp="190" pin="0"/><net_sink comp="655" pin=66"/></net>

<net id="854"><net_src comp="192" pin="0"/><net_sink comp="655" pin=67"/></net>

<net id="855"><net_src comp="194" pin="0"/><net_sink comp="655" pin=68"/></net>

<net id="856"><net_src comp="196" pin="0"/><net_sink comp="655" pin=69"/></net>

<net id="857"><net_src comp="198" pin="0"/><net_sink comp="655" pin=70"/></net>

<net id="858"><net_src comp="200" pin="0"/><net_sink comp="655" pin=71"/></net>

<net id="859"><net_src comp="202" pin="0"/><net_sink comp="655" pin=72"/></net>

<net id="860"><net_src comp="204" pin="0"/><net_sink comp="655" pin=73"/></net>

<net id="861"><net_src comp="206" pin="0"/><net_sink comp="655" pin=74"/></net>

<net id="862"><net_src comp="208" pin="0"/><net_sink comp="655" pin=75"/></net>

<net id="863"><net_src comp="210" pin="0"/><net_sink comp="655" pin=76"/></net>

<net id="864"><net_src comp="212" pin="0"/><net_sink comp="655" pin=77"/></net>

<net id="865"><net_src comp="214" pin="0"/><net_sink comp="655" pin=78"/></net>

<net id="866"><net_src comp="216" pin="0"/><net_sink comp="655" pin=79"/></net>

<net id="867"><net_src comp="218" pin="0"/><net_sink comp="655" pin=80"/></net>

<net id="868"><net_src comp="220" pin="0"/><net_sink comp="655" pin=81"/></net>

<net id="869"><net_src comp="222" pin="0"/><net_sink comp="655" pin=82"/></net>

<net id="870"><net_src comp="224" pin="0"/><net_sink comp="655" pin=83"/></net>

<net id="871"><net_src comp="226" pin="0"/><net_sink comp="655" pin=84"/></net>

<net id="872"><net_src comp="228" pin="0"/><net_sink comp="655" pin=85"/></net>

<net id="873"><net_src comp="230" pin="0"/><net_sink comp="655" pin=86"/></net>

<net id="874"><net_src comp="232" pin="0"/><net_sink comp="655" pin=87"/></net>

<net id="875"><net_src comp="234" pin="0"/><net_sink comp="655" pin=88"/></net>

<net id="876"><net_src comp="236" pin="0"/><net_sink comp="655" pin=89"/></net>

<net id="877"><net_src comp="238" pin="0"/><net_sink comp="655" pin=90"/></net>

<net id="878"><net_src comp="240" pin="0"/><net_sink comp="655" pin=91"/></net>

<net id="879"><net_src comp="242" pin="0"/><net_sink comp="655" pin=92"/></net>

<net id="880"><net_src comp="244" pin="0"/><net_sink comp="655" pin=93"/></net>

<net id="881"><net_src comp="246" pin="0"/><net_sink comp="655" pin=94"/></net>

<net id="882"><net_src comp="248" pin="0"/><net_sink comp="655" pin=95"/></net>

<net id="883"><net_src comp="250" pin="0"/><net_sink comp="655" pin=96"/></net>

<net id="884"><net_src comp="252" pin="0"/><net_sink comp="655" pin=97"/></net>

<net id="885"><net_src comp="254" pin="0"/><net_sink comp="655" pin=98"/></net>

<net id="886"><net_src comp="256" pin="0"/><net_sink comp="655" pin=99"/></net>

<net id="887"><net_src comp="258" pin="0"/><net_sink comp="655" pin=100"/></net>

<net id="888"><net_src comp="260" pin="0"/><net_sink comp="655" pin=101"/></net>

<net id="889"><net_src comp="262" pin="0"/><net_sink comp="655" pin=102"/></net>

<net id="890"><net_src comp="264" pin="0"/><net_sink comp="655" pin=103"/></net>

<net id="891"><net_src comp="266" pin="0"/><net_sink comp="655" pin=104"/></net>

<net id="892"><net_src comp="268" pin="0"/><net_sink comp="655" pin=105"/></net>

<net id="893"><net_src comp="270" pin="0"/><net_sink comp="655" pin=106"/></net>

<net id="894"><net_src comp="272" pin="0"/><net_sink comp="655" pin=107"/></net>

<net id="895"><net_src comp="274" pin="0"/><net_sink comp="655" pin=108"/></net>

<net id="896"><net_src comp="276" pin="0"/><net_sink comp="655" pin=109"/></net>

<net id="897"><net_src comp="278" pin="0"/><net_sink comp="655" pin=110"/></net>

<net id="898"><net_src comp="280" pin="0"/><net_sink comp="655" pin=111"/></net>

<net id="899"><net_src comp="282" pin="0"/><net_sink comp="655" pin=112"/></net>

<net id="900"><net_src comp="284" pin="0"/><net_sink comp="655" pin=113"/></net>

<net id="901"><net_src comp="286" pin="0"/><net_sink comp="655" pin=114"/></net>

<net id="902"><net_src comp="288" pin="0"/><net_sink comp="655" pin=115"/></net>

<net id="903"><net_src comp="290" pin="0"/><net_sink comp="655" pin=116"/></net>

<net id="904"><net_src comp="292" pin="0"/><net_sink comp="655" pin=117"/></net>

<net id="905"><net_src comp="294" pin="0"/><net_sink comp="655" pin=118"/></net>

<net id="906"><net_src comp="296" pin="0"/><net_sink comp="655" pin=119"/></net>

<net id="907"><net_src comp="298" pin="0"/><net_sink comp="655" pin=120"/></net>

<net id="908"><net_src comp="300" pin="0"/><net_sink comp="655" pin=121"/></net>

<net id="909"><net_src comp="302" pin="0"/><net_sink comp="655" pin=122"/></net>

<net id="910"><net_src comp="304" pin="0"/><net_sink comp="655" pin=123"/></net>

<net id="911"><net_src comp="306" pin="0"/><net_sink comp="655" pin=124"/></net>

<net id="912"><net_src comp="308" pin="0"/><net_sink comp="655" pin=125"/></net>

<net id="913"><net_src comp="310" pin="0"/><net_sink comp="655" pin=126"/></net>

<net id="914"><net_src comp="312" pin="0"/><net_sink comp="655" pin=127"/></net>

<net id="915"><net_src comp="314" pin="0"/><net_sink comp="655" pin=128"/></net>

<net id="916"><net_src comp="650" pin="2"/><net_sink comp="655" pin=129"/></net>

<net id="920"><net_src comp="655" pin="130"/><net_sink comp="917" pin=0"/></net>

<net id="924"><net_src comp="502" pin="4"/><net_sink comp="921" pin=0"/></net>

<net id="929"><net_src comp="917" pin="1"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="917" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="917" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="917" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="949"><net_src comp="917" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="954"><net_src comp="917" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="917" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="964"><net_src comp="917" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="969"><net_src comp="917" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="974"><net_src comp="917" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="979"><net_src comp="917" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="984"><net_src comp="917" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="989"><net_src comp="917" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="917" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="917" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="917" pin="1"/><net_sink comp="1000" pin=0"/></net>

<net id="1010"><net_src comp="346" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1011"><net_src comp="524" pin="4"/><net_sink comp="1005" pin=1"/></net>

<net id="1012"><net_src comp="6" pin="0"/><net_sink comp="1005" pin=2"/></net>

<net id="1016"><net_src comp="1005" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="348" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1023"><net_src comp="524" pin="4"/><net_sink comp="1017" pin=1"/></net>

<net id="1024"><net_src comp="350" pin="0"/><net_sink comp="1017" pin=2"/></net>

<net id="1028"><net_src comp="1017" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1033"><net_src comp="1013" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="1025" pin="1"/><net_sink comp="1029" pin=1"/></net>

<net id="1038"><net_src comp="546" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1043"><net_src comp="1029" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1044"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1049"><net_src comp="513" pin="4"/><net_sink comp="1045" pin=0"/></net>

<net id="1050"><net_src comp="352" pin="0"/><net_sink comp="1045" pin=1"/></net>

<net id="1055"><net_src comp="513" pin="4"/><net_sink comp="1051" pin=0"/></net>

<net id="1056"><net_src comp="354" pin="0"/><net_sink comp="1051" pin=1"/></net>

<net id="1061"><net_src comp="18" pin="0"/><net_sink comp="1057" pin=0"/></net>

<net id="1062"><net_src comp="524" pin="4"/><net_sink comp="1057" pin=1"/></net>

<net id="1067"><net_src comp="535" pin="4"/><net_sink comp="1063" pin=0"/></net>

<net id="1068"><net_src comp="356" pin="0"/><net_sink comp="1063" pin=1"/></net>

<net id="1074"><net_src comp="1063" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1075"><net_src comp="6" pin="0"/><net_sink comp="1069" pin=1"/></net>

<net id="1076"><net_src comp="546" pin="4"/><net_sink comp="1069" pin=2"/></net>

<net id="1082"><net_src comp="346" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="1057" pin="2"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="6" pin="0"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="1077" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1094"><net_src comp="348" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1095"><net_src comp="1057" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1096"><net_src comp="350" pin="0"/><net_sink comp="1089" pin=2"/></net>

<net id="1100"><net_src comp="1089" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1105"><net_src comp="1085" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1106"><net_src comp="1097" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1112"><net_src comp="1063" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="1101" pin="2"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="1029" pin="2"/><net_sink comp="1107" pin=2"/></net>

<net id="1120"><net_src comp="1063" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1101" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="1039" pin="2"/><net_sink comp="1115" pin=2"/></net>

<net id="1127"><net_src comp="1063" pin="2"/><net_sink comp="1123" pin=0"/></net>

<net id="1128"><net_src comp="358" pin="0"/><net_sink comp="1123" pin=1"/></net>

<net id="1133"><net_src comp="567" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1134"><net_src comp="42" pin="0"/><net_sink comp="1129" pin=1"/></net>

<net id="1139"><net_src comp="1129" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="1123" pin="2"/><net_sink comp="1135" pin=1"/></net>

<net id="1146"><net_src comp="1063" pin="2"/><net_sink comp="1141" pin=0"/></net>

<net id="1147"><net_src comp="1057" pin="2"/><net_sink comp="1141" pin=1"/></net>

<net id="1148"><net_src comp="524" pin="4"/><net_sink comp="1141" pin=2"/></net>

<net id="1153"><net_src comp="18" pin="0"/><net_sink comp="1149" pin=0"/></net>

<net id="1154"><net_src comp="1069" pin="3"/><net_sink comp="1149" pin=1"/></net>

<net id="1159"><net_src comp="1135" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1063" pin="2"/><net_sink comp="1155" pin=1"/></net>

<net id="1166"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="40" pin="0"/><net_sink comp="1161" pin=1"/></net>

<net id="1168"><net_src comp="567" pin="4"/><net_sink comp="1161" pin=2"/></net>

<net id="1172"><net_src comp="1149" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1178"><net_src comp="1135" pin="2"/><net_sink comp="1173" pin=0"/></net>

<net id="1179"><net_src comp="1149" pin="2"/><net_sink comp="1173" pin=1"/></net>

<net id="1180"><net_src comp="1069" pin="3"/><net_sink comp="1173" pin=2"/></net>

<net id="1185"><net_src comp="1169" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1107" pin="3"/><net_sink comp="1181" pin=1"/></net>

<net id="1192"><net_src comp="1135" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1193"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=1"/></net>

<net id="1194"><net_src comp="1115" pin="3"/><net_sink comp="1187" pin=2"/></net>

<net id="1198"><net_src comp="1161" pin="3"/><net_sink comp="1195" pin=0"/></net>

<net id="1203"><net_src comp="46" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1161" pin="3"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="535" pin="4"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="360" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1216"><net_src comp="1063" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1217"><net_src comp="360" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1218"><net_src comp="1205" pin="2"/><net_sink comp="1211" pin=2"/></net>

<net id="1234"><net_src comp="1228" pin="1"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1240"><net_src comp="42" pin="0"/><net_sink comp="1236" pin=1"/></net>

<net id="1245"><net_src comp="1219" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1314"><net_src comp="366" pin="0"/><net_sink comp="1294" pin=0"/></net>

<net id="1315"><net_src comp="1246" pin="1"/><net_sink comp="1294" pin=1"/></net>

<net id="1316"><net_src comp="1249" pin="1"/><net_sink comp="1294" pin=2"/></net>

<net id="1317"><net_src comp="1252" pin="1"/><net_sink comp="1294" pin=3"/></net>

<net id="1318"><net_src comp="1255" pin="1"/><net_sink comp="1294" pin=4"/></net>

<net id="1319"><net_src comp="1258" pin="1"/><net_sink comp="1294" pin=5"/></net>

<net id="1320"><net_src comp="1261" pin="1"/><net_sink comp="1294" pin=6"/></net>

<net id="1321"><net_src comp="1264" pin="1"/><net_sink comp="1294" pin=7"/></net>

<net id="1322"><net_src comp="1267" pin="1"/><net_sink comp="1294" pin=8"/></net>

<net id="1323"><net_src comp="1270" pin="1"/><net_sink comp="1294" pin=9"/></net>

<net id="1324"><net_src comp="1273" pin="1"/><net_sink comp="1294" pin=10"/></net>

<net id="1325"><net_src comp="1276" pin="1"/><net_sink comp="1294" pin=11"/></net>

<net id="1326"><net_src comp="1279" pin="1"/><net_sink comp="1294" pin=12"/></net>

<net id="1327"><net_src comp="1282" pin="1"/><net_sink comp="1294" pin=13"/></net>

<net id="1328"><net_src comp="1285" pin="1"/><net_sink comp="1294" pin=14"/></net>

<net id="1329"><net_src comp="1288" pin="1"/><net_sink comp="1294" pin=15"/></net>

<net id="1330"><net_src comp="1291" pin="1"/><net_sink comp="1294" pin=16"/></net>

<net id="1338"><net_src comp="1331" pin="1"/><net_sink comp="1334" pin=0"/></net>

<net id="1344"><net_src comp="553" pin="1"/><net_sink comp="1339" pin=2"/></net>

<net id="1350"><net_src comp="1339" pin="3"/><net_sink comp="1345" pin=2"/></net>

<net id="1357"><net_src comp="372" pin="0"/><net_sink comp="1351" pin=0"/></net>

<net id="1358"><net_src comp="374" pin="0"/><net_sink comp="1351" pin=2"/></net>

<net id="1359"><net_src comp="376" pin="0"/><net_sink comp="1351" pin=3"/></net>

<net id="1363"><net_src comp="1351" pin="4"/><net_sink comp="1360" pin=0"/></net>

<net id="1368"><net_src comp="1345" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1369"><net_src comp="1360" pin="1"/><net_sink comp="1364" pin=1"/></net>

<net id="1375"><net_src comp="378" pin="0"/><net_sink comp="1370" pin=0"/></net>

<net id="1376"><net_src comp="1364" pin="2"/><net_sink comp="1370" pin=1"/></net>

<net id="1377"><net_src comp="380" pin="0"/><net_sink comp="1370" pin=2"/></net>

<net id="1381"><net_src comp="1364" pin="2"/><net_sink comp="1378" pin=0"/></net>

<net id="1386"><net_src comp="1370" pin="3"/><net_sink comp="1382" pin=0"/></net>

<net id="1387"><net_src comp="358" pin="0"/><net_sink comp="1382" pin=1"/></net>

<net id="1393"><net_src comp="1382" pin="2"/><net_sink comp="1388" pin=0"/></net>

<net id="1394"><net_src comp="382" pin="0"/><net_sink comp="1388" pin=1"/></net>

<net id="1395"><net_src comp="384" pin="0"/><net_sink comp="1388" pin=2"/></net>

<net id="1400"><net_src comp="1388" pin="3"/><net_sink comp="1396" pin=0"/></net>

<net id="1401"><net_src comp="1378" pin="1"/><net_sink comp="1396" pin=1"/></net>

<net id="1402"><net_src comp="1396" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="1410"><net_src comp="1403" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1414"><net_src comp="1406" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1418"><net_src comp="1411" pin="1"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="1425"><net_src comp="362" pin="0"/><net_sink comp="1420" pin=0"/></net>

<net id="1426"><net_src comp="1225" pin="1"/><net_sink comp="1420" pin=1"/></net>

<net id="1427"><net_src comp="1222" pin="1"/><net_sink comp="1420" pin=2"/></net>

<net id="1428"><net_src comp="1420" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1432"><net_src comp="386" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1434"><net_src comp="1429" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1438"><net_src comp="390" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1440"><net_src comp="1435" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1444"><net_src comp="394" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1445"><net_src comp="1441" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1446"><net_src comp="1441" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1450"><net_src comp="398" pin="1"/><net_sink comp="1447" pin=0"/></net>

<net id="1451"><net_src comp="1447" pin="1"/><net_sink comp="980" pin=1"/></net>

<net id="1452"><net_src comp="1447" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1456"><net_src comp="402" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1457"><net_src comp="1453" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1458"><net_src comp="1453" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1462"><net_src comp="406" pin="1"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="1464"><net_src comp="1459" pin="1"/><net_sink comp="1261" pin=0"/></net>

<net id="1468"><net_src comp="410" pin="1"/><net_sink comp="1465" pin=0"/></net>

<net id="1469"><net_src comp="1465" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="1470"><net_src comp="1465" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1474"><net_src comp="414" pin="1"/><net_sink comp="1471" pin=0"/></net>

<net id="1475"><net_src comp="1471" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="1476"><net_src comp="1471" pin="1"/><net_sink comp="1267" pin=0"/></net>

<net id="1480"><net_src comp="418" pin="1"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1486"><net_src comp="422" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1488"><net_src comp="1483" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1492"><net_src comp="426" pin="1"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="1494"><net_src comp="1489" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1498"><net_src comp="430" pin="1"/><net_sink comp="1495" pin=0"/></net>

<net id="1499"><net_src comp="1495" pin="1"/><net_sink comp="940" pin=1"/></net>

<net id="1500"><net_src comp="1495" pin="1"/><net_sink comp="1279" pin=0"/></net>

<net id="1504"><net_src comp="434" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1505"><net_src comp="1501" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="1506"><net_src comp="1501" pin="1"/><net_sink comp="1282" pin=0"/></net>

<net id="1510"><net_src comp="438" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="1512"><net_src comp="1507" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1516"><net_src comp="442" pin="1"/><net_sink comp="1513" pin=0"/></net>

<net id="1517"><net_src comp="1513" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1518"><net_src comp="1513" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1522"><net_src comp="446" pin="1"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1524"><net_src comp="1519" pin="1"/><net_sink comp="1291" pin=0"/></net>

<net id="1528"><net_src comp="574" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1533"><net_src comp="578" pin="2"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="1538"><net_src comp="584" pin="2"/><net_sink comp="1535" pin=0"/></net>

<net id="1542"><net_src comp="590" pin="2"/><net_sink comp="1539" pin=0"/></net>

<net id="1543"><net_src comp="1539" pin="1"/><net_sink comp="480" pin=2"/></net>

<net id="1547"><net_src comp="622" pin="1"/><net_sink comp="1544" pin=0"/></net>

<net id="1548"><net_src comp="1544" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="1549"><net_src comp="1544" pin="1"/><net_sink comp="1339" pin=1"/></net>

<net id="1550"><net_src comp="1544" pin="1"/><net_sink comp="1345" pin=1"/></net>

<net id="1554"><net_src comp="626" pin="3"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1562"><net_src comp="640" pin="2"/><net_sink comp="1559" pin=0"/></net>

<net id="1563"><net_src comp="1559" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1570"><net_src comp="1045" pin="2"/><net_sink comp="1567" pin=0"/></net>

<net id="1574"><net_src comp="1051" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="1579"><net_src comp="1063" pin="2"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="1339" pin=0"/></net>

<net id="1584"><net_src comp="1107" pin="3"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="1241" pin=1"/></net>

<net id="1589"><net_src comp="1135" pin="2"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="1345" pin=0"/></net>

<net id="1594"><net_src comp="1141" pin="3"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="1599"><net_src comp="1161" pin="3"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1604"><net_src comp="1173" pin="3"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1606"><net_src comp="1601" pin="1"/><net_sink comp="1219" pin=0"/></net>

<net id="1610"><net_src comp="1187" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1615"><net_src comp="1195" pin="1"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="1294" pin=17"/></net>

<net id="1620"><net_src comp="1199" pin="2"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1236" pin=0"/></net>

<net id="1626"><net_src comp="1211" pin="3"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1631"><net_src comp="450" pin="3"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1636"><net_src comp="1236" pin="2"/><net_sink comp="1633" pin=0"/></net>

<net id="1640"><net_src comp="1241" pin="2"/><net_sink comp="1637" pin=0"/></net>

<net id="1641"><net_src comp="1637" pin="1"/><net_sink comp="1403" pin=0"/></net>

<net id="1645"><net_src comp="457" pin="3"/><net_sink comp="1642" pin=0"/></net>

<net id="1646"><net_src comp="1642" pin="1"/><net_sink comp="1331" pin=0"/></net>

<net id="1650"><net_src comp="1294" pin="18"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1334" pin=1"/></net>

<net id="1655"><net_src comp="1334" pin="2"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="1351" pin=1"/></net>

<net id="1660"><net_src comp="1364" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="556" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: pointwise_conv2d_fix.1 : input_r | {6 7 }
  - Chain level:
	State 1
	State 2
		zext_ln24 : 1
		add_ln24 : 1
		icmp_ln24 : 1
		out_d : 1
		br_ln24 : 2
		trunc_ln25 : 1
		tmp_4 : 2
		sext_ln34 : 3
		shl_ln : 2
	State 3
		icmp_ln26 : 1
		i : 1
		br_ln26 : 2
		zext_ln28 : 1
		add_ln28 : 2
		tmp_5 : 3
		kernel_buffer_0 : 4
		trunc_ln28 : 1
		switch_ln28 : 2
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		store_ln28 : 5
		empty_28 : 1
	State 4
	State 5
		shl_ln3 : 1
		zext_ln37_7 : 2
		shl_ln37_2 : 1
		zext_ln37_8 : 2
		sub_ln37 : 3
		zext_ln35 : 1
		add_ln37 : 4
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		out_h : 1
		icmp_ln33 : 1
		select_ln32 : 2
		shl_ln37_mid1 : 2
		zext_ln37 : 3
		shl_ln37_2_mid1 : 2
		zext_ln37_15 : 3
		sub_ln37_4 : 4
		select_ln32_10 : 5
		select_ln32_11 : 5
		xor_ln32 : 2
		icmp_ln35 : 1
		and_ln32 : 2
		select_ln31 : 2
		out_w : 3
		or_ln35 : 2
		select_ln35_10 : 2
		zext_ln35_4 : 4
		select_ln35_11 : 2
		add_ln37_8 : 6
		select_ln35_12 : 7
		trunc_ln37 : 3
		in_d : 3
		add_ln33 : 1
		select_ln33 : 2
	State 6
		mul_ln37_1 : 1
		add_ln37_1 : 2
		sext_ln37_3 : 3
		zext_ln37_4 : 4
		input_addr : 5
		input_load : 6
		br_ln35 : 1
		add_ln43 : 1
	State 7
		tmp : 1
	State 8
		mul_ln37 : 1
	State 9
		select_ln35 : 1
		sext_ln37_4 : 1
		buffer : 2
		empty_30 : 1
		tmp_6 : 3
		trunc_ln42 : 3
		xor_ln42 : 4
		select_ln42 : 4
		and_ln43 : 5
		add_ln43_1 : 1
		sext_ln43_2 : 2
		zext_ln43 : 3
		output_addr : 4
		store_ln43 : 5
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln24_fu_578     |    0    |    0    |    13   |
|          |       out_d_fu_590      |    0    |    0    |    13   |
|          |         i_fu_640        |    0    |    0    |    15   |
|          |     add_ln28_fu_650     |    0    |    0    |    15   |
|          |     add_ln37_fu_1039    |    0    |    0    |    15   |
|          |     add_ln31_fu_1051    |    0    |    0    |    12   |
|    add   |      out_h_fu_1057      |    0    |    0    |    13   |
|          |      out_w_fu_1149      |    0    |    0    |    13   |
|          |    add_ln37_8_fu_1181   |    0    |    0    |    15   |
|          |       in_d_fu_1199      |    0    |    0    |    15   |
|          |     add_ln33_fu_1205    |    0    |    0    |    15   |
|          |     add_ln43_fu_1241    |    0    |    0    |    15   |
|          |      buffer_fu_1364     |    0    |    0    |    31   |
|          |    add_ln43_1_fu_1406   |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_4_fu_600      |    0    |    0    |    65   |
|    mux   |       tmp_5_fu_655      |    0    |    0    |    65   |
|          |       tmp_fu_1294       |    0    |    0    |    65   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln32_fu_1069   |    0    |    0    |    4    |
|          |  select_ln32_10_fu_1107 |    0    |    0    |    9    |
|          |  select_ln32_11_fu_1115 |    0    |    0    |    9    |
|          |   select_ln31_fu_1141   |    0    |    0    |    4    |
|          |  select_ln35_10_fu_1161 |    0    |    0    |    5    |
|  select  |  select_ln35_11_fu_1173 |    0    |    0    |    4    |
|          |  select_ln35_12_fu_1187 |    0    |    0    |    9    |
|          |   select_ln33_fu_1211   |    0    |    0    |    9    |
|          |  select_ln32_9_fu_1339  |    0    |    0    |    24   |
|          |   select_ln35_fu_1345   |    0    |    0    |    24   |
|          |   select_ln42_fu_1388   |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln24_fu_584    |    0    |    0    |    9    |
|          |     icmp_ln26_fu_634    |    0    |    0    |    11   |
|   icmp   |    icmp_ln31_fu_1045    |    0    |    0    |    13   |
|          |    icmp_ln33_fu_1063    |    0    |    0    |    13   |
|          |    icmp_ln35_fu_1129    |    0    |    0    |    11   |
|          |   icmp_ln35_4_fu_1236   |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln37_fu_1029    |    0    |    0    |    15   |
|          |    sub_ln37_4_fu_1101   |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|
|    mul   |     mul_ln37_fu_1334    |    2    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|    and   |     and_ln32_fu_1135    |    0    |    0    |    2    |
|          |     and_ln43_fu_1396    |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln32_fu_1123    |    0    |    0    |    2    |
|          |     xor_ln42_fu_1382    |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln35_fu_1155     |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |       grp_fu_1420       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln24_fu_574    |    0    |    0    |    0    |
|          |     zext_ln28_fu_646    |    0    |    0    |    0    |
|          |   zext_ln37_7_fu_1013   |    0    |    0    |    0    |
|          |   zext_ln37_8_fu_1025   |    0    |    0    |    0    |
|          |    zext_ln35_fu_1035    |    0    |    0    |    0    |
|   zext   |    zext_ln37_fu_1085    |    0    |    0    |    0    |
|          |   zext_ln37_15_fu_1097  |    0    |    0    |    0    |
|          |   zext_ln35_4_fu_1169   |    0    |    0    |    0    |
|          |   zext_ln35_5_fu_1219   |    0    |    0    |    0    |
|          |   zext_ln37_9_fu_1225   |    0    |    0    |    0    |
|          |   zext_ln37_4_fu_1231   |    0    |    0    |    0    |
|          |    zext_ln43_fu_1415    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln25_fu_596    |    0    |    0    |    0    |
|   trunc  |    trunc_ln28_fu_921    |    0    |    0    |    0    |
|          |    trunc_ln37_fu_1195   |    0    |    0    |    0    |
|          |    trunc_ln42_fu_1378   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     sext_ln34_fu_622    |    0    |    0    |    0    |
|          |  kernel_buffer_0_fu_917 |    0    |    0    |    0    |
|          |    sext_ln35_fu_1222    |    0    |    0    |    0    |
|   sext   |   sext_ln37_3_fu_1228   |    0    |    0    |    0    |
|          |   sext_ln37_1_fu_1331   |    0    |    0    |    0    |
|          |   sext_ln37_4_fu_1360   |    0    |    0    |    0    |
|          |    sext_ln43_fu_1403    |    0    |    0    |    0    |
|          |   sext_ln43_2_fu_1411   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_626      |    0    |    0    |    0    |
|          |     shl_ln3_fu_1005     |    0    |    0    |    0    |
|bitconcatenate|    shl_ln37_2_fu_1017   |    0    |    0    |    0    |
|          |  shl_ln37_mid1_fu_1077  |    0    |    0    |    0    |
|          | shl_ln37_2_mid1_fu_1089 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|   trunc_ln37_1_fu_1351  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_6_fu_1370      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    0    |   667   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln24_reg_1530      |   11   |
|      add_ln31_reg_1571      |   12   |
|      add_ln43_reg_1637      |    9   |
|      and_ln32_reg_1586      |    1   |
|       buffer_0_reg_553      |   24   |
|       buffer_reg_1657       |   24   |
|         i_0_reg_498         |    5   |
|          i_reg_1559         |    5   |
|      icmp_ln24_reg_1535     |    1   |
|      icmp_ln31_reg_1567     |    1   |
|      icmp_ln33_reg_1576     |    1   |
|     icmp_ln35_4_reg_1633    |    1   |
|        in_d_0_reg_563       |    5   |
|        in_d_reg_1617        |    5   |
|   indvar_flatten18_reg_509  |   12   |
|    indvar_flatten_reg_531   |    9   |
|     input_addr_reg_1628     |   14   |
|     input_load_reg_1642     |   16   |
|kernel_buffer_15_016_reg_1519|   32   |
| kernel_buffer_15_45_reg_1435|   32   |
| kernel_buffer_15_46_reg_1441|   32   |
| kernel_buffer_15_47_reg_1447|   32   |
| kernel_buffer_15_48_reg_1453|   32   |
| kernel_buffer_15_49_reg_1459|   32   |
| kernel_buffer_15_50_reg_1465|   32   |
| kernel_buffer_15_51_reg_1471|   32   |
| kernel_buffer_15_52_reg_1477|   32   |
| kernel_buffer_15_53_reg_1483|   32   |
| kernel_buffer_15_54_reg_1489|   32   |
| kernel_buffer_15_55_reg_1495|   32   |
| kernel_buffer_15_56_reg_1501|   32   |
| kernel_buffer_15_57_reg_1507|   32   |
| kernel_buffer_15_58_reg_1513|   32   |
|  kernel_buffer_15_reg_1429  |   32   |
|      mul_ln37_reg_1652      |   32   |
|       out_d_0_reg_476       |    4   |
|        out_d_reg_1539       |    4   |
|       out_h_0_reg_520       |    4   |
|       out_w_0_reg_542       |    4   |
|       phi_mul_reg_487       |   11   |
|     select_ln31_reg_1591    |    4   |
|   select_ln32_10_reg_1581   |    9   |
|     select_ln33_reg_1623    |    9   |
|   select_ln35_10_reg_1596   |    5   |
|   select_ln35_11_reg_1601   |    4   |
|   select_ln35_12_reg_1607   |    9   |
|      sext_ln34_reg_1544     |   24   |
|       shl_ln_reg_1551       |    7   |
|         tmp_reg_1647        |   32   |
|     trunc_ln37_reg_1612     |    4   |
|      zext_ln24_reg_1525     |   12   |
+-----------------------------+--------+
|            Total            |   846  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_457 |  p0  |   2  |  14  |   28   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  1.769  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   667  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   846  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   846  |   676  |
+-----------+--------+--------+--------+--------+
