set -tmpdir /home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/synthesis/xst_temp_dir/
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc7z010clg400-2
-top system_leds_4bits_wrapper
-ifmt MIXED
-ifn system_leds_4bits_wrapper_xst.prj
-ofn ../implementation/system_leds_4bits_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"/home/arlininger/FPGA/ZYBO/zybo_modified_system/source/ise/hw/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
