Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 24 23:25:26 2020
| Host         : DESKTOP-UB73T73 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.962        0.000                      0                    8        0.134        0.000                      0                    8       49.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.962        0.000                      0                    8        0.134        0.000                      0                    8       49.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.962ns  (required time - arrival time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 1.178ns (24.135%)  route 3.703ns (75.865%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 106.667 - 100.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.653     7.674    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_10
    SLICE_X1Y57          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     8.130 f  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/Q
                         net (fo=41, routed)          1.787     9.917    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_0[0]
    SLICE_X2Y58          LUT5 (Prop_lut5_I2_O)        0.146    10.063 r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_6__1/O
                         net (fo=2, routed)           0.675    10.738    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_2
    SLICE_X3Y58          LUT6 (Prop_lut6_I0_O)        0.328    11.066 r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_6/O
                         net (fo=1, routed)           0.808    11.874    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_6_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124    11.998 r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_3__2/O
                         net (fo=1, routed)           0.433    12.431    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_3__2_n_0
    SLICE_X3Y59          LUT5 (Prop_lut5_I0_O)        0.124    12.555 r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_1__2/O
                         net (fo=1, routed)           0.000    12.555    AluResOutReg/DFF_GEN_LOOP[0].DFF/p_0_out[0]
    SLICE_X3Y59          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.503   106.667    AluResOutReg/DFF_GEN_LOOP[0].DFF/w
    SLICE_X3Y59          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                         clock pessimism              0.857   107.523    
                         clock uncertainty           -0.035   107.488    
    SLICE_X3Y59          FDRE (Setup_fdre_C_D)        0.029   107.517    AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.517    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                 94.962    

Slack (MET) :             95.057ns  (required time - arrival time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.779ns (37.349%)  route 2.984ns (62.651%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.659ns = ( 106.659 - 100.000 ) 
    Source Clock Delay      (SCD):    7.689ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.668     7.689    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_3
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.478     8.167 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/Q
                         net (fo=24, routed)          1.101     9.268    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]_i_9_0[0]
    SLICE_X1Y57          LUT4 (Prop_lut4_I2_O)        0.295     9.563 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/r0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     9.563    Alu/S[1]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.143 r  Alu/r0__0_carry/O[2]
                         net (fo=1, routed)           0.641    10.784    AluTOSInReg/DFF_GEN_LOOP[1].DFF/O[2]
    SLICE_X1Y58          LUT6 (Prop_lut6_I1_O)        0.302    11.086 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_5/O
                         net (fo=1, routed)           1.242    12.328    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_5_n_0
    SLICE_X1Y58          LUT6 (Prop_lut6_I5_O)        0.124    12.452 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_1__0/O
                         net (fo=1, routed)           0.000    12.452    AluResOutReg/DFF_GEN_LOOP[2].DFF/p_0_out[0]
    SLICE_X1Y58          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.495   106.659    AluResOutReg/DFF_GEN_LOOP[2].DFF/w
    SLICE_X1Y58          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
                         clock pessimism              0.857   107.516    
                         clock uncertainty           -0.035   107.480    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)        0.029   107.509    AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.509    
                         arrival time                         -12.452    
  -------------------------------------------------------------------
                         slack                                 95.057    

Slack (MET) :             95.243ns  (required time - arrival time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 0.952ns (20.153%)  route 3.772ns (79.847%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.743ns = ( 106.743 - 100.000 ) 
    Source Clock Delay      (SCD):    7.674ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.653     7.674    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_10
    SLICE_X1Y57          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     8.130 f  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/Q
                         net (fo=41, routed)          1.787     9.917    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_0[0]
    SLICE_X2Y58          LUT5 (Prop_lut5_I2_O)        0.124    10.041 r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_12/O
                         net (fo=1, routed)           0.689    10.730    AluTOSInReg/DFF_GEN_LOOP[2].DFF/res[0]_i_2_1
    SLICE_X2Y58          LUT6 (Prop_lut6_I5_O)        0.124    10.854 r  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res[0]_i_5__2/O
                         net (fo=1, routed)           0.282    11.136    AluTOSInReg/DFF_GEN_LOOP[2].DFF/res[0]_i_5__2_n_0
    SLICE_X2Y58          LUT6 (Prop_lut6_I0_O)        0.124    11.260 r  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res[0]_i_2/O
                         net (fo=1, routed)           1.014    12.274    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]_7
    SLICE_X2Y56          LUT5 (Prop_lut5_I0_O)        0.124    12.398 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_1__1/O
                         net (fo=1, routed)           0.000    12.398    AluResOutReg/DFF_GEN_LOOP[3].DFF/p_0_out[0]
    SLICE_X2Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.579   106.743    AluResOutReg/DFF_GEN_LOOP[3].DFF/w
    SLICE_X2Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                         clock pessimism              0.857   107.600    
                         clock uncertainty           -0.035   107.564    
    SLICE_X2Y56          FDRE (Setup_fdre_C_D)        0.077   107.641    AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.641    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                 95.243    

Slack (MET) :             95.829ns  (required time - arrival time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.493ns (35.824%)  route 2.675ns (64.176%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.743ns = ( 106.743 - 100.000 ) 
    Source Clock Delay      (SCD):    7.597ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.577     7.597    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk
    SLICE_X2Y59          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.518     8.115 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/Q
                         net (fo=49, routed)          1.245     9.360    AluTOSInReg/DFF_GEN_LOOP[0].DFF/AluTOSInRegRes[0]
    SLICE_X1Y57          LUT2 (Prop_lut2_I0_O)        0.124     9.484 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/r0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     9.484    Alu/S[0]
    SLICE_X1Y57          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.908 r  Alu/r0__0_carry/O[1]
                         net (fo=1, routed)           0.795    10.703    AluTOSInReg/DFF_GEN_LOOP[1].DFF/O[1]
    SLICE_X3Y57          LUT5 (Prop_lut5_I2_O)        0.303    11.006 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_5__1/O
                         net (fo=1, routed)           0.634    11.641    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_5__1_n_0
    SLICE_X3Y56          LUT6 (Prop_lut6_I5_O)        0.124    11.765 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_1/O
                         net (fo=1, routed)           0.000    11.765    AluResOutReg/DFF_GEN_LOOP[1].DFF/p_0_out[0]
    SLICE_X3Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.579   106.743    AluResOutReg/DFF_GEN_LOOP[1].DFF/w
    SLICE_X3Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                         clock pessimism              0.857   107.600    
                         clock uncertainty           -0.035   107.564    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029   107.593    AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.593    
                         arrival time                         -11.765    
  -------------------------------------------------------------------
                         slack                                 95.829    

Slack (MET) :             98.588ns  (required time - arrival time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.518ns (44.329%)  route 0.651ns (55.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.727ns = ( 106.727 - 100.000 ) 
    Source Clock Delay      (SCD):    7.689ns
    Clock Pessimism Removal (CPR):    0.857ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.668     7.689    AluResOutReg/DFF_GEN_LOOP[3].DFF/w
    SLICE_X2Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.518     8.207 r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.651     8.857    AluTOSInReg/DFF_GEN_LOOP[3].DFF/out1_OBUF[0]
    SLICE_X1Y57          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.563   106.727    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_10
    SLICE_X1Y57          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                         clock pessimism              0.857   107.584    
                         clock uncertainty           -0.035   107.549    
    SLICE_X1Y57          FDRE (Setup_fdre_C_D)       -0.103   107.446    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.446    
                         arrival time                          -8.857    
  -------------------------------------------------------------------
                         slack                                 98.588    

Slack (MET) :             99.079ns  (required time - arrival time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.456ns (53.814%)  route 0.391ns (46.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.743ns = ( 106.743 - 100.000 ) 
    Source Clock Delay      (SCD):    7.689ns
    Clock Pessimism Removal (CPR):    0.924ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.668     7.689    AluResOutReg/DFF_GEN_LOOP[1].DFF/w
    SLICE_X3Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     8.145 r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.391     8.536    AluTOSInReg/DFF_GEN_LOOP[1].DFF/out1_OBUF[0]
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.579   106.743    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_3
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                         clock pessimism              0.924   107.667    
                         clock uncertainty           -0.035   107.631    
    SLICE_X2Y56          FDRE (Setup_fdre_C_D)       -0.016   107.615    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.615    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                 99.079    

Slack (MET) :             99.113ns  (required time - arrival time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.456ns (56.903%)  route 0.345ns (43.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.667ns = ( 106.667 - 100.000 ) 
    Source Clock Delay      (SCD):    7.597ns
    Clock Pessimism Removal (CPR):    0.909ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.577     7.597    AluResOutReg/DFF_GEN_LOOP[0].DFF/w
    SLICE_X3Y59          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     8.053 r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.345     8.398    AluTOSInReg/DFF_GEN_LOOP[0].DFF/out1_OBUF[0]
    SLICE_X2Y59          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.503   106.667    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk
    SLICE_X2Y59          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                         clock pessimism              0.909   107.575    
                         clock uncertainty           -0.035   107.540    
    SLICE_X2Y59          FDRE (Setup_fdre_C_D)       -0.028   107.512    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.512    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 99.113    

Slack (MET) :             99.260ns  (required time - arrival time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.456ns (69.291%)  route 0.202ns (30.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.659ns = ( 106.659 - 100.000 ) 
    Source Clock Delay      (SCD):    7.593ns
    Clock Pessimism Removal (CPR):    0.934ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           5.415     6.896    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.124     7.020 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.572     7.593    AluResOutReg/DFF_GEN_LOOP[2].DFF/w
    SLICE_X1Y58          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.456     8.049 r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.202     8.251    AluTOSInReg/DFF_GEN_LOOP[2].DFF/out1_OBUF[0]
    SLICE_X1Y58          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           4.653   106.064    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.100   106.164 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.495   106.659    AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]_5
    SLICE_X1Y58          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
                         clock pessimism              0.934   107.593    
                         clock uncertainty           -0.035   107.557    
    SLICE_X1Y58          FDRE (Setup_fdre_C_D)       -0.047   107.510    AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                        107.510    
                         arrival time                          -8.251    
  -------------------------------------------------------------------
                         slack                                 99.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.233     3.078    AluResOutReg/DFF_GEN_LOOP[2].DFF/w
    SLICE_X1Y58          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDRE (Prop_fdre_C_Q)         0.141     3.219 r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.068     3.288    AluTOSInReg/DFF_GEN_LOOP[2].DFF/out1_OBUF[0]
    SLICE_X1Y58          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.266     3.655    AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]_5
    SLICE_X1Y58          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
                         clock pessimism             -0.577     3.078    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.075     3.153    AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.288    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.133%)  route 0.124ns (46.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.245     3.090    AluResOutReg/DFF_GEN_LOOP[0].DFF/w
    SLICE_X3Y59          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     3.231 r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.124     3.355    AluTOSInReg/DFF_GEN_LOOP[0].DFF/out1_OBUF[0]
    SLICE_X2Y59          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.276     3.665    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk
    SLICE_X2Y59          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                         clock pessimism             -0.562     3.103    
    SLICE_X2Y59          FDRE (Hold_fdre_C_D)         0.063     3.166    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.166    
                         arrival time                           3.355    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.292     3.137    AluResOutReg/DFF_GEN_LOOP[1].DFF/w
    SLICE_X3Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     3.278 r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.128     3.407    AluTOSInReg/DFF_GEN_LOOP[1].DFF/out1_OBUF[0]
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.333     3.722    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_3
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                         clock pessimism             -0.572     3.150    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.060     3.210    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.905%)  route 0.210ns (56.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.685ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.292     3.137    AluResOutReg/DFF_GEN_LOOP[3].DFF/w
    SLICE_X2Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     3.301 r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/Q
                         net (fo=2, routed)           0.210     3.511    AluTOSInReg/DFF_GEN_LOOP[3].DFF/out1_OBUF[0]
    SLICE_X1Y57          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.295     3.685    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_10
    SLICE_X1Y57          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                         clock pessimism             -0.544     3.141    
    SLICE_X1Y57          FDRE (Hold_fdre_C_D)         0.063     3.204    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.204    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.254ns (58.541%)  route 0.180ns (41.459%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.665ns
    Source Clock Delay      (SCD):    3.090ns
    Clock Pessimism Removal (CPR):    0.562ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.245     3.090    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk
    SLICE_X2Y59          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.164     3.254 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/Q
                         net (fo=49, routed)          0.129     3.382    AluTOSInReg/DFF_GEN_LOOP[0].DFF/AluTOSInRegRes[0]
    SLICE_X3Y59          LUT5 (Prop_lut5_I1_O)        0.045     3.427 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_4__1/O
                         net (fo=1, routed)           0.051     3.479    AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]_11
    SLICE_X3Y59          LUT5 (Prop_lut5_I2_O)        0.045     3.524 r  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.524    AluResOutReg/DFF_GEN_LOOP[0].DFF/p_0_out[0]
    SLICE_X3Y59          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.276     3.665    AluResOutReg/DFF_GEN_LOOP[0].DFF/w
    SLICE_X3Y59          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
                         clock pessimism             -0.562     3.103    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.091     3.194    AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.524    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.291ns (43.677%)  route 0.375ns (56.323%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.292     3.137    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_3
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     3.285 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/Q
                         net (fo=24, routed)          0.215     3.500    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]_i_9_0[0]
    SLICE_X2Y56          LUT6 (Prop_lut6_I3_O)        0.098     3.598 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_3__1/O
                         net (fo=1, routed)           0.160     3.759    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_3__1_n_0
    SLICE_X2Y56          LUT5 (Prop_lut5_I2_O)        0.045     3.804 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.804    AluResOutReg/DFF_GEN_LOOP[3].DFF/p_0_out[0]
    SLICE_X2Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.333     3.722    AluResOutReg/DFF_GEN_LOOP[3].DFF/w
    SLICE_X2Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
                         clock pessimism             -0.585     3.137    
    SLICE_X2Y56          FDRE (Hold_fdre_C_D)         0.120     3.257    AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.257    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.291ns (44.366%)  route 0.365ns (55.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.722ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.572ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.292     3.137    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_3
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     3.285 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/Q
                         net (fo=24, routed)          0.258     3.543    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]_i_9_0[0]
    SLICE_X2Y55          LUT6 (Prop_lut6_I4_O)        0.098     3.641 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_4/O
                         net (fo=1, routed)           0.107     3.748    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_4
    SLICE_X3Y56          LUT6 (Prop_lut6_I3_O)        0.045     3.793 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_1/O
                         net (fo=1, routed)           0.000     3.793    AluResOutReg/DFF_GEN_LOOP[1].DFF/p_0_out[0]
    SLICE_X3Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.333     3.722    AluResOutReg/DFF_GEN_LOOP[1].DFF/w
    SLICE_X3Y56          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                         clock pessimism             -0.572     3.150    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.091     3.241    AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.241    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.931ns  (arrival time - required time)
  Source:                 AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.438ns (43.965%)  route 0.558ns (56.035%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.655ns
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.551     2.800    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.045     2.845 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.292     3.137    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_3
    SLICE_X2Y56          FDRE                                         r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.148     3.285 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/Q
                         net (fo=24, routed)          0.276     3.561    AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]_i_9_0[0]
    SLICE_X0Y58          MUXF8 (Prop_muxf8_S_O)       0.133     3.694 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]_i_8__1/O
                         net (fo=1, routed)           0.147     3.842    AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]_7
    SLICE_X1Y58          LUT5 (Prop_lut5_I4_O)        0.112     3.954 r  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res[0]_i_4__2/O
                         net (fo=1, routed)           0.135     4.089    AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]_6
    SLICE_X1Y58          LUT6 (Prop_lut6_I3_O)        0.045     4.134 r  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.134    AluResOutReg/DFF_GEN_LOOP[2].DFF/p_0_out[0]
    SLICE_X1Y58          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.896     3.333    AluTOSInReg/DFF_GEN_LOOP[0].DFF/clk_IBUF
    SLICE_X1Y59          LUT2 (Prop_lut2_I0_O)        0.056     3.389 r  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res[0]_i_2__2/O
                         net (fo=8, routed)           0.266     3.655    AluResOutReg/DFF_GEN_LOOP[2].DFF/w
    SLICE_X1Y58          FDRE                                         r  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
                         clock pessimism             -0.544     3.111    
    SLICE_X1Y58          FDRE (Hold_fdre_C_D)         0.091     3.202    AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.202    
                         arrival time                           4.134    
  -------------------------------------------------------------------
                         slack                                  0.931    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y59  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X3Y56  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y58  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y56  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y59  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X2Y56  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y58  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         100.000     99.000     SLICE_X1Y57  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y56  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y58  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y56  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y56  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y58  AluTOSInReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y57  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y59  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y59  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y57  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y59  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y59  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y56  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y56  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y59  AluTOSInReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y56  AluTOSInReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y57  AluTOSInReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y59  AluResOutReg/DFF_GEN_LOOP[0].DFF/res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X3Y56  AluResOutReg/DFF_GEN_LOOP[1].DFF/res_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X1Y58  AluResOutReg/DFF_GEN_LOOP[2].DFF/res_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         50.000      49.500     SLICE_X2Y56  AluResOutReg/DFF_GEN_LOOP[3].DFF/res_reg[0]/C



