
*** Running vivado
    with args -log lab_f.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab_f.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 20 00:01:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source lab_f.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 651.090 ; gain = 238.625
Command: read_checkpoint -auto_incremental -incremental C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/utils_1/imports/synth_1/lab_f.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/utils_1/imports/synth_1/lab_f.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
read_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 655.867 ; gain = 4.777
Command: synth_design -top lab_f -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1499.020 ; gain = 445.344
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_f' [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:25]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/debounce.vhd:5' bound to instance 'up1debounce' of component 'debounce' [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:85]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/debounce.vhd:13]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/debounce.vhd:5' bound to instance 'up2debounce' of component 'debounce' [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:86]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/debounce.vhd:5' bound to instance 'down1debounce' of component 'debounce' [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:87]
INFO: [Synth 8-3491] module 'debounce' declared at 'C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/debounce.vhd:5' bound to instance 'down2debounce' of component 'debounce' [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:88]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.875000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 83.333000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 24.250000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'cmt' to cell 'MMCME2_BASE' [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:101]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'lab_f' (0#1) [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/sources_1/new/pong.vhd:25]
WARNING: [Synth 8-3917] design lab_f has port tx driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:32 ; elapsed = 00:06:06 . Memory (MB): peak = 4463.219 ; gain = 3409.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:43 ; elapsed = 00:06:17 . Memory (MB): peak = 4463.219 ; gain = 3409.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:43 ; elapsed = 00:06:17 . Memory (MB): peak = 4463.219 ; gain = 3409.543
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4479.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_f_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_f_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 4643.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:28 ; elapsed = 00:08:09 . Memory (MB): peak = 4643.160 ; gain = 3589.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:28 ; elapsed = 00:08:09 . Memory (MB): peak = 4643.160 ; gain = 3589.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:28 ; elapsed = 00:08:09 . Memory (MB): peak = 4643.160 ; gain = 3589.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:08:17 ; elapsed = 00:09:09 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:08:17 ; elapsed = 00:09:09 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'game_reg' in module 'lab_f'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              startframe |                             0000 |                             0000
               startgame |                             0001 |                             0001
                    idle |                             0010 |                             0010
              initialize |                             0011 |                             0011
            updatepaddle |                             0100 |                             0100
              updateball |                             0101 |                             0101
                moveball |                             0110 |                             0110
                 addball |                             0111 |                             1000
               addpaddle |                             1000 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_reg' using encoding 'sequential' in module 'lab_f'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:13:53 ; elapsed = 00:15:37 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 11    
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 4800  
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 39    
	   9 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 5     
	   9 Input    6 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 10    
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   9 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 8     
	   2 Input    2 Bit        Muxes := 6     
	   9 Input    1 Bit        Muxes := 4819  
	   2 Input    1 Bit        Muxes := 19538 
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design lab_f has port tx driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:15:35 ; elapsed = 00:18:29 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:15:51 ; elapsed = 00:18:46 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (30035.0/oG. 27.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:19:29 ; elapsed = 00:22:39 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:19:48 ; elapsed = 00:23:21 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:20:05 ; elapsed = 00:23:39 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:20:05 ; elapsed = 00:23:39 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:20:07 ; elapsed = 00:23:41 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:20:07 ; elapsed = 00:23:41 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:20:11 ; elapsed = 00:23:45 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:20:11 ; elapsed = 00:23:45 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |    99|
|3     |LUT1        |   153|
|4     |LUT2        |   596|
|5     |LUT3        |  2153|
|6     |LUT4        |  1495|
|7     |LUT5        |  2533|
|8     |LUT6        |  6617|
|9     |MMCME2_BASE |     1|
|10    |MUXF7       |   567|
|11    |MUXF8       |   122|
|12    |FDCE        |   159|
|13    |FDPE        |    25|
|14    |FDRE        |  5016|
|15    |IBUF        |     7|
|16    |OBUF        |     9|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:20:11 ; elapsed = 00:23:45 . Memory (MB): peak = 5818.309 ; gain = 4764.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:36 ; elapsed = 00:22:54 . Memory (MB): peak = 5818.309 ; gain = 4584.691
Synthesis Optimization Complete : Time (s): cpu = 00:20:11 ; elapsed = 00:23:47 . Memory (MB): peak = 5818.309 ; gain = 4764.633
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.220 . Memory (MB): peak = 5818.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 789 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab_f' is not ideal for floorplanning, since the cellview 'lab_f' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 5818.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Synth Design complete | Checksum: 1a3d5092
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:20:41 ; elapsed = 00:24:23 . Memory (MB): peak = 5818.309 ; gain = 5162.441
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 5818.309 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/aarus/OneDrive/Documents/FPGA/pongggg/pongggg.runs/synth_1/lab_f.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 5818.309 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file lab_f_utilization_synth.rpt -pb lab_f_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 20 00:26:35 2025...
